// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Sat Dec 28 20:33:07 2019
// Host        : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/design_1_network_0_0_sim_netlist.v
// Design      : design_1_network_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_network_0_0,network,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "network,Vivado 2019.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_network_0_0
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TDATA,
    input_data_TDEST,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TDATA,
    output_data_TDEST,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TVALID" *) input input_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TREADY" *) output input_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDATA" *) input [15:0]input_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDEST" *) input [0:0]input_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TKEEP" *) input [1:0]input_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TSTRB" *) input [1:0]input_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TUSER" *) input [0:0]input_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TLAST" *) input [0:0]input_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]input_data_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TVALID" *) output output_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TREADY" *) input output_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDATA" *) output [15:0]output_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDEST" *) output [0:0]output_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TKEEP" *) output [1:0]output_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TSTRB" *) output [1:0]output_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TUSER" *) output [0:0]output_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TLAST" *) output [0:0]output_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]output_data_TID;

  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire interrupt;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp1_stage0 = "45'b000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp2_stage0 = "45'b001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "45'b000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "45'b000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "45'b000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "45'b000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "45'b000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "45'b000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "45'b000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "45'b000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "45'b000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "45'b000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "45'b000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "45'b000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "45'b000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "45'b000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "45'b000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "45'b000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "45'b000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "45'b000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "45'b000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "45'b000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "45'b000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "45'b000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "45'b000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "45'b000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "45'b000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "45'b000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "45'b000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "45'b000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "45'b000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "45'b000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "45'b000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "45'b000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "45'b000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "45'b000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "45'b000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "45'b000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "45'b010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "45'b100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "45'b000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "45'b000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "45'b000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "45'b000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "45'b000000000000000000000000000000000000100000000" *) 
  design_1_network_0_0_network inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_data_TDATA(input_data_TDATA),
        .input_data_TDEST(input_data_TDEST),
        .input_data_TID(input_data_TID),
        .input_data_TKEEP(input_data_TKEEP),
        .input_data_TLAST(input_data_TLAST),
        .input_data_TREADY(input_data_TREADY),
        .input_data_TSTRB(input_data_TSTRB),
        .input_data_TUSER(input_data_TUSER),
        .input_data_TVALID(input_data_TVALID),
        .interrupt(interrupt),
        .output_data_TDATA(output_data_TDATA),
        .output_data_TDEST(output_data_TDEST),
        .output_data_TID(output_data_TID),
        .output_data_TKEEP(output_data_TKEEP),
        .output_data_TLAST(output_data_TLAST),
        .output_data_TREADY(output_data_TREADY),
        .output_data_TSTRB(output_data_TSTRB),
        .output_data_TUSER(output_data_TUSER),
        .output_data_TVALID(output_data_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix" *) 
module design_1_network_0_0_depthwise_conv2d_fix
   (\icmp_ln35_reg_1175_reg[0]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[1]_0 ,
    WEA,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    \ap_CS_fsm_reg[5]_8 ,
    \ap_CS_fsm_reg[5]_9 ,
    \ap_CS_fsm_reg[5]_10 ,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[5]_11 ,
    \add_ln41_reg_1290_pp0_iter1_reg_reg[10]_0 ,
    \add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 ,
    \add_ln41_reg_1290_pp0_iter1_reg_reg[10]_2 ,
    \add_ln41_reg_1290_pp0_iter1_reg_reg[10]_3 ,
    ap_enable_reg_pp0_iter2_reg,
    \ap_CS_fsm_reg[6]_0 ,
    \add_ln41_8_reg_1441_reg[15]_0 ,
    ap_clk,
    B,
    p,
    grp_depthwise_conv2d_fix_fu_509_ap_start_reg,
    ap_rst_n,
    output_r_address0,
    MemBank_A_address01,
    Q,
    MemBank_B_address01101_out,
    input_r_address0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_i_21__0_0,
    MemBank_B_address011_out,
    grp_max_pooling2d_fix16_fu_533_input_r_address1,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    input_r_address1,
    ram_reg_0_17,
    ram_reg_0_i_23__0,
    input_r_ce0,
    ram_reg_0_18,
    ram_reg_0_19,
    SS);
  output \icmp_ln35_reg_1175_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]WEA;
  output [11:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output \ap_CS_fsm_reg[5]_8 ;
  output \ap_CS_fsm_reg[5]_9 ;
  output \ap_CS_fsm_reg[5]_10 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[5]_11 ;
  output \add_ln41_reg_1290_pp0_iter1_reg_reg[10]_0 ;
  output [10:0]\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 ;
  output \add_ln41_reg_1290_pp0_iter1_reg_reg[10]_2 ;
  output \add_ln41_reg_1290_pp0_iter1_reg_reg[10]_3 ;
  output ap_enable_reg_pp0_iter2_reg;
  output \ap_CS_fsm_reg[6]_0 ;
  output [15:0]\add_ln41_8_reg_1441_reg[15]_0 ;
  input ap_clk;
  input [15:0]B;
  input [15:0]p;
  input grp_depthwise_conv2d_fix_fu_509_ap_start_reg;
  input ap_rst_n;
  input [0:0]output_r_address0;
  input MemBank_A_address01;
  input [7:0]Q;
  input MemBank_B_address01101_out;
  input [0:0]input_r_address0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_i_21__0_0;
  input MemBank_B_address011_out;
  input [11:0]grp_max_pooling2d_fix16_fu_533_input_r_address1;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input [2:0]input_r_address1;
  input ram_reg_0_17;
  input [2:0]ram_reg_0_i_23__0;
  input input_r_ce0;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input [0:0]SS;

  wire [0:0]ADDRARDADDR;
  wire [11:0]ADDRBWRADDR;
  wire [15:0]B;
  wire [1:0]D;
  wire MemBank_A_address01;
  wire MemBank_B_address01101_out;
  wire MemBank_B_address011_out;
  wire [7:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [9:0]add_ln23_7_fu_437_p2;
  wire [9:0]add_ln23_7_reg_1221;
  wire add_ln23_7_reg_12210;
  wire \add_ln23_7_reg_1221[3]_i_2_n_5 ;
  wire \add_ln23_7_reg_1221[4]_i_2_n_5 ;
  wire \add_ln23_7_reg_1221[5]_i_2_n_5 ;
  wire \add_ln23_7_reg_1221[9]_i_3_n_5 ;
  wire \add_ln23_7_reg_1221[9]_i_4_n_5 ;
  wire \add_ln23_7_reg_1221[9]_i_5_n_5 ;
  wire \add_ln23_7_reg_1221[9]_i_6_n_5 ;
  wire \add_ln23_7_reg_1221[9]_i_7_n_5 ;
  wire [9:1]add_ln35_10_fu_965_p2;
  wire [9:0]add_ln35_10_reg_1386;
  wire \add_ln35_10_reg_1386[4]_i_2_n_5 ;
  wire \add_ln35_10_reg_1386[4]_i_3_n_5 ;
  wire \add_ln35_10_reg_1386[4]_i_4_n_5 ;
  wire \add_ln35_10_reg_1386[4]_i_5_n_5 ;
  wire \add_ln35_10_reg_1386_reg[4]_i_1_n_5 ;
  wire \add_ln35_10_reg_1386_reg[4]_i_1_n_6 ;
  wire \add_ln35_10_reg_1386_reg[4]_i_1_n_7 ;
  wire \add_ln35_10_reg_1386_reg[4]_i_1_n_8 ;
  wire \add_ln35_10_reg_1386_reg[8]_i_1_n_5 ;
  wire \add_ln35_10_reg_1386_reg[8]_i_1_n_6 ;
  wire \add_ln35_10_reg_1386_reg[8]_i_1_n_7 ;
  wire \add_ln35_10_reg_1386_reg[8]_i_1_n_8 ;
  wire [9:0]add_ln35_21_fu_393_p2;
  wire add_ln35_21_reg_11790;
  wire \add_ln35_21_reg_1179[3]_i_2_n_5 ;
  wire \add_ln35_21_reg_1179[4]_i_2_n_5 ;
  wire \add_ln35_21_reg_1179[5]_i_2_n_5 ;
  wire \add_ln35_21_reg_1179[9]_i_3_n_5 ;
  wire \add_ln35_21_reg_1179[9]_i_4_n_5 ;
  wire \add_ln35_21_reg_1179[9]_i_5_n_5 ;
  wire \add_ln35_21_reg_1179[9]_i_6_n_5 ;
  wire \add_ln35_21_reg_1179[9]_i_7_n_5 ;
  wire [9:0]add_ln35_21_reg_1179_reg;
  wire [4:1]add_ln35_3_reg_1295;
  wire add_ln35_3_reg_12950;
  wire [10:1]add_ln35_6_fu_770_p2;
  wire [10:0]add_ln35_6_reg_1310;
  wire \add_ln35_6_reg_1310[4]_i_2_n_5 ;
  wire \add_ln35_6_reg_1310[4]_i_3_n_5 ;
  wire \add_ln35_6_reg_1310[4]_i_4_n_5 ;
  wire \add_ln35_6_reg_1310[4]_i_5_n_5 ;
  wire \add_ln35_6_reg_1310_reg[4]_i_1_n_5 ;
  wire \add_ln35_6_reg_1310_reg[4]_i_1_n_6 ;
  wire \add_ln35_6_reg_1310_reg[4]_i_1_n_7 ;
  wire \add_ln35_6_reg_1310_reg[4]_i_1_n_8 ;
  wire \add_ln35_6_reg_1310_reg[8]_i_1_n_5 ;
  wire \add_ln35_6_reg_1310_reg[8]_i_1_n_6 ;
  wire \add_ln35_6_reg_1310_reg[8]_i_1_n_7 ;
  wire \add_ln35_6_reg_1310_reg[8]_i_1_n_8 ;
  wire [10:2]add_ln35_7_fu_774_p2;
  wire [10:0]add_ln35_7_reg_1315;
  wire \add_ln35_7_reg_1315[1]_i_1_n_5 ;
  wire \add_ln35_7_reg_1315[4]_i_2_n_5 ;
  wire \add_ln35_7_reg_1315[4]_i_3_n_5 ;
  wire \add_ln35_7_reg_1315[4]_i_4_n_5 ;
  wire \add_ln35_7_reg_1315[4]_i_5_n_5 ;
  wire \add_ln35_7_reg_1315_reg[4]_i_1_n_5 ;
  wire \add_ln35_7_reg_1315_reg[4]_i_1_n_6 ;
  wire \add_ln35_7_reg_1315_reg[4]_i_1_n_7 ;
  wire \add_ln35_7_reg_1315_reg[4]_i_1_n_8 ;
  wire \add_ln35_7_reg_1315_reg[8]_i_1_n_5 ;
  wire \add_ln35_7_reg_1315_reg[8]_i_1_n_6 ;
  wire \add_ln35_7_reg_1315_reg[8]_i_1_n_7 ;
  wire \add_ln35_7_reg_1315_reg[8]_i_1_n_8 ;
  wire [9:1]add_ln35_8_fu_945_p2;
  wire [15:0]add_ln41_1_fu_970_p2;
  wire [15:0]add_ln41_1_reg_1391;
  wire \add_ln41_1_reg_1391[11]_i_2_n_5 ;
  wire \add_ln41_1_reg_1391[11]_i_3_n_5 ;
  wire \add_ln41_1_reg_1391[11]_i_4_n_5 ;
  wire \add_ln41_1_reg_1391[11]_i_5_n_5 ;
  wire \add_ln41_1_reg_1391[15]_i_2_n_5 ;
  wire \add_ln41_1_reg_1391[15]_i_3_n_5 ;
  wire \add_ln41_1_reg_1391[15]_i_4_n_5 ;
  wire \add_ln41_1_reg_1391[15]_i_5_n_5 ;
  wire \add_ln41_1_reg_1391[3]_i_2_n_5 ;
  wire \add_ln41_1_reg_1391[3]_i_3_n_5 ;
  wire \add_ln41_1_reg_1391[3]_i_4_n_5 ;
  wire \add_ln41_1_reg_1391[3]_i_5_n_5 ;
  wire \add_ln41_1_reg_1391[7]_i_2_n_5 ;
  wire \add_ln41_1_reg_1391[7]_i_3_n_5 ;
  wire \add_ln41_1_reg_1391[7]_i_4_n_5 ;
  wire \add_ln41_1_reg_1391[7]_i_5_n_5 ;
  wire \add_ln41_1_reg_1391_reg[11]_i_1_n_5 ;
  wire \add_ln41_1_reg_1391_reg[11]_i_1_n_6 ;
  wire \add_ln41_1_reg_1391_reg[11]_i_1_n_7 ;
  wire \add_ln41_1_reg_1391_reg[11]_i_1_n_8 ;
  wire \add_ln41_1_reg_1391_reg[15]_i_1_n_6 ;
  wire \add_ln41_1_reg_1391_reg[15]_i_1_n_7 ;
  wire \add_ln41_1_reg_1391_reg[15]_i_1_n_8 ;
  wire \add_ln41_1_reg_1391_reg[3]_i_1_n_5 ;
  wire \add_ln41_1_reg_1391_reg[3]_i_1_n_6 ;
  wire \add_ln41_1_reg_1391_reg[3]_i_1_n_7 ;
  wire \add_ln41_1_reg_1391_reg[3]_i_1_n_8 ;
  wire \add_ln41_1_reg_1391_reg[7]_i_1_n_5 ;
  wire \add_ln41_1_reg_1391_reg[7]_i_1_n_6 ;
  wire \add_ln41_1_reg_1391_reg[7]_i_1_n_7 ;
  wire \add_ln41_1_reg_1391_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln41_3_fu_1014_p2;
  wire [15:0]add_ln41_3_reg_1416;
  wire add_ln41_3_reg_14160;
  wire \add_ln41_3_reg_1416[11]_i_2_n_5 ;
  wire \add_ln41_3_reg_1416[11]_i_3_n_5 ;
  wire \add_ln41_3_reg_1416[11]_i_4_n_5 ;
  wire \add_ln41_3_reg_1416[11]_i_5_n_5 ;
  wire \add_ln41_3_reg_1416[11]_i_6_n_5 ;
  wire \add_ln41_3_reg_1416[11]_i_7_n_5 ;
  wire \add_ln41_3_reg_1416[11]_i_8_n_5 ;
  wire \add_ln41_3_reg_1416[11]_i_9_n_5 ;
  wire \add_ln41_3_reg_1416[15]_i_2_n_5 ;
  wire \add_ln41_3_reg_1416[15]_i_3_n_5 ;
  wire \add_ln41_3_reg_1416[15]_i_4_n_5 ;
  wire \add_ln41_3_reg_1416[15]_i_5_n_5 ;
  wire \add_ln41_3_reg_1416[15]_i_6_n_5 ;
  wire \add_ln41_3_reg_1416[15]_i_7_n_5 ;
  wire \add_ln41_3_reg_1416[15]_i_8_n_5 ;
  wire \add_ln41_3_reg_1416[3]_i_2_n_5 ;
  wire \add_ln41_3_reg_1416[3]_i_3_n_5 ;
  wire \add_ln41_3_reg_1416[3]_i_4_n_5 ;
  wire \add_ln41_3_reg_1416[3]_i_5_n_5 ;
  wire \add_ln41_3_reg_1416[3]_i_6_n_5 ;
  wire \add_ln41_3_reg_1416[3]_i_7_n_5 ;
  wire \add_ln41_3_reg_1416[3]_i_8_n_5 ;
  wire \add_ln41_3_reg_1416[7]_i_2_n_5 ;
  wire \add_ln41_3_reg_1416[7]_i_3_n_5 ;
  wire \add_ln41_3_reg_1416[7]_i_4_n_5 ;
  wire \add_ln41_3_reg_1416[7]_i_5_n_5 ;
  wire \add_ln41_3_reg_1416[7]_i_6_n_5 ;
  wire \add_ln41_3_reg_1416[7]_i_7_n_5 ;
  wire \add_ln41_3_reg_1416[7]_i_8_n_5 ;
  wire \add_ln41_3_reg_1416[7]_i_9_n_5 ;
  wire \add_ln41_3_reg_1416_reg[11]_i_1_n_5 ;
  wire \add_ln41_3_reg_1416_reg[11]_i_1_n_6 ;
  wire \add_ln41_3_reg_1416_reg[11]_i_1_n_7 ;
  wire \add_ln41_3_reg_1416_reg[11]_i_1_n_8 ;
  wire \add_ln41_3_reg_1416_reg[15]_i_1_n_6 ;
  wire \add_ln41_3_reg_1416_reg[15]_i_1_n_7 ;
  wire \add_ln41_3_reg_1416_reg[15]_i_1_n_8 ;
  wire \add_ln41_3_reg_1416_reg[3]_i_1_n_5 ;
  wire \add_ln41_3_reg_1416_reg[3]_i_1_n_6 ;
  wire \add_ln41_3_reg_1416_reg[3]_i_1_n_7 ;
  wire \add_ln41_3_reg_1416_reg[3]_i_1_n_8 ;
  wire \add_ln41_3_reg_1416_reg[7]_i_1_n_5 ;
  wire \add_ln41_3_reg_1416_reg[7]_i_1_n_6 ;
  wire \add_ln41_3_reg_1416_reg[7]_i_1_n_7 ;
  wire \add_ln41_3_reg_1416_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln41_4_fu_1045_p2;
  wire [15:0]add_ln41_4_reg_1431;
  wire \add_ln41_4_reg_1431[11]_i_2_n_5 ;
  wire \add_ln41_4_reg_1431[11]_i_3_n_5 ;
  wire \add_ln41_4_reg_1431[11]_i_4_n_5 ;
  wire \add_ln41_4_reg_1431[11]_i_5_n_5 ;
  wire \add_ln41_4_reg_1431[15]_i_2_n_5 ;
  wire \add_ln41_4_reg_1431[15]_i_3_n_5 ;
  wire \add_ln41_4_reg_1431[15]_i_4_n_5 ;
  wire \add_ln41_4_reg_1431[15]_i_5_n_5 ;
  wire \add_ln41_4_reg_1431[3]_i_2_n_5 ;
  wire \add_ln41_4_reg_1431[3]_i_3_n_5 ;
  wire \add_ln41_4_reg_1431[3]_i_4_n_5 ;
  wire \add_ln41_4_reg_1431[3]_i_5_n_5 ;
  wire \add_ln41_4_reg_1431[7]_i_2_n_5 ;
  wire \add_ln41_4_reg_1431[7]_i_3_n_5 ;
  wire \add_ln41_4_reg_1431[7]_i_4_n_5 ;
  wire \add_ln41_4_reg_1431[7]_i_5_n_5 ;
  wire \add_ln41_4_reg_1431_reg[11]_i_1_n_5 ;
  wire \add_ln41_4_reg_1431_reg[11]_i_1_n_6 ;
  wire \add_ln41_4_reg_1431_reg[11]_i_1_n_7 ;
  wire \add_ln41_4_reg_1431_reg[11]_i_1_n_8 ;
  wire \add_ln41_4_reg_1431_reg[15]_i_1_n_6 ;
  wire \add_ln41_4_reg_1431_reg[15]_i_1_n_7 ;
  wire \add_ln41_4_reg_1431_reg[15]_i_1_n_8 ;
  wire \add_ln41_4_reg_1431_reg[3]_i_1_n_5 ;
  wire \add_ln41_4_reg_1431_reg[3]_i_1_n_6 ;
  wire \add_ln41_4_reg_1431_reg[3]_i_1_n_7 ;
  wire \add_ln41_4_reg_1431_reg[3]_i_1_n_8 ;
  wire \add_ln41_4_reg_1431_reg[7]_i_1_n_5 ;
  wire \add_ln41_4_reg_1431_reg[7]_i_1_n_6 ;
  wire \add_ln41_4_reg_1431_reg[7]_i_1_n_7 ;
  wire \add_ln41_4_reg_1431_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln41_8_fu_1076_p2;
  wire add_ln41_8_reg_14410;
  wire \add_ln41_8_reg_1441[11]_i_11_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_12_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_13_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_14_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_15_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_16_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_17_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_18_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_2_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_3_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_4_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_5_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_6_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_7_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_8_n_5 ;
  wire \add_ln41_8_reg_1441[11]_i_9_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_12_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_13_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_14_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_15_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_16_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_17_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_18_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_19_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_20_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_21_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_22_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_23_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_24_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_25_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_26_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_3_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_4_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_5_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_6_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_7_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_8_n_5 ;
  wire \add_ln41_8_reg_1441[15]_i_9_n_5 ;
  wire \add_ln41_8_reg_1441[3]_i_2_n_5 ;
  wire \add_ln41_8_reg_1441[3]_i_3_n_5 ;
  wire \add_ln41_8_reg_1441[3]_i_4_n_5 ;
  wire \add_ln41_8_reg_1441[3]_i_5_n_5 ;
  wire \add_ln41_8_reg_1441[3]_i_6_n_5 ;
  wire \add_ln41_8_reg_1441[3]_i_7_n_5 ;
  wire \add_ln41_8_reg_1441[3]_i_8_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_11_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_12_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_13_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_14_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_15_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_16_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_17_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_2_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_3_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_4_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_5_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_6_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_7_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_8_n_5 ;
  wire \add_ln41_8_reg_1441[7]_i_9_n_5 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_10_n_10 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_10_n_11 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_10_n_12 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_10_n_5 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_10_n_6 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_10_n_7 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_10_n_8 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_10_n_9 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_1_n_5 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_1_n_6 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_1_n_7 ;
  wire \add_ln41_8_reg_1441_reg[11]_i_1_n_8 ;
  wire [15:0]\add_ln41_8_reg_1441_reg[15]_0 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_10_n_10 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_10_n_11 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_10_n_12 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_10_n_6 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_10_n_7 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_10_n_8 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_10_n_9 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_11_n_10 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_11_n_11 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_11_n_12 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_11_n_5 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_11_n_6 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_11_n_7 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_11_n_8 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_11_n_9 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_2_n_6 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_2_n_7 ;
  wire \add_ln41_8_reg_1441_reg[15]_i_2_n_8 ;
  wire \add_ln41_8_reg_1441_reg[3]_i_1_n_5 ;
  wire \add_ln41_8_reg_1441_reg[3]_i_1_n_6 ;
  wire \add_ln41_8_reg_1441_reg[3]_i_1_n_7 ;
  wire \add_ln41_8_reg_1441_reg[3]_i_1_n_8 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_10_n_10 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_10_n_11 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_10_n_12 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_10_n_5 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_10_n_6 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_10_n_7 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_10_n_8 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_10_n_9 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_1_n_5 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_1_n_6 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_1_n_7 ;
  wire \add_ln41_8_reg_1441_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln41_fu_728_p2;
  wire [10:0]add_ln41_reg_1290;
  wire add_ln41_reg_12900;
  wire \add_ln41_reg_1290[10]_i_2_n_5 ;
  wire \add_ln41_reg_1290[10]_i_3_n_5 ;
  wire \add_ln41_reg_1290[10]_i_4_n_5 ;
  wire \add_ln41_reg_1290[10]_i_5_n_5 ;
  wire \add_ln41_reg_1290[10]_i_6_n_5 ;
  wire \add_ln41_reg_1290[3]_i_2_n_5 ;
  wire \add_ln41_reg_1290[3]_i_3_n_5 ;
  wire \add_ln41_reg_1290[3]_i_4_n_5 ;
  wire \add_ln41_reg_1290[3]_i_5_n_5 ;
  wire \add_ln41_reg_1290[3]_i_6_n_5 ;
  wire \add_ln41_reg_1290[3]_i_7_n_5 ;
  wire \add_ln41_reg_1290[3]_i_8_n_5 ;
  wire \add_ln41_reg_1290[3]_i_9_n_5 ;
  wire \add_ln41_reg_1290[7]_i_10_n_5 ;
  wire \add_ln41_reg_1290[7]_i_11_n_5 ;
  wire \add_ln41_reg_1290[7]_i_2_n_5 ;
  wire \add_ln41_reg_1290[7]_i_3_n_5 ;
  wire \add_ln41_reg_1290[7]_i_4_n_5 ;
  wire \add_ln41_reg_1290[7]_i_5_n_5 ;
  wire \add_ln41_reg_1290[7]_i_6_n_5 ;
  wire \add_ln41_reg_1290[7]_i_7_n_5 ;
  wire \add_ln41_reg_1290[7]_i_8_n_5 ;
  wire \add_ln41_reg_1290[7]_i_9_n_5 ;
  wire \add_ln41_reg_1290_pp0_iter1_reg_reg[10]_0 ;
  wire [10:0]\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 ;
  wire \add_ln41_reg_1290_pp0_iter1_reg_reg[10]_2 ;
  wire \add_ln41_reg_1290_pp0_iter1_reg_reg[10]_3 ;
  wire \add_ln41_reg_1290_reg[10]_i_1_n_7 ;
  wire \add_ln41_reg_1290_reg[10]_i_1_n_8 ;
  wire \add_ln41_reg_1290_reg[3]_i_1_n_5 ;
  wire \add_ln41_reg_1290_reg[3]_i_1_n_6 ;
  wire \add_ln41_reg_1290_reg[3]_i_1_n_7 ;
  wire \add_ln41_reg_1290_reg[3]_i_1_n_8 ;
  wire \add_ln41_reg_1290_reg[7]_i_1_n_5 ;
  wire \add_ln41_reg_1290_reg[7]_i_1_n_6 ;
  wire \add_ln41_reg_1290_reg[7]_i_1_n_7 ;
  wire \add_ln41_reg_1290_reg[7]_i_1_n_8 ;
  wire and_ln35_reg_1203;
  wire \and_ln35_reg_1203[0]_i_2_n_5 ;
  wire \and_ln35_reg_1203[0]_i_3_n_5 ;
  wire \and_ln35_reg_1203[0]_i_4_n_5 ;
  wire \and_ln35_reg_1203_reg[0]_i_1_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_10 ;
  wire \ap_CS_fsm_reg[5]_11 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[5]_8 ;
  wire \ap_CS_fsm_reg[5]_9 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_enable_reg_pp0_iter2_reg;
  wire [0:0]ap_phi_mux_out_h_0_phi_fu_214_p4;
  wire ap_rst_n;
  wire [9:1]data1;
  wire [0:0]din3;
  wire grp_depthwise_conv2d_fix_fu_509_ap_done;
  wire grp_depthwise_conv2d_fix_fu_509_ap_ready;
  wire grp_depthwise_conv2d_fix_fu_509_ap_start_reg;
  wire [13:13]grp_depthwise_conv2d_fix_fu_509_input_r_address1;
  wire [11:0]grp_max_pooling2d_fix16_fu_533_input_r_address1;
  wire icmp_ln23_fu_399_p2;
  wire icmp_ln23_reg_1184;
  wire \icmp_ln23_reg_1184[0]_i_2_n_5 ;
  wire \icmp_ln23_reg_1184[0]_i_3_n_5 ;
  wire \icmp_ln23_reg_1184[0]_i_4_n_5 ;
  wire \icmp_ln23_reg_1184[0]_i_5_n_5 ;
  wire \icmp_ln23_reg_1184[0]_i_6_n_5 ;
  wire \icmp_ln23_reg_1184[0]_i_7_n_5 ;
  wire icmp_ln35_fu_387_p2;
  wire \icmp_ln35_reg_1175[0]_i_2_n_5 ;
  wire \icmp_ln35_reg_1175[0]_i_3_n_5 ;
  wire \icmp_ln35_reg_1175[0]_i_4_n_5 ;
  wire \icmp_ln35_reg_1175[0]_i_5_n_5 ;
  wire \icmp_ln35_reg_1175[0]_i_6_n_5 ;
  wire \icmp_ln35_reg_1175[0]_i_7_n_5 ;
  wire \icmp_ln35_reg_1175_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln35_reg_1175_reg[0]_0 ;
  wire \icmp_ln35_reg_1175_reg_n_5_[0] ;
  wire indvar_flatten71_reg_176;
  wire \indvar_flatten71_reg_176[9]_i_2_n_5 ;
  wire \indvar_flatten71_reg_176_reg_n_5_[0] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[1] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[2] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[3] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[4] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[5] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[6] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[7] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[8] ;
  wire \indvar_flatten71_reg_176_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_199;
  wire [0:0]input_r_address0;
  wire [2:0]input_r_address1;
  wire input_r_ce0;
  wire network_mul_mul_16s_16s_30_1_1_U10_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U10_n_22;
  wire network_mul_mul_16s_16s_30_1_1_U10_n_23;
  wire network_mul_mul_16s_16s_30_1_1_U11_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_10;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_11;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_12;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_13;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_14;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_15;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_16;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_17;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_18;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_19;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_20;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_5;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_6;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_7;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_8;
  wire network_mul_mul_16s_16s_30_1_1_U14_n_9;
  wire network_mul_mul_16s_16s_30_1_1_U17_n_21;
  wire \out_d_0_reg_187[0]_i_1_n_5 ;
  wire \out_d_0_reg_187_reg_n_5_[0] ;
  wire out_d_fu_247_p2;
  wire [4:0]out_h_0_reg_210;
  wire [0:0]out_h_fu_431_p2;
  wire \out_h_reg_1213[1]_i_1_n_5 ;
  wire \out_h_reg_1213[2]_i_1_n_5 ;
  wire \out_h_reg_1213[3]_i_1_n_5 ;
  wire \out_h_reg_1213[4]_i_1_n_5 ;
  wire \out_h_reg_1213[4]_i_2_n_5 ;
  wire [4:0]out_w_0_mid2_fu_519_p3;
  wire [4:0]out_w_0_reg_221;
  wire [4:0]out_w_reg_1274;
  wire out_w_reg_12740;
  wire \out_w_reg_1274[4]_i_3_n_5 ;
  wire [0:0]output_r_address0;
  wire [15:0]p;
  wire [8:1]p_0_in;
  wire p_10_in;
  wire p_12_in;
  wire p_8_in;
  wire [9:5]p_shl10_cast_mid1_fu_534_p1;
  wire [5:5]p_shl4_cast_mid161_ca_fu_484_p1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_103_n_5;
  wire ram_reg_0_i_105_n_5;
  wire ram_reg_0_i_107_n_5;
  wire ram_reg_0_i_109_n_5;
  wire ram_reg_0_i_111__0_n_5;
  wire ram_reg_0_i_113_n_5;
  wire ram_reg_0_i_115_n_5;
  wire ram_reg_0_i_117_n_5;
  wire ram_reg_0_i_119_n_5;
  wire ram_reg_0_i_214_n_5;
  wire ram_reg_0_i_216_n_5;
  wire ram_reg_0_i_216_n_6;
  wire ram_reg_0_i_216_n_7;
  wire ram_reg_0_i_216_n_8;
  wire ram_reg_0_i_217_n_5;
  wire ram_reg_0_i_219_n_5;
  wire ram_reg_0_i_21__0_0;
  wire ram_reg_0_i_221_n_5;
  wire ram_reg_0_i_223_n_5;
  wire ram_reg_0_i_225_n_5;
  wire ram_reg_0_i_225_n_6;
  wire ram_reg_0_i_225_n_7;
  wire ram_reg_0_i_225_n_8;
  wire ram_reg_0_i_226_n_5;
  wire ram_reg_0_i_228_n_5;
  wire ram_reg_0_i_230_n_5;
  wire ram_reg_0_i_232_n_5;
  wire [2:0]ram_reg_0_i_23__0;
  wire ram_reg_0_i_260_n_5;
  wire ram_reg_0_i_279_n_5;
  wire ram_reg_0_i_280_n_5;
  wire ram_reg_0_i_281_n_5;
  wire ram_reg_0_i_286_n_5;
  wire ram_reg_0_i_287_n_5;
  wire ram_reg_0_i_287_n_6;
  wire ram_reg_0_i_287_n_7;
  wire ram_reg_0_i_287_n_8;
  wire ram_reg_0_i_300_n_5;
  wire ram_reg_0_i_304_n_5;
  wire ram_reg_0_i_312_n_5;
  wire ram_reg_0_i_316_n_5;
  wire ram_reg_0_i_317_n_5;
  wire ram_reg_0_i_317_n_6;
  wire ram_reg_0_i_317_n_7;
  wire ram_reg_0_i_317_n_8;
  wire ram_reg_0_i_330_n_5;
  wire ram_reg_0_i_334_n_5;
  wire ram_reg_0_i_342_n_5;
  wire ram_reg_0_i_347_n_5;
  wire ram_reg_0_i_350_n_7;
  wire ram_reg_0_i_351_n_7;
  wire ram_reg_0_i_363_n_5;
  wire ram_reg_0_i_363_n_6;
  wire ram_reg_0_i_363_n_7;
  wire ram_reg_0_i_363_n_8;
  wire ram_reg_0_i_364_n_5;
  wire ram_reg_0_i_364_n_6;
  wire ram_reg_0_i_364_n_7;
  wire ram_reg_0_i_364_n_8;
  wire ram_reg_0_i_369_n_5;
  wire ram_reg_0_i_370_n_5;
  wire ram_reg_0_i_371_n_5;
  wire ram_reg_0_i_373_n_5;
  wire ram_reg_0_i_373_n_6;
  wire ram_reg_0_i_373_n_7;
  wire ram_reg_0_i_373_n_8;
  wire ram_reg_0_i_374_n_5;
  wire ram_reg_0_i_374_n_6;
  wire ram_reg_0_i_374_n_7;
  wire ram_reg_0_i_374_n_8;
  wire ram_reg_0_i_421_n_5;
  wire ram_reg_0_i_425_n_7;
  wire ram_reg_0_i_426_n_7;
  wire ram_reg_0_i_435_n_5;
  wire ram_reg_0_i_435_n_6;
  wire ram_reg_0_i_435_n_7;
  wire ram_reg_0_i_435_n_8;
  wire ram_reg_0_i_436_n_5;
  wire ram_reg_0_i_436_n_6;
  wire ram_reg_0_i_436_n_7;
  wire ram_reg_0_i_436_n_8;
  wire ram_reg_0_i_445_n_5;
  wire ram_reg_0_i_445_n_6;
  wire ram_reg_0_i_445_n_7;
  wire ram_reg_0_i_445_n_8;
  wire ram_reg_0_i_446_n_5;
  wire ram_reg_0_i_446_n_6;
  wire ram_reg_0_i_446_n_7;
  wire ram_reg_0_i_446_n_8;
  wire ram_reg_0_i_447_n_5;
  wire ram_reg_0_i_448_n_5;
  wire ram_reg_0_i_449_n_5;
  wire ram_reg_0_i_450_n_5;
  wire ram_reg_0_i_466_n_5;
  wire ram_reg_0_i_469_n_5;
  wire ram_reg_0_i_474_n_5;
  wire ram_reg_0_i_475_n_5;
  wire ram_reg_0_i_476_n_5;
  wire ram_reg_0_i_477_n_5;
  wire ram_reg_0_i_478_n_5;
  wire ram_reg_0_i_479_n_5;
  wire ram_reg_0_i_47_n_5;
  wire ram_reg_0_i_480_n_5;
  wire ram_reg_0_i_481_n_5;
  wire ram_reg_0_i_482_n_5;
  wire ram_reg_0_i_483_n_5;
  wire ram_reg_0_i_484_n_5;
  wire ram_reg_0_i_485_n_5;
  wire ram_reg_0_i_509_n_5;
  wire ram_reg_0_i_510_n_5;
  wire ram_reg_0_i_511_n_5;
  wire ram_reg_0_i_512_n_5;
  wire ram_reg_0_i_513_n_5;
  wire ram_reg_0_i_514_n_5;
  wire ram_reg_0_i_515_n_5;
  wire ram_reg_0_i_516_n_5;
  wire ram_reg_0_i_517_n_5;
  wire ram_reg_0_i_518_n_5;
  wire ram_reg_0_i_519_n_5;
  wire ram_reg_0_i_520_n_5;
  wire ram_reg_0_i_521_n_5;
  wire ram_reg_0_i_522_n_5;
  wire ram_reg_0_i_62__0_n_5;
  wire ram_reg_0_i_64_n_5;
  wire ram_reg_0_i_95_n_5;
  wire reg_233311_out;
  wire select_ln23_3_reg_1396;
  wire \select_ln23_3_reg_1396_reg_n_5_[0] ;
  wire \select_ln23_3_reg_1396_reg_n_5_[1] ;
  wire \select_ln23_3_reg_1396_reg_n_5_[2] ;
  wire \select_ln23_3_reg_1396_reg_n_5_[3] ;
  wire \select_ln23_3_reg_1396_reg_n_5_[4] ;
  wire \select_ln23_3_reg_1396_reg_n_5_[5] ;
  wire \select_ln23_3_reg_1396_reg_n_5_[6] ;
  wire \select_ln23_3_reg_1396_reg_n_5_[7] ;
  wire \select_ln23_3_reg_1396_reg_n_5_[8] ;
  wire \select_ln23_3_reg_1396_reg_n_5_[9] ;
  wire [4:0]select_ln23_fu_873_p3;
  wire [4:0]select_ln23_reg_1351;
  wire select_ln35_2_fu_453_p3;
  wire select_ln35_2_reg_1233;
  wire [4:0]select_ln35_reg_1196;
  wire \select_ln35_reg_1196[0]_i_1_n_5 ;
  wire \select_ln35_reg_1196[1]_i_1_n_5 ;
  wire \select_ln35_reg_1196[2]_i_1_n_5 ;
  wire \select_ln35_reg_1196[3]_i_1_n_5 ;
  wire \select_ln35_reg_1196[4]_i_1_n_5 ;
  wire \select_ln35_reg_1196[4]_i_2_n_5 ;
  wire [9:1]sext_ln35_10_fu_761_p1;
  wire [9:1]sext_ln35_1_fu_694_p1;
  wire [9:1]sext_ln35_4_fu_719_p1;
  wire [9:2]sext_ln35_7_fu_748_p1;
  wire [9:3]tmp5_0_0_fu_277_p2;
  wire [9:1]tmp5_0_0_mid2_fu_555_p3;
  wire \tmp5_0_0_mid2_reg_1245[4]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1245[5]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1245[6]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1245[7]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1245[9]_i_2_n_5 ;
  wire [8:0]tmp5_0_0_mid2_reg_1245_reg;
  wire \tmp5_0_0_reg_1155[4]_i_1_n_5 ;
  wire \tmp5_0_0_reg_1155[6]_i_1_n_5 ;
  wire \tmp5_0_0_reg_1155[8]_i_1_n_5 ;
  wire \tmp5_0_0_reg_1155_reg_n_5_[1] ;
  wire \tmp5_0_0_reg_1155_reg_n_5_[2] ;
  wire \tmp5_0_0_reg_1155_reg_n_5_[3] ;
  wire \tmp5_0_0_reg_1155_reg_n_5_[4] ;
  wire \tmp5_0_0_reg_1155_reg_n_5_[5] ;
  wire \tmp5_0_0_reg_1155_reg_n_5_[6] ;
  wire \tmp5_0_0_reg_1155_reg_n_5_[7] ;
  wire \tmp5_0_0_reg_1155_reg_n_5_[8] ;
  wire \tmp5_0_0_reg_1155_reg_n_5_[9] ;
  wire [9:2]tmp5_1_0_fu_313_p2;
  wire [9:1]tmp5_1_0_mid2_fu_597_p3;
  wire \tmp5_1_0_mid2_reg_1250[5]_i_2_n_5 ;
  wire \tmp5_1_0_mid2_reg_1250[8]_i_2_n_5 ;
  wire [8:0]tmp5_1_0_mid2_reg_1250_reg;
  wire \tmp5_1_0_reg_1160[1]_i_1_n_5 ;
  wire \tmp5_1_0_reg_1160[6]_i_1_n_5 ;
  wire \tmp5_1_0_reg_1160[7]_i_1_n_5 ;
  wire \tmp5_1_0_reg_1160[8]_i_1_n_5 ;
  wire [8:0]tmp5_1_0_reg_1160_reg;
  wire [9:1]tmp5_2_0_mid2_fu_635_p3;
  wire [9:1]tmp5_2_0_mid2_reg_1257;
  wire \tmp5_2_0_mid2_reg_1257[5]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1257[6]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1257[7]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1257[8]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_reg_1257[9]_i_4_n_5 ;
  wire \tmp5_2_0_reg_1165[5]_i_1_n_5 ;
  wire \tmp5_2_0_reg_1165[6]_i_1_n_5 ;
  wire \tmp5_2_0_reg_1165[8]_i_2_n_5 ;
  wire [8:1]tmp5_2_0_reg_1165_reg;
  wire [0:0]tmp6_fu_351_p2;
  wire [9:3]tmp7_fu_381_p2;
  wire \tmp7_reg_1170[5]_i_2_n_5 ;
  wire \tmp7_reg_1170[7]_i_1_n_5 ;
  wire \tmp7_reg_1170[8]_i_1_n_5 ;
  wire \tmp7_reg_1170[8]_i_2_n_5 ;
  wire \tmp7_reg_1170[9]_i_2_n_5 ;
  wire \tmp7_reg_1170[9]_i_3_n_5 ;
  wire \tmp7_reg_1170[9]_i_4_n_5 ;
  wire \tmp7_reg_1170_reg_n_5_[2] ;
  wire \tmp7_reg_1170_reg_n_5_[3] ;
  wire \tmp7_reg_1170_reg_n_5_[4] ;
  wire \tmp7_reg_1170_reg_n_5_[5] ;
  wire \tmp7_reg_1170_reg_n_5_[6] ;
  wire \tmp7_reg_1170_reg_n_5_[7] ;
  wire \tmp7_reg_1170_reg_n_5_[8] ;
  wire \tmp7_reg_1170_reg_n_5_[9] ;
  wire [15:0]trunc_ln41_1_reg_1336;
  wire [15:0]trunc_ln41_2_reg_1361;
  wire [15:0]trunc_ln41_3_reg_1371;
  wire [15:0]trunc_ln41_4_reg_1401;
  wire [15:0]trunc_ln41_5_reg_1406;
  wire [15:0]trunc_ln41_6_reg_1421;
  wire [15:0]trunc_ln41_7_reg_1426;
  wire [15:0]trunc_ln41_8_reg_1436;
  wire trunc_ln41_8_reg_14360;
  wire [15:0]trunc_ln_reg_1326;
  wire [4:0]zext_ln35_12_reg_1264;
  wire [4:0]zext_ln35_14_fu_709_p1;
  wire [4:0]zext_ln35_14_reg_1280_reg;
  wire [4:1]zext_ln35_16_fu_739_p1;
  wire zext_ln35_25_fu_449_p1;
  wire [0:0]\NLW_add_ln35_10_reg_1386_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln35_10_reg_1386_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln35_10_reg_1386_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln35_6_reg_1310_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln35_6_reg_1310_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln35_6_reg_1310_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln35_7_reg_1315_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln35_7_reg_1315_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln35_7_reg_1315_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_1_reg_1391_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_3_reg_1416_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_4_reg_1431_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_8_reg_1441_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_8_reg_1441_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln41_reg_1290_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_reg_1290_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_i_213_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_213_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_225_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_282_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_282_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_317_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_350_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_350_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_351_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_351_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_373_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_374_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_425_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_425_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_426_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_426_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_445_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_446_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \add_ln23_7_reg_1221[0]_i_1 
       (.I0(\select_ln23_3_reg_1396_reg_n_5_[0] ),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(indvar_flatten_reg_199[0]),
        .O(add_ln23_7_fu_437_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln23_7_reg_1221[1]_i_1 
       (.I0(indvar_flatten_reg_199[1]),
        .I1(\select_ln23_3_reg_1396_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_199[0]),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(\select_ln23_3_reg_1396_reg_n_5_[0] ),
        .O(add_ln23_7_fu_437_p2[1]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \add_ln23_7_reg_1221[2]_i_1 
       (.I0(indvar_flatten_reg_199[2]),
        .I1(\select_ln23_3_reg_1396_reg_n_5_[2] ),
        .I2(add_ln23_7_fu_437_p2[0]),
        .I3(\select_ln23_3_reg_1396_reg_n_5_[1] ),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(indvar_flatten_reg_199[1]),
        .O(add_ln23_7_fu_437_p2[2]));
  LUT6 #(
    .INIT(64'hE2E2E2E21D2ED1E2)) 
    \add_ln23_7_reg_1221[3]_i_1 
       (.I0(indvar_flatten_reg_199[3]),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(\select_ln23_3_reg_1396_reg_n_5_[3] ),
        .I3(indvar_flatten_reg_199[2]),
        .I4(\select_ln23_3_reg_1396_reg_n_5_[2] ),
        .I5(\add_ln23_7_reg_1221[3]_i_2_n_5 ),
        .O(add_ln23_7_fu_437_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \add_ln23_7_reg_1221[3]_i_2 
       (.I0(indvar_flatten_reg_199[1]),
        .I1(\select_ln23_3_reg_1396_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_199[0]),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(\select_ln23_3_reg_1396_reg_n_5_[0] ),
        .O(\add_ln23_7_reg_1221[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAEA2515D)) 
    \add_ln23_7_reg_1221[4]_i_1 
       (.I0(indvar_flatten_reg_199[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I3(\select_ln23_3_reg_1396_reg_n_5_[4] ),
        .I4(\add_ln23_7_reg_1221[4]_i_2_n_5 ),
        .O(add_ln23_7_fu_437_p2[4]));
  LUT6 #(
    .INIT(64'hBBFFAFAFBBFFFFFF)) 
    \add_ln23_7_reg_1221[4]_i_2 
       (.I0(\add_ln23_7_reg_1221[3]_i_2_n_5 ),
        .I1(\select_ln23_3_reg_1396_reg_n_5_[2] ),
        .I2(indvar_flatten_reg_199[2]),
        .I3(\select_ln23_3_reg_1396_reg_n_5_[3] ),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(indvar_flatten_reg_199[3]),
        .O(\add_ln23_7_reg_1221[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAEA2515D)) 
    \add_ln23_7_reg_1221[5]_i_1 
       (.I0(indvar_flatten_reg_199[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I3(\select_ln23_3_reg_1396_reg_n_5_[5] ),
        .I4(\add_ln23_7_reg_1221[5]_i_2_n_5 ),
        .O(add_ln23_7_fu_437_p2[5]));
  LUT6 #(
    .INIT(64'hABAAAAAAFBFFFFFF)) 
    \add_ln23_7_reg_1221[5]_i_2 
       (.I0(\add_ln23_7_reg_1221[4]_i_2_n_5 ),
        .I1(\select_ln23_3_reg_1396_reg_n_5_[4] ),
        .I2(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(indvar_flatten_reg_199[4]),
        .O(\add_ln23_7_reg_1221[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAEA2515D)) 
    \add_ln23_7_reg_1221[6]_i_1 
       (.I0(indvar_flatten_reg_199[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I3(\select_ln23_3_reg_1396_reg_n_5_[6] ),
        .I4(\add_ln23_7_reg_1221[9]_i_6_n_5 ),
        .O(add_ln23_7_fu_437_p2[6]));
  LUT6 #(
    .INIT(64'hBABFB5B04A4F4540)) 
    \add_ln23_7_reg_1221[7]_i_1 
       (.I0(\add_ln23_7_reg_1221[9]_i_6_n_5 ),
        .I1(\select_ln23_3_reg_1396_reg_n_5_[6] ),
        .I2(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I3(indvar_flatten_reg_199[6]),
        .I4(indvar_flatten_reg_199[7]),
        .I5(\select_ln23_3_reg_1396_reg_n_5_[7] ),
        .O(add_ln23_7_fu_437_p2[7]));
  LUT6 #(
    .INIT(64'hB847B8B8B8B8B8B8)) 
    \add_ln23_7_reg_1221[8]_i_1 
       (.I0(\select_ln23_3_reg_1396_reg_n_5_[8] ),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(indvar_flatten_reg_199[8]),
        .I3(\add_ln23_7_reg_1221[9]_i_6_n_5 ),
        .I4(\add_ln23_7_reg_1221[9]_i_5_n_5 ),
        .I5(\add_ln23_7_reg_1221[9]_i_4_n_5 ),
        .O(add_ln23_7_fu_437_p2[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln23_7_reg_1221[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln35_fu_387_p2),
        .O(add_ln23_7_reg_12210));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \add_ln23_7_reg_1221[9]_i_2 
       (.I0(\add_ln23_7_reg_1221[9]_i_3_n_5 ),
        .I1(\add_ln23_7_reg_1221[9]_i_4_n_5 ),
        .I2(\add_ln23_7_reg_1221[9]_i_5_n_5 ),
        .I3(\add_ln23_7_reg_1221[9]_i_6_n_5 ),
        .I4(\add_ln23_7_reg_1221[9]_i_7_n_5 ),
        .O(add_ln23_7_fu_437_p2[9]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \add_ln23_7_reg_1221[9]_i_3 
       (.I0(indvar_flatten_reg_199[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I4(\select_ln23_3_reg_1396_reg_n_5_[9] ),
        .O(\add_ln23_7_reg_1221[9]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \add_ln23_7_reg_1221[9]_i_4 
       (.I0(indvar_flatten_reg_199[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I4(\select_ln23_3_reg_1396_reg_n_5_[7] ),
        .O(\add_ln23_7_reg_1221[9]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \add_ln23_7_reg_1221[9]_i_5 
       (.I0(indvar_flatten_reg_199[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I4(\select_ln23_3_reg_1396_reg_n_5_[6] ),
        .O(\add_ln23_7_reg_1221[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hABAAAAAAFBFFFFFF)) 
    \add_ln23_7_reg_1221[9]_i_6 
       (.I0(\add_ln23_7_reg_1221[5]_i_2_n_5 ),
        .I1(\select_ln23_3_reg_1396_reg_n_5_[5] ),
        .I2(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(indvar_flatten_reg_199[5]),
        .O(\add_ln23_7_reg_1221[9]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \add_ln23_7_reg_1221[9]_i_7 
       (.I0(indvar_flatten_reg_199[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I4(\select_ln23_3_reg_1396_reg_n_5_[8] ),
        .O(\add_ln23_7_reg_1221[9]_i_7_n_5 ));
  FDRE \add_ln23_7_reg_1221_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(add_ln23_7_fu_437_p2[0]),
        .Q(add_ln23_7_reg_1221[0]),
        .R(1'b0));
  FDRE \add_ln23_7_reg_1221_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(add_ln23_7_fu_437_p2[1]),
        .Q(add_ln23_7_reg_1221[1]),
        .R(1'b0));
  FDRE \add_ln23_7_reg_1221_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(add_ln23_7_fu_437_p2[2]),
        .Q(add_ln23_7_reg_1221[2]),
        .R(1'b0));
  FDRE \add_ln23_7_reg_1221_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(add_ln23_7_fu_437_p2[3]),
        .Q(add_ln23_7_reg_1221[3]),
        .R(1'b0));
  FDRE \add_ln23_7_reg_1221_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(add_ln23_7_fu_437_p2[4]),
        .Q(add_ln23_7_reg_1221[4]),
        .R(1'b0));
  FDRE \add_ln23_7_reg_1221_reg[5] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(add_ln23_7_fu_437_p2[5]),
        .Q(add_ln23_7_reg_1221[5]),
        .R(1'b0));
  FDRE \add_ln23_7_reg_1221_reg[6] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(add_ln23_7_fu_437_p2[6]),
        .Q(add_ln23_7_reg_1221[6]),
        .R(1'b0));
  FDRE \add_ln23_7_reg_1221_reg[7] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(add_ln23_7_fu_437_p2[7]),
        .Q(add_ln23_7_reg_1221[7]),
        .R(1'b0));
  FDRE \add_ln23_7_reg_1221_reg[8] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(add_ln23_7_fu_437_p2[8]),
        .Q(add_ln23_7_reg_1221[8]),
        .R(1'b0));
  FDRE \add_ln23_7_reg_1221_reg[9] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(add_ln23_7_fu_437_p2[9]),
        .Q(add_ln23_7_reg_1221[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_10_reg_1386[1]_i_1 
       (.I0(add_ln35_3_reg_1295[1]),
        .I1(tmp5_2_0_mid2_reg_1257[1]),
        .O(add_ln35_10_fu_965_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_10_reg_1386[4]_i_2 
       (.I0(add_ln35_3_reg_1295[4]),
        .I1(tmp5_2_0_mid2_reg_1257[4]),
        .O(\add_ln35_10_reg_1386[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_10_reg_1386[4]_i_3 
       (.I0(add_ln35_3_reg_1295[3]),
        .I1(tmp5_2_0_mid2_reg_1257[3]),
        .O(\add_ln35_10_reg_1386[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_10_reg_1386[4]_i_4 
       (.I0(add_ln35_3_reg_1295[2]),
        .I1(tmp5_2_0_mid2_reg_1257[2]),
        .O(\add_ln35_10_reg_1386[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_10_reg_1386[4]_i_5 
       (.I0(add_ln35_3_reg_1295[1]),
        .I1(tmp5_2_0_mid2_reg_1257[1]),
        .O(\add_ln35_10_reg_1386[4]_i_5_n_5 ));
  FDRE \add_ln35_10_reg_1386_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln35_7_reg_1315[0]),
        .Q(add_ln35_10_reg_1386[0]),
        .R(1'b0));
  FDRE \add_ln35_10_reg_1386_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln35_10_fu_965_p2[1]),
        .Q(add_ln35_10_reg_1386[1]),
        .R(1'b0));
  FDRE \add_ln35_10_reg_1386_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln35_10_fu_965_p2[2]),
        .Q(add_ln35_10_reg_1386[2]),
        .R(1'b0));
  FDRE \add_ln35_10_reg_1386_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln35_10_fu_965_p2[3]),
        .Q(add_ln35_10_reg_1386[3]),
        .R(1'b0));
  FDRE \add_ln35_10_reg_1386_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln35_10_fu_965_p2[4]),
        .Q(add_ln35_10_reg_1386[4]),
        .R(1'b0));
  CARRY4 \add_ln35_10_reg_1386_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln35_10_reg_1386_reg[4]_i_1_n_5 ,\add_ln35_10_reg_1386_reg[4]_i_1_n_6 ,\add_ln35_10_reg_1386_reg[4]_i_1_n_7 ,\add_ln35_10_reg_1386_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln35_3_reg_1295),
        .O({add_ln35_10_fu_965_p2[4:2],\NLW_add_ln35_10_reg_1386_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln35_10_reg_1386[4]_i_2_n_5 ,\add_ln35_10_reg_1386[4]_i_3_n_5 ,\add_ln35_10_reg_1386[4]_i_4_n_5 ,\add_ln35_10_reg_1386[4]_i_5_n_5 }));
  FDRE \add_ln35_10_reg_1386_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln35_10_fu_965_p2[5]),
        .Q(add_ln35_10_reg_1386[5]),
        .R(1'b0));
  FDRE \add_ln35_10_reg_1386_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln35_10_fu_965_p2[6]),
        .Q(add_ln35_10_reg_1386[6]),
        .R(1'b0));
  FDRE \add_ln35_10_reg_1386_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln35_10_fu_965_p2[7]),
        .Q(add_ln35_10_reg_1386[7]),
        .R(1'b0));
  FDRE \add_ln35_10_reg_1386_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln35_10_fu_965_p2[8]),
        .Q(add_ln35_10_reg_1386[8]),
        .R(1'b0));
  CARRY4 \add_ln35_10_reg_1386_reg[8]_i_1 
       (.CI(\add_ln35_10_reg_1386_reg[4]_i_1_n_5 ),
        .CO({\add_ln35_10_reg_1386_reg[8]_i_1_n_5 ,\add_ln35_10_reg_1386_reg[8]_i_1_n_6 ,\add_ln35_10_reg_1386_reg[8]_i_1_n_7 ,\add_ln35_10_reg_1386_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln35_10_fu_965_p2[8:5]),
        .S(tmp5_2_0_mid2_reg_1257[8:5]));
  FDRE \add_ln35_10_reg_1386_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln35_10_fu_965_p2[9]),
        .Q(add_ln35_10_reg_1386[9]),
        .R(1'b0));
  CARRY4 \add_ln35_10_reg_1386_reg[9]_i_2 
       (.CI(\add_ln35_10_reg_1386_reg[8]_i_1_n_5 ),
        .CO(\NLW_add_ln35_10_reg_1386_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln35_10_reg_1386_reg[9]_i_2_O_UNCONNECTED [3:1],add_ln35_10_fu_965_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp5_2_0_mid2_reg_1257[9]}));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \add_ln35_21_reg_1179[0]_i_1 
       (.I0(add_ln35_21_reg_1179_reg[0]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .O(add_ln35_21_fu_393_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln35_21_reg_1179[1]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .I1(add_ln35_21_reg_1179_reg[1]),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(add_ln35_21_reg_1179_reg[0]),
        .O(add_ln35_21_fu_393_p2[1]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \add_ln35_21_reg_1179[2]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .I1(add_ln35_21_reg_1179_reg[2]),
        .I2(add_ln35_21_fu_393_p2[0]),
        .I3(add_ln35_21_reg_1179_reg[1]),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .O(add_ln35_21_fu_393_p2[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B847748BB8)) 
    \add_ln35_21_reg_1179[3]_i_1 
       (.I0(add_ln35_21_reg_1179_reg[3]),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[3] ),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .I4(add_ln35_21_reg_1179_reg[2]),
        .I5(\add_ln35_21_reg_1179[3]_i_2_n_5 ),
        .O(add_ln35_21_fu_393_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \add_ln35_21_reg_1179[3]_i_2 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .I1(add_ln35_21_reg_1179_reg[1]),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(add_ln35_21_reg_1179_reg[0]),
        .O(\add_ln35_21_reg_1179[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEF2010DF)) 
    \add_ln35_21_reg_1179[4]_i_1 
       (.I0(add_ln35_21_reg_1179_reg[4]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[4] ),
        .I4(\add_ln35_21_reg_1179[4]_i_2_n_5 ),
        .O(add_ln35_21_fu_393_p2[4]));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    \add_ln35_21_reg_1179[4]_i_2 
       (.I0(\add_ln35_21_reg_1179[3]_i_2_n_5 ),
        .I1(add_ln35_21_reg_1179_reg[2]),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[3] ),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(add_ln35_21_reg_1179_reg[3]),
        .O(\add_ln35_21_reg_1179[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEF2010DF)) 
    \add_ln35_21_reg_1179[5]_i_1 
       (.I0(add_ln35_21_reg_1179_reg[5]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[5] ),
        .I4(\add_ln35_21_reg_1179[5]_i_2_n_5 ),
        .O(add_ln35_21_fu_393_p2[5]));
  LUT6 #(
    .INIT(64'hBBBBABBBBBBBFBBB)) 
    \add_ln35_21_reg_1179[5]_i_2 
       (.I0(\add_ln35_21_reg_1179[4]_i_2_n_5 ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[4] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I5(add_ln35_21_reg_1179_reg[4]),
        .O(\add_ln35_21_reg_1179[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEF2010DF)) 
    \add_ln35_21_reg_1179[6]_i_1 
       (.I0(add_ln35_21_reg_1179_reg[6]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\indvar_flatten71_reg_176_reg_n_5_[6] ),
        .I4(\add_ln35_21_reg_1179[9]_i_6_n_5 ),
        .O(add_ln35_21_fu_393_p2[6]));
  LUT6 #(
    .INIT(64'hABFB5B0BA4F45404)) 
    \add_ln35_21_reg_1179[7]_i_1 
       (.I0(\add_ln35_21_reg_1179[9]_i_6_n_5 ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[6] ),
        .I2(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I3(add_ln35_21_reg_1179_reg[6]),
        .I4(add_ln35_21_reg_1179_reg[7]),
        .I5(\indvar_flatten71_reg_176_reg_n_5_[7] ),
        .O(add_ln35_21_fu_393_p2[7]));
  LUT6 #(
    .INIT(64'hE21DE2E2E2E2E2E2)) 
    \add_ln35_21_reg_1179[8]_i_1 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[8] ),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(add_ln35_21_reg_1179_reg[8]),
        .I3(\add_ln35_21_reg_1179[9]_i_6_n_5 ),
        .I4(\add_ln35_21_reg_1179[9]_i_5_n_5 ),
        .I5(\add_ln35_21_reg_1179[9]_i_4_n_5 ),
        .O(add_ln35_21_fu_393_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln35_21_reg_1179[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln35_21_reg_11790));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \add_ln35_21_reg_1179[9]_i_2 
       (.I0(\add_ln35_21_reg_1179[9]_i_3_n_5 ),
        .I1(\add_ln35_21_reg_1179[9]_i_4_n_5 ),
        .I2(\add_ln35_21_reg_1179[9]_i_5_n_5 ),
        .I3(\add_ln35_21_reg_1179[9]_i_6_n_5 ),
        .I4(\add_ln35_21_reg_1179[9]_i_7_n_5 ),
        .O(add_ln35_21_fu_393_p2[9]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln35_21_reg_1179[9]_i_3 
       (.I0(add_ln35_21_reg_1179_reg[9]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[9] ),
        .O(\add_ln35_21_reg_1179[9]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln35_21_reg_1179[9]_i_4 
       (.I0(add_ln35_21_reg_1179_reg[7]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[7] ),
        .O(\add_ln35_21_reg_1179[9]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln35_21_reg_1179[9]_i_5 
       (.I0(add_ln35_21_reg_1179_reg[6]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[6] ),
        .O(\add_ln35_21_reg_1179[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBABBBBBBBFBBB)) 
    \add_ln35_21_reg_1179[9]_i_6 
       (.I0(\add_ln35_21_reg_1179[5]_i_2_n_5 ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[5] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I5(add_ln35_21_reg_1179_reg[5]),
        .O(\add_ln35_21_reg_1179[9]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln35_21_reg_1179[9]_i_7 
       (.I0(add_ln35_21_reg_1179_reg[8]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[8] ),
        .O(\add_ln35_21_reg_1179[9]_i_7_n_5 ));
  FDRE \add_ln35_21_reg_1179_reg[0] 
       (.C(ap_clk),
        .CE(add_ln35_21_reg_11790),
        .D(add_ln35_21_fu_393_p2[0]),
        .Q(add_ln35_21_reg_1179_reg[0]),
        .R(1'b0));
  FDRE \add_ln35_21_reg_1179_reg[1] 
       (.C(ap_clk),
        .CE(add_ln35_21_reg_11790),
        .D(add_ln35_21_fu_393_p2[1]),
        .Q(add_ln35_21_reg_1179_reg[1]),
        .R(1'b0));
  FDRE \add_ln35_21_reg_1179_reg[2] 
       (.C(ap_clk),
        .CE(add_ln35_21_reg_11790),
        .D(add_ln35_21_fu_393_p2[2]),
        .Q(add_ln35_21_reg_1179_reg[2]),
        .R(1'b0));
  FDRE \add_ln35_21_reg_1179_reg[3] 
       (.C(ap_clk),
        .CE(add_ln35_21_reg_11790),
        .D(add_ln35_21_fu_393_p2[3]),
        .Q(add_ln35_21_reg_1179_reg[3]),
        .R(1'b0));
  FDRE \add_ln35_21_reg_1179_reg[4] 
       (.C(ap_clk),
        .CE(add_ln35_21_reg_11790),
        .D(add_ln35_21_fu_393_p2[4]),
        .Q(add_ln35_21_reg_1179_reg[4]),
        .R(1'b0));
  FDRE \add_ln35_21_reg_1179_reg[5] 
       (.C(ap_clk),
        .CE(add_ln35_21_reg_11790),
        .D(add_ln35_21_fu_393_p2[5]),
        .Q(add_ln35_21_reg_1179_reg[5]),
        .R(1'b0));
  FDRE \add_ln35_21_reg_1179_reg[6] 
       (.C(ap_clk),
        .CE(add_ln35_21_reg_11790),
        .D(add_ln35_21_fu_393_p2[6]),
        .Q(add_ln35_21_reg_1179_reg[6]),
        .R(1'b0));
  FDRE \add_ln35_21_reg_1179_reg[7] 
       (.C(ap_clk),
        .CE(add_ln35_21_reg_11790),
        .D(add_ln35_21_fu_393_p2[7]),
        .Q(add_ln35_21_reg_1179_reg[7]),
        .R(1'b0));
  FDRE \add_ln35_21_reg_1179_reg[8] 
       (.C(ap_clk),
        .CE(add_ln35_21_reg_11790),
        .D(add_ln35_21_fu_393_p2[8]),
        .Q(add_ln35_21_reg_1179_reg[8]),
        .R(1'b0));
  FDRE \add_ln35_21_reg_1179_reg[9] 
       (.C(ap_clk),
        .CE(add_ln35_21_reg_11790),
        .D(add_ln35_21_fu_393_p2[9]),
        .Q(add_ln35_21_reg_1179_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln35_3_reg_1295[1]_i_1 
       (.I0(zext_ln35_12_reg_1264[1]),
        .O(zext_ln35_16_fu_739_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_3_reg_1295[2]_i_1 
       (.I0(zext_ln35_12_reg_1264[1]),
        .I1(zext_ln35_12_reg_1264[2]),
        .O(zext_ln35_16_fu_739_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln35_3_reg_1295[3]_i_1 
       (.I0(zext_ln35_12_reg_1264[2]),
        .I1(zext_ln35_12_reg_1264[1]),
        .I2(zext_ln35_12_reg_1264[3]),
        .O(zext_ln35_16_fu_739_p1[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln35_3_reg_1295[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .O(add_ln35_3_reg_12950));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln35_3_reg_1295[4]_i_2 
       (.I0(zext_ln35_12_reg_1264[1]),
        .I1(zext_ln35_12_reg_1264[2]),
        .I2(zext_ln35_12_reg_1264[3]),
        .I3(zext_ln35_12_reg_1264[4]),
        .O(zext_ln35_16_fu_739_p1[4]));
  FDRE \add_ln35_3_reg_1295_reg[1] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(zext_ln35_16_fu_739_p1[1]),
        .Q(add_ln35_3_reg_1295[1]),
        .R(1'b0));
  FDRE \add_ln35_3_reg_1295_reg[2] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(zext_ln35_16_fu_739_p1[2]),
        .Q(add_ln35_3_reg_1295[2]),
        .R(1'b0));
  FDRE \add_ln35_3_reg_1295_reg[3] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(zext_ln35_16_fu_739_p1[3]),
        .Q(add_ln35_3_reg_1295[3]),
        .R(1'b0));
  FDRE \add_ln35_3_reg_1295_reg[4] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(zext_ln35_16_fu_739_p1[4]),
        .Q(add_ln35_3_reg_1295[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_6_reg_1310[1]_i_1 
       (.I0(zext_ln35_14_reg_1280_reg[1]),
        .I1(tmp5_1_0_mid2_reg_1250_reg[0]),
        .O(add_ln35_6_fu_770_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_6_reg_1310[4]_i_2 
       (.I0(zext_ln35_14_reg_1280_reg[4]),
        .I1(tmp5_1_0_mid2_reg_1250_reg[3]),
        .O(\add_ln35_6_reg_1310[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_6_reg_1310[4]_i_3 
       (.I0(zext_ln35_14_reg_1280_reg[3]),
        .I1(tmp5_1_0_mid2_reg_1250_reg[2]),
        .O(\add_ln35_6_reg_1310[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_6_reg_1310[4]_i_4 
       (.I0(zext_ln35_14_reg_1280_reg[2]),
        .I1(tmp5_1_0_mid2_reg_1250_reg[1]),
        .O(\add_ln35_6_reg_1310[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_6_reg_1310[4]_i_5 
       (.I0(zext_ln35_14_reg_1280_reg[1]),
        .I1(tmp5_1_0_mid2_reg_1250_reg[0]),
        .O(\add_ln35_6_reg_1310[4]_i_5_n_5 ));
  FDRE \add_ln35_6_reg_1310_reg[0] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(zext_ln35_14_reg_1280_reg[0]),
        .Q(add_ln35_6_reg_1310[0]),
        .R(1'b0));
  FDRE \add_ln35_6_reg_1310_reg[10] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_6_fu_770_p2[10]),
        .Q(add_ln35_6_reg_1310[10]),
        .R(1'b0));
  CARRY4 \add_ln35_6_reg_1310_reg[10]_i_1 
       (.CI(\add_ln35_6_reg_1310_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln35_6_reg_1310_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln35_6_fu_770_p2[10],\NLW_add_ln35_6_reg_1310_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln35_6_reg_1310_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln35_6_fu_770_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp5_1_0_mid2_reg_1250_reg[8]}));
  FDRE \add_ln35_6_reg_1310_reg[1] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_6_fu_770_p2[1]),
        .Q(add_ln35_6_reg_1310[1]),
        .R(1'b0));
  FDRE \add_ln35_6_reg_1310_reg[2] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_6_fu_770_p2[2]),
        .Q(add_ln35_6_reg_1310[2]),
        .R(1'b0));
  FDRE \add_ln35_6_reg_1310_reg[3] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_6_fu_770_p2[3]),
        .Q(add_ln35_6_reg_1310[3]),
        .R(1'b0));
  FDRE \add_ln35_6_reg_1310_reg[4] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_6_fu_770_p2[4]),
        .Q(add_ln35_6_reg_1310[4]),
        .R(1'b0));
  CARRY4 \add_ln35_6_reg_1310_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln35_6_reg_1310_reg[4]_i_1_n_5 ,\add_ln35_6_reg_1310_reg[4]_i_1_n_6 ,\add_ln35_6_reg_1310_reg[4]_i_1_n_7 ,\add_ln35_6_reg_1310_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln35_14_reg_1280_reg[4:1]),
        .O({add_ln35_6_fu_770_p2[4:2],\NLW_add_ln35_6_reg_1310_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln35_6_reg_1310[4]_i_2_n_5 ,\add_ln35_6_reg_1310[4]_i_3_n_5 ,\add_ln35_6_reg_1310[4]_i_4_n_5 ,\add_ln35_6_reg_1310[4]_i_5_n_5 }));
  FDRE \add_ln35_6_reg_1310_reg[5] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_6_fu_770_p2[5]),
        .Q(add_ln35_6_reg_1310[5]),
        .R(1'b0));
  FDRE \add_ln35_6_reg_1310_reg[6] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_6_fu_770_p2[6]),
        .Q(add_ln35_6_reg_1310[6]),
        .R(1'b0));
  FDRE \add_ln35_6_reg_1310_reg[7] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_6_fu_770_p2[7]),
        .Q(add_ln35_6_reg_1310[7]),
        .R(1'b0));
  FDRE \add_ln35_6_reg_1310_reg[8] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_6_fu_770_p2[8]),
        .Q(add_ln35_6_reg_1310[8]),
        .R(1'b0));
  CARRY4 \add_ln35_6_reg_1310_reg[8]_i_1 
       (.CI(\add_ln35_6_reg_1310_reg[4]_i_1_n_5 ),
        .CO({\add_ln35_6_reg_1310_reg[8]_i_1_n_5 ,\add_ln35_6_reg_1310_reg[8]_i_1_n_6 ,\add_ln35_6_reg_1310_reg[8]_i_1_n_7 ,\add_ln35_6_reg_1310_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln35_6_fu_770_p2[8:5]),
        .S(tmp5_1_0_mid2_reg_1250_reg[7:4]));
  FDRE \add_ln35_6_reg_1310_reg[9] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_6_fu_770_p2[9]),
        .Q(add_ln35_6_reg_1310[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln35_7_reg_1315[1]_i_1 
       (.I0(tmp5_1_0_mid2_reg_1250_reg[0]),
        .I1(zext_ln35_12_reg_1264[1]),
        .O(\add_ln35_7_reg_1315[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \add_ln35_7_reg_1315[4]_i_2 
       (.I0(zext_ln35_12_reg_1264[4]),
        .I1(zext_ln35_12_reg_1264[3]),
        .I2(zext_ln35_12_reg_1264[2]),
        .I3(zext_ln35_12_reg_1264[1]),
        .I4(tmp5_1_0_mid2_reg_1250_reg[3]),
        .O(\add_ln35_7_reg_1315[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \add_ln35_7_reg_1315[4]_i_3 
       (.I0(zext_ln35_12_reg_1264[3]),
        .I1(zext_ln35_12_reg_1264[1]),
        .I2(zext_ln35_12_reg_1264[2]),
        .I3(tmp5_1_0_mid2_reg_1250_reg[2]),
        .O(\add_ln35_7_reg_1315[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln35_7_reg_1315[4]_i_4 
       (.I0(zext_ln35_12_reg_1264[2]),
        .I1(zext_ln35_12_reg_1264[1]),
        .I2(tmp5_1_0_mid2_reg_1250_reg[1]),
        .O(\add_ln35_7_reg_1315[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln35_7_reg_1315[4]_i_5 
       (.I0(tmp5_1_0_mid2_reg_1250_reg[0]),
        .I1(zext_ln35_12_reg_1264[1]),
        .O(\add_ln35_7_reg_1315[4]_i_5_n_5 ));
  FDRE \add_ln35_7_reg_1315_reg[0] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(zext_ln35_12_reg_1264[0]),
        .Q(add_ln35_7_reg_1315[0]),
        .R(1'b0));
  FDRE \add_ln35_7_reg_1315_reg[10] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_7_fu_774_p2[10]),
        .Q(add_ln35_7_reg_1315[10]),
        .R(1'b0));
  CARRY4 \add_ln35_7_reg_1315_reg[10]_i_1 
       (.CI(\add_ln35_7_reg_1315_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln35_7_reg_1315_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln35_7_fu_774_p2[10],\NLW_add_ln35_7_reg_1315_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln35_7_reg_1315_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln35_7_fu_774_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp5_1_0_mid2_reg_1250_reg[8]}));
  FDRE \add_ln35_7_reg_1315_reg[1] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(\add_ln35_7_reg_1315[1]_i_1_n_5 ),
        .Q(add_ln35_7_reg_1315[1]),
        .R(1'b0));
  FDRE \add_ln35_7_reg_1315_reg[2] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_7_fu_774_p2[2]),
        .Q(add_ln35_7_reg_1315[2]),
        .R(1'b0));
  FDRE \add_ln35_7_reg_1315_reg[3] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_7_fu_774_p2[3]),
        .Q(add_ln35_7_reg_1315[3]),
        .R(1'b0));
  FDRE \add_ln35_7_reg_1315_reg[4] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_7_fu_774_p2[4]),
        .Q(add_ln35_7_reg_1315[4]),
        .R(1'b0));
  CARRY4 \add_ln35_7_reg_1315_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln35_7_reg_1315_reg[4]_i_1_n_5 ,\add_ln35_7_reg_1315_reg[4]_i_1_n_6 ,\add_ln35_7_reg_1315_reg[4]_i_1_n_7 ,\add_ln35_7_reg_1315_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1250_reg[3:0]),
        .O({add_ln35_7_fu_774_p2[4:2],\NLW_add_ln35_7_reg_1315_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln35_7_reg_1315[4]_i_2_n_5 ,\add_ln35_7_reg_1315[4]_i_3_n_5 ,\add_ln35_7_reg_1315[4]_i_4_n_5 ,\add_ln35_7_reg_1315[4]_i_5_n_5 }));
  FDRE \add_ln35_7_reg_1315_reg[5] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_7_fu_774_p2[5]),
        .Q(add_ln35_7_reg_1315[5]),
        .R(1'b0));
  FDRE \add_ln35_7_reg_1315_reg[6] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_7_fu_774_p2[6]),
        .Q(add_ln35_7_reg_1315[6]),
        .R(1'b0));
  FDRE \add_ln35_7_reg_1315_reg[7] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_7_fu_774_p2[7]),
        .Q(add_ln35_7_reg_1315[7]),
        .R(1'b0));
  FDRE \add_ln35_7_reg_1315_reg[8] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_7_fu_774_p2[8]),
        .Q(add_ln35_7_reg_1315[8]),
        .R(1'b0));
  CARRY4 \add_ln35_7_reg_1315_reg[8]_i_1 
       (.CI(\add_ln35_7_reg_1315_reg[4]_i_1_n_5 ),
        .CO({\add_ln35_7_reg_1315_reg[8]_i_1_n_5 ,\add_ln35_7_reg_1315_reg[8]_i_1_n_6 ,\add_ln35_7_reg_1315_reg[8]_i_1_n_7 ,\add_ln35_7_reg_1315_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln35_7_fu_774_p2[8:5]),
        .S(tmp5_1_0_mid2_reg_1250_reg[7:4]));
  FDRE \add_ln35_7_reg_1315_reg[9] 
       (.C(ap_clk),
        .CE(add_ln35_3_reg_12950),
        .D(add_ln35_7_fu_774_p2[9]),
        .Q(add_ln35_7_reg_1315[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[11]_i_2 
       (.I0(trunc_ln41_1_reg_1336[11]),
        .I1(trunc_ln_reg_1326[11]),
        .O(\add_ln41_1_reg_1391[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[11]_i_3 
       (.I0(trunc_ln41_1_reg_1336[10]),
        .I1(trunc_ln_reg_1326[10]),
        .O(\add_ln41_1_reg_1391[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[11]_i_4 
       (.I0(trunc_ln41_1_reg_1336[9]),
        .I1(trunc_ln_reg_1326[9]),
        .O(\add_ln41_1_reg_1391[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[11]_i_5 
       (.I0(trunc_ln41_1_reg_1336[8]),
        .I1(trunc_ln_reg_1326[8]),
        .O(\add_ln41_1_reg_1391[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[15]_i_2 
       (.I0(trunc_ln41_1_reg_1336[15]),
        .I1(trunc_ln_reg_1326[15]),
        .O(\add_ln41_1_reg_1391[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[15]_i_3 
       (.I0(trunc_ln41_1_reg_1336[14]),
        .I1(trunc_ln_reg_1326[14]),
        .O(\add_ln41_1_reg_1391[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[15]_i_4 
       (.I0(trunc_ln41_1_reg_1336[13]),
        .I1(trunc_ln_reg_1326[13]),
        .O(\add_ln41_1_reg_1391[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[15]_i_5 
       (.I0(trunc_ln41_1_reg_1336[12]),
        .I1(trunc_ln_reg_1326[12]),
        .O(\add_ln41_1_reg_1391[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[3]_i_2 
       (.I0(trunc_ln41_1_reg_1336[3]),
        .I1(trunc_ln_reg_1326[3]),
        .O(\add_ln41_1_reg_1391[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[3]_i_3 
       (.I0(trunc_ln41_1_reg_1336[2]),
        .I1(trunc_ln_reg_1326[2]),
        .O(\add_ln41_1_reg_1391[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[3]_i_4 
       (.I0(trunc_ln41_1_reg_1336[1]),
        .I1(trunc_ln_reg_1326[1]),
        .O(\add_ln41_1_reg_1391[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[3]_i_5 
       (.I0(trunc_ln41_1_reg_1336[0]),
        .I1(trunc_ln_reg_1326[0]),
        .O(\add_ln41_1_reg_1391[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[7]_i_2 
       (.I0(trunc_ln41_1_reg_1336[7]),
        .I1(trunc_ln_reg_1326[7]),
        .O(\add_ln41_1_reg_1391[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[7]_i_3 
       (.I0(trunc_ln41_1_reg_1336[6]),
        .I1(trunc_ln_reg_1326[6]),
        .O(\add_ln41_1_reg_1391[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[7]_i_4 
       (.I0(trunc_ln41_1_reg_1336[5]),
        .I1(trunc_ln_reg_1326[5]),
        .O(\add_ln41_1_reg_1391[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_1_reg_1391[7]_i_5 
       (.I0(trunc_ln41_1_reg_1336[4]),
        .I1(trunc_ln_reg_1326[4]),
        .O(\add_ln41_1_reg_1391[7]_i_5_n_5 ));
  FDRE \add_ln41_1_reg_1391_reg[0] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[0]),
        .Q(add_ln41_1_reg_1391[0]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[10] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[10]),
        .Q(add_ln41_1_reg_1391[10]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[11] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[11]),
        .Q(add_ln41_1_reg_1391[11]),
        .R(1'b0));
  CARRY4 \add_ln41_1_reg_1391_reg[11]_i_1 
       (.CI(\add_ln41_1_reg_1391_reg[7]_i_1_n_5 ),
        .CO({\add_ln41_1_reg_1391_reg[11]_i_1_n_5 ,\add_ln41_1_reg_1391_reg[11]_i_1_n_6 ,\add_ln41_1_reg_1391_reg[11]_i_1_n_7 ,\add_ln41_1_reg_1391_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln41_1_reg_1336[11:8]),
        .O(add_ln41_1_fu_970_p2[11:8]),
        .S({\add_ln41_1_reg_1391[11]_i_2_n_5 ,\add_ln41_1_reg_1391[11]_i_3_n_5 ,\add_ln41_1_reg_1391[11]_i_4_n_5 ,\add_ln41_1_reg_1391[11]_i_5_n_5 }));
  FDRE \add_ln41_1_reg_1391_reg[12] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[12]),
        .Q(add_ln41_1_reg_1391[12]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[13] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[13]),
        .Q(add_ln41_1_reg_1391[13]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[14] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[14]),
        .Q(add_ln41_1_reg_1391[14]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[15] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[15]),
        .Q(add_ln41_1_reg_1391[15]),
        .R(1'b0));
  CARRY4 \add_ln41_1_reg_1391_reg[15]_i_1 
       (.CI(\add_ln41_1_reg_1391_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln41_1_reg_1391_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln41_1_reg_1391_reg[15]_i_1_n_6 ,\add_ln41_1_reg_1391_reg[15]_i_1_n_7 ,\add_ln41_1_reg_1391_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln41_1_reg_1336[14:12]}),
        .O(add_ln41_1_fu_970_p2[15:12]),
        .S({\add_ln41_1_reg_1391[15]_i_2_n_5 ,\add_ln41_1_reg_1391[15]_i_3_n_5 ,\add_ln41_1_reg_1391[15]_i_4_n_5 ,\add_ln41_1_reg_1391[15]_i_5_n_5 }));
  FDRE \add_ln41_1_reg_1391_reg[1] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[1]),
        .Q(add_ln41_1_reg_1391[1]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[2] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[2]),
        .Q(add_ln41_1_reg_1391[2]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[3] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[3]),
        .Q(add_ln41_1_reg_1391[3]),
        .R(1'b0));
  CARRY4 \add_ln41_1_reg_1391_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln41_1_reg_1391_reg[3]_i_1_n_5 ,\add_ln41_1_reg_1391_reg[3]_i_1_n_6 ,\add_ln41_1_reg_1391_reg[3]_i_1_n_7 ,\add_ln41_1_reg_1391_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln41_1_reg_1336[3:0]),
        .O(add_ln41_1_fu_970_p2[3:0]),
        .S({\add_ln41_1_reg_1391[3]_i_2_n_5 ,\add_ln41_1_reg_1391[3]_i_3_n_5 ,\add_ln41_1_reg_1391[3]_i_4_n_5 ,\add_ln41_1_reg_1391[3]_i_5_n_5 }));
  FDRE \add_ln41_1_reg_1391_reg[4] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[4]),
        .Q(add_ln41_1_reg_1391[4]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[5] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[5]),
        .Q(add_ln41_1_reg_1391[5]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[6] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[6]),
        .Q(add_ln41_1_reg_1391[6]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[7] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[7]),
        .Q(add_ln41_1_reg_1391[7]),
        .R(1'b0));
  CARRY4 \add_ln41_1_reg_1391_reg[7]_i_1 
       (.CI(\add_ln41_1_reg_1391_reg[3]_i_1_n_5 ),
        .CO({\add_ln41_1_reg_1391_reg[7]_i_1_n_5 ,\add_ln41_1_reg_1391_reg[7]_i_1_n_6 ,\add_ln41_1_reg_1391_reg[7]_i_1_n_7 ,\add_ln41_1_reg_1391_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln41_1_reg_1336[7:4]),
        .O(add_ln41_1_fu_970_p2[7:4]),
        .S({\add_ln41_1_reg_1391[7]_i_2_n_5 ,\add_ln41_1_reg_1391[7]_i_3_n_5 ,\add_ln41_1_reg_1391[7]_i_4_n_5 ,\add_ln41_1_reg_1391[7]_i_5_n_5 }));
  FDRE \add_ln41_1_reg_1391_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[8]),
        .Q(add_ln41_1_reg_1391[8]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1391_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(add_ln41_1_fu_970_p2[9]),
        .Q(add_ln41_1_reg_1391[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[11]_i_2 
       (.I0(trunc_ln41_2_reg_1361[10]),
        .I1(trunc_ln41_3_reg_1371[10]),
        .I2(add_ln41_1_reg_1391[10]),
        .O(\add_ln41_3_reg_1416[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[11]_i_3 
       (.I0(trunc_ln41_2_reg_1361[9]),
        .I1(trunc_ln41_3_reg_1371[9]),
        .I2(add_ln41_1_reg_1391[9]),
        .O(\add_ln41_3_reg_1416[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[11]_i_4 
       (.I0(trunc_ln41_2_reg_1361[8]),
        .I1(trunc_ln41_3_reg_1371[8]),
        .I2(add_ln41_1_reg_1391[8]),
        .O(\add_ln41_3_reg_1416[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[11]_i_5 
       (.I0(trunc_ln41_2_reg_1361[7]),
        .I1(trunc_ln41_3_reg_1371[7]),
        .I2(add_ln41_1_reg_1391[7]),
        .O(\add_ln41_3_reg_1416[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[11]_i_6 
       (.I0(trunc_ln41_2_reg_1361[11]),
        .I1(trunc_ln41_3_reg_1371[11]),
        .I2(add_ln41_1_reg_1391[11]),
        .I3(\add_ln41_3_reg_1416[11]_i_2_n_5 ),
        .O(\add_ln41_3_reg_1416[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[11]_i_7 
       (.I0(trunc_ln41_2_reg_1361[10]),
        .I1(trunc_ln41_3_reg_1371[10]),
        .I2(add_ln41_1_reg_1391[10]),
        .I3(\add_ln41_3_reg_1416[11]_i_3_n_5 ),
        .O(\add_ln41_3_reg_1416[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[11]_i_8 
       (.I0(trunc_ln41_2_reg_1361[9]),
        .I1(trunc_ln41_3_reg_1371[9]),
        .I2(add_ln41_1_reg_1391[9]),
        .I3(\add_ln41_3_reg_1416[11]_i_4_n_5 ),
        .O(\add_ln41_3_reg_1416[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[11]_i_9 
       (.I0(trunc_ln41_2_reg_1361[8]),
        .I1(trunc_ln41_3_reg_1371[8]),
        .I2(add_ln41_1_reg_1391[8]),
        .I3(\add_ln41_3_reg_1416[11]_i_5_n_5 ),
        .O(\add_ln41_3_reg_1416[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[15]_i_2 
       (.I0(trunc_ln41_2_reg_1361[13]),
        .I1(trunc_ln41_3_reg_1371[13]),
        .I2(add_ln41_1_reg_1391[13]),
        .O(\add_ln41_3_reg_1416[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[15]_i_3 
       (.I0(trunc_ln41_2_reg_1361[12]),
        .I1(trunc_ln41_3_reg_1371[12]),
        .I2(add_ln41_1_reg_1391[12]),
        .O(\add_ln41_3_reg_1416[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[15]_i_4 
       (.I0(trunc_ln41_2_reg_1361[11]),
        .I1(trunc_ln41_3_reg_1371[11]),
        .I2(add_ln41_1_reg_1391[11]),
        .O(\add_ln41_3_reg_1416[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln41_3_reg_1416[15]_i_5 
       (.I0(add_ln41_1_reg_1391[14]),
        .I1(trunc_ln41_3_reg_1371[14]),
        .I2(trunc_ln41_2_reg_1361[14]),
        .I3(trunc_ln41_3_reg_1371[15]),
        .I4(trunc_ln41_2_reg_1361[15]),
        .I5(add_ln41_1_reg_1391[15]),
        .O(\add_ln41_3_reg_1416[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[15]_i_6 
       (.I0(\add_ln41_3_reg_1416[15]_i_2_n_5 ),
        .I1(trunc_ln41_3_reg_1371[14]),
        .I2(trunc_ln41_2_reg_1361[14]),
        .I3(add_ln41_1_reg_1391[14]),
        .O(\add_ln41_3_reg_1416[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[15]_i_7 
       (.I0(trunc_ln41_2_reg_1361[13]),
        .I1(trunc_ln41_3_reg_1371[13]),
        .I2(add_ln41_1_reg_1391[13]),
        .I3(\add_ln41_3_reg_1416[15]_i_3_n_5 ),
        .O(\add_ln41_3_reg_1416[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[15]_i_8 
       (.I0(trunc_ln41_2_reg_1361[12]),
        .I1(trunc_ln41_3_reg_1371[12]),
        .I2(add_ln41_1_reg_1391[12]),
        .I3(\add_ln41_3_reg_1416[15]_i_4_n_5 ),
        .O(\add_ln41_3_reg_1416[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[3]_i_2 
       (.I0(trunc_ln41_2_reg_1361[2]),
        .I1(trunc_ln41_3_reg_1371[2]),
        .I2(add_ln41_1_reg_1391[2]),
        .O(\add_ln41_3_reg_1416[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[3]_i_3 
       (.I0(trunc_ln41_2_reg_1361[1]),
        .I1(trunc_ln41_3_reg_1371[1]),
        .I2(add_ln41_1_reg_1391[1]),
        .O(\add_ln41_3_reg_1416[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[3]_i_4 
       (.I0(trunc_ln41_2_reg_1361[0]),
        .I1(trunc_ln41_3_reg_1371[0]),
        .I2(add_ln41_1_reg_1391[0]),
        .O(\add_ln41_3_reg_1416[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[3]_i_5 
       (.I0(trunc_ln41_2_reg_1361[3]),
        .I1(trunc_ln41_3_reg_1371[3]),
        .I2(add_ln41_1_reg_1391[3]),
        .I3(\add_ln41_3_reg_1416[3]_i_2_n_5 ),
        .O(\add_ln41_3_reg_1416[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[3]_i_6 
       (.I0(trunc_ln41_2_reg_1361[2]),
        .I1(trunc_ln41_3_reg_1371[2]),
        .I2(add_ln41_1_reg_1391[2]),
        .I3(\add_ln41_3_reg_1416[3]_i_3_n_5 ),
        .O(\add_ln41_3_reg_1416[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[3]_i_7 
       (.I0(trunc_ln41_2_reg_1361[1]),
        .I1(trunc_ln41_3_reg_1371[1]),
        .I2(add_ln41_1_reg_1391[1]),
        .I3(\add_ln41_3_reg_1416[3]_i_4_n_5 ),
        .O(\add_ln41_3_reg_1416[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln41_3_reg_1416[3]_i_8 
       (.I0(trunc_ln41_2_reg_1361[0]),
        .I1(trunc_ln41_3_reg_1371[0]),
        .I2(add_ln41_1_reg_1391[0]),
        .O(\add_ln41_3_reg_1416[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[7]_i_2 
       (.I0(trunc_ln41_2_reg_1361[6]),
        .I1(trunc_ln41_3_reg_1371[6]),
        .I2(add_ln41_1_reg_1391[6]),
        .O(\add_ln41_3_reg_1416[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[7]_i_3 
       (.I0(trunc_ln41_2_reg_1361[5]),
        .I1(trunc_ln41_3_reg_1371[5]),
        .I2(add_ln41_1_reg_1391[5]),
        .O(\add_ln41_3_reg_1416[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[7]_i_4 
       (.I0(trunc_ln41_2_reg_1361[4]),
        .I1(trunc_ln41_3_reg_1371[4]),
        .I2(add_ln41_1_reg_1391[4]),
        .O(\add_ln41_3_reg_1416[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1416[7]_i_5 
       (.I0(trunc_ln41_2_reg_1361[3]),
        .I1(trunc_ln41_3_reg_1371[3]),
        .I2(add_ln41_1_reg_1391[3]),
        .O(\add_ln41_3_reg_1416[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[7]_i_6 
       (.I0(trunc_ln41_2_reg_1361[7]),
        .I1(trunc_ln41_3_reg_1371[7]),
        .I2(add_ln41_1_reg_1391[7]),
        .I3(\add_ln41_3_reg_1416[7]_i_2_n_5 ),
        .O(\add_ln41_3_reg_1416[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[7]_i_7 
       (.I0(trunc_ln41_2_reg_1361[6]),
        .I1(trunc_ln41_3_reg_1371[6]),
        .I2(add_ln41_1_reg_1391[6]),
        .I3(\add_ln41_3_reg_1416[7]_i_3_n_5 ),
        .O(\add_ln41_3_reg_1416[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[7]_i_8 
       (.I0(trunc_ln41_2_reg_1361[5]),
        .I1(trunc_ln41_3_reg_1371[5]),
        .I2(add_ln41_1_reg_1391[5]),
        .I3(\add_ln41_3_reg_1416[7]_i_4_n_5 ),
        .O(\add_ln41_3_reg_1416[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1416[7]_i_9 
       (.I0(trunc_ln41_2_reg_1361[4]),
        .I1(trunc_ln41_3_reg_1371[4]),
        .I2(add_ln41_1_reg_1391[4]),
        .I3(\add_ln41_3_reg_1416[7]_i_5_n_5 ),
        .O(\add_ln41_3_reg_1416[7]_i_9_n_5 ));
  FDRE \add_ln41_3_reg_1416_reg[0] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[0]),
        .Q(add_ln41_3_reg_1416[0]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[10] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[10]),
        .Q(add_ln41_3_reg_1416[10]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[11] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[11]),
        .Q(add_ln41_3_reg_1416[11]),
        .R(1'b0));
  CARRY4 \add_ln41_3_reg_1416_reg[11]_i_1 
       (.CI(\add_ln41_3_reg_1416_reg[7]_i_1_n_5 ),
        .CO({\add_ln41_3_reg_1416_reg[11]_i_1_n_5 ,\add_ln41_3_reg_1416_reg[11]_i_1_n_6 ,\add_ln41_3_reg_1416_reg[11]_i_1_n_7 ,\add_ln41_3_reg_1416_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_3_reg_1416[11]_i_2_n_5 ,\add_ln41_3_reg_1416[11]_i_3_n_5 ,\add_ln41_3_reg_1416[11]_i_4_n_5 ,\add_ln41_3_reg_1416[11]_i_5_n_5 }),
        .O(add_ln41_3_fu_1014_p2[11:8]),
        .S({\add_ln41_3_reg_1416[11]_i_6_n_5 ,\add_ln41_3_reg_1416[11]_i_7_n_5 ,\add_ln41_3_reg_1416[11]_i_8_n_5 ,\add_ln41_3_reg_1416[11]_i_9_n_5 }));
  FDRE \add_ln41_3_reg_1416_reg[12] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[12]),
        .Q(add_ln41_3_reg_1416[12]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[13] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[13]),
        .Q(add_ln41_3_reg_1416[13]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[14] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[14]),
        .Q(add_ln41_3_reg_1416[14]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[15] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[15]),
        .Q(add_ln41_3_reg_1416[15]),
        .R(1'b0));
  CARRY4 \add_ln41_3_reg_1416_reg[15]_i_1 
       (.CI(\add_ln41_3_reg_1416_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln41_3_reg_1416_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln41_3_reg_1416_reg[15]_i_1_n_6 ,\add_ln41_3_reg_1416_reg[15]_i_1_n_7 ,\add_ln41_3_reg_1416_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln41_3_reg_1416[15]_i_2_n_5 ,\add_ln41_3_reg_1416[15]_i_3_n_5 ,\add_ln41_3_reg_1416[15]_i_4_n_5 }),
        .O(add_ln41_3_fu_1014_p2[15:12]),
        .S({\add_ln41_3_reg_1416[15]_i_5_n_5 ,\add_ln41_3_reg_1416[15]_i_6_n_5 ,\add_ln41_3_reg_1416[15]_i_7_n_5 ,\add_ln41_3_reg_1416[15]_i_8_n_5 }));
  FDRE \add_ln41_3_reg_1416_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[1]),
        .Q(add_ln41_3_reg_1416[1]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[2]),
        .Q(add_ln41_3_reg_1416[2]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[3]),
        .Q(add_ln41_3_reg_1416[3]),
        .R(1'b0));
  CARRY4 \add_ln41_3_reg_1416_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln41_3_reg_1416_reg[3]_i_1_n_5 ,\add_ln41_3_reg_1416_reg[3]_i_1_n_6 ,\add_ln41_3_reg_1416_reg[3]_i_1_n_7 ,\add_ln41_3_reg_1416_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_3_reg_1416[3]_i_2_n_5 ,\add_ln41_3_reg_1416[3]_i_3_n_5 ,\add_ln41_3_reg_1416[3]_i_4_n_5 ,1'b0}),
        .O(add_ln41_3_fu_1014_p2[3:0]),
        .S({\add_ln41_3_reg_1416[3]_i_5_n_5 ,\add_ln41_3_reg_1416[3]_i_6_n_5 ,\add_ln41_3_reg_1416[3]_i_7_n_5 ,\add_ln41_3_reg_1416[3]_i_8_n_5 }));
  FDRE \add_ln41_3_reg_1416_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[4]),
        .Q(add_ln41_3_reg_1416[4]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[5] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[5]),
        .Q(add_ln41_3_reg_1416[5]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[6] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[6]),
        .Q(add_ln41_3_reg_1416[6]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[7] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[7]),
        .Q(add_ln41_3_reg_1416[7]),
        .R(1'b0));
  CARRY4 \add_ln41_3_reg_1416_reg[7]_i_1 
       (.CI(\add_ln41_3_reg_1416_reg[3]_i_1_n_5 ),
        .CO({\add_ln41_3_reg_1416_reg[7]_i_1_n_5 ,\add_ln41_3_reg_1416_reg[7]_i_1_n_6 ,\add_ln41_3_reg_1416_reg[7]_i_1_n_7 ,\add_ln41_3_reg_1416_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_3_reg_1416[7]_i_2_n_5 ,\add_ln41_3_reg_1416[7]_i_3_n_5 ,\add_ln41_3_reg_1416[7]_i_4_n_5 ,\add_ln41_3_reg_1416[7]_i_5_n_5 }),
        .O(add_ln41_3_fu_1014_p2[7:4]),
        .S({\add_ln41_3_reg_1416[7]_i_6_n_5 ,\add_ln41_3_reg_1416[7]_i_7_n_5 ,\add_ln41_3_reg_1416[7]_i_8_n_5 ,\add_ln41_3_reg_1416[7]_i_9_n_5 }));
  FDRE \add_ln41_3_reg_1416_reg[8] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[8]),
        .Q(add_ln41_3_reg_1416[8]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1416_reg[9] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(add_ln41_3_fu_1014_p2[9]),
        .Q(add_ln41_3_reg_1416[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[11]_i_2 
       (.I0(trunc_ln41_5_reg_1406[11]),
        .I1(trunc_ln41_4_reg_1401[11]),
        .O(\add_ln41_4_reg_1431[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[11]_i_3 
       (.I0(trunc_ln41_5_reg_1406[10]),
        .I1(trunc_ln41_4_reg_1401[10]),
        .O(\add_ln41_4_reg_1431[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[11]_i_4 
       (.I0(trunc_ln41_5_reg_1406[9]),
        .I1(trunc_ln41_4_reg_1401[9]),
        .O(\add_ln41_4_reg_1431[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[11]_i_5 
       (.I0(trunc_ln41_5_reg_1406[8]),
        .I1(trunc_ln41_4_reg_1401[8]),
        .O(\add_ln41_4_reg_1431[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[15]_i_2 
       (.I0(trunc_ln41_5_reg_1406[15]),
        .I1(trunc_ln41_4_reg_1401[15]),
        .O(\add_ln41_4_reg_1431[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[15]_i_3 
       (.I0(trunc_ln41_5_reg_1406[14]),
        .I1(trunc_ln41_4_reg_1401[14]),
        .O(\add_ln41_4_reg_1431[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[15]_i_4 
       (.I0(trunc_ln41_5_reg_1406[13]),
        .I1(trunc_ln41_4_reg_1401[13]),
        .O(\add_ln41_4_reg_1431[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[15]_i_5 
       (.I0(trunc_ln41_5_reg_1406[12]),
        .I1(trunc_ln41_4_reg_1401[12]),
        .O(\add_ln41_4_reg_1431[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[3]_i_2 
       (.I0(trunc_ln41_5_reg_1406[3]),
        .I1(trunc_ln41_4_reg_1401[3]),
        .O(\add_ln41_4_reg_1431[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[3]_i_3 
       (.I0(trunc_ln41_5_reg_1406[2]),
        .I1(trunc_ln41_4_reg_1401[2]),
        .O(\add_ln41_4_reg_1431[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[3]_i_4 
       (.I0(trunc_ln41_5_reg_1406[1]),
        .I1(trunc_ln41_4_reg_1401[1]),
        .O(\add_ln41_4_reg_1431[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[3]_i_5 
       (.I0(trunc_ln41_5_reg_1406[0]),
        .I1(trunc_ln41_4_reg_1401[0]),
        .O(\add_ln41_4_reg_1431[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[7]_i_2 
       (.I0(trunc_ln41_5_reg_1406[7]),
        .I1(trunc_ln41_4_reg_1401[7]),
        .O(\add_ln41_4_reg_1431[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[7]_i_3 
       (.I0(trunc_ln41_5_reg_1406[6]),
        .I1(trunc_ln41_4_reg_1401[6]),
        .O(\add_ln41_4_reg_1431[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[7]_i_4 
       (.I0(trunc_ln41_5_reg_1406[5]),
        .I1(trunc_ln41_4_reg_1401[5]),
        .O(\add_ln41_4_reg_1431[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln41_4_reg_1431[7]_i_5 
       (.I0(trunc_ln41_5_reg_1406[4]),
        .I1(trunc_ln41_4_reg_1401[4]),
        .O(\add_ln41_4_reg_1431[7]_i_5_n_5 ));
  FDRE \add_ln41_4_reg_1431_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[0]),
        .Q(add_ln41_4_reg_1431[0]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[10] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[10]),
        .Q(add_ln41_4_reg_1431[10]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[11] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[11]),
        .Q(add_ln41_4_reg_1431[11]),
        .R(1'b0));
  CARRY4 \add_ln41_4_reg_1431_reg[11]_i_1 
       (.CI(\add_ln41_4_reg_1431_reg[7]_i_1_n_5 ),
        .CO({\add_ln41_4_reg_1431_reg[11]_i_1_n_5 ,\add_ln41_4_reg_1431_reg[11]_i_1_n_6 ,\add_ln41_4_reg_1431_reg[11]_i_1_n_7 ,\add_ln41_4_reg_1431_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln41_5_reg_1406[11:8]),
        .O(add_ln41_4_fu_1045_p2[11:8]),
        .S({\add_ln41_4_reg_1431[11]_i_2_n_5 ,\add_ln41_4_reg_1431[11]_i_3_n_5 ,\add_ln41_4_reg_1431[11]_i_4_n_5 ,\add_ln41_4_reg_1431[11]_i_5_n_5 }));
  FDRE \add_ln41_4_reg_1431_reg[12] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[12]),
        .Q(add_ln41_4_reg_1431[12]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[13] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[13]),
        .Q(add_ln41_4_reg_1431[13]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[14] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[14]),
        .Q(add_ln41_4_reg_1431[14]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[15] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[15]),
        .Q(add_ln41_4_reg_1431[15]),
        .R(1'b0));
  CARRY4 \add_ln41_4_reg_1431_reg[15]_i_1 
       (.CI(\add_ln41_4_reg_1431_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln41_4_reg_1431_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln41_4_reg_1431_reg[15]_i_1_n_6 ,\add_ln41_4_reg_1431_reg[15]_i_1_n_7 ,\add_ln41_4_reg_1431_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln41_5_reg_1406[14:12]}),
        .O(add_ln41_4_fu_1045_p2[15:12]),
        .S({\add_ln41_4_reg_1431[15]_i_2_n_5 ,\add_ln41_4_reg_1431[15]_i_3_n_5 ,\add_ln41_4_reg_1431[15]_i_4_n_5 ,\add_ln41_4_reg_1431[15]_i_5_n_5 }));
  FDRE \add_ln41_4_reg_1431_reg[1] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[1]),
        .Q(add_ln41_4_reg_1431[1]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[2] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[2]),
        .Q(add_ln41_4_reg_1431[2]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[3] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[3]),
        .Q(add_ln41_4_reg_1431[3]),
        .R(1'b0));
  CARRY4 \add_ln41_4_reg_1431_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln41_4_reg_1431_reg[3]_i_1_n_5 ,\add_ln41_4_reg_1431_reg[3]_i_1_n_6 ,\add_ln41_4_reg_1431_reg[3]_i_1_n_7 ,\add_ln41_4_reg_1431_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln41_5_reg_1406[3:0]),
        .O(add_ln41_4_fu_1045_p2[3:0]),
        .S({\add_ln41_4_reg_1431[3]_i_2_n_5 ,\add_ln41_4_reg_1431[3]_i_3_n_5 ,\add_ln41_4_reg_1431[3]_i_4_n_5 ,\add_ln41_4_reg_1431[3]_i_5_n_5 }));
  FDRE \add_ln41_4_reg_1431_reg[4] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[4]),
        .Q(add_ln41_4_reg_1431[4]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[5] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[5]),
        .Q(add_ln41_4_reg_1431[5]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[6] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[6]),
        .Q(add_ln41_4_reg_1431[6]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[7] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[7]),
        .Q(add_ln41_4_reg_1431[7]),
        .R(1'b0));
  CARRY4 \add_ln41_4_reg_1431_reg[7]_i_1 
       (.CI(\add_ln41_4_reg_1431_reg[3]_i_1_n_5 ),
        .CO({\add_ln41_4_reg_1431_reg[7]_i_1_n_5 ,\add_ln41_4_reg_1431_reg[7]_i_1_n_6 ,\add_ln41_4_reg_1431_reg[7]_i_1_n_7 ,\add_ln41_4_reg_1431_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln41_5_reg_1406[7:4]),
        .O(add_ln41_4_fu_1045_p2[7:4]),
        .S({\add_ln41_4_reg_1431[7]_i_2_n_5 ,\add_ln41_4_reg_1431[7]_i_3_n_5 ,\add_ln41_4_reg_1431[7]_i_4_n_5 ,\add_ln41_4_reg_1431[7]_i_5_n_5 }));
  FDRE \add_ln41_4_reg_1431_reg[8] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[8]),
        .Q(add_ln41_4_reg_1431[8]),
        .R(1'b0));
  FDRE \add_ln41_4_reg_1431_reg[9] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(add_ln41_4_fu_1045_p2[9]),
        .Q(add_ln41_4_reg_1431[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[11]_i_11 
       (.I0(trunc_ln41_6_reg_1421[6]),
        .I1(add_ln41_4_reg_1431[6]),
        .I2(add_ln41_3_reg_1416[6]),
        .O(\add_ln41_8_reg_1441[11]_i_11_n_5 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[11]_i_12 
       (.I0(trunc_ln41_6_reg_1421[5]),
        .I1(add_ln41_4_reg_1431[5]),
        .I2(add_ln41_3_reg_1416[5]),
        .O(\add_ln41_8_reg_1441[11]_i_12_n_5 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[11]_i_13 
       (.I0(trunc_ln41_6_reg_1421[4]),
        .I1(add_ln41_4_reg_1431[4]),
        .I2(add_ln41_3_reg_1416[4]),
        .O(\add_ln41_8_reg_1441[11]_i_13_n_5 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[11]_i_14 
       (.I0(trunc_ln41_6_reg_1421[3]),
        .I1(add_ln41_4_reg_1431[3]),
        .I2(add_ln41_3_reg_1416[3]),
        .O(\add_ln41_8_reg_1441[11]_i_14_n_5 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[11]_i_15 
       (.I0(trunc_ln41_6_reg_1421[7]),
        .I1(add_ln41_4_reg_1431[7]),
        .I2(add_ln41_3_reg_1416[7]),
        .I3(\add_ln41_8_reg_1441[11]_i_11_n_5 ),
        .O(\add_ln41_8_reg_1441[11]_i_15_n_5 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[11]_i_16 
       (.I0(trunc_ln41_6_reg_1421[6]),
        .I1(add_ln41_4_reg_1431[6]),
        .I2(add_ln41_3_reg_1416[6]),
        .I3(\add_ln41_8_reg_1441[11]_i_12_n_5 ),
        .O(\add_ln41_8_reg_1441[11]_i_16_n_5 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[11]_i_17 
       (.I0(trunc_ln41_6_reg_1421[5]),
        .I1(add_ln41_4_reg_1431[5]),
        .I2(add_ln41_3_reg_1416[5]),
        .I3(\add_ln41_8_reg_1441[11]_i_13_n_5 ),
        .O(\add_ln41_8_reg_1441[11]_i_17_n_5 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[11]_i_18 
       (.I0(trunc_ln41_6_reg_1421[4]),
        .I1(add_ln41_4_reg_1431[4]),
        .I2(add_ln41_3_reg_1416[4]),
        .I3(\add_ln41_8_reg_1441[11]_i_14_n_5 ),
        .O(\add_ln41_8_reg_1441[11]_i_18_n_5 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[11]_i_2 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_11_n_10 ),
        .I1(trunc_ln41_7_reg_1426[10]),
        .I2(trunc_ln41_8_reg_1436[10]),
        .O(\add_ln41_8_reg_1441[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[11]_i_3 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_11_n_11 ),
        .I1(trunc_ln41_7_reg_1426[9]),
        .I2(trunc_ln41_8_reg_1436[9]),
        .O(\add_ln41_8_reg_1441[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[11]_i_4 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_11_n_12 ),
        .I1(trunc_ln41_7_reg_1426[8]),
        .I2(trunc_ln41_8_reg_1436[8]),
        .O(\add_ln41_8_reg_1441[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[11]_i_5 
       (.I0(\add_ln41_8_reg_1441_reg[11]_i_10_n_9 ),
        .I1(trunc_ln41_7_reg_1426[7]),
        .I2(trunc_ln41_8_reg_1436[7]),
        .O(\add_ln41_8_reg_1441[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[11]_i_6 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_11_n_9 ),
        .I1(trunc_ln41_7_reg_1426[11]),
        .I2(trunc_ln41_8_reg_1436[11]),
        .I3(\add_ln41_8_reg_1441[11]_i_2_n_5 ),
        .O(\add_ln41_8_reg_1441[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair152" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[11]_i_7 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_11_n_10 ),
        .I1(trunc_ln41_7_reg_1426[10]),
        .I2(trunc_ln41_8_reg_1436[10]),
        .I3(\add_ln41_8_reg_1441[11]_i_3_n_5 ),
        .O(\add_ln41_8_reg_1441[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[11]_i_8 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_11_n_11 ),
        .I1(trunc_ln41_7_reg_1426[9]),
        .I2(trunc_ln41_8_reg_1436[9]),
        .I3(\add_ln41_8_reg_1441[11]_i_4_n_5 ),
        .O(\add_ln41_8_reg_1441[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[11]_i_9 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_11_n_12 ),
        .I1(trunc_ln41_7_reg_1426[8]),
        .I2(trunc_ln41_8_reg_1436[8]),
        .I3(\add_ln41_8_reg_1441[11]_i_5_n_5 ),
        .O(\add_ln41_8_reg_1441[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln41_8_reg_1441[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln35_reg_1175_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln41_8_reg_14410));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[15]_i_12 
       (.I0(trunc_ln41_6_reg_1421[13]),
        .I1(add_ln41_4_reg_1431[13]),
        .I2(add_ln41_3_reg_1416[13]),
        .O(\add_ln41_8_reg_1441[15]_i_12_n_5 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[15]_i_13 
       (.I0(trunc_ln41_6_reg_1421[12]),
        .I1(add_ln41_4_reg_1431[12]),
        .I2(add_ln41_3_reg_1416[12]),
        .O(\add_ln41_8_reg_1441[15]_i_13_n_5 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[15]_i_14 
       (.I0(trunc_ln41_6_reg_1421[11]),
        .I1(add_ln41_4_reg_1431[11]),
        .I2(add_ln41_3_reg_1416[11]),
        .O(\add_ln41_8_reg_1441[15]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln41_8_reg_1441[15]_i_15 
       (.I0(add_ln41_3_reg_1416[14]),
        .I1(add_ln41_4_reg_1431[14]),
        .I2(trunc_ln41_6_reg_1421[14]),
        .I3(add_ln41_4_reg_1431[15]),
        .I4(trunc_ln41_6_reg_1421[15]),
        .I5(add_ln41_3_reg_1416[15]),
        .O(\add_ln41_8_reg_1441[15]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[15]_i_16 
       (.I0(\add_ln41_8_reg_1441[15]_i_12_n_5 ),
        .I1(add_ln41_4_reg_1431[14]),
        .I2(trunc_ln41_6_reg_1421[14]),
        .I3(add_ln41_3_reg_1416[14]),
        .O(\add_ln41_8_reg_1441[15]_i_16_n_5 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[15]_i_17 
       (.I0(trunc_ln41_6_reg_1421[13]),
        .I1(add_ln41_4_reg_1431[13]),
        .I2(add_ln41_3_reg_1416[13]),
        .I3(\add_ln41_8_reg_1441[15]_i_13_n_5 ),
        .O(\add_ln41_8_reg_1441[15]_i_17_n_5 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[15]_i_18 
       (.I0(trunc_ln41_6_reg_1421[12]),
        .I1(add_ln41_4_reg_1431[12]),
        .I2(add_ln41_3_reg_1416[12]),
        .I3(\add_ln41_8_reg_1441[15]_i_14_n_5 ),
        .O(\add_ln41_8_reg_1441[15]_i_18_n_5 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[15]_i_19 
       (.I0(trunc_ln41_6_reg_1421[10]),
        .I1(add_ln41_4_reg_1431[10]),
        .I2(add_ln41_3_reg_1416[10]),
        .O(\add_ln41_8_reg_1441[15]_i_19_n_5 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[15]_i_20 
       (.I0(trunc_ln41_6_reg_1421[9]),
        .I1(add_ln41_4_reg_1431[9]),
        .I2(add_ln41_3_reg_1416[9]),
        .O(\add_ln41_8_reg_1441[15]_i_20_n_5 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[15]_i_21 
       (.I0(trunc_ln41_6_reg_1421[8]),
        .I1(add_ln41_4_reg_1431[8]),
        .I2(add_ln41_3_reg_1416[8]),
        .O(\add_ln41_8_reg_1441[15]_i_21_n_5 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[15]_i_22 
       (.I0(trunc_ln41_6_reg_1421[7]),
        .I1(add_ln41_4_reg_1431[7]),
        .I2(add_ln41_3_reg_1416[7]),
        .O(\add_ln41_8_reg_1441[15]_i_22_n_5 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[15]_i_23 
       (.I0(trunc_ln41_6_reg_1421[11]),
        .I1(add_ln41_4_reg_1431[11]),
        .I2(add_ln41_3_reg_1416[11]),
        .I3(\add_ln41_8_reg_1441[15]_i_19_n_5 ),
        .O(\add_ln41_8_reg_1441[15]_i_23_n_5 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[15]_i_24 
       (.I0(trunc_ln41_6_reg_1421[10]),
        .I1(add_ln41_4_reg_1431[10]),
        .I2(add_ln41_3_reg_1416[10]),
        .I3(\add_ln41_8_reg_1441[15]_i_20_n_5 ),
        .O(\add_ln41_8_reg_1441[15]_i_24_n_5 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[15]_i_25 
       (.I0(trunc_ln41_6_reg_1421[9]),
        .I1(add_ln41_4_reg_1431[9]),
        .I2(add_ln41_3_reg_1416[9]),
        .I3(\add_ln41_8_reg_1441[15]_i_21_n_5 ),
        .O(\add_ln41_8_reg_1441[15]_i_25_n_5 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[15]_i_26 
       (.I0(trunc_ln41_6_reg_1421[8]),
        .I1(add_ln41_4_reg_1431[8]),
        .I2(add_ln41_3_reg_1416[8]),
        .I3(\add_ln41_8_reg_1441[15]_i_22_n_5 ),
        .O(\add_ln41_8_reg_1441[15]_i_26_n_5 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[15]_i_3 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_10_n_11 ),
        .I1(trunc_ln41_7_reg_1426[13]),
        .I2(trunc_ln41_8_reg_1436[13]),
        .O(\add_ln41_8_reg_1441[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[15]_i_4 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_10_n_12 ),
        .I1(trunc_ln41_7_reg_1426[12]),
        .I2(trunc_ln41_8_reg_1436[12]),
        .O(\add_ln41_8_reg_1441[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[15]_i_5 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_11_n_9 ),
        .I1(trunc_ln41_7_reg_1426[11]),
        .I2(trunc_ln41_8_reg_1436[11]),
        .O(\add_ln41_8_reg_1441[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln41_8_reg_1441[15]_i_6 
       (.I0(trunc_ln41_8_reg_1436[14]),
        .I1(trunc_ln41_7_reg_1426[14]),
        .I2(\add_ln41_8_reg_1441_reg[15]_i_10_n_10 ),
        .I3(trunc_ln41_7_reg_1426[15]),
        .I4(\add_ln41_8_reg_1441_reg[15]_i_10_n_9 ),
        .I5(trunc_ln41_8_reg_1436[15]),
        .O(\add_ln41_8_reg_1441[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[15]_i_7 
       (.I0(\add_ln41_8_reg_1441[15]_i_3_n_5 ),
        .I1(trunc_ln41_7_reg_1426[14]),
        .I2(\add_ln41_8_reg_1441_reg[15]_i_10_n_10 ),
        .I3(trunc_ln41_8_reg_1436[14]),
        .O(\add_ln41_8_reg_1441[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[15]_i_8 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_10_n_11 ),
        .I1(trunc_ln41_7_reg_1426[13]),
        .I2(trunc_ln41_8_reg_1436[13]),
        .I3(\add_ln41_8_reg_1441[15]_i_4_n_5 ),
        .O(\add_ln41_8_reg_1441[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[15]_i_9 
       (.I0(\add_ln41_8_reg_1441_reg[15]_i_10_n_12 ),
        .I1(trunc_ln41_7_reg_1426[12]),
        .I2(trunc_ln41_8_reg_1436[12]),
        .I3(\add_ln41_8_reg_1441[15]_i_5_n_5 ),
        .O(\add_ln41_8_reg_1441[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[3]_i_2 
       (.I0(\add_ln41_8_reg_1441_reg[7]_i_10_n_10 ),
        .I1(trunc_ln41_7_reg_1426[2]),
        .I2(trunc_ln41_8_reg_1436[2]),
        .O(\add_ln41_8_reg_1441[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[3]_i_3 
       (.I0(\add_ln41_8_reg_1441_reg[7]_i_10_n_11 ),
        .I1(trunc_ln41_7_reg_1426[1]),
        .I2(trunc_ln41_8_reg_1436[1]),
        .O(\add_ln41_8_reg_1441[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[3]_i_4 
       (.I0(\add_ln41_8_reg_1441_reg[7]_i_10_n_12 ),
        .I1(trunc_ln41_7_reg_1426[0]),
        .I2(trunc_ln41_8_reg_1436[0]),
        .O(\add_ln41_8_reg_1441[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[3]_i_5 
       (.I0(\add_ln41_8_reg_1441_reg[7]_i_10_n_9 ),
        .I1(trunc_ln41_7_reg_1426[3]),
        .I2(trunc_ln41_8_reg_1436[3]),
        .I3(\add_ln41_8_reg_1441[3]_i_2_n_5 ),
        .O(\add_ln41_8_reg_1441[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[3]_i_6 
       (.I0(\add_ln41_8_reg_1441_reg[7]_i_10_n_10 ),
        .I1(trunc_ln41_7_reg_1426[2]),
        .I2(trunc_ln41_8_reg_1436[2]),
        .I3(\add_ln41_8_reg_1441[3]_i_3_n_5 ),
        .O(\add_ln41_8_reg_1441[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[3]_i_7 
       (.I0(\add_ln41_8_reg_1441_reg[7]_i_10_n_11 ),
        .I1(trunc_ln41_7_reg_1426[1]),
        .I2(trunc_ln41_8_reg_1436[1]),
        .I3(\add_ln41_8_reg_1441[3]_i_4_n_5 ),
        .O(\add_ln41_8_reg_1441[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln41_8_reg_1441[3]_i_8 
       (.I0(\add_ln41_8_reg_1441_reg[7]_i_10_n_12 ),
        .I1(trunc_ln41_7_reg_1426[0]),
        .I2(trunc_ln41_8_reg_1436[0]),
        .O(\add_ln41_8_reg_1441[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[7]_i_11 
       (.I0(trunc_ln41_6_reg_1421[2]),
        .I1(add_ln41_4_reg_1431[2]),
        .I2(add_ln41_3_reg_1416[2]),
        .O(\add_ln41_8_reg_1441[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[7]_i_12 
       (.I0(trunc_ln41_6_reg_1421[1]),
        .I1(add_ln41_4_reg_1431[1]),
        .I2(add_ln41_3_reg_1416[1]),
        .O(\add_ln41_8_reg_1441[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[7]_i_13 
       (.I0(trunc_ln41_6_reg_1421[0]),
        .I1(add_ln41_4_reg_1431[0]),
        .I2(add_ln41_3_reg_1416[0]),
        .O(\add_ln41_8_reg_1441[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[7]_i_14 
       (.I0(trunc_ln41_6_reg_1421[3]),
        .I1(add_ln41_4_reg_1431[3]),
        .I2(add_ln41_3_reg_1416[3]),
        .I3(\add_ln41_8_reg_1441[7]_i_11_n_5 ),
        .O(\add_ln41_8_reg_1441[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[7]_i_15 
       (.I0(trunc_ln41_6_reg_1421[2]),
        .I1(add_ln41_4_reg_1431[2]),
        .I2(add_ln41_3_reg_1416[2]),
        .I3(\add_ln41_8_reg_1441[7]_i_12_n_5 ),
        .O(\add_ln41_8_reg_1441[7]_i_15_n_5 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[7]_i_16 
       (.I0(trunc_ln41_6_reg_1421[1]),
        .I1(add_ln41_4_reg_1431[1]),
        .I2(add_ln41_3_reg_1416[1]),
        .I3(\add_ln41_8_reg_1441[7]_i_13_n_5 ),
        .O(\add_ln41_8_reg_1441[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln41_8_reg_1441[7]_i_17 
       (.I0(trunc_ln41_6_reg_1421[0]),
        .I1(add_ln41_4_reg_1431[0]),
        .I2(add_ln41_3_reg_1416[0]),
        .O(\add_ln41_8_reg_1441[7]_i_17_n_5 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[7]_i_2 
       (.I0(\add_ln41_8_reg_1441_reg[11]_i_10_n_10 ),
        .I1(trunc_ln41_7_reg_1426[6]),
        .I2(trunc_ln41_8_reg_1436[6]),
        .O(\add_ln41_8_reg_1441[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[7]_i_3 
       (.I0(\add_ln41_8_reg_1441_reg[11]_i_10_n_11 ),
        .I1(trunc_ln41_7_reg_1426[5]),
        .I2(trunc_ln41_8_reg_1436[5]),
        .O(\add_ln41_8_reg_1441[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[7]_i_4 
       (.I0(\add_ln41_8_reg_1441_reg[11]_i_10_n_12 ),
        .I1(trunc_ln41_7_reg_1426[4]),
        .I2(trunc_ln41_8_reg_1436[4]),
        .O(\add_ln41_8_reg_1441[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1441[7]_i_5 
       (.I0(\add_ln41_8_reg_1441_reg[7]_i_10_n_9 ),
        .I1(trunc_ln41_7_reg_1426[3]),
        .I2(trunc_ln41_8_reg_1436[3]),
        .O(\add_ln41_8_reg_1441[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[7]_i_6 
       (.I0(\add_ln41_8_reg_1441_reg[11]_i_10_n_9 ),
        .I1(trunc_ln41_7_reg_1426[7]),
        .I2(trunc_ln41_8_reg_1436[7]),
        .I3(\add_ln41_8_reg_1441[7]_i_2_n_5 ),
        .O(\add_ln41_8_reg_1441[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[7]_i_7 
       (.I0(\add_ln41_8_reg_1441_reg[11]_i_10_n_10 ),
        .I1(trunc_ln41_7_reg_1426[6]),
        .I2(trunc_ln41_8_reg_1436[6]),
        .I3(\add_ln41_8_reg_1441[7]_i_3_n_5 ),
        .O(\add_ln41_8_reg_1441[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[7]_i_8 
       (.I0(\add_ln41_8_reg_1441_reg[11]_i_10_n_11 ),
        .I1(trunc_ln41_7_reg_1426[5]),
        .I2(trunc_ln41_8_reg_1436[5]),
        .I3(\add_ln41_8_reg_1441[7]_i_4_n_5 ),
        .O(\add_ln41_8_reg_1441[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1441[7]_i_9 
       (.I0(\add_ln41_8_reg_1441_reg[11]_i_10_n_12 ),
        .I1(trunc_ln41_7_reg_1426[4]),
        .I2(trunc_ln41_8_reg_1436[4]),
        .I3(\add_ln41_8_reg_1441[7]_i_5_n_5 ),
        .O(\add_ln41_8_reg_1441[7]_i_9_n_5 ));
  FDRE \add_ln41_8_reg_1441_reg[0] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[0]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[10] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[10]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[11] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[11]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [11]),
        .R(1'b0));
  CARRY4 \add_ln41_8_reg_1441_reg[11]_i_1 
       (.CI(\add_ln41_8_reg_1441_reg[7]_i_1_n_5 ),
        .CO({\add_ln41_8_reg_1441_reg[11]_i_1_n_5 ,\add_ln41_8_reg_1441_reg[11]_i_1_n_6 ,\add_ln41_8_reg_1441_reg[11]_i_1_n_7 ,\add_ln41_8_reg_1441_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1441[11]_i_2_n_5 ,\add_ln41_8_reg_1441[11]_i_3_n_5 ,\add_ln41_8_reg_1441[11]_i_4_n_5 ,\add_ln41_8_reg_1441[11]_i_5_n_5 }),
        .O(add_ln41_8_fu_1076_p2[11:8]),
        .S({\add_ln41_8_reg_1441[11]_i_6_n_5 ,\add_ln41_8_reg_1441[11]_i_7_n_5 ,\add_ln41_8_reg_1441[11]_i_8_n_5 ,\add_ln41_8_reg_1441[11]_i_9_n_5 }));
  CARRY4 \add_ln41_8_reg_1441_reg[11]_i_10 
       (.CI(\add_ln41_8_reg_1441_reg[7]_i_10_n_5 ),
        .CO({\add_ln41_8_reg_1441_reg[11]_i_10_n_5 ,\add_ln41_8_reg_1441_reg[11]_i_10_n_6 ,\add_ln41_8_reg_1441_reg[11]_i_10_n_7 ,\add_ln41_8_reg_1441_reg[11]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1441[11]_i_11_n_5 ,\add_ln41_8_reg_1441[11]_i_12_n_5 ,\add_ln41_8_reg_1441[11]_i_13_n_5 ,\add_ln41_8_reg_1441[11]_i_14_n_5 }),
        .O({\add_ln41_8_reg_1441_reg[11]_i_10_n_9 ,\add_ln41_8_reg_1441_reg[11]_i_10_n_10 ,\add_ln41_8_reg_1441_reg[11]_i_10_n_11 ,\add_ln41_8_reg_1441_reg[11]_i_10_n_12 }),
        .S({\add_ln41_8_reg_1441[11]_i_15_n_5 ,\add_ln41_8_reg_1441[11]_i_16_n_5 ,\add_ln41_8_reg_1441[11]_i_17_n_5 ,\add_ln41_8_reg_1441[11]_i_18_n_5 }));
  FDRE \add_ln41_8_reg_1441_reg[12] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[12]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[13] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[13]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[14] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[14]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[15] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[15]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [15]),
        .R(1'b0));
  CARRY4 \add_ln41_8_reg_1441_reg[15]_i_10 
       (.CI(\add_ln41_8_reg_1441_reg[15]_i_11_n_5 ),
        .CO({\NLW_add_ln41_8_reg_1441_reg[15]_i_10_CO_UNCONNECTED [3],\add_ln41_8_reg_1441_reg[15]_i_10_n_6 ,\add_ln41_8_reg_1441_reg[15]_i_10_n_7 ,\add_ln41_8_reg_1441_reg[15]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln41_8_reg_1441[15]_i_12_n_5 ,\add_ln41_8_reg_1441[15]_i_13_n_5 ,\add_ln41_8_reg_1441[15]_i_14_n_5 }),
        .O({\add_ln41_8_reg_1441_reg[15]_i_10_n_9 ,\add_ln41_8_reg_1441_reg[15]_i_10_n_10 ,\add_ln41_8_reg_1441_reg[15]_i_10_n_11 ,\add_ln41_8_reg_1441_reg[15]_i_10_n_12 }),
        .S({\add_ln41_8_reg_1441[15]_i_15_n_5 ,\add_ln41_8_reg_1441[15]_i_16_n_5 ,\add_ln41_8_reg_1441[15]_i_17_n_5 ,\add_ln41_8_reg_1441[15]_i_18_n_5 }));
  CARRY4 \add_ln41_8_reg_1441_reg[15]_i_11 
       (.CI(\add_ln41_8_reg_1441_reg[11]_i_10_n_5 ),
        .CO({\add_ln41_8_reg_1441_reg[15]_i_11_n_5 ,\add_ln41_8_reg_1441_reg[15]_i_11_n_6 ,\add_ln41_8_reg_1441_reg[15]_i_11_n_7 ,\add_ln41_8_reg_1441_reg[15]_i_11_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1441[15]_i_19_n_5 ,\add_ln41_8_reg_1441[15]_i_20_n_5 ,\add_ln41_8_reg_1441[15]_i_21_n_5 ,\add_ln41_8_reg_1441[15]_i_22_n_5 }),
        .O({\add_ln41_8_reg_1441_reg[15]_i_11_n_9 ,\add_ln41_8_reg_1441_reg[15]_i_11_n_10 ,\add_ln41_8_reg_1441_reg[15]_i_11_n_11 ,\add_ln41_8_reg_1441_reg[15]_i_11_n_12 }),
        .S({\add_ln41_8_reg_1441[15]_i_23_n_5 ,\add_ln41_8_reg_1441[15]_i_24_n_5 ,\add_ln41_8_reg_1441[15]_i_25_n_5 ,\add_ln41_8_reg_1441[15]_i_26_n_5 }));
  CARRY4 \add_ln41_8_reg_1441_reg[15]_i_2 
       (.CI(\add_ln41_8_reg_1441_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln41_8_reg_1441_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln41_8_reg_1441_reg[15]_i_2_n_6 ,\add_ln41_8_reg_1441_reg[15]_i_2_n_7 ,\add_ln41_8_reg_1441_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln41_8_reg_1441[15]_i_3_n_5 ,\add_ln41_8_reg_1441[15]_i_4_n_5 ,\add_ln41_8_reg_1441[15]_i_5_n_5 }),
        .O(add_ln41_8_fu_1076_p2[15:12]),
        .S({\add_ln41_8_reg_1441[15]_i_6_n_5 ,\add_ln41_8_reg_1441[15]_i_7_n_5 ,\add_ln41_8_reg_1441[15]_i_8_n_5 ,\add_ln41_8_reg_1441[15]_i_9_n_5 }));
  FDRE \add_ln41_8_reg_1441_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[1]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[2]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[3]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [3]),
        .R(1'b0));
  CARRY4 \add_ln41_8_reg_1441_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln41_8_reg_1441_reg[3]_i_1_n_5 ,\add_ln41_8_reg_1441_reg[3]_i_1_n_6 ,\add_ln41_8_reg_1441_reg[3]_i_1_n_7 ,\add_ln41_8_reg_1441_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1441[3]_i_2_n_5 ,\add_ln41_8_reg_1441[3]_i_3_n_5 ,\add_ln41_8_reg_1441[3]_i_4_n_5 ,1'b0}),
        .O(add_ln41_8_fu_1076_p2[3:0]),
        .S({\add_ln41_8_reg_1441[3]_i_5_n_5 ,\add_ln41_8_reg_1441[3]_i_6_n_5 ,\add_ln41_8_reg_1441[3]_i_7_n_5 ,\add_ln41_8_reg_1441[3]_i_8_n_5 }));
  FDRE \add_ln41_8_reg_1441_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[4]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[5] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[5]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[6] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[6]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[7] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[7]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [7]),
        .R(1'b0));
  CARRY4 \add_ln41_8_reg_1441_reg[7]_i_1 
       (.CI(\add_ln41_8_reg_1441_reg[3]_i_1_n_5 ),
        .CO({\add_ln41_8_reg_1441_reg[7]_i_1_n_5 ,\add_ln41_8_reg_1441_reg[7]_i_1_n_6 ,\add_ln41_8_reg_1441_reg[7]_i_1_n_7 ,\add_ln41_8_reg_1441_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1441[7]_i_2_n_5 ,\add_ln41_8_reg_1441[7]_i_3_n_5 ,\add_ln41_8_reg_1441[7]_i_4_n_5 ,\add_ln41_8_reg_1441[7]_i_5_n_5 }),
        .O(add_ln41_8_fu_1076_p2[7:4]),
        .S({\add_ln41_8_reg_1441[7]_i_6_n_5 ,\add_ln41_8_reg_1441[7]_i_7_n_5 ,\add_ln41_8_reg_1441[7]_i_8_n_5 ,\add_ln41_8_reg_1441[7]_i_9_n_5 }));
  CARRY4 \add_ln41_8_reg_1441_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln41_8_reg_1441_reg[7]_i_10_n_5 ,\add_ln41_8_reg_1441_reg[7]_i_10_n_6 ,\add_ln41_8_reg_1441_reg[7]_i_10_n_7 ,\add_ln41_8_reg_1441_reg[7]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1441[7]_i_11_n_5 ,\add_ln41_8_reg_1441[7]_i_12_n_5 ,\add_ln41_8_reg_1441[7]_i_13_n_5 ,1'b0}),
        .O({\add_ln41_8_reg_1441_reg[7]_i_10_n_9 ,\add_ln41_8_reg_1441_reg[7]_i_10_n_10 ,\add_ln41_8_reg_1441_reg[7]_i_10_n_11 ,\add_ln41_8_reg_1441_reg[7]_i_10_n_12 }),
        .S({\add_ln41_8_reg_1441[7]_i_14_n_5 ,\add_ln41_8_reg_1441[7]_i_15_n_5 ,\add_ln41_8_reg_1441[7]_i_16_n_5 ,\add_ln41_8_reg_1441[7]_i_17_n_5 }));
  FDRE \add_ln41_8_reg_1441_reg[8] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[8]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1441_reg[9] 
       (.C(ap_clk),
        .CE(add_ln41_8_reg_14410),
        .D(add_ln41_8_fu_1076_p2[9]),
        .Q(\add_ln41_8_reg_1441_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2A80)) 
    \add_ln41_reg_1290[10]_i_2 
       (.I0(and_ln35_reg_1203),
        .I1(\add_ln41_reg_1290[10]_i_6_n_5 ),
        .I2(p_shl10_cast_mid1_fu_534_p1[8]),
        .I3(p_shl10_cast_mid1_fu_534_p1[9]),
        .O(\add_ln41_reg_1290[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \add_ln41_reg_1290[10]_i_3 
       (.I0(and_ln35_reg_1203),
        .I1(p_shl10_cast_mid1_fu_534_p1[7]),
        .I2(zext_ln35_25_fu_449_p1),
        .I3(p_shl10_cast_mid1_fu_534_p1[5]),
        .I4(p_shl10_cast_mid1_fu_534_p1[6]),
        .I5(p_shl10_cast_mid1_fu_534_p1[8]),
        .O(\add_ln41_reg_1290[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h959595950000FF00)) 
    \add_ln41_reg_1290[10]_i_4 
       (.I0(p_shl10_cast_mid1_fu_534_p1[9]),
        .I1(p_shl10_cast_mid1_fu_534_p1[8]),
        .I2(\add_ln41_reg_1290[10]_i_6_n_5 ),
        .I3(\tmp7_reg_1170_reg_n_5_[9] ),
        .I4(icmp_ln23_reg_1184),
        .I5(and_ln35_reg_1203),
        .O(\add_ln41_reg_1290[10]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h999900F0)) 
    \add_ln41_reg_1290[10]_i_5 
       (.I0(p_shl10_cast_mid1_fu_534_p1[8]),
        .I1(\add_ln41_reg_1290[10]_i_6_n_5 ),
        .I2(\tmp7_reg_1170_reg_n_5_[8] ),
        .I3(icmp_ln23_reg_1184),
        .I4(and_ln35_reg_1203),
        .O(\add_ln41_reg_1290[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \add_ln41_reg_1290[10]_i_6 
       (.I0(p_shl10_cast_mid1_fu_534_p1[7]),
        .I1(\out_d_0_reg_187_reg_n_5_[0] ),
        .I2(icmp_ln23_reg_1184),
        .I3(p_shl4_cast_mid161_ca_fu_484_p1),
        .I4(p_shl10_cast_mid1_fu_534_p1[5]),
        .I5(p_shl10_cast_mid1_fu_534_p1[6]),
        .O(\add_ln41_reg_1290[10]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \add_ln41_reg_1290[3]_i_2 
       (.I0(out_w_0_reg_221[1]),
        .I1(and_ln35_reg_1203),
        .I2(icmp_ln23_reg_1184),
        .O(\add_ln41_reg_1290[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \add_ln41_reg_1290[3]_i_3 
       (.I0(out_w_0_reg_221[0]),
        .I1(and_ln35_reg_1203),
        .I2(icmp_ln23_reg_1184),
        .O(\add_ln41_reg_1290[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF6060000F606)) 
    \add_ln41_reg_1290[3]_i_4 
       (.I0(out_w_0_reg_221[3]),
        .I1(\tmp7_reg_1170_reg_n_5_[3] ),
        .I2(icmp_ln23_reg_1184),
        .I3(p_shl4_cast_mid161_ca_fu_484_p1),
        .I4(and_ln35_reg_1203),
        .I5(\add_ln41_reg_1290[3]_i_8_n_5 ),
        .O(\add_ln41_reg_1290[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF6060000F606)) 
    \add_ln41_reg_1290[3]_i_5 
       (.I0(out_w_0_reg_221[2]),
        .I1(\tmp7_reg_1170_reg_n_5_[2] ),
        .I2(icmp_ln23_reg_1184),
        .I3(p_shl4_cast_mid161_ca_fu_484_p1),
        .I4(and_ln35_reg_1203),
        .I5(\add_ln41_reg_1290[3]_i_9_n_5 ),
        .O(\add_ln41_reg_1290[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \add_ln41_reg_1290[3]_i_6 
       (.I0(icmp_ln23_reg_1184),
        .I1(out_w_0_reg_221[1]),
        .I2(and_ln35_reg_1203),
        .O(\add_ln41_reg_1290[3]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \add_ln41_reg_1290[3]_i_7 
       (.I0(icmp_ln23_reg_1184),
        .I1(out_w_0_reg_221[0]),
        .I2(and_ln35_reg_1203),
        .O(\add_ln41_reg_1290[3]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h95999555)) 
    \add_ln41_reg_1290[3]_i_8 
       (.I0(p_shl10_cast_mid1_fu_534_p1[6]),
        .I1(p_shl10_cast_mid1_fu_534_p1[5]),
        .I2(p_shl4_cast_mid161_ca_fu_484_p1),
        .I3(icmp_ln23_reg_1184),
        .I4(\out_d_0_reg_187_reg_n_5_[0] ),
        .O(\add_ln41_reg_1290[3]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \add_ln41_reg_1290[3]_i_9 
       (.I0(p_shl10_cast_mid1_fu_534_p1[5]),
        .I1(\out_d_0_reg_187_reg_n_5_[0] ),
        .I2(icmp_ln23_reg_1184),
        .I3(p_shl4_cast_mid161_ca_fu_484_p1),
        .O(\add_ln41_reg_1290[3]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \add_ln41_reg_1290[7]_i_10 
       (.I0(p_shl10_cast_mid1_fu_534_p1[9]),
        .I1(p_shl10_cast_mid1_fu_534_p1[8]),
        .I2(p_shl10_cast_mid1_fu_534_p1[7]),
        .I3(zext_ln35_25_fu_449_p1),
        .I4(p_shl10_cast_mid1_fu_534_p1[5]),
        .I5(p_shl10_cast_mid1_fu_534_p1[6]),
        .O(\add_ln41_reg_1290[7]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \add_ln41_reg_1290[7]_i_11 
       (.I0(p_shl10_cast_mid1_fu_534_p1[8]),
        .I1(p_shl10_cast_mid1_fu_534_p1[6]),
        .I2(p_shl10_cast_mid1_fu_534_p1[5]),
        .I3(zext_ln35_25_fu_449_p1),
        .I4(p_shl10_cast_mid1_fu_534_p1[7]),
        .O(\add_ln41_reg_1290[7]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \add_ln41_reg_1290[7]_i_2 
       (.I0(and_ln35_reg_1203),
        .I1(p_shl10_cast_mid1_fu_534_p1[6]),
        .I2(p_shl10_cast_mid1_fu_534_p1[5]),
        .I3(zext_ln35_25_fu_449_p1),
        .I4(p_shl10_cast_mid1_fu_534_p1[7]),
        .O(\add_ln41_reg_1290[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h02A2AAAAA8080000)) 
    \add_ln41_reg_1290[7]_i_3 
       (.I0(and_ln35_reg_1203),
        .I1(\out_d_0_reg_187_reg_n_5_[0] ),
        .I2(icmp_ln23_reg_1184),
        .I3(p_shl4_cast_mid161_ca_fu_484_p1),
        .I4(p_shl10_cast_mid1_fu_534_p1[5]),
        .I5(p_shl10_cast_mid1_fu_534_p1[6]),
        .O(\add_ln41_reg_1290[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h202A8A80)) 
    \add_ln41_reg_1290[7]_i_4 
       (.I0(and_ln35_reg_1203),
        .I1(p_shl4_cast_mid161_ca_fu_484_p1),
        .I2(icmp_ln23_reg_1184),
        .I3(\out_d_0_reg_187_reg_n_5_[0] ),
        .I4(p_shl10_cast_mid1_fu_534_p1[5]),
        .O(\add_ln41_reg_1290[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hAA0C)) 
    \add_ln41_reg_1290[7]_i_5 
       (.I0(\add_ln41_reg_1290[7]_i_9_n_5 ),
        .I1(\tmp7_reg_1170_reg_n_5_[7] ),
        .I2(icmp_ln23_reg_1184),
        .I3(and_ln35_reg_1203),
        .O(\add_ln41_reg_1290[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \add_ln41_reg_1290[7]_i_6 
       (.I0(\add_ln41_reg_1290[7]_i_3_n_5 ),
        .I1(icmp_ln23_reg_1184),
        .I2(\tmp7_reg_1170_reg_n_5_[6] ),
        .I3(and_ln35_reg_1203),
        .I4(\add_ln41_reg_1290[7]_i_10_n_5 ),
        .O(\add_ln41_reg_1290[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h99990F0066660F00)) 
    \add_ln41_reg_1290[7]_i_7 
       (.I0(p_shl10_cast_mid1_fu_534_p1[5]),
        .I1(zext_ln35_25_fu_449_p1),
        .I2(icmp_ln23_reg_1184),
        .I3(\tmp7_reg_1170_reg_n_5_[5] ),
        .I4(and_ln35_reg_1203),
        .I5(\add_ln41_reg_1290[7]_i_11_n_5 ),
        .O(\add_ln41_reg_1290[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF6060000F606)) 
    \add_ln41_reg_1290[7]_i_8 
       (.I0(out_w_0_reg_221[4]),
        .I1(\tmp7_reg_1170_reg_n_5_[4] ),
        .I2(icmp_ln23_reg_1184),
        .I3(p_shl4_cast_mid161_ca_fu_484_p1),
        .I4(and_ln35_reg_1203),
        .I5(\add_ln41_reg_1290[7]_i_9_n_5 ),
        .O(\add_ln41_reg_1290[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hA959555555555555)) 
    \add_ln41_reg_1290[7]_i_9 
       (.I0(p_shl10_cast_mid1_fu_534_p1[7]),
        .I1(\out_d_0_reg_187_reg_n_5_[0] ),
        .I2(icmp_ln23_reg_1184),
        .I3(p_shl4_cast_mid161_ca_fu_484_p1),
        .I4(p_shl10_cast_mid1_fu_534_p1[5]),
        .I5(p_shl10_cast_mid1_fu_534_p1[6]),
        .O(\add_ln41_reg_1290[7]_i_9_n_5 ));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[0]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [0]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[10]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [10]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[1]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [1]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[2]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [2]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[3]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [3]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[4]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [4]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[5]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [5]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[6]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [6]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[7]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [7]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[8]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [8]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln41_reg_1290[9]),
        .Q(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [9]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_reg[0] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[0]),
        .Q(add_ln41_reg_1290[0]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_reg[10] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[10]),
        .Q(add_ln41_reg_1290[10]),
        .R(1'b0));
  CARRY4 \add_ln41_reg_1290_reg[10]_i_1 
       (.CI(\add_ln41_reg_1290_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln41_reg_1290_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln41_reg_1290_reg[10]_i_1_n_7 ,\add_ln41_reg_1290_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln41_reg_1290[10]_i_2_n_5 ,\add_ln41_reg_1290[10]_i_3_n_5 }),
        .O({\NLW_add_ln41_reg_1290_reg[10]_i_1_O_UNCONNECTED [3],add_ln41_fu_728_p2[10:8]}),
        .S({1'b0,and_ln35_reg_1203,\add_ln41_reg_1290[10]_i_4_n_5 ,\add_ln41_reg_1290[10]_i_5_n_5 }));
  FDRE \add_ln41_reg_1290_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[1]),
        .Q(add_ln41_reg_1290[1]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[2]),
        .Q(add_ln41_reg_1290[2]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[3]),
        .Q(add_ln41_reg_1290[3]),
        .R(1'b0));
  CARRY4 \add_ln41_reg_1290_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln41_reg_1290_reg[3]_i_1_n_5 ,\add_ln41_reg_1290_reg[3]_i_1_n_6 ,\add_ln41_reg_1290_reg[3]_i_1_n_7 ,\add_ln41_reg_1290_reg[3]_i_1_n_8 }),
        .CYINIT(and_ln35_reg_1203),
        .DI({out_w_0_mid2_fu_519_p3[3:2],\add_ln41_reg_1290[3]_i_2_n_5 ,\add_ln41_reg_1290[3]_i_3_n_5 }),
        .O(add_ln41_fu_728_p2[3:0]),
        .S({\add_ln41_reg_1290[3]_i_4_n_5 ,\add_ln41_reg_1290[3]_i_5_n_5 ,\add_ln41_reg_1290[3]_i_6_n_5 ,\add_ln41_reg_1290[3]_i_7_n_5 }));
  FDRE \add_ln41_reg_1290_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[4]),
        .Q(add_ln41_reg_1290[4]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_reg[5] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[5]),
        .Q(add_ln41_reg_1290[5]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_reg[6] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[6]),
        .Q(add_ln41_reg_1290[6]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_reg[7] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[7]),
        .Q(add_ln41_reg_1290[7]),
        .R(1'b0));
  CARRY4 \add_ln41_reg_1290_reg[7]_i_1 
       (.CI(\add_ln41_reg_1290_reg[3]_i_1_n_5 ),
        .CO({\add_ln41_reg_1290_reg[7]_i_1_n_5 ,\add_ln41_reg_1290_reg[7]_i_1_n_6 ,\add_ln41_reg_1290_reg[7]_i_1_n_7 ,\add_ln41_reg_1290_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_reg_1290[7]_i_2_n_5 ,\add_ln41_reg_1290[7]_i_3_n_5 ,\add_ln41_reg_1290[7]_i_4_n_5 ,out_w_0_mid2_fu_519_p3[4]}),
        .O(add_ln41_fu_728_p2[7:4]),
        .S({\add_ln41_reg_1290[7]_i_5_n_5 ,\add_ln41_reg_1290[7]_i_6_n_5 ,\add_ln41_reg_1290[7]_i_7_n_5 ,\add_ln41_reg_1290[7]_i_8_n_5 }));
  FDRE \add_ln41_reg_1290_reg[8] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[8]),
        .Q(add_ln41_reg_1290[8]),
        .R(1'b0));
  FDRE \add_ln41_reg_1290_reg[9] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(add_ln41_fu_728_p2[9]),
        .Q(add_ln41_reg_1290[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF7)) 
    \and_ln35_reg_1203[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .O(\and_ln35_reg_1203[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \and_ln35_reg_1203[0]_i_3 
       (.I0(out_w_reg_1274[0]),
        .I1(out_w_reg_1274[2]),
        .I2(out_w_reg_1274[3]),
        .I3(out_w_reg_1274[1]),
        .I4(out_w_reg_1274[4]),
        .O(\and_ln35_reg_1203[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \and_ln35_reg_1203[0]_i_4 
       (.I0(out_w_0_reg_221[0]),
        .I1(out_w_0_reg_221[2]),
        .I2(out_w_0_reg_221[3]),
        .I3(out_w_0_reg_221[1]),
        .I4(out_w_0_reg_221[4]),
        .O(\and_ln35_reg_1203[0]_i_4_n_5 ));
  FDRE \and_ln35_reg_1203_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(\and_ln35_reg_1203_reg[0]_i_1_n_5 ),
        .Q(and_ln35_reg_1203),
        .R(\select_ln35_reg_1196[4]_i_1_n_5 ));
  MUXF7 \and_ln35_reg_1203_reg[0]_i_1 
       (.I0(\and_ln35_reg_1203[0]_i_3_n_5 ),
        .I1(\and_ln35_reg_1203[0]_i_4_n_5 ),
        .O(\and_ln35_reg_1203_reg[0]_i_1_n_5 ),
        .S(\and_ln35_reg_1203[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_depthwise_conv2d_fix_fu_509_ap_ready),
        .I1(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_depthwise_conv2d_fix_fu_509_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFF888F88)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(icmp_ln35_fu_387_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(grp_depthwise_conv2d_fix_fu_509_ap_ready),
        .I1(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I2(grp_depthwise_conv2d_fix_fu_509_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h38083000)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(icmp_ln35_fu_387_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_509_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_fu_509_ap_ready),
        .R(SS));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(icmp_ln35_fu_387_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF077F00000000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_depthwise_conv2d_fix_fu_509_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_fu_509_ap_ready),
        .I1(Q[0]),
        .I2(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \icmp_ln23_reg_1184[0]_i_1 
       (.I0(\icmp_ln23_reg_1184[0]_i_2_n_5 ),
        .I1(\select_ln23_3_reg_1396_reg_n_5_[3] ),
        .I2(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I3(indvar_flatten_reg_199[3]),
        .I4(\icmp_ln23_reg_1184[0]_i_3_n_5 ),
        .I5(\icmp_ln23_reg_1184[0]_i_4_n_5 ),
        .O(icmp_ln23_fu_399_p2));
  LUT5 #(
    .INIT(32'hAFCCAFFF)) 
    \icmp_ln23_reg_1184[0]_i_2 
       (.I0(\select_ln23_3_reg_1396_reg_n_5_[7] ),
        .I1(indvar_flatten_reg_199[7]),
        .I2(\select_ln23_3_reg_1396_reg_n_5_[9] ),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(indvar_flatten_reg_199[9]),
        .O(\icmp_ln23_reg_1184[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \icmp_ln23_reg_1184[0]_i_3 
       (.I0(indvar_flatten_reg_199[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I4(\select_ln23_3_reg_1396_reg_n_5_[5] ),
        .O(\icmp_ln23_reg_1184[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \icmp_ln23_reg_1184[0]_i_4 
       (.I0(add_ln23_7_fu_437_p2[0]),
        .I1(\icmp_ln23_reg_1184[0]_i_5_n_5 ),
        .I2(\add_ln23_7_reg_1221[9]_i_5_n_5 ),
        .I3(\icmp_ln23_reg_1184[0]_i_6_n_5 ),
        .I4(\icmp_ln23_reg_1184[0]_i_7_n_5 ),
        .I5(\add_ln23_7_reg_1221[9]_i_7_n_5 ),
        .O(\icmp_ln23_reg_1184[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln23_reg_1184[0]_i_5 
       (.I0(\select_ln23_3_reg_1396_reg_n_5_[1] ),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(indvar_flatten_reg_199[1]),
        .O(\icmp_ln23_reg_1184[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \icmp_ln23_reg_1184[0]_i_6 
       (.I0(indvar_flatten_reg_199[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I4(\select_ln23_3_reg_1396_reg_n_5_[4] ),
        .O(\icmp_ln23_reg_1184[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln23_reg_1184[0]_i_7 
       (.I0(\select_ln23_3_reg_1396_reg_n_5_[2] ),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(indvar_flatten_reg_199[2]),
        .O(\icmp_ln23_reg_1184[0]_i_7_n_5 ));
  FDRE \icmp_ln23_reg_1184_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(icmp_ln23_fu_399_p2),
        .Q(icmp_ln23_reg_1184),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000151)) 
    \icmp_ln35_reg_1175[0]_i_1 
       (.I0(\icmp_ln35_reg_1175[0]_i_2_n_5 ),
        .I1(\indvar_flatten71_reg_176_reg_n_5_[5] ),
        .I2(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I3(add_ln35_21_reg_1179_reg[5]),
        .I4(\icmp_ln35_reg_1175[0]_i_3_n_5 ),
        .I5(\icmp_ln35_reg_1175[0]_i_4_n_5 ),
        .O(icmp_ln35_fu_387_p2));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \icmp_ln35_reg_1175[0]_i_2 
       (.I0(\indvar_flatten71_reg_176_reg_n_5_[7] ),
        .I1(add_ln35_21_reg_1179_reg[7]),
        .I2(\indvar_flatten71_reg_176_reg_n_5_[9] ),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(add_ln35_21_reg_1179_reg[9]),
        .O(\icmp_ln35_reg_1175[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln35_reg_1175[0]_i_3 
       (.I0(add_ln35_21_reg_1179_reg[3]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[3] ),
        .O(\icmp_ln35_reg_1175[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \icmp_ln35_reg_1175[0]_i_4 
       (.I0(add_ln35_21_fu_393_p2[0]),
        .I1(\icmp_ln35_reg_1175[0]_i_5_n_5 ),
        .I2(\add_ln35_21_reg_1179[9]_i_5_n_5 ),
        .I3(\icmp_ln35_reg_1175[0]_i_6_n_5 ),
        .I4(\add_ln35_21_reg_1179[9]_i_7_n_5 ),
        .I5(\icmp_ln35_reg_1175[0]_i_7_n_5 ),
        .O(\icmp_ln35_reg_1175[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln35_reg_1175[0]_i_5 
       (.I0(add_ln35_21_reg_1179_reg[1]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .O(\icmp_ln35_reg_1175[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln35_reg_1175[0]_i_6 
       (.I0(add_ln35_21_reg_1179_reg[4]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[4] ),
        .O(\icmp_ln35_reg_1175[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln35_reg_1175[0]_i_7 
       (.I0(add_ln35_21_reg_1179_reg[2]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .O(\icmp_ln35_reg_1175[0]_i_7_n_5 ));
  FDRE \icmp_ln35_reg_1175_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .Q(\icmp_ln35_reg_1175_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln35_reg_1175_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln35_fu_387_p2),
        .Q(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \indvar_flatten71_reg_176[9]_i_1 
       (.I0(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .O(indvar_flatten71_reg_176));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten71_reg_176[9]_i_2 
       (.I0(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(\indvar_flatten71_reg_176[9]_i_2_n_5 ));
  FDRE \indvar_flatten71_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(add_ln35_21_reg_1179_reg[0]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[0] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(add_ln35_21_reg_1179_reg[1]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[1] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(add_ln35_21_reg_1179_reg[2]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[2] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(add_ln35_21_reg_1179_reg[3]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[3] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(add_ln35_21_reg_1179_reg[4]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[4] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(add_ln35_21_reg_1179_reg[5]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[5] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(add_ln35_21_reg_1179_reg[6]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[6] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(add_ln35_21_reg_1179_reg[7]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[7] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(add_ln35_21_reg_1179_reg[8]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[8] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten71_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(add_ln35_21_reg_1179_reg[9]),
        .Q(\indvar_flatten71_reg_176_reg_n_5_[9] ),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(\select_ln23_3_reg_1396_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_199[0]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(\select_ln23_3_reg_1396_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_199[1]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(\select_ln23_3_reg_1396_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_199[2]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(\select_ln23_3_reg_1396_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_199[3]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(\select_ln23_3_reg_1396_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_199[4]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(\select_ln23_3_reg_1396_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_199[5]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(\select_ln23_3_reg_1396_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_199[6]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(\select_ln23_3_reg_1396_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_199[7]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_199_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(\select_ln23_3_reg_1396_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_199[8]),
        .R(indvar_flatten71_reg_176));
  FDRE \indvar_flatten_reg_199_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(\select_ln23_3_reg_1396_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_199[9]),
        .R(indvar_flatten71_reg_176));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1 network_mul_mul_16s_16s_30_1_1_U10
       (.A(network_mul_mul_16s_16s_30_1_1_U10_n_22),
        .P(trunc_ln_reg_1326),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(network_mul_mul_16s_16s_30_1_1_U10_n_23),
        .din3(din3),
        .\icmp_ln35_reg_1175_reg[0] (network_mul_mul_16s_16s_30_1_1_U10_n_21),
        .\icmp_ln35_reg_1175_reg[0]_0 (\icmp_ln35_reg_1175_reg[0]_0 ),
        .p(p),
        .p_0(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .p_1(\icmp_ln35_reg_1175_pp0_iter1_reg_reg_n_5_[0] ),
        .p_12_in(p_12_in),
        .p_2(ap_enable_reg_pp0_iter1_reg_n_5));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_8 network_mul_mul_16s_16s_30_1_1_U11
       (.A({network_mul_mul_16s_16s_30_1_1_U17_n_21,select_ln35_2_reg_1233}),
        .B(B),
        .P(trunc_ln41_1_reg_1336),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .\icmp_ln35_reg_1175_reg[0] (network_mul_mul_16s_16s_30_1_1_U11_n_21),
        .p(\icmp_ln35_reg_1175_reg[0]_0 ),
        .p_0(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .p_12_in(p_12_in));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_9 network_mul_mul_16s_16s_30_1_1_U12
       (.P(trunc_ln41_2_reg_1361),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_30_1_1_U10_n_21),
        .p_0(p),
        .p_10_in(p_10_in));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_10 network_mul_mul_16s_16s_30_1_1_U13
       (.A({network_mul_mul_16s_16s_30_1_1_U17_n_21,select_ln35_2_reg_1233}),
        .B(B),
        .P(trunc_ln41_3_reg_1371),
        .Q(ap_CS_fsm_pp0_stage4),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_30_1_1_U11_n_21),
        .p_0(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .p_10_in(p_10_in));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_11 network_mul_mul_16s_16s_30_1_1_U14
       (.A({network_mul_mul_16s_16s_30_1_1_U10_n_22,din3}),
        .D({network_mul_mul_16s_16s_30_1_1_U14_n_5,network_mul_mul_16s_16s_30_1_1_U14_n_6,network_mul_mul_16s_16s_30_1_1_U14_n_7,network_mul_mul_16s_16s_30_1_1_U14_n_8,network_mul_mul_16s_16s_30_1_1_U14_n_9,network_mul_mul_16s_16s_30_1_1_U14_n_10,network_mul_mul_16s_16s_30_1_1_U14_n_11,network_mul_mul_16s_16s_30_1_1_U14_n_12,network_mul_mul_16s_16s_30_1_1_U14_n_13,network_mul_mul_16s_16s_30_1_1_U14_n_14,network_mul_mul_16s_16s_30_1_1_U14_n_15,network_mul_mul_16s_16s_30_1_1_U14_n_16,network_mul_mul_16s_16s_30_1_1_U14_n_17,network_mul_mul_16s_16s_30_1_1_U14_n_18,network_mul_mul_16s_16s_30_1_1_U14_n_19,network_mul_mul_16s_16s_30_1_1_U14_n_20}),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_30_1_1_U10_n_21),
        .p_0(p),
        .p_12_in(p_12_in));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_12 network_mul_mul_16s_16s_30_1_1_U15
       (.A({network_mul_mul_16s_16s_30_1_1_U17_n_21,select_ln35_2_reg_1233}),
        .B(B),
        .E(add_ln41_3_reg_14160),
        .P(trunc_ln41_5_reg_1406),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_30_1_1_U11_n_21),
        .p_0(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .p_12_in(p_12_in));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_13 network_mul_mul_16s_16s_30_1_1_U16
       (.E(p_8_in),
        .P(trunc_ln41_6_reg_1421),
        .Q(ap_CS_fsm_pp0_stage1),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_30_1_1_U10_n_21),
        .p_0(p),
        .p_1(\icmp_ln35_reg_1175_pp0_iter1_reg_reg_n_5_[0] ));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_14 network_mul_mul_16s_16s_30_1_1_U17
       (.A(network_mul_mul_16s_16s_30_1_1_U17_n_21),
        .B(B),
        .E(p_10_in),
        .P(trunc_ln41_7_reg_1426),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_30_1_1_U11_n_21),
        .p_0(p_8_in),
        .p_1(select_ln35_2_reg_1233));
  LUT5 #(
    .INIT(32'hC0CACACA)) 
    \out_d_0_reg_187[0]_i_1 
       (.I0(\out_d_0_reg_187_reg_n_5_[0] ),
        .I1(din3),
        .I2(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .O(\out_d_0_reg_187[0]_i_1_n_5 ));
  FDRE \out_d_0_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_d_0_reg_187[0]_i_1_n_5 ),
        .Q(\out_d_0_reg_187_reg_n_5_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h10DF)) 
    \out_d_reg_1147[0]_i_1 
       (.I0(din3),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\out_d_0_reg_187_reg_n_5_[0] ),
        .O(out_d_fu_247_p2));
  FDRE \out_d_reg_1147_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_fu_247_p2),
        .Q(p_shl4_cast_mid161_ca_fu_484_p1),
        .R(1'b0));
  FDRE \out_h_0_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(select_ln23_reg_1351[0]),
        .Q(out_h_0_reg_210[0]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_h_0_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(select_ln23_reg_1351[1]),
        .Q(out_h_0_reg_210[1]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_h_0_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(select_ln23_reg_1351[2]),
        .Q(out_h_0_reg_210[2]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_h_0_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(select_ln23_reg_1351[3]),
        .Q(out_h_0_reg_210[3]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_h_0_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(select_ln23_reg_1351[4]),
        .Q(out_h_0_reg_210[4]),
        .R(indvar_flatten71_reg_176));
  LUT6 #(
    .INIT(64'hFFFFFFFF1000DFFF)) 
    \out_h_reg_1213[0]_i_1 
       (.I0(select_ln23_reg_1351[0]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(out_h_0_reg_210[0]),
        .I5(icmp_ln23_fu_399_p2),
        .O(out_h_fu_431_p2));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h3C553CAA)) 
    \out_h_reg_1213[1]_i_1 
       (.I0(out_h_0_reg_210[1]),
        .I1(select_ln23_reg_1351[1]),
        .I2(select_ln23_reg_1351[0]),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(out_h_0_reg_210[0]),
        .O(\out_h_reg_1213[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \out_h_reg_1213[2]_i_1 
       (.I0(out_h_0_reg_210[2]),
        .I1(select_ln23_reg_1351[2]),
        .I2(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I3(select_ln23_reg_1351[1]),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(out_h_0_reg_210[1]),
        .O(\out_h_reg_1213[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE2E2E2E21DE2E2E2)) 
    \out_h_reg_1213[3]_i_1 
       (.I0(out_h_0_reg_210[3]),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(select_ln23_reg_1351[3]),
        .I3(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I4(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I5(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .O(\out_h_reg_1213[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h757F7A70858F8A80)) 
    \out_h_reg_1213[4]_i_1 
       (.I0(\out_h_reg_1213[4]_i_2_n_5 ),
        .I1(select_ln23_reg_1351[0]),
        .I2(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I3(out_h_0_reg_210[0]),
        .I4(out_h_0_reg_210[4]),
        .I5(select_ln23_reg_1351[4]),
        .O(\out_h_reg_1213[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \out_h_reg_1213[4]_i_2 
       (.I0(out_h_0_reg_210[3]),
        .I1(select_ln23_reg_1351[3]),
        .I2(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I3(select_ln23_reg_1351[2]),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(out_h_0_reg_210[2]),
        .O(\out_h_reg_1213[4]_i_2_n_5 ));
  FDRE \out_h_reg_1213_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(out_h_fu_431_p2),
        .Q(p_shl10_cast_mid1_fu_534_p1[5]),
        .R(1'b0));
  FDRE \out_h_reg_1213_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(\out_h_reg_1213[1]_i_1_n_5 ),
        .Q(p_shl10_cast_mid1_fu_534_p1[6]),
        .R(\select_ln35_reg_1196[4]_i_1_n_5 ));
  FDRE \out_h_reg_1213_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(\out_h_reg_1213[2]_i_1_n_5 ),
        .Q(p_shl10_cast_mid1_fu_534_p1[7]),
        .R(\select_ln35_reg_1196[4]_i_1_n_5 ));
  FDRE \out_h_reg_1213_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(\out_h_reg_1213[3]_i_1_n_5 ),
        .Q(p_shl10_cast_mid1_fu_534_p1[8]),
        .R(\select_ln35_reg_1196[4]_i_1_n_5 ));
  FDRE \out_h_reg_1213_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(\out_h_reg_1213[4]_i_1_n_5 ),
        .Q(p_shl10_cast_mid1_fu_534_p1[9]),
        .R(\select_ln35_reg_1196[4]_i_1_n_5 ));
  FDRE \out_w_0_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(out_w_reg_1274[0]),
        .Q(out_w_0_reg_221[0]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_w_0_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(out_w_reg_1274[1]),
        .Q(out_w_0_reg_221[1]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_w_0_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(out_w_reg_1274[2]),
        .Q(out_w_0_reg_221[2]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_w_0_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(out_w_reg_1274[3]),
        .Q(out_w_0_reg_221[3]),
        .R(indvar_flatten71_reg_176));
  FDRE \out_w_0_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .D(out_w_reg_1274[4]),
        .Q(out_w_0_reg_221[4]),
        .R(indvar_flatten71_reg_176));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \out_w_reg_1274[0]_i_1 
       (.I0(icmp_ln23_reg_1184),
        .I1(and_ln35_reg_1203),
        .I2(out_w_0_reg_221[0]),
        .O(zext_ln35_14_fu_709_p1[0]));
  LUT4 #(
    .INIT(16'h0102)) 
    \out_w_reg_1274[1]_i_1 
       (.I0(out_w_0_reg_221[0]),
        .I1(icmp_ln23_reg_1184),
        .I2(and_ln35_reg_1203),
        .I3(out_w_0_reg_221[1]),
        .O(zext_ln35_14_fu_709_p1[1]));
  LUT5 #(
    .INIT(32'h00070008)) 
    \out_w_reg_1274[2]_i_1 
       (.I0(out_w_0_reg_221[1]),
        .I1(out_w_0_reg_221[0]),
        .I2(icmp_ln23_reg_1184),
        .I3(and_ln35_reg_1203),
        .I4(out_w_0_reg_221[2]),
        .O(zext_ln35_14_fu_709_p1[2]));
  LUT6 #(
    .INIT(64'h0000007F00000080)) 
    \out_w_reg_1274[3]_i_1 
       (.I0(out_w_0_reg_221[0]),
        .I1(out_w_0_reg_221[1]),
        .I2(out_w_0_reg_221[2]),
        .I3(icmp_ln23_reg_1184),
        .I4(and_ln35_reg_1203),
        .I5(out_w_0_reg_221[3]),
        .O(zext_ln35_14_fu_709_p1[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_reg_1274[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(out_w_reg_12740));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \out_w_reg_1274[4]_i_2 
       (.I0(out_w_0_reg_221[2]),
        .I1(out_w_0_reg_221[1]),
        .I2(out_w_0_reg_221[0]),
        .I3(out_w_0_reg_221[3]),
        .I4(\out_w_reg_1274[4]_i_3_n_5 ),
        .I5(out_w_0_reg_221[4]),
        .O(zext_ln35_14_fu_709_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_w_reg_1274[4]_i_3 
       (.I0(icmp_ln23_reg_1184),
        .I1(and_ln35_reg_1203),
        .O(\out_w_reg_1274[4]_i_3_n_5 ));
  FDRE \out_w_reg_1274_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_12740),
        .D(zext_ln35_14_fu_709_p1[0]),
        .Q(out_w_reg_1274[0]),
        .R(1'b0));
  FDRE \out_w_reg_1274_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_12740),
        .D(zext_ln35_14_fu_709_p1[1]),
        .Q(out_w_reg_1274[1]),
        .R(1'b0));
  FDRE \out_w_reg_1274_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_12740),
        .D(zext_ln35_14_fu_709_p1[2]),
        .Q(out_w_reg_1274[2]),
        .R(1'b0));
  FDRE \out_w_reg_1274_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_12740),
        .D(zext_ln35_14_fu_709_p1[3]),
        .Q(out_w_reg_1274[3]),
        .R(1'b0));
  FDRE \out_w_reg_1274_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_12740),
        .D(zext_ln35_14_fu_709_p1[4]),
        .Q(out_w_reg_1274[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_101
       (.I0(grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[5]_11 ));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    ram_reg_0_i_103
       (.I0(ram_reg_0_16),
        .I1(Q[1]),
        .I2(add_ln35_8_fu_945_p2[9]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_0_i_214_n_5),
        .O(ram_reg_0_i_103_n_5));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    ram_reg_0_i_105
       (.I0(ram_reg_0_15),
        .I1(Q[1]),
        .I2(add_ln35_8_fu_945_p2[8]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_0_i_217_n_5),
        .O(ram_reg_0_i_105_n_5));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    ram_reg_0_i_107
       (.I0(ram_reg_0_14),
        .I1(Q[1]),
        .I2(add_ln35_8_fu_945_p2[7]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_0_i_219_n_5),
        .O(ram_reg_0_i_107_n_5));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    ram_reg_0_i_109
       (.I0(ram_reg_0_13),
        .I1(Q[1]),
        .I2(add_ln35_8_fu_945_p2[6]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_0_i_221_n_5),
        .O(ram_reg_0_i_109_n_5));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    ram_reg_0_i_111__0
       (.I0(ram_reg_0_12),
        .I1(Q[1]),
        .I2(add_ln35_8_fu_945_p2[5]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_0_i_223_n_5),
        .O(ram_reg_0_i_111__0_n_5));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    ram_reg_0_i_113
       (.I0(ram_reg_0_11),
        .I1(Q[1]),
        .I2(add_ln35_8_fu_945_p2[4]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_0_i_226_n_5),
        .O(ram_reg_0_i_113_n_5));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    ram_reg_0_i_115
       (.I0(ram_reg_0_10),
        .I1(Q[1]),
        .I2(add_ln35_8_fu_945_p2[3]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_0_i_228_n_5),
        .O(ram_reg_0_i_115_n_5));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    ram_reg_0_i_117
       (.I0(ram_reg_0_9),
        .I1(Q[1]),
        .I2(add_ln35_8_fu_945_p2[2]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_0_i_230_n_5),
        .O(ram_reg_0_i_117_n_5));
  LUT6 #(
    .INIT(64'hAEEAEEEEAEEAAAAA)) 
    ram_reg_0_i_119
       (.I0(ram_reg_0_8),
        .I1(Q[1]),
        .I2(zext_ln35_12_reg_1264[1]),
        .I3(tmp5_2_0_mid2_reg_1257[1]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ram_reg_0_i_232_n_5),
        .O(ram_reg_0_i_119_n_5));
  LUT6 #(
    .INIT(64'hFF55AA00FB01FB01)) 
    ram_reg_0_i_123
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(out_w_0_mid2_fu_519_p3[0]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(zext_ln35_12_reg_1264[0]),
        .I4(add_ln35_6_reg_1310[0]),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCC800000000)) 
    ram_reg_0_i_139
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0015151500000000)) 
    ram_reg_0_i_144
       (.I0(ram_reg_0_i_260_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2000A0802A0AAA8A)) 
    ram_reg_0_i_163
       (.I0(Q[1]),
        .I1(ram_reg_0_i_279_n_5),
        .I2(ram_reg_0_i_280_n_5),
        .I3(ram_reg_0_i_281_n_5),
        .I4(data1[9]),
        .I5(add_ln35_10_reg_1386[9]),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h2000A0802A0AAA8A)) 
    ram_reg_0_i_166
       (.I0(Q[1]),
        .I1(ram_reg_0_i_279_n_5),
        .I2(ram_reg_0_i_280_n_5),
        .I3(ram_reg_0_i_286_n_5),
        .I4(data1[8]),
        .I5(add_ln35_10_reg_1386[8]),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8F0F0F0F8)) 
    ram_reg_0_i_17
       (.I0(input_r_address1[2]),
        .I1(ram_reg_0_17),
        .I2(ram_reg_0_i_95_n_5),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(grp_max_pooling2d_fix16_fu_533_input_r_address1[11]),
        .O(ADDRBWRADDR[11]));
  LUT6 #(
    .INIT(64'h2000A0802A0AAA8A)) 
    ram_reg_0_i_170
       (.I0(Q[1]),
        .I1(ram_reg_0_i_279_n_5),
        .I2(ram_reg_0_i_280_n_5),
        .I3(ram_reg_0_i_300_n_5),
        .I4(data1[7]),
        .I5(add_ln35_10_reg_1386[7]),
        .O(\ap_CS_fsm_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h2000A0802A0AAA8A)) 
    ram_reg_0_i_173
       (.I0(Q[1]),
        .I1(ram_reg_0_i_279_n_5),
        .I2(ram_reg_0_i_280_n_5),
        .I3(ram_reg_0_i_304_n_5),
        .I4(data1[6]),
        .I5(add_ln35_10_reg_1386[6]),
        .O(\ap_CS_fsm_reg[5]_5 ));
  LUT6 #(
    .INIT(64'h2000A0802A0AAA8A)) 
    ram_reg_0_i_177
       (.I0(Q[1]),
        .I1(ram_reg_0_i_279_n_5),
        .I2(ram_reg_0_i_280_n_5),
        .I3(ram_reg_0_i_312_n_5),
        .I4(data1[5]),
        .I5(add_ln35_10_reg_1386[5]),
        .O(\ap_CS_fsm_reg[5]_6 ));
  MUXF7 ram_reg_0_i_18
       (.I0(ram_reg_0_i_62__0_n_5),
        .I1(ram_reg_0_5),
        .O(WEA),
        .S(ram_reg_0_4));
  LUT6 #(
    .INIT(64'h2000A0802A0AAA8A)) 
    ram_reg_0_i_180
       (.I0(Q[1]),
        .I1(ram_reg_0_i_279_n_5),
        .I2(ram_reg_0_i_280_n_5),
        .I3(ram_reg_0_i_316_n_5),
        .I4(data1[4]),
        .I5(add_ln35_10_reg_1386[4]),
        .O(\ap_CS_fsm_reg[5]_7 ));
  LUT6 #(
    .INIT(64'h2000A0802A0AAA8A)) 
    ram_reg_0_i_184
       (.I0(Q[1]),
        .I1(ram_reg_0_i_279_n_5),
        .I2(ram_reg_0_i_280_n_5),
        .I3(ram_reg_0_i_330_n_5),
        .I4(data1[3]),
        .I5(add_ln35_10_reg_1386[3]),
        .O(\ap_CS_fsm_reg[5]_8 ));
  LUT6 #(
    .INIT(64'h2000A0802A0AAA8A)) 
    ram_reg_0_i_188
       (.I0(Q[1]),
        .I1(ram_reg_0_i_279_n_5),
        .I2(ram_reg_0_i_280_n_5),
        .I3(ram_reg_0_i_334_n_5),
        .I4(data1[2]),
        .I5(add_ln35_10_reg_1386[2]),
        .O(\ap_CS_fsm_reg[5]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8F0F0F0F8)) 
    ram_reg_0_i_18__0
       (.I0(input_r_address1[1]),
        .I1(ram_reg_0_17),
        .I2(ram_reg_0_i_95_n_5),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(grp_max_pooling2d_fix16_fu_533_input_r_address1[10]),
        .O(ADDRBWRADDR[10]));
  LUT6 #(
    .INIT(64'hFFFFFFF8F0F0F0F8)) 
    ram_reg_0_i_19
       (.I0(input_r_address1[0]),
        .I1(ram_reg_0_17),
        .I2(ram_reg_0_i_95_n_5),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(grp_max_pooling2d_fix16_fu_533_input_r_address1[9]),
        .O(ADDRBWRADDR[9]));
  LUT6 #(
    .INIT(64'h2000A0802A0AAA8A)) 
    ram_reg_0_i_192
       (.I0(Q[1]),
        .I1(ram_reg_0_i_279_n_5),
        .I2(ram_reg_0_i_280_n_5),
        .I3(ram_reg_0_i_342_n_5),
        .I4(data1[1]),
        .I5(add_ln35_10_reg_1386[1]),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h2000A0802A0AAA8A)) 
    ram_reg_0_i_195
       (.I0(Q[1]),
        .I1(ram_reg_0_i_279_n_5),
        .I2(ram_reg_0_i_280_n_5),
        .I3(ram_reg_0_i_347_n_5),
        .I4(out_w_reg_1274[0]),
        .I5(add_ln35_10_reg_1386[0]),
        .O(\ap_CS_fsm_reg[5]_10 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_0_i_200
       (.I0(ram_reg_0_i_350_n_7),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ram_reg_0_i_351_n_7),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_6_reg_1310[10]),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_fu_509_input_r_address1));
  MUXF7 ram_reg_0_i_21
       (.I0(ram_reg_0_i_103_n_5),
        .I1(grp_max_pooling2d_fix16_fu_533_input_r_address1[8]),
        .O(ADDRBWRADDR[8]),
        .S(MemBank_B_address011_out));
  CARRY4 ram_reg_0_i_213
       (.CI(ram_reg_0_i_216_n_5),
        .CO(NLW_ram_reg_0_i_213_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_213_O_UNCONNECTED[3:1],add_ln35_8_fu_945_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp5_2_0_mid2_reg_1257[9]}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_214
       (.I0(add_ln35_6_reg_1310[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln35_7_fu_748_p1[9]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln35_4_fu_719_p1[9]),
        .O(ram_reg_0_i_214_n_5));
  CARRY4 ram_reg_0_i_216
       (.CI(ram_reg_0_i_225_n_5),
        .CO({ram_reg_0_i_216_n_5,ram_reg_0_i_216_n_6,ram_reg_0_i_216_n_7,ram_reg_0_i_216_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln35_8_fu_945_p2[8:5]),
        .S(tmp5_2_0_mid2_reg_1257[8:5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_217
       (.I0(add_ln35_6_reg_1310[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln35_7_fu_748_p1[8]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln35_4_fu_719_p1[8]),
        .O(ram_reg_0_i_217_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_219
       (.I0(add_ln35_6_reg_1310[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln35_7_fu_748_p1[7]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln35_4_fu_719_p1[7]),
        .O(ram_reg_0_i_219_n_5));
  LUT6 #(
    .INIT(64'h0000000055555111)) 
    ram_reg_0_i_21__0
       (.I0(ram_reg_0_i_64_n_5),
        .I1(ram_reg_0_1),
        .I2(input_r_ce0),
        .I3(Q[7]),
        .I4(ram_reg_0_18),
        .I5(ram_reg_0_19),
        .O(ap_enable_reg_pp0_iter2_reg));
  MUXF7 ram_reg_0_i_22
       (.I0(ram_reg_0_i_105_n_5),
        .I1(grp_max_pooling2d_fix16_fu_533_input_r_address1[7]),
        .O(ADDRBWRADDR[7]),
        .S(MemBank_B_address011_out));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_221
       (.I0(add_ln35_6_reg_1310[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln35_7_fu_748_p1[6]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln35_4_fu_719_p1[6]),
        .O(ram_reg_0_i_221_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_223
       (.I0(add_ln35_6_reg_1310[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln35_7_fu_748_p1[5]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln35_4_fu_719_p1[5]),
        .O(ram_reg_0_i_223_n_5));
  CARRY4 ram_reg_0_i_225
       (.CI(1'b0),
        .CO({ram_reg_0_i_225_n_5,ram_reg_0_i_225_n_6,ram_reg_0_i_225_n_7,ram_reg_0_i_225_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln35_12_reg_1264[4:1]),
        .O({add_ln35_8_fu_945_p2[4:2],NLW_ram_reg_0_i_225_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_369_n_5,ram_reg_0_i_370_n_5,ram_reg_0_i_371_n_5,add_ln35_8_fu_945_p2[1]}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_226
       (.I0(add_ln35_6_reg_1310[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln35_7_fu_748_p1[4]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln35_4_fu_719_p1[4]),
        .O(ram_reg_0_i_226_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_228
       (.I0(add_ln35_6_reg_1310[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln35_7_fu_748_p1[3]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln35_4_fu_719_p1[3]),
        .O(ram_reg_0_i_228_n_5));
  MUXF7 ram_reg_0_i_23
       (.I0(ram_reg_0_i_107_n_5),
        .I1(grp_max_pooling2d_fix16_fu_533_input_r_address1[6]),
        .O(ADDRBWRADDR[6]),
        .S(MemBank_B_address011_out));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_230
       (.I0(add_ln35_6_reg_1310[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln35_7_fu_748_p1[2]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln35_4_fu_719_p1[2]),
        .O(ram_reg_0_i_230_n_5));
  LUT6 #(
    .INIT(64'hB88BBBBBB88B8888)) 
    ram_reg_0_i_232
       (.I0(add_ln35_6_reg_1310[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(zext_ln35_12_reg_1264[1]),
        .I3(tmp5_0_0_mid2_reg_1245_reg[0]),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(sext_ln35_4_fu_719_p1[1]),
        .O(ram_reg_0_i_232_n_5));
  MUXF7 ram_reg_0_i_24
       (.I0(ram_reg_0_i_109_n_5),
        .I1(grp_max_pooling2d_fix16_fu_533_input_r_address1[5]),
        .O(ADDRBWRADDR[5]),
        .S(MemBank_B_address011_out));
  LUT6 #(
    .INIT(64'hF5F5F5D500000000)) 
    ram_reg_0_i_249
       (.I0(ram_reg_0_i_421_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[2]_0 ));
  MUXF7 ram_reg_0_i_25
       (.I0(ram_reg_0_i_111__0_n_5),
        .I1(grp_max_pooling2d_fix16_fu_533_input_r_address1[4]),
        .O(ADDRBWRADDR[4]),
        .S(MemBank_B_address011_out));
  MUXF7 ram_reg_0_i_26
       (.I0(ram_reg_0_i_113_n_5),
        .I1(grp_max_pooling2d_fix16_fu_533_input_r_address1[3]),
        .O(ADDRBWRADDR[3]),
        .S(MemBank_B_address011_out));
  LUT6 #(
    .INIT(64'h000F470FFF0F470F)) 
    ram_reg_0_i_260
       (.I0(ram_reg_0_i_425_n_7),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ram_reg_0_i_426_n_7),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln35_7_reg_1315[10]),
        .O(ram_reg_0_i_260_n_5));
  MUXF7 ram_reg_0_i_27
       (.I0(ram_reg_0_i_115_n_5),
        .I1(grp_max_pooling2d_fix16_fu_533_input_r_address1[2]),
        .O(ADDRBWRADDR[2]),
        .S(MemBank_B_address011_out));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_279
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_279_n_5));
  MUXF7 ram_reg_0_i_28
       (.I0(ram_reg_0_i_117_n_5),
        .I1(grp_max_pooling2d_fix16_fu_533_input_r_address1[1]),
        .O(ADDRBWRADDR[1]),
        .S(MemBank_B_address011_out));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_280
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_0_i_280_n_5));
  LUT6 #(
    .INIT(64'h00FF0F0F27270F0F)) 
    ram_reg_0_i_281
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln35_10_fu_761_p1[9]),
        .I2(sext_ln35_1_fu_694_p1[9]),
        .I3(add_ln35_7_reg_1315[9]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_281_n_5));
  CARRY4 ram_reg_0_i_282
       (.CI(ram_reg_0_i_287_n_5),
        .CO(NLW_ram_reg_0_i_282_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_282_O_UNCONNECTED[3:1],data1[9]}),
        .S({1'b0,1'b0,1'b0,tmp5_2_0_mid2_reg_1257[9]}));
  LUT6 #(
    .INIT(64'h00FF0F0F27270F0F)) 
    ram_reg_0_i_286
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln35_10_fu_761_p1[8]),
        .I2(sext_ln35_1_fu_694_p1[8]),
        .I3(add_ln35_7_reg_1315[8]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_286_n_5));
  CARRY4 ram_reg_0_i_287
       (.CI(ram_reg_0_i_317_n_5),
        .CO({ram_reg_0_i_287_n_5,ram_reg_0_i_287_n_6,ram_reg_0_i_287_n_7,ram_reg_0_i_287_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[8:5]),
        .S(tmp5_2_0_mid2_reg_1257[8:5]));
  LUT6 #(
    .INIT(64'h2A2A2A202A2A2A2A)) 
    ram_reg_0_i_28__0
       (.I0(ram_reg_0),
        .I1(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [10]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(ram_reg_0_i_23__0[0]),
        .O(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_0 ));
  MUXF7 ram_reg_0_i_29
       (.I0(ram_reg_0_i_119_n_5),
        .I1(grp_max_pooling2d_fix16_fu_533_input_r_address1[0]),
        .O(ADDRBWRADDR[0]),
        .S(MemBank_B_address011_out));
  LUT6 #(
    .INIT(64'h00FF0F0F27270F0F)) 
    ram_reg_0_i_300
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln35_10_fu_761_p1[7]),
        .I2(sext_ln35_1_fu_694_p1[7]),
        .I3(add_ln35_7_reg_1315[7]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_300_n_5));
  LUT6 #(
    .INIT(64'h00331B33FF331B33)) 
    ram_reg_0_i_304
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln35_1_fu_694_p1[6]),
        .I2(sext_ln35_10_fu_761_p1[6]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln35_7_reg_1315[6]),
        .O(ram_reg_0_i_304_n_5));
  LUT6 #(
    .INIT(64'h00FF33331B1B3333)) 
    ram_reg_0_i_312
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln35_1_fu_694_p1[5]),
        .I2(sext_ln35_10_fu_761_p1[5]),
        .I3(add_ln35_7_reg_1315[5]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_312_n_5));
  LUT6 #(
    .INIT(64'h00331B33FF331B33)) 
    ram_reg_0_i_316
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln35_1_fu_694_p1[4]),
        .I2(sext_ln35_10_fu_761_p1[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln35_7_reg_1315[4]),
        .O(ram_reg_0_i_316_n_5));
  CARRY4 ram_reg_0_i_317
       (.CI(1'b0),
        .CO({ram_reg_0_i_317_n_5,ram_reg_0_i_317_n_6,ram_reg_0_i_317_n_7,ram_reg_0_i_317_n_8}),
        .CYINIT(1'b0),
        .DI(out_w_reg_1274[4:1]),
        .O({data1[4:2],NLW_ram_reg_0_i_317_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_447_n_5,ram_reg_0_i_448_n_5,ram_reg_0_i_449_n_5,ram_reg_0_i_450_n_5}));
  LUT6 #(
    .INIT(64'h000F470FFF0F470F)) 
    ram_reg_0_i_330
       (.I0(sext_ln35_10_fu_761_p1[3]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(sext_ln35_1_fu_694_p1[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln35_7_reg_1315[3]),
        .O(ram_reg_0_i_330_n_5));
  LUT6 #(
    .INIT(64'h00FF33331B1B3333)) 
    ram_reg_0_i_334
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln35_1_fu_694_p1[2]),
        .I2(sext_ln35_10_fu_761_p1[2]),
        .I3(add_ln35_7_reg_1315[2]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_334_n_5));
  LUT6 #(
    .INIT(64'h0000B11BFFFFB11B)) 
    ram_reg_0_i_342
       (.I0(network_mul_mul_16s_16s_30_1_1_U10_n_23),
        .I1(sext_ln35_1_fu_694_p1[1]),
        .I2(tmp5_1_0_mid2_reg_1250_reg[0]),
        .I3(zext_ln35_12_reg_1264[1]),
        .I4(ram_reg_0_i_466_n_5),
        .I5(add_ln35_7_reg_1315[1]),
        .O(ram_reg_0_i_342_n_5));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_343
       (.I0(out_w_reg_1274[1]),
        .I1(tmp5_2_0_mid2_reg_1257[1]),
        .O(data1[1]));
  LUT6 #(
    .INIT(64'h000F470FFF0F470F)) 
    ram_reg_0_i_347
       (.I0(zext_ln35_12_reg_1264[0]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(out_w_0_mid2_fu_519_p3[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln35_7_reg_1315[0]),
        .O(ram_reg_0_i_347_n_5));
  CARRY4 ram_reg_0_i_350
       (.CI(ram_reg_0_i_364_n_5),
        .CO({NLW_ram_reg_0_i_350_CO_UNCONNECTED[3:2],ram_reg_0_i_350_n_7,NLW_ram_reg_0_i_350_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_350_O_UNCONNECTED[3:1],sext_ln35_4_fu_719_p1[9]}),
        .S({1'b0,1'b0,1'b1,ram_reg_0_i_469_n_5}));
  CARRY4 ram_reg_0_i_351
       (.CI(ram_reg_0_i_363_n_5),
        .CO({NLW_ram_reg_0_i_351_CO_UNCONNECTED[3:2],ram_reg_0_i_351_n_7,NLW_ram_reg_0_i_351_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_351_O_UNCONNECTED[3:1],sext_ln35_7_fu_748_p1[9]}),
        .S({1'b0,1'b0,1'b1,tmp5_0_0_mid2_reg_1245_reg[8]}));
  CARRY4 ram_reg_0_i_363
       (.CI(ram_reg_0_i_373_n_5),
        .CO({ram_reg_0_i_363_n_5,ram_reg_0_i_363_n_6,ram_reg_0_i_363_n_7,ram_reg_0_i_363_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln35_7_fu_748_p1[8:5]),
        .S(tmp5_0_0_mid2_reg_1245_reg[7:4]));
  CARRY4 ram_reg_0_i_364
       (.CI(ram_reg_0_i_374_n_5),
        .CO({ram_reg_0_i_364_n_5,ram_reg_0_i_364_n_6,ram_reg_0_i_364_n_7,ram_reg_0_i_364_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln35_4_fu_719_p1[8:5]),
        .S({ram_reg_0_i_474_n_5,ram_reg_0_i_475_n_5,ram_reg_0_i_476_n_5,ram_reg_0_i_477_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_369
       (.I0(zext_ln35_12_reg_1264[4]),
        .I1(tmp5_2_0_mid2_reg_1257[4]),
        .O(ram_reg_0_i_369_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_370
       (.I0(zext_ln35_12_reg_1264[3]),
        .I1(tmp5_2_0_mid2_reg_1257[3]),
        .O(ram_reg_0_i_370_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_371
       (.I0(zext_ln35_12_reg_1264[2]),
        .I1(tmp5_2_0_mid2_reg_1257[2]),
        .O(ram_reg_0_i_371_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_372
       (.I0(zext_ln35_12_reg_1264[1]),
        .I1(tmp5_2_0_mid2_reg_1257[1]),
        .O(add_ln35_8_fu_945_p2[1]));
  CARRY4 ram_reg_0_i_373
       (.CI(1'b0),
        .CO({ram_reg_0_i_373_n_5,ram_reg_0_i_373_n_6,ram_reg_0_i_373_n_7,ram_reg_0_i_373_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_0_0_mid2_reg_1245_reg[3:0]),
        .O({sext_ln35_7_fu_748_p1[4:2],NLW_ram_reg_0_i_373_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_478_n_5,ram_reg_0_i_479_n_5,ram_reg_0_i_480_n_5,ram_reg_0_i_481_n_5}));
  CARRY4 ram_reg_0_i_374
       (.CI(1'b0),
        .CO({ram_reg_0_i_374_n_5,ram_reg_0_i_374_n_6,ram_reg_0_i_374_n_7,ram_reg_0_i_374_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln35_14_fu_709_p1[4:1]),
        .O({sext_ln35_4_fu_719_p1[4:2],NLW_ram_reg_0_i_374_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_482_n_5,ram_reg_0_i_483_n_5,ram_reg_0_i_484_n_5,ram_reg_0_i_485_n_5}));
  LUT6 #(
    .INIT(64'hFFFF090600000906)) 
    ram_reg_0_i_378
       (.I0(out_w_0_reg_221[1]),
        .I1(out_w_0_reg_221[0]),
        .I2(icmp_ln23_reg_1184),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[1] ),
        .I4(and_ln35_reg_1203),
        .I5(p_shl10_cast_mid1_fu_534_p1[5]),
        .O(sext_ln35_4_fu_719_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    ram_reg_0_i_421
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage4),
        .O(ram_reg_0_i_421_n_5));
  CARRY4 ram_reg_0_i_425
       (.CI(ram_reg_0_i_435_n_5),
        .CO({NLW_ram_reg_0_i_425_CO_UNCONNECTED[3:2],ram_reg_0_i_425_n_7,NLW_ram_reg_0_i_425_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_425_O_UNCONNECTED[3:1],sext_ln35_10_fu_761_p1[9]}),
        .S({1'b0,1'b0,1'b1,tmp5_1_0_mid2_reg_1250_reg[8]}));
  CARRY4 ram_reg_0_i_426
       (.CI(ram_reg_0_i_436_n_5),
        .CO({NLW_ram_reg_0_i_426_CO_UNCONNECTED[3:2],ram_reg_0_i_426_n_7,NLW_ram_reg_0_i_426_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_426_O_UNCONNECTED[3:1],sext_ln35_1_fu_694_p1[9]}),
        .S({1'b0,1'b0,1'b1,ram_reg_0_i_509_n_5}));
  CARRY4 ram_reg_0_i_435
       (.CI(ram_reg_0_i_446_n_5),
        .CO({ram_reg_0_i_435_n_5,ram_reg_0_i_435_n_6,ram_reg_0_i_435_n_7,ram_reg_0_i_435_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln35_10_fu_761_p1[8:5]),
        .S(tmp5_1_0_mid2_reg_1250_reg[7:4]));
  CARRY4 ram_reg_0_i_436
       (.CI(ram_reg_0_i_445_n_5),
        .CO({ram_reg_0_i_436_n_5,ram_reg_0_i_436_n_6,ram_reg_0_i_436_n_7,ram_reg_0_i_436_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln35_1_fu_694_p1[8:5]),
        .S({ram_reg_0_i_510_n_5,ram_reg_0_i_511_n_5,ram_reg_0_i_512_n_5,ram_reg_0_i_513_n_5}));
  CARRY4 ram_reg_0_i_445
       (.CI(1'b0),
        .CO({ram_reg_0_i_445_n_5,ram_reg_0_i_445_n_6,ram_reg_0_i_445_n_7,ram_reg_0_i_445_n_8}),
        .CYINIT(1'b0),
        .DI({out_w_0_mid2_fu_519_p3[4],ram_reg_0_i_514_n_5,out_w_0_mid2_fu_519_p3[2],ram_reg_0_i_515_n_5}),
        .O({sext_ln35_1_fu_694_p1[4:2],NLW_ram_reg_0_i_445_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_516_n_5,ram_reg_0_i_517_n_5,ram_reg_0_i_518_n_5,ram_reg_0_i_519_n_5}));
  CARRY4 ram_reg_0_i_446
       (.CI(1'b0),
        .CO({ram_reg_0_i_446_n_5,ram_reg_0_i_446_n_6,ram_reg_0_i_446_n_7,ram_reg_0_i_446_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln35_12_reg_1264[4:1]),
        .O({sext_ln35_10_fu_761_p1[4:2],NLW_ram_reg_0_i_446_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_520_n_5,ram_reg_0_i_521_n_5,ram_reg_0_i_522_n_5,sext_ln35_10_fu_761_p1[1]}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_447
       (.I0(out_w_reg_1274[4]),
        .I1(tmp5_2_0_mid2_reg_1257[4]),
        .O(ram_reg_0_i_447_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_448
       (.I0(out_w_reg_1274[3]),
        .I1(tmp5_2_0_mid2_reg_1257[3]),
        .O(ram_reg_0_i_448_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_449
       (.I0(out_w_reg_1274[2]),
        .I1(tmp5_2_0_mid2_reg_1257[2]),
        .O(ram_reg_0_i_449_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_450
       (.I0(out_w_reg_1274[1]),
        .I1(tmp5_2_0_mid2_reg_1257[1]),
        .O(ram_reg_0_i_450_n_5));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFF120012)) 
    ram_reg_0_i_465
       (.I0(out_w_0_reg_221[1]),
        .I1(icmp_ln23_reg_1184),
        .I2(\tmp5_0_0_reg_1155_reg_n_5_[1] ),
        .I3(and_ln35_reg_1203),
        .I4(p_shl10_cast_mid1_fu_534_p1[5]),
        .O(sext_ln35_1_fu_694_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_466
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_466_n_5));
  LUT6 #(
    .INIT(64'hD0D000FFD0D00000)) 
    ram_reg_0_i_469
       (.I0(\tmp5_0_0_mid2_reg_1245[9]_i_2_n_5 ),
        .I1(p_shl10_cast_mid1_fu_534_p1[8]),
        .I2(p_shl10_cast_mid1_fu_534_p1[9]),
        .I3(icmp_ln23_reg_1184),
        .I4(and_ln35_reg_1203),
        .I5(\tmp5_0_0_reg_1155_reg_n_5_[9] ),
        .O(ram_reg_0_i_469_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF0202FF02)) 
    ram_reg_0_i_47
       (.I0(ram_reg_0),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ram_reg_0_i_47_n_5));
  LUT5 #(
    .INIT(32'h60606F60)) 
    ram_reg_0_i_474
       (.I0(p_shl10_cast_mid1_fu_534_p1[8]),
        .I1(\tmp5_0_0_mid2_reg_1245[9]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[8] ),
        .I4(icmp_ln23_reg_1184),
        .O(ram_reg_0_i_474_n_5));
  LUT5 #(
    .INIT(32'h60606F60)) 
    ram_reg_0_i_475
       (.I0(p_shl10_cast_mid1_fu_534_p1[7]),
        .I1(\tmp5_0_0_mid2_reg_1245[7]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[7] ),
        .I4(icmp_ln23_reg_1184),
        .O(ram_reg_0_i_475_n_5));
  LUT5 #(
    .INIT(32'h90909F90)) 
    ram_reg_0_i_476
       (.I0(p_shl10_cast_mid1_fu_534_p1[6]),
        .I1(\tmp5_0_0_mid2_reg_1245[6]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[6] ),
        .I4(icmp_ln23_reg_1184),
        .O(ram_reg_0_i_476_n_5));
  LUT6 #(
    .INIT(64'h6900690069FF6900)) 
    ram_reg_0_i_477
       (.I0(\tmp5_0_0_mid2_reg_1245[5]_i_2_n_5 ),
        .I1(p_shl10_cast_mid1_fu_534_p1[9]),
        .I2(p_shl10_cast_mid1_fu_534_p1[5]),
        .I3(and_ln35_reg_1203),
        .I4(\tmp5_0_0_reg_1155_reg_n_5_[5] ),
        .I5(icmp_ln23_reg_1184),
        .O(ram_reg_0_i_477_n_5));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    ram_reg_0_i_478
       (.I0(zext_ln35_12_reg_1264[4]),
        .I1(zext_ln35_12_reg_1264[3]),
        .I2(zext_ln35_12_reg_1264[2]),
        .I3(zext_ln35_12_reg_1264[1]),
        .I4(tmp5_0_0_mid2_reg_1245_reg[3]),
        .O(ram_reg_0_i_478_n_5));
  LUT4 #(
    .INIT(16'h956A)) 
    ram_reg_0_i_479
       (.I0(zext_ln35_12_reg_1264[3]),
        .I1(zext_ln35_12_reg_1264[1]),
        .I2(zext_ln35_12_reg_1264[2]),
        .I3(tmp5_0_0_mid2_reg_1245_reg[2]),
        .O(ram_reg_0_i_479_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_480
       (.I0(zext_ln35_12_reg_1264[2]),
        .I1(zext_ln35_12_reg_1264[1]),
        .I2(tmp5_0_0_mid2_reg_1245_reg[1]),
        .O(ram_reg_0_i_480_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_481
       (.I0(zext_ln35_12_reg_1264[1]),
        .I1(tmp5_0_0_mid2_reg_1245_reg[0]),
        .O(ram_reg_0_i_481_n_5));
  LUT6 #(
    .INIT(64'h6F6F606F90909F90)) 
    ram_reg_0_i_482
       (.I0(p_shl10_cast_mid1_fu_534_p1[8]),
        .I1(\tmp5_0_0_mid2_reg_1245[4]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[4] ),
        .I4(icmp_ln23_reg_1184),
        .I5(zext_ln35_14_fu_709_p1[4]),
        .O(ram_reg_0_i_482_n_5));
  LUT6 #(
    .INIT(64'hEDDDDDDD12222222)) 
    ram_reg_0_i_483
       (.I0(out_w_0_reg_221[3]),
        .I1(\out_w_reg_1274[4]_i_3_n_5 ),
        .I2(out_w_0_reg_221[2]),
        .I3(out_w_0_reg_221[1]),
        .I4(out_w_0_reg_221[0]),
        .I5(tmp5_0_0_mid2_fu_555_p3[3]),
        .O(ram_reg_0_i_483_n_5));
  LUT6 #(
    .INIT(64'hAA9A559A559AAA9A)) 
    ram_reg_0_i_484
       (.I0(zext_ln35_14_fu_709_p1[2]),
        .I1(icmp_ln23_reg_1184),
        .I2(\tmp5_0_0_reg_1155_reg_n_5_[2] ),
        .I3(and_ln35_reg_1203),
        .I4(p_shl10_cast_mid1_fu_534_p1[6]),
        .I5(p_shl10_cast_mid1_fu_534_p1[5]),
        .O(ram_reg_0_i_484_n_5));
  LUT6 #(
    .INIT(64'hFFFF090600000906)) 
    ram_reg_0_i_485
       (.I0(out_w_0_reg_221[1]),
        .I1(out_w_0_reg_221[0]),
        .I2(icmp_ln23_reg_1184),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[1] ),
        .I4(and_ln35_reg_1203),
        .I5(p_shl10_cast_mid1_fu_534_p1[5]),
        .O(ram_reg_0_i_485_n_5));
  LUT6 #(
    .INIT(64'h0000FCF500000C05)) 
    ram_reg_0_i_5
       (.I0(ram_reg_0_i_47_n_5),
        .I1(output_r_address0),
        .I2(MemBank_A_address01),
        .I3(Q[2]),
        .I4(MemBank_B_address01101_out),
        .I5(input_r_address0),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'hD0D000FFD0D00000)) 
    ram_reg_0_i_509
       (.I0(\tmp5_0_0_mid2_reg_1245[9]_i_2_n_5 ),
        .I1(p_shl10_cast_mid1_fu_534_p1[8]),
        .I2(p_shl10_cast_mid1_fu_534_p1[9]),
        .I3(icmp_ln23_reg_1184),
        .I4(and_ln35_reg_1203),
        .I5(\tmp5_0_0_reg_1155_reg_n_5_[9] ),
        .O(ram_reg_0_i_509_n_5));
  LUT5 #(
    .INIT(32'h60606F60)) 
    ram_reg_0_i_510
       (.I0(p_shl10_cast_mid1_fu_534_p1[8]),
        .I1(\tmp5_0_0_mid2_reg_1245[9]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[8] ),
        .I4(icmp_ln23_reg_1184),
        .O(ram_reg_0_i_510_n_5));
  LUT5 #(
    .INIT(32'h60606F60)) 
    ram_reg_0_i_511
       (.I0(p_shl10_cast_mid1_fu_534_p1[7]),
        .I1(\tmp5_0_0_mid2_reg_1245[7]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[7] ),
        .I4(icmp_ln23_reg_1184),
        .O(ram_reg_0_i_511_n_5));
  LUT5 #(
    .INIT(32'h90909F90)) 
    ram_reg_0_i_512
       (.I0(p_shl10_cast_mid1_fu_534_p1[6]),
        .I1(\tmp5_0_0_mid2_reg_1245[6]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[6] ),
        .I4(icmp_ln23_reg_1184),
        .O(ram_reg_0_i_512_n_5));
  LUT6 #(
    .INIT(64'h6900690069FF6900)) 
    ram_reg_0_i_513
       (.I0(\tmp5_0_0_mid2_reg_1245[5]_i_2_n_5 ),
        .I1(p_shl10_cast_mid1_fu_534_p1[9]),
        .I2(p_shl10_cast_mid1_fu_534_p1[5]),
        .I3(and_ln35_reg_1203),
        .I4(\tmp5_0_0_reg_1155_reg_n_5_[5] ),
        .I5(icmp_ln23_reg_1184),
        .O(ram_reg_0_i_513_n_5));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_514
       (.I0(out_w_0_reg_221[3]),
        .I1(and_ln35_reg_1203),
        .I2(icmp_ln23_reg_1184),
        .O(ram_reg_0_i_514_n_5));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_515
       (.I0(out_w_0_reg_221[1]),
        .I1(and_ln35_reg_1203),
        .I2(icmp_ln23_reg_1184),
        .O(ram_reg_0_i_515_n_5));
  LUT6 #(
    .INIT(64'hFF1200120012FF12)) 
    ram_reg_0_i_516
       (.I0(out_w_0_reg_221[4]),
        .I1(icmp_ln23_reg_1184),
        .I2(\tmp5_0_0_reg_1155_reg_n_5_[4] ),
        .I3(and_ln35_reg_1203),
        .I4(\tmp5_0_0_mid2_reg_1245[4]_i_2_n_5 ),
        .I5(p_shl10_cast_mid1_fu_534_p1[8]),
        .O(ram_reg_0_i_516_n_5));
  LUT4 #(
    .INIT(16'hEF10)) 
    ram_reg_0_i_517
       (.I0(icmp_ln23_reg_1184),
        .I1(and_ln35_reg_1203),
        .I2(out_w_0_reg_221[3]),
        .I3(tmp5_0_0_mid2_fu_555_p3[3]),
        .O(ram_reg_0_i_517_n_5));
  LUT6 #(
    .INIT(64'h0012FF12FF120012)) 
    ram_reg_0_i_518
       (.I0(out_w_0_reg_221[2]),
        .I1(icmp_ln23_reg_1184),
        .I2(\tmp5_0_0_reg_1155_reg_n_5_[2] ),
        .I3(and_ln35_reg_1203),
        .I4(p_shl10_cast_mid1_fu_534_p1[6]),
        .I5(p_shl10_cast_mid1_fu_534_p1[5]),
        .O(ram_reg_0_i_518_n_5));
  LUT5 #(
    .INIT(32'hFF120012)) 
    ram_reg_0_i_519
       (.I0(out_w_0_reg_221[1]),
        .I1(icmp_ln23_reg_1184),
        .I2(\tmp5_0_0_reg_1155_reg_n_5_[1] ),
        .I3(and_ln35_reg_1203),
        .I4(p_shl10_cast_mid1_fu_534_p1[5]),
        .O(ram_reg_0_i_519_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_520
       (.I0(zext_ln35_12_reg_1264[4]),
        .I1(tmp5_1_0_mid2_reg_1250_reg[3]),
        .O(ram_reg_0_i_520_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_521
       (.I0(zext_ln35_12_reg_1264[3]),
        .I1(tmp5_1_0_mid2_reg_1250_reg[2]),
        .O(ram_reg_0_i_521_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_522
       (.I0(zext_ln35_12_reg_1264[2]),
        .I1(tmp5_1_0_mid2_reg_1250_reg[1]),
        .O(ram_reg_0_i_522_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_523
       (.I0(zext_ln35_12_reg_1264[1]),
        .I1(tmp5_1_0_mid2_reg_1250_reg[0]),
        .O(sext_ln35_10_fu_761_p1[1]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEEEEEEE)) 
    ram_reg_0_i_62__0
       (.I0(ram_reg_0_6),
        .I1(ram_reg_0_7),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(\icmp_ln35_reg_1175_pp0_iter1_reg_reg_n_5_[0] ),
        .O(ram_reg_0_i_62__0_n_5));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    ram_reg_0_i_64
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(Q[1]),
        .I4(ram_reg_0_i_21__0_0),
        .O(ram_reg_0_i_64_n_5));
  LUT6 #(
    .INIT(64'h8080808A80808080)) 
    ram_reg_0_i_68__0
       (.I0(ram_reg_0),
        .I1(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [10]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(ram_reg_0_i_23__0[2]),
        .O(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_3 ));
  LUT6 #(
    .INIT(64'h8080808A80808080)) 
    ram_reg_0_i_70__0
       (.I0(ram_reg_0),
        .I1(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 [10]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(ram_reg_0_i_23__0[1]),
        .O(\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_0_i_95
       (.I0(Q[1]),
        .I1(grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(ram_reg_0_i_95_n_5));
  LUT4 #(
    .INIT(16'h2000)) 
    \select_ln23_3_reg_1396[9]_i_1 
       (.I0(icmp_ln23_reg_1184),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter0),
        .O(select_ln23_3_reg_1396));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln23_3_reg_1396[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .O(reg_233311_out));
  FDSE \select_ln23_3_reg_1396_reg[0] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(add_ln23_7_reg_1221[0]),
        .Q(\select_ln23_3_reg_1396_reg_n_5_[0] ),
        .S(select_ln23_3_reg_1396));
  FDRE \select_ln23_3_reg_1396_reg[1] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(add_ln23_7_reg_1221[1]),
        .Q(\select_ln23_3_reg_1396_reg_n_5_[1] ),
        .R(select_ln23_3_reg_1396));
  FDRE \select_ln23_3_reg_1396_reg[2] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(add_ln23_7_reg_1221[2]),
        .Q(\select_ln23_3_reg_1396_reg_n_5_[2] ),
        .R(select_ln23_3_reg_1396));
  FDRE \select_ln23_3_reg_1396_reg[3] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(add_ln23_7_reg_1221[3]),
        .Q(\select_ln23_3_reg_1396_reg_n_5_[3] ),
        .R(select_ln23_3_reg_1396));
  FDRE \select_ln23_3_reg_1396_reg[4] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(add_ln23_7_reg_1221[4]),
        .Q(\select_ln23_3_reg_1396_reg_n_5_[4] ),
        .R(select_ln23_3_reg_1396));
  FDRE \select_ln23_3_reg_1396_reg[5] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(add_ln23_7_reg_1221[5]),
        .Q(\select_ln23_3_reg_1396_reg_n_5_[5] ),
        .R(select_ln23_3_reg_1396));
  FDRE \select_ln23_3_reg_1396_reg[6] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(add_ln23_7_reg_1221[6]),
        .Q(\select_ln23_3_reg_1396_reg_n_5_[6] ),
        .R(select_ln23_3_reg_1396));
  FDRE \select_ln23_3_reg_1396_reg[7] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(add_ln23_7_reg_1221[7]),
        .Q(\select_ln23_3_reg_1396_reg_n_5_[7] ),
        .R(select_ln23_3_reg_1396));
  FDRE \select_ln23_3_reg_1396_reg[8] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(add_ln23_7_reg_1221[8]),
        .Q(\select_ln23_3_reg_1396_reg_n_5_[8] ),
        .R(select_ln23_3_reg_1396));
  FDRE \select_ln23_3_reg_1396_reg[9] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(add_ln23_7_reg_1221[9]),
        .Q(\select_ln23_3_reg_1396_reg_n_5_[9] ),
        .R(select_ln23_3_reg_1396));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1351[0]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[5]),
        .I1(and_ln35_reg_1203),
        .I2(select_ln35_reg_1196[0]),
        .O(select_ln23_fu_873_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1351[1]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[6]),
        .I1(and_ln35_reg_1203),
        .I2(select_ln35_reg_1196[1]),
        .O(select_ln23_fu_873_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1351[2]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[7]),
        .I1(and_ln35_reg_1203),
        .I2(select_ln35_reg_1196[2]),
        .O(select_ln23_fu_873_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1351[3]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[8]),
        .I1(and_ln35_reg_1203),
        .I2(select_ln35_reg_1196[3]),
        .O(select_ln23_fu_873_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1351[4]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[9]),
        .I1(and_ln35_reg_1203),
        .I2(select_ln35_reg_1196[4]),
        .O(select_ln23_fu_873_p3[4]));
  FDRE \select_ln23_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(select_ln23_fu_873_p3[0]),
        .Q(select_ln23_reg_1351[0]),
        .R(1'b0));
  FDRE \select_ln23_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(select_ln23_fu_873_p3[1]),
        .Q(select_ln23_reg_1351[1]),
        .R(1'b0));
  FDRE \select_ln23_reg_1351_reg[2] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(select_ln23_fu_873_p3[2]),
        .Q(select_ln23_reg_1351[2]),
        .R(1'b0));
  FDRE \select_ln23_reg_1351_reg[3] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(select_ln23_fu_873_p3[3]),
        .Q(select_ln23_reg_1351[3]),
        .R(1'b0));
  FDRE \select_ln23_reg_1351_reg[4] 
       (.C(ap_clk),
        .CE(reg_233311_out),
        .D(select_ln23_fu_873_p3[4]),
        .Q(select_ln23_reg_1351[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln35_1_reg_1226[0]_i_1 
       (.I0(p_shl4_cast_mid161_ca_fu_484_p1),
        .I1(icmp_ln23_reg_1184),
        .I2(\out_d_0_reg_187_reg_n_5_[0] ),
        .O(zext_ln35_25_fu_449_p1));
  FDRE \select_ln35_1_reg_1226_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_12740),
        .D(zext_ln35_25_fu_449_p1),
        .Q(din3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln35_2_reg_1233[0]_i_1 
       (.I0(\out_d_0_reg_187_reg_n_5_[0] ),
        .I1(icmp_ln23_reg_1184),
        .I2(p_shl4_cast_mid161_ca_fu_484_p1),
        .O(select_ln35_2_fu_453_p3));
  FDRE \select_ln35_2_reg_1233_reg[0] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(select_ln35_2_fu_453_p3),
        .Q(select_ln35_2_reg_1233),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EFFF2000)) 
    \select_ln35_reg_1196[0]_i_1 
       (.I0(select_ln23_reg_1351[0]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(out_h_0_reg_210[0]),
        .I5(icmp_ln23_fu_399_p2),
        .O(\select_ln35_reg_1196[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln35_reg_1196[1]_i_1 
       (.I0(select_ln23_reg_1351[1]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(out_h_0_reg_210[1]),
        .O(\select_ln35_reg_1196[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln35_reg_1196[2]_i_1 
       (.I0(select_ln23_reg_1351[2]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(out_h_0_reg_210[2]),
        .O(\select_ln35_reg_1196[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln35_reg_1196[3]_i_1 
       (.I0(out_h_0_reg_210[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I3(select_ln23_reg_1351[3]),
        .O(\select_ln35_reg_1196[3]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln35_reg_1196[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln35_fu_387_p2),
        .I2(icmp_ln23_fu_399_p2),
        .O(\select_ln35_reg_1196[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \select_ln35_reg_1196[4]_i_2 
       (.I0(out_h_0_reg_210[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I4(select_ln23_reg_1351[4]),
        .O(\select_ln35_reg_1196[4]_i_2_n_5 ));
  FDRE \select_ln35_reg_1196_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(\select_ln35_reg_1196[0]_i_1_n_5 ),
        .Q(select_ln35_reg_1196[0]),
        .R(1'b0));
  FDRE \select_ln35_reg_1196_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .Q(select_ln35_reg_1196[1]),
        .R(\select_ln35_reg_1196[4]_i_1_n_5 ));
  FDRE \select_ln35_reg_1196_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .Q(select_ln35_reg_1196[2]),
        .R(\select_ln35_reg_1196[4]_i_1_n_5 ));
  FDRE \select_ln35_reg_1196_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(\select_ln35_reg_1196[3]_i_1_n_5 ),
        .Q(select_ln35_reg_1196[3]),
        .R(\select_ln35_reg_1196[4]_i_1_n_5 ));
  FDRE \select_ln35_reg_1196_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_7_reg_12210),
        .D(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .Q(select_ln35_reg_1196[4]),
        .R(\select_ln35_reg_1196[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp5_0_0_mid2_reg_1245[1]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[5]),
        .I1(and_ln35_reg_1203),
        .I2(\tmp5_0_0_reg_1155_reg_n_5_[1] ),
        .I3(icmp_ln23_reg_1184),
        .O(tmp5_0_0_mid2_fu_555_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h60606F60)) 
    \tmp5_0_0_mid2_reg_1245[2]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[5]),
        .I1(p_shl10_cast_mid1_fu_534_p1[6]),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[2] ),
        .I4(icmp_ln23_reg_1184),
        .O(tmp5_0_0_mid2_fu_555_p3[2]));
  LUT6 #(
    .INIT(64'h5600560056FF5600)) 
    \tmp5_0_0_mid2_reg_1245[3]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[7]),
        .I1(p_shl10_cast_mid1_fu_534_p1[6]),
        .I2(p_shl10_cast_mid1_fu_534_p1[5]),
        .I3(and_ln35_reg_1203),
        .I4(\tmp5_0_0_reg_1155_reg_n_5_[3] ),
        .I5(icmp_ln23_reg_1184),
        .O(tmp5_0_0_mid2_fu_555_p3[3]));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \tmp5_0_0_mid2_reg_1245[4]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[8]),
        .I1(\tmp5_0_0_mid2_reg_1245[4]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[4] ),
        .I4(icmp_ln23_reg_1184),
        .O(tmp5_0_0_mid2_fu_555_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp5_0_0_mid2_reg_1245[4]_i_2 
       (.I0(p_shl10_cast_mid1_fu_534_p1[6]),
        .I1(p_shl10_cast_mid1_fu_534_p1[5]),
        .I2(p_shl10_cast_mid1_fu_534_p1[7]),
        .O(\tmp5_0_0_mid2_reg_1245[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6900690069FF6900)) 
    \tmp5_0_0_mid2_reg_1245[5]_i_1 
       (.I0(\tmp5_0_0_mid2_reg_1245[5]_i_2_n_5 ),
        .I1(p_shl10_cast_mid1_fu_534_p1[9]),
        .I2(p_shl10_cast_mid1_fu_534_p1[5]),
        .I3(and_ln35_reg_1203),
        .I4(\tmp5_0_0_reg_1155_reg_n_5_[5] ),
        .I5(icmp_ln23_reg_1184),
        .O(tmp5_0_0_mid2_fu_555_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp5_0_0_mid2_reg_1245[5]_i_2 
       (.I0(p_shl10_cast_mid1_fu_534_p1[7]),
        .I1(p_shl10_cast_mid1_fu_534_p1[5]),
        .I2(p_shl10_cast_mid1_fu_534_p1[6]),
        .I3(p_shl10_cast_mid1_fu_534_p1[8]),
        .O(\tmp5_0_0_mid2_reg_1245[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \tmp5_0_0_mid2_reg_1245[6]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[6]),
        .I1(\tmp5_0_0_mid2_reg_1245[6]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[6] ),
        .I4(icmp_ln23_reg_1184),
        .O(tmp5_0_0_mid2_fu_555_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h50505051)) 
    \tmp5_0_0_mid2_reg_1245[6]_i_2 
       (.I0(p_shl10_cast_mid1_fu_534_p1[9]),
        .I1(p_shl10_cast_mid1_fu_534_p1[7]),
        .I2(p_shl10_cast_mid1_fu_534_p1[5]),
        .I3(p_shl10_cast_mid1_fu_534_p1[6]),
        .I4(p_shl10_cast_mid1_fu_534_p1[8]),
        .O(\tmp5_0_0_mid2_reg_1245[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \tmp5_0_0_mid2_reg_1245[7]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[7]),
        .I1(\tmp5_0_0_mid2_reg_1245[7]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[7] ),
        .I4(icmp_ln23_reg_1184),
        .O(tmp5_0_0_mid2_fu_555_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h33330302)) 
    \tmp5_0_0_mid2_reg_1245[7]_i_2 
       (.I0(p_shl10_cast_mid1_fu_534_p1[8]),
        .I1(p_shl10_cast_mid1_fu_534_p1[6]),
        .I2(p_shl10_cast_mid1_fu_534_p1[5]),
        .I3(p_shl10_cast_mid1_fu_534_p1[7]),
        .I4(p_shl10_cast_mid1_fu_534_p1[9]),
        .O(\tmp5_0_0_mid2_reg_1245[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \tmp5_0_0_mid2_reg_1245[8]_i_1 
       (.I0(p_shl10_cast_mid1_fu_534_p1[8]),
        .I1(\tmp5_0_0_mid2_reg_1245[9]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(\tmp5_0_0_reg_1155_reg_n_5_[8] ),
        .I4(icmp_ln23_reg_1184),
        .O(tmp5_0_0_mid2_fu_555_p3[8]));
  LUT6 #(
    .INIT(64'hD0D000FFD0D00000)) 
    \tmp5_0_0_mid2_reg_1245[9]_i_1 
       (.I0(\tmp5_0_0_mid2_reg_1245[9]_i_2_n_5 ),
        .I1(p_shl10_cast_mid1_fu_534_p1[8]),
        .I2(p_shl10_cast_mid1_fu_534_p1[9]),
        .I3(icmp_ln23_reg_1184),
        .I4(and_ln35_reg_1203),
        .I5(\tmp5_0_0_reg_1155_reg_n_5_[9] ),
        .O(tmp5_0_0_mid2_fu_555_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00000B0A)) 
    \tmp5_0_0_mid2_reg_1245[9]_i_2 
       (.I0(p_shl10_cast_mid1_fu_534_p1[9]),
        .I1(p_shl10_cast_mid1_fu_534_p1[5]),
        .I2(p_shl10_cast_mid1_fu_534_p1[6]),
        .I3(p_shl10_cast_mid1_fu_534_p1[8]),
        .I4(p_shl10_cast_mid1_fu_534_p1[7]),
        .O(\tmp5_0_0_mid2_reg_1245[9]_i_2_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_0_0_mid2_fu_555_p3[1]),
        .Q(tmp5_0_0_mid2_reg_1245_reg[0]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_0_0_mid2_fu_555_p3[2]),
        .Q(tmp5_0_0_mid2_reg_1245_reg[1]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_0_0_mid2_fu_555_p3[3]),
        .Q(tmp5_0_0_mid2_reg_1245_reg[2]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_0_0_mid2_fu_555_p3[4]),
        .Q(tmp5_0_0_mid2_reg_1245_reg[3]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_0_0_mid2_fu_555_p3[5]),
        .Q(tmp5_0_0_mid2_reg_1245_reg[4]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_0_0_mid2_fu_555_p3[6]),
        .Q(tmp5_0_0_mid2_reg_1245_reg[5]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_0_0_mid2_fu_555_p3[7]),
        .Q(tmp5_0_0_mid2_reg_1245_reg[6]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1245_reg[8] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_0_0_mid2_fu_555_p3[8]),
        .Q(tmp5_0_0_mid2_reg_1245_reg[7]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1245_reg[9] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_0_0_mid2_fu_555_p3[9]),
        .Q(tmp5_0_0_mid2_reg_1245_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hEF20)) 
    \tmp5_0_0_reg_1155[1]_i_1 
       (.I0(select_ln23_reg_1351[0]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(out_h_0_reg_210[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_214_p4));
  LUT6 #(
    .INIT(64'h33C3555533C3A5A5)) 
    \tmp5_0_0_reg_1155[3]_i_1 
       (.I0(out_h_0_reg_210[2]),
        .I1(select_ln23_reg_1351[2]),
        .I2(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I3(select_ln23_reg_1351[1]),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(out_h_0_reg_210[1]),
        .O(tmp5_0_0_fu_277_p2[3]));
  LUT6 #(
    .INIT(64'h1D1D1D1D1DE21D1D)) 
    \tmp5_0_0_reg_1155[4]_i_1 
       (.I0(out_h_0_reg_210[3]),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(select_ln23_reg_1351[3]),
        .I3(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I4(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I5(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .O(\tmp5_0_0_reg_1155[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h5A6A5A5A)) 
    \tmp5_0_0_reg_1155[5]_i_1 
       (.I0(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .I1(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I2(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I3(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I4(tmp5_1_0_fu_313_p2[4]),
        .O(tmp5_0_0_fu_277_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h0F0F383C)) 
    \tmp5_0_0_reg_1155[6]_i_1 
       (.I0(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I1(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I2(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I3(tmp5_1_0_fu_313_p2[4]),
        .I4(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .O(\tmp5_0_0_reg_1155[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hF0F50B0A)) 
    \tmp5_0_0_reg_1155[7]_i_1 
       (.I0(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .I1(tmp5_1_0_fu_313_p2[4]),
        .I2(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I3(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I4(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .O(tmp5_0_0_fu_277_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h05FA00FB)) 
    \tmp5_0_0_reg_1155[8]_i_1 
       (.I0(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I1(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I2(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I3(tmp5_1_0_fu_313_p2[4]),
        .I4(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .O(\tmp5_0_0_reg_1155[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCCC4)) 
    \tmp5_0_0_reg_1155[9]_i_1 
       (.I0(tmp5_1_0_fu_313_p2[4]),
        .I1(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .I2(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I3(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .O(tmp5_0_0_fu_277_p2[9]));
  FDRE \tmp5_0_0_reg_1155_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_214_p4),
        .Q(\tmp5_0_0_reg_1155_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1155_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\out_h_reg_1213[1]_i_1_n_5 ),
        .Q(\tmp5_0_0_reg_1155_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1155_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp5_0_0_fu_277_p2[3]),
        .Q(\tmp5_0_0_reg_1155_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1155_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp5_0_0_reg_1155[4]_i_1_n_5 ),
        .Q(\tmp5_0_0_reg_1155_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1155_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp5_0_0_fu_277_p2[5]),
        .Q(\tmp5_0_0_reg_1155_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1155_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp5_0_0_reg_1155[6]_i_1_n_5 ),
        .Q(\tmp5_0_0_reg_1155_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1155_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp5_0_0_fu_277_p2[7]),
        .Q(\tmp5_0_0_reg_1155_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1155_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp5_0_0_reg_1155[8]_i_1_n_5 ),
        .Q(\tmp5_0_0_reg_1155_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \tmp5_0_0_reg_1155_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp5_0_0_fu_277_p2[9]),
        .Q(\tmp5_0_0_reg_1155_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_1_0_mid2_reg_1250[1]_i_1 
       (.I0(select_ln35_reg_1196[0]),
        .I1(and_ln35_reg_1203),
        .I2(tmp5_1_0_reg_1160_reg[0]),
        .O(tmp5_1_0_mid2_fu_597_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \tmp5_1_0_mid2_reg_1250[2]_i_1 
       (.I0(select_ln35_reg_1196[0]),
        .I1(select_ln35_reg_1196[1]),
        .I2(and_ln35_reg_1203),
        .I3(tmp5_1_0_reg_1160_reg[1]),
        .O(tmp5_1_0_mid2_fu_597_p3[2]));
  LUT5 #(
    .INIT(32'h93FF9300)) 
    \tmp5_1_0_mid2_reg_1250[3]_i_1 
       (.I0(select_ln35_reg_1196[0]),
        .I1(select_ln35_reg_1196[2]),
        .I2(select_ln35_reg_1196[1]),
        .I3(and_ln35_reg_1203),
        .I4(tmp5_1_0_reg_1160_reg[2]),
        .O(tmp5_1_0_mid2_fu_597_p3[3]));
  LUT6 #(
    .INIT(64'h9555FFFF95550000)) 
    \tmp5_1_0_mid2_reg_1250[4]_i_1 
       (.I0(select_ln35_reg_1196[3]),
        .I1(select_ln35_reg_1196[1]),
        .I2(select_ln35_reg_1196[0]),
        .I3(select_ln35_reg_1196[2]),
        .I4(and_ln35_reg_1203),
        .I5(tmp5_1_0_reg_1160_reg[3]),
        .O(tmp5_1_0_mid2_fu_597_p3[4]));
  LUT6 #(
    .INIT(64'hA565FFFFA5650000)) 
    \tmp5_1_0_mid2_reg_1250[5]_i_1 
       (.I0(select_ln35_reg_1196[4]),
        .I1(select_ln35_reg_1196[1]),
        .I2(select_ln35_reg_1196[0]),
        .I3(\tmp5_1_0_mid2_reg_1250[5]_i_2_n_5 ),
        .I4(and_ln35_reg_1203),
        .I5(tmp5_1_0_reg_1160_reg[4]),
        .O(tmp5_1_0_mid2_fu_597_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_1_0_mid2_reg_1250[5]_i_2 
       (.I0(select_ln35_reg_1196[2]),
        .I1(select_ln35_reg_1196[3]),
        .O(\tmp5_1_0_mid2_reg_1250[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \tmp5_1_0_mid2_reg_1250[6]_i_1 
       (.I0(select_ln35_reg_1196[1]),
        .I1(\tmp5_1_0_mid2_reg_1250[8]_i_2_n_5 ),
        .I2(and_ln35_reg_1203),
        .I3(tmp5_1_0_reg_1160_reg[5]),
        .O(tmp5_1_0_mid2_fu_597_p3[6]));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \tmp5_1_0_mid2_reg_1250[7]_i_1 
       (.I0(select_ln35_reg_1196[2]),
        .I1(select_ln35_reg_1196[1]),
        .I2(\tmp5_1_0_mid2_reg_1250[8]_i_2_n_5 ),
        .I3(and_ln35_reg_1203),
        .I4(tmp5_1_0_reg_1160_reg[6]),
        .O(tmp5_1_0_mid2_fu_597_p3[7]));
  LUT6 #(
    .INIT(64'h9AAAFFFF9AAA0000)) 
    \tmp5_1_0_mid2_reg_1250[8]_i_1 
       (.I0(select_ln35_reg_1196[3]),
        .I1(\tmp5_1_0_mid2_reg_1250[8]_i_2_n_5 ),
        .I2(select_ln35_reg_1196[1]),
        .I3(select_ln35_reg_1196[2]),
        .I4(and_ln35_reg_1203),
        .I5(tmp5_1_0_reg_1160_reg[7]),
        .O(tmp5_1_0_mid2_fu_597_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h3FFFD555)) 
    \tmp5_1_0_mid2_reg_1250[8]_i_2 
       (.I0(select_ln35_reg_1196[0]),
        .I1(select_ln35_reg_1196[1]),
        .I2(select_ln35_reg_1196[3]),
        .I3(select_ln35_reg_1196[2]),
        .I4(select_ln35_reg_1196[4]),
        .O(\tmp5_1_0_mid2_reg_1250[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2AAAFFFF2AAA0000)) 
    \tmp5_1_0_mid2_reg_1250[9]_i_1 
       (.I0(select_ln35_reg_1196[4]),
        .I1(select_ln35_reg_1196[2]),
        .I2(select_ln35_reg_1196[3]),
        .I3(select_ln35_reg_1196[1]),
        .I4(and_ln35_reg_1203),
        .I5(tmp5_1_0_reg_1160_reg[8]),
        .O(tmp5_1_0_mid2_fu_597_p3[9]));
  FDSE \tmp5_1_0_mid2_reg_1250_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_1_0_mid2_fu_597_p3[1]),
        .Q(tmp5_1_0_mid2_reg_1250_reg[0]),
        .S(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDSE \tmp5_1_0_mid2_reg_1250_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_1_0_mid2_fu_597_p3[2]),
        .Q(tmp5_1_0_mid2_reg_1250_reg[1]),
        .S(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDSE \tmp5_1_0_mid2_reg_1250_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_1_0_mid2_fu_597_p3[3]),
        .Q(tmp5_1_0_mid2_reg_1250_reg[2]),
        .S(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDSE \tmp5_1_0_mid2_reg_1250_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_1_0_mid2_fu_597_p3[4]),
        .Q(tmp5_1_0_mid2_reg_1250_reg[3]),
        .S(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1250_reg[5] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_1_0_mid2_fu_597_p3[5]),
        .Q(tmp5_1_0_mid2_reg_1250_reg[4]),
        .R(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1250_reg[6] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_1_0_mid2_fu_597_p3[6]),
        .Q(tmp5_1_0_mid2_reg_1250_reg[5]),
        .R(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1250_reg[7] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_1_0_mid2_fu_597_p3[7]),
        .Q(tmp5_1_0_mid2_reg_1250_reg[6]),
        .R(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1250_reg[8] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_1_0_mid2_fu_597_p3[8]),
        .Q(tmp5_1_0_mid2_reg_1250_reg[7]),
        .R(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1250_reg[9] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_1_0_mid2_fu_597_p3[9]),
        .Q(tmp5_1_0_mid2_reg_1250_reg[8]),
        .R(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h551555D5)) 
    \tmp5_1_0_reg_1160[1]_i_1 
       (.I0(out_h_0_reg_210[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I4(select_ln23_reg_1351[0]),
        .O(\tmp5_1_0_reg_1160[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \tmp5_1_0_reg_1160[2]_i_1 
       (.I0(out_h_0_reg_210[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I3(select_ln23_reg_1351[1]),
        .O(tmp5_1_0_fu_313_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \tmp5_1_0_reg_1160[3]_i_1 
       (.I0(out_h_0_reg_210[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I3(select_ln23_reg_1351[2]),
        .O(tmp5_1_0_fu_313_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \tmp5_1_0_reg_1160[4]_i_1 
       (.I0(select_ln23_reg_1351[3]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(out_h_0_reg_210[3]),
        .O(tmp5_1_0_fu_313_p2[4]));
  LUT5 #(
    .INIT(32'h1D2ED1E2)) 
    \tmp5_1_0_reg_1160[5]_i_1 
       (.I0(out_h_0_reg_210[0]),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(select_ln23_reg_1351[0]),
        .I3(out_h_0_reg_210[4]),
        .I4(select_ln23_reg_1351[4]),
        .O(tmp5_1_0_fu_313_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h73887788)) 
    \tmp5_1_0_reg_1160[6]_i_1 
       (.I0(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I1(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .I2(tmp5_1_0_fu_313_p2[4]),
        .I3(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I4(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .O(\tmp5_1_0_reg_1160[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hB494F0F0)) 
    \tmp5_1_0_reg_1160[7]_i_1 
       (.I0(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I1(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I2(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I3(tmp5_1_0_fu_313_p2[4]),
        .I4(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .O(\tmp5_1_0_reg_1160[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h33133933)) 
    \tmp5_1_0_reg_1160[8]_i_1 
       (.I0(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .I1(tmp5_1_0_fu_313_p2[4]),
        .I2(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I3(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I4(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .O(\tmp5_1_0_reg_1160[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hEFF70000)) 
    \tmp5_1_0_reg_1160[9]_i_1 
       (.I0(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I1(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I2(tmp5_1_0_fu_313_p2[4]),
        .I3(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I4(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .O(tmp5_1_0_fu_313_p2[9]));
  FDRE \tmp5_1_0_reg_1160_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1160_reg[0]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1160_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp5_1_0_fu_313_p2[2]),
        .Q(tmp5_1_0_reg_1160_reg[1]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1160_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp5_1_0_fu_313_p2[3]),
        .Q(tmp5_1_0_reg_1160_reg[2]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1160_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp5_1_0_fu_313_p2[4]),
        .Q(tmp5_1_0_reg_1160_reg[3]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1160_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp5_1_0_fu_313_p2[5]),
        .Q(tmp5_1_0_reg_1160_reg[4]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1160_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp5_1_0_reg_1160[6]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1160_reg[5]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1160_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp5_1_0_reg_1160[7]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1160_reg[6]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1160_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp5_1_0_reg_1160[8]_i_1_n_5 ),
        .Q(tmp5_1_0_reg_1160_reg[7]),
        .R(1'b0));
  FDRE \tmp5_1_0_reg_1160_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp5_1_0_fu_313_p2[9]),
        .Q(tmp5_1_0_reg_1160_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \tmp5_2_0_mid2_reg_1257[1]_i_1 
       (.I0(select_ln35_reg_1196[0]),
        .I1(and_ln35_reg_1203),
        .I2(\tmp5_0_0_reg_1155_reg_n_5_[1] ),
        .O(tmp5_2_0_mid2_fu_635_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1257[2]_i_1 
       (.I0(select_ln35_reg_1196[1]),
        .I1(and_ln35_reg_1203),
        .I2(tmp5_2_0_reg_1165_reg[1]),
        .O(tmp5_2_0_mid2_fu_635_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \tmp5_2_0_mid2_reg_1257[3]_i_1 
       (.I0(select_ln35_reg_1196[2]),
        .I1(select_ln35_reg_1196[1]),
        .I2(and_ln35_reg_1203),
        .I3(tmp5_2_0_reg_1165_reg[2]),
        .O(tmp5_2_0_mid2_fu_635_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h9595FF00)) 
    \tmp5_2_0_mid2_reg_1257[4]_i_1 
       (.I0(select_ln35_reg_1196[3]),
        .I1(select_ln35_reg_1196[2]),
        .I2(select_ln35_reg_1196[1]),
        .I3(tmp5_2_0_reg_1165_reg[3]),
        .I4(and_ln35_reg_1203),
        .O(tmp5_2_0_mid2_fu_635_p3[4]));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \tmp5_2_0_mid2_reg_1257[5]_i_1 
       (.I0(select_ln35_reg_1196[0]),
        .I1(\tmp5_2_0_mid2_reg_1257[5]_i_2_n_5 ),
        .I2(select_ln35_reg_1196[4]),
        .I3(and_ln35_reg_1203),
        .I4(tmp5_2_0_reg_1165_reg[4]),
        .O(tmp5_2_0_mid2_fu_635_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tmp5_2_0_mid2_reg_1257[5]_i_2 
       (.I0(select_ln35_reg_1196[1]),
        .I1(select_ln35_reg_1196[3]),
        .I2(select_ln35_reg_1196[2]),
        .O(\tmp5_2_0_mid2_reg_1257[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \tmp5_2_0_mid2_reg_1257[6]_i_1 
       (.I0(select_ln35_reg_1196[1]),
        .I1(select_ln35_reg_1196[0]),
        .I2(\tmp5_2_0_mid2_reg_1257[6]_i_2_n_5 ),
        .I3(and_ln35_reg_1203),
        .I4(tmp5_2_0_reg_1165_reg[5]),
        .O(tmp5_2_0_mid2_fu_635_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h20009555)) 
    \tmp5_2_0_mid2_reg_1257[6]_i_2 
       (.I0(select_ln35_reg_1196[4]),
        .I1(select_ln35_reg_1196[1]),
        .I2(select_ln35_reg_1196[3]),
        .I3(select_ln35_reg_1196[2]),
        .I4(select_ln35_reg_1196[0]),
        .O(\tmp5_2_0_mid2_reg_1257[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE11EFFFFE11E0000)) 
    \tmp5_2_0_mid2_reg_1257[7]_i_1 
       (.I0(select_ln35_reg_1196[0]),
        .I1(select_ln35_reg_1196[1]),
        .I2(select_ln35_reg_1196[2]),
        .I3(\tmp5_2_0_mid2_reg_1257[7]_i_2_n_5 ),
        .I4(and_ln35_reg_1203),
        .I5(tmp5_2_0_reg_1165_reg[6]),
        .O(tmp5_2_0_mid2_fu_635_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h152A40AA)) 
    \tmp5_2_0_mid2_reg_1257[7]_i_2 
       (.I0(select_ln35_reg_1196[0]),
        .I1(select_ln35_reg_1196[2]),
        .I2(select_ln35_reg_1196[3]),
        .I3(select_ln35_reg_1196[1]),
        .I4(select_ln35_reg_1196[4]),
        .O(\tmp5_2_0_mid2_reg_1257[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1257[8]_i_1 
       (.I0(\tmp5_2_0_mid2_reg_1257[8]_i_2_n_5 ),
        .I1(and_ln35_reg_1203),
        .I2(tmp5_2_0_reg_1165_reg[7]),
        .O(tmp5_2_0_mid2_fu_635_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h57807F88)) 
    \tmp5_2_0_mid2_reg_1257[8]_i_2 
       (.I0(select_ln35_reg_1196[2]),
        .I1(select_ln35_reg_1196[1]),
        .I2(select_ln35_reg_1196[0]),
        .I3(select_ln35_reg_1196[3]),
        .I4(select_ln35_reg_1196[4]),
        .O(\tmp5_2_0_mid2_reg_1257[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \tmp5_2_0_mid2_reg_1257[9]_i_1 
       (.I0(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln23_reg_1184),
        .I3(and_ln35_reg_1203),
        .O(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_2_0_mid2_reg_1257[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .O(add_ln41_reg_12900));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_2_0_mid2_reg_1257[9]_i_3 
       (.I0(\tmp5_2_0_mid2_reg_1257[9]_i_4_n_5 ),
        .I1(and_ln35_reg_1203),
        .I2(tmp5_2_0_reg_1165_reg[8]),
        .O(tmp5_2_0_mid2_fu_635_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h57FF8000)) 
    \tmp5_2_0_mid2_reg_1257[9]_i_4 
       (.I0(select_ln35_reg_1196[3]),
        .I1(select_ln35_reg_1196[0]),
        .I2(select_ln35_reg_1196[1]),
        .I3(select_ln35_reg_1196[2]),
        .I4(select_ln35_reg_1196[4]),
        .O(\tmp5_2_0_mid2_reg_1257[9]_i_4_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1257_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_2_0_mid2_fu_635_p3[1]),
        .Q(tmp5_2_0_mid2_reg_1257[1]),
        .R(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDSE \tmp5_2_0_mid2_reg_1257_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_2_0_mid2_fu_635_p3[2]),
        .Q(tmp5_2_0_mid2_reg_1257[2]),
        .S(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDSE \tmp5_2_0_mid2_reg_1257_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_2_0_mid2_fu_635_p3[3]),
        .Q(tmp5_2_0_mid2_reg_1257[3]),
        .S(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDSE \tmp5_2_0_mid2_reg_1257_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_2_0_mid2_fu_635_p3[4]),
        .Q(tmp5_2_0_mid2_reg_1257[4]),
        .S(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDSE \tmp5_2_0_mid2_reg_1257_reg[5] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_2_0_mid2_fu_635_p3[5]),
        .Q(tmp5_2_0_mid2_reg_1257[5]),
        .S(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1257_reg[6] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_2_0_mid2_fu_635_p3[6]),
        .Q(tmp5_2_0_mid2_reg_1257[6]),
        .R(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1257_reg[7] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_2_0_mid2_fu_635_p3[7]),
        .Q(tmp5_2_0_mid2_reg_1257[7]),
        .R(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1257_reg[8] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_2_0_mid2_fu_635_p3[8]),
        .Q(tmp5_2_0_mid2_reg_1257[8]),
        .R(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1257_reg[9] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(tmp5_2_0_mid2_fu_635_p3[9]),
        .Q(tmp5_2_0_mid2_reg_1257[9]),
        .R(\tmp5_2_0_mid2_reg_1257[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hE22ED11D)) 
    \tmp5_2_0_reg_1165[2]_i_1 
       (.I0(out_h_0_reg_210[0]),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(select_ln23_reg_1351[0]),
        .I3(select_ln23_reg_1351[1]),
        .I4(out_h_0_reg_210[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h00E2CC2E33D1FF1D)) 
    \tmp5_2_0_reg_1165[3]_i_1 
       (.I0(out_h_0_reg_210[1]),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(select_ln23_reg_1351[1]),
        .I3(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I4(select_ln23_reg_1351[2]),
        .I5(out_h_0_reg_210[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h40BF404040BFBFBF)) 
    \tmp5_2_0_reg_1165[4]_i_1 
       (.I0(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I1(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I2(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I3(select_ln23_reg_1351[3]),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(out_h_0_reg_210[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h45404A4FB5B0BABF)) 
    \tmp5_2_0_reg_1165[5]_i_1 
       (.I0(\out_h_reg_1213[4]_i_2_n_5 ),
        .I1(select_ln23_reg_1351[0]),
        .I2(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I3(out_h_0_reg_210[0]),
        .I4(out_h_0_reg_210[4]),
        .I5(select_ln23_reg_1351[4]),
        .O(\tmp5_2_0_reg_1165[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hEE113E11)) 
    \tmp5_2_0_reg_1165[6]_i_1 
       (.I0(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I1(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .I2(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I3(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I4(tmp5_1_0_fu_313_p2[4]),
        .O(\tmp5_2_0_reg_1165[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hB0F0B07C)) 
    \tmp5_2_0_reg_1165[7]_i_1 
       (.I0(tmp5_1_0_fu_313_p2[4]),
        .I1(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I2(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I3(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .I4(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hB8B80000B8B8B8FF)) 
    \tmp5_2_0_reg_1165[8]_i_1 
       (.I0(select_ln23_reg_1351[3]),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(out_h_0_reg_210[3]),
        .I3(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I4(\tmp5_2_0_reg_1165[8]_i_2_n_5 ),
        .I5(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \tmp5_2_0_reg_1165[8]_i_2 
       (.I0(out_h_0_reg_210[2]),
        .I1(select_ln23_reg_1351[2]),
        .I2(out_h_0_reg_210[1]),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(select_ln23_reg_1351[1]),
        .O(\tmp5_2_0_reg_1165[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000EF20)) 
    \tmp5_2_0_reg_1165[9]_i_1 
       (.I0(select_ln23_reg_1351[4]),
        .I1(\icmp_ln35_reg_1175_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(out_h_0_reg_210[4]),
        .I4(\out_h_reg_1213[4]_i_2_n_5 ),
        .O(p_0_in[8]));
  FDRE \tmp5_2_0_reg_1165_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[1]),
        .Q(tmp5_2_0_reg_1165_reg[1]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1165_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[2]),
        .Q(tmp5_2_0_reg_1165_reg[2]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1165_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[3]),
        .Q(tmp5_2_0_reg_1165_reg[3]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1165_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp5_2_0_reg_1165[5]_i_1_n_5 ),
        .Q(tmp5_2_0_reg_1165_reg[4]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1165_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp5_2_0_reg_1165[6]_i_1_n_5 ),
        .Q(tmp5_2_0_reg_1165_reg[5]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1165_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[6]),
        .Q(tmp5_2_0_reg_1165_reg[6]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1165_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[7]),
        .Q(tmp5_2_0_reg_1165_reg[7]),
        .R(1'b0));
  FDRE \tmp5_2_0_reg_1165_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[8]),
        .Q(tmp5_2_0_reg_1165_reg[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h3C553CAA)) 
    \tmp7_reg_1170[2]_i_1 
       (.I0(\out_d_0_reg_187_reg_n_5_[0] ),
        .I1(din3),
        .I2(select_ln23_reg_1351[0]),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(out_h_0_reg_210[0]),
        .O(tmp6_fu_351_p2));
  LUT6 #(
    .INIT(64'h1D00D1CC2E33E2FF)) 
    \tmp7_reg_1170[3]_i_1 
       (.I0(\out_d_0_reg_187_reg_n_5_[0] ),
        .I1(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I2(din3),
        .I3(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I4(select_ln23_reg_1351[1]),
        .I5(out_h_0_reg_210[1]),
        .O(tmp7_fu_381_p2[3]));
  LUT6 #(
    .INIT(64'h5565555555656565)) 
    \tmp7_reg_1170[4]_i_1 
       (.I0(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I1(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I2(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I3(din3),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(\out_d_0_reg_187_reg_n_5_[0] ),
        .O(tmp7_fu_381_p2[4]));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    \tmp7_reg_1170[5]_i_1 
       (.I0(\tmp7_reg_1170[5]_i_2_n_5 ),
        .I1(\tmp7_reg_1170[9]_i_2_n_5 ),
        .I2(\out_d_0_reg_187_reg_n_5_[0] ),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(din3),
        .I5(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .O(tmp7_fu_381_p2[5]));
  LUT6 #(
    .INIT(64'hF7EFF7F7F7EFEFEF)) 
    \tmp7_reg_1170[5]_i_2 
       (.I0(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I1(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I2(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I3(din3),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(\out_d_0_reg_187_reg_n_5_[0] ),
        .O(\tmp7_reg_1170[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hC02F3FD0)) 
    \tmp7_reg_1170[6]_i_1 
       (.I0(\tmp7_reg_1170[9]_i_3_n_5 ),
        .I1(tmp6_fu_351_p2),
        .I2(\tmp7_reg_1170[9]_i_2_n_5 ),
        .I3(\tmp7_reg_1170[8]_i_2_n_5 ),
        .I4(\tmp7_reg_1170[9]_i_4_n_5 ),
        .O(tmp7_fu_381_p2[6]));
  LUT6 #(
    .INIT(64'hEA15C037AA558077)) 
    \tmp7_reg_1170[7]_i_1 
       (.I0(\tmp7_reg_1170[9]_i_4_n_5 ),
        .I1(\tmp7_reg_1170[9]_i_2_n_5 ),
        .I2(tmp6_fu_351_p2),
        .I3(\tmp7_reg_1170[9]_i_3_n_5 ),
        .I4(\tmp7_reg_1170[8]_i_2_n_5 ),
        .I5(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .O(\tmp7_reg_1170[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3326330433663344)) 
    \tmp7_reg_1170[8]_i_1 
       (.I0(\tmp7_reg_1170[9]_i_4_n_5 ),
        .I1(\tmp7_reg_1170[9]_i_2_n_5 ),
        .I2(tmp6_fu_351_p2),
        .I3(\tmp7_reg_1170[9]_i_3_n_5 ),
        .I4(\tmp7_reg_1170[8]_i_2_n_5 ),
        .I5(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .O(\tmp7_reg_1170[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \tmp7_reg_1170[8]_i_2 
       (.I0(out_h_0_reg_210[1]),
        .I1(select_ln23_reg_1351[1]),
        .I2(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I3(din3),
        .I4(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I5(\out_d_0_reg_187_reg_n_5_[0] ),
        .O(\tmp7_reg_1170[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000FDF5)) 
    \tmp7_reg_1170[9]_i_1 
       (.I0(\tmp7_reg_1170[9]_i_2_n_5 ),
        .I1(tmp6_fu_351_p2),
        .I2(\tmp7_reg_1170[9]_i_3_n_5 ),
        .I3(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .I4(\tmp7_reg_1170[9]_i_4_n_5 ),
        .O(tmp7_fu_381_p2[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAA999AAA9A)) 
    \tmp7_reg_1170[9]_i_2 
       (.I0(tmp5_1_0_fu_313_p2[4]),
        .I1(\tmp5_2_0_reg_1165[8]_i_2_n_5 ),
        .I2(\out_d_0_reg_187_reg_n_5_[0] ),
        .I3(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I4(din3),
        .I5(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .O(\tmp7_reg_1170[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA56A6AAAAAAAA)) 
    \tmp7_reg_1170[9]_i_3 
       (.I0(\select_ln35_reg_1196[2]_i_1_n_5 ),
        .I1(\out_d_0_reg_187_reg_n_5_[0] ),
        .I2(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I3(din3),
        .I4(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I5(\select_ln35_reg_1196[1]_i_1_n_5 ),
        .O(\tmp7_reg_1170[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5555A95955555555)) 
    \tmp7_reg_1170[9]_i_4 
       (.I0(\select_ln35_reg_1196[4]_i_2_n_5 ),
        .I1(\out_d_0_reg_187_reg_n_5_[0] ),
        .I2(\indvar_flatten71_reg_176[9]_i_2_n_5 ),
        .I3(din3),
        .I4(\tmp5_1_0_reg_1160[1]_i_1_n_5 ),
        .I5(\out_h_reg_1213[4]_i_2_n_5 ),
        .O(\tmp7_reg_1170[9]_i_4_n_5 ));
  FDRE \tmp7_reg_1170_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp6_fu_351_p2),
        .Q(\tmp7_reg_1170_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp7_reg_1170_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp7_fu_381_p2[3]),
        .Q(\tmp7_reg_1170_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \tmp7_reg_1170_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp7_fu_381_p2[4]),
        .Q(\tmp7_reg_1170_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp7_reg_1170_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp7_fu_381_p2[5]),
        .Q(\tmp7_reg_1170_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp7_reg_1170_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp7_fu_381_p2[6]),
        .Q(\tmp7_reg_1170_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \tmp7_reg_1170_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp7_reg_1170[7]_i_1_n_5 ),
        .Q(\tmp7_reg_1170_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \tmp7_reg_1170_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp7_reg_1170[8]_i_1_n_5 ),
        .Q(\tmp7_reg_1170_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \tmp7_reg_1170_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp7_fu_381_p2[9]),
        .Q(\tmp7_reg_1170_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[0] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_20),
        .Q(trunc_ln41_4_reg_1401[0]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[10] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_10),
        .Q(trunc_ln41_4_reg_1401[10]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[11] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_9),
        .Q(trunc_ln41_4_reg_1401[11]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[12] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_8),
        .Q(trunc_ln41_4_reg_1401[12]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[13] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_7),
        .Q(trunc_ln41_4_reg_1401[13]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[14] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_6),
        .Q(trunc_ln41_4_reg_1401[14]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[15] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_5),
        .Q(trunc_ln41_4_reg_1401[15]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_19),
        .Q(trunc_ln41_4_reg_1401[1]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_18),
        .Q(trunc_ln41_4_reg_1401[2]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_17),
        .Q(trunc_ln41_4_reg_1401[3]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_16),
        .Q(trunc_ln41_4_reg_1401[4]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[5] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_15),
        .Q(trunc_ln41_4_reg_1401[5]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[6] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_14),
        .Q(trunc_ln41_4_reg_1401[6]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[7] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_13),
        .Q(trunc_ln41_4_reg_1401[7]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[8] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_12),
        .Q(trunc_ln41_4_reg_1401[8]),
        .R(1'b0));
  FDRE \trunc_ln41_4_reg_1401_reg[9] 
       (.C(ap_clk),
        .CE(add_ln41_3_reg_14160),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_11),
        .Q(trunc_ln41_4_reg_1401[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln41_8_reg_1436[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln35_reg_1175_pp0_iter1_reg_reg_n_5_[0] ),
        .O(trunc_ln41_8_reg_14360));
  FDRE \trunc_ln41_8_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_20),
        .Q(trunc_ln41_8_reg_1436[0]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_10),
        .Q(trunc_ln41_8_reg_1436[10]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_9),
        .Q(trunc_ln41_8_reg_1436[11]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_8),
        .Q(trunc_ln41_8_reg_1436[12]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_7),
        .Q(trunc_ln41_8_reg_1436[13]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_6),
        .Q(trunc_ln41_8_reg_1436[14]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_5),
        .Q(trunc_ln41_8_reg_1436[15]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_19),
        .Q(trunc_ln41_8_reg_1436[1]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_18),
        .Q(trunc_ln41_8_reg_1436[2]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_17),
        .Q(trunc_ln41_8_reg_1436[3]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_16),
        .Q(trunc_ln41_8_reg_1436[4]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_15),
        .Q(trunc_ln41_8_reg_1436[5]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_14),
        .Q(trunc_ln41_8_reg_1436[6]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_13),
        .Q(trunc_ln41_8_reg_1436[7]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_12),
        .Q(trunc_ln41_8_reg_1436[8]),
        .R(1'b0));
  FDRE \trunc_ln41_8_reg_1436_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln41_8_reg_14360),
        .D(network_mul_mul_16s_16s_30_1_1_U14_n_11),
        .Q(trunc_ln41_8_reg_1436[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \zext_ln35_12_reg_1264[0]_i_1 
       (.I0(out_w_0_reg_221[0]),
        .I1(and_ln35_reg_1203),
        .I2(icmp_ln23_reg_1184),
        .O(out_w_0_mid2_fu_519_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \zext_ln35_12_reg_1264[1]_i_1 
       (.I0(out_w_0_reg_221[1]),
        .I1(and_ln35_reg_1203),
        .I2(icmp_ln23_reg_1184),
        .O(out_w_0_mid2_fu_519_p3[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \zext_ln35_12_reg_1264[2]_i_1 
       (.I0(out_w_0_reg_221[2]),
        .I1(and_ln35_reg_1203),
        .I2(icmp_ln23_reg_1184),
        .O(out_w_0_mid2_fu_519_p3[2]));
  LUT3 #(
    .INIT(8'h02)) 
    \zext_ln35_12_reg_1264[3]_i_1 
       (.I0(out_w_0_reg_221[3]),
        .I1(and_ln35_reg_1203),
        .I2(icmp_ln23_reg_1184),
        .O(out_w_0_mid2_fu_519_p3[3]));
  LUT3 #(
    .INIT(8'h02)) 
    \zext_ln35_12_reg_1264[4]_i_1 
       (.I0(out_w_0_reg_221[4]),
        .I1(and_ln35_reg_1203),
        .I2(icmp_ln23_reg_1184),
        .O(out_w_0_mid2_fu_519_p3[4]));
  FDRE \zext_ln35_12_reg_1264_reg[0] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(out_w_0_mid2_fu_519_p3[0]),
        .Q(zext_ln35_12_reg_1264[0]),
        .R(1'b0));
  FDRE \zext_ln35_12_reg_1264_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(out_w_0_mid2_fu_519_p3[1]),
        .Q(zext_ln35_12_reg_1264[1]),
        .R(1'b0));
  FDRE \zext_ln35_12_reg_1264_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(out_w_0_mid2_fu_519_p3[2]),
        .Q(zext_ln35_12_reg_1264[2]),
        .R(1'b0));
  FDRE \zext_ln35_12_reg_1264_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(out_w_0_mid2_fu_519_p3[3]),
        .Q(zext_ln35_12_reg_1264[3]),
        .R(1'b0));
  FDRE \zext_ln35_12_reg_1264_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(out_w_0_mid2_fu_519_p3[4]),
        .Q(zext_ln35_12_reg_1264[4]),
        .R(1'b0));
  FDRE \zext_ln35_14_reg_1280_reg[0] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(zext_ln35_14_fu_709_p1[0]),
        .Q(zext_ln35_14_reg_1280_reg[0]),
        .R(1'b0));
  FDRE \zext_ln35_14_reg_1280_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(zext_ln35_14_fu_709_p1[1]),
        .Q(zext_ln35_14_reg_1280_reg[1]),
        .R(1'b0));
  FDRE \zext_ln35_14_reg_1280_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(zext_ln35_14_fu_709_p1[2]),
        .Q(zext_ln35_14_reg_1280_reg[2]),
        .R(1'b0));
  FDRE \zext_ln35_14_reg_1280_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(zext_ln35_14_fu_709_p1[3]),
        .Q(zext_ln35_14_reg_1280_reg[3]),
        .R(1'b0));
  FDRE \zext_ln35_14_reg_1280_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_reg_12900),
        .D(zext_ln35_14_fu_709_p1[4]),
        .Q(zext_ln35_14_reg_1280_reg[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix_1" *) 
module design_1_network_0_0_depthwise_conv2d_fix_1
   (P,
    reg_31112_out,
    grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \add_ln35_20_reg_1334_reg[0]_0 ,
    \add_ln35_20_reg_1334_reg[1]_0 ,
    \add_ln35_20_reg_1334_reg[2]_0 ,
    \add_ln35_20_reg_1334_reg[3]_0 ,
    \add_ln35_20_reg_1334_reg[4]_0 ,
    \add_ln35_20_reg_1334_reg[5]_0 ,
    \add_ln35_20_reg_1334_reg[6]_0 ,
    \add_ln35_20_reg_1334_reg[7]_0 ,
    \add_ln35_20_reg_1334_reg[8]_0 ,
    \add_ln35_20_reg_1334_reg[9]_0 ,
    \ap_CS_fsm_reg[5]_2 ,
    D,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    \ap_CS_fsm_reg[5]_8 ,
    \ap_CS_fsm_reg[5]_9 ,
    \ap_CS_fsm_reg[5]_10 ,
    \ap_CS_fsm_reg[5]_11 ,
    \ap_CS_fsm_reg[5]_12 ,
    \ap_CS_fsm_reg[5]_13 ,
    add_ln41_reg_1389_reg_0,
    \ap_CS_fsm_reg[28] ,
    output_r_d0,
    ap_clk,
    Q,
    p,
    A,
    ap_rst_n,
    grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_i_35__0_0,
    ram_reg_0_i_35__0_1,
    ram_reg_0_1,
    ram_reg_0_i_35__0_2,
    MemBank_B_address01,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_i_64,
    ram_reg_0_i_64_0,
    ram_reg_0_i_64_1,
    input_r_address1,
    ram_reg_0_5,
    output_r_address0,
    ram_reg_0_6,
    ram_reg_0_7,
    output_r_ce0,
    ram_reg_0_8,
    ram_reg_0_9,
    SS);
  output [9:0]P;
  output reg_31112_out;
  output grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \add_ln35_20_reg_1334_reg[0]_0 ;
  output \add_ln35_20_reg_1334_reg[1]_0 ;
  output \add_ln35_20_reg_1334_reg[2]_0 ;
  output \add_ln35_20_reg_1334_reg[3]_0 ;
  output \add_ln35_20_reg_1334_reg[4]_0 ;
  output \add_ln35_20_reg_1334_reg[5]_0 ;
  output \add_ln35_20_reg_1334_reg[6]_0 ;
  output \add_ln35_20_reg_1334_reg[7]_0 ;
  output \add_ln35_20_reg_1334_reg[8]_0 ;
  output \add_ln35_20_reg_1334_reg[9]_0 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output [3:0]D;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output \ap_CS_fsm_reg[5]_8 ;
  output \ap_CS_fsm_reg[5]_9 ;
  output \ap_CS_fsm_reg[5]_10 ;
  output \ap_CS_fsm_reg[5]_11 ;
  output \ap_CS_fsm_reg[5]_12 ;
  output \ap_CS_fsm_reg[5]_13 ;
  output add_ln41_reg_1389_reg_0;
  output \ap_CS_fsm_reg[28] ;
  output [15:0]output_r_d0;
  input ap_clk;
  input [5:0]Q;
  input [15:0]p;
  input [15:0]A;
  input ap_rst_n;
  input grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_i_35__0_0;
  input ram_reg_0_i_35__0_1;
  input ram_reg_0_1;
  input ram_reg_0_i_35__0_2;
  input MemBank_B_address01;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input [0:0]ram_reg_0_i_64;
  input ram_reg_0_i_64_0;
  input ram_reg_0_i_64_1;
  input [9:0]input_r_address1;
  input ram_reg_0_5;
  input [0:0]output_r_address0;
  input [0:0]ram_reg_0_6;
  input ram_reg_0_7;
  input output_r_ce0;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input [0:0]SS;

  wire [15:0]A;
  wire [6:0]A_0;
  wire [6:4]B;
  wire [3:0]C;
  wire [3:0]D;
  wire MemBank_B_address01;
  wire [9:0]P;
  wire [5:0]Q;
  wire [0:0]SS;
  wire [10:0]add_ln22_fu_562_p2;
  wire [10:0]add_ln22_reg_1207;
  wire add_ln22_reg_12070;
  wire \add_ln22_reg_1207[10]_i_3_n_5 ;
  wire [7:0]add_ln23_6_fu_491_p2;
  wire [7:0]add_ln23_6_reg_1128;
  wire add_ln23_6_reg_11280;
  wire \add_ln23_6_reg_1128[3]_i_2_n_5 ;
  wire \add_ln23_6_reg_1128[4]_i_2_n_5 ;
  wire \add_ln23_6_reg_1128[5]_i_2_n_5 ;
  wire \add_ln23_6_reg_1128[6]_i_2_n_5 ;
  wire \add_ln23_6_reg_1128[7]_i_3_n_5 ;
  wire [1:0]add_ln29_fu_578_p2;
  wire [1:0]add_ln29_reg_1225;
  wire add_ln29_reg_12250;
  wire [10:0]add_ln35_14_fu_607_p2;
  wire [10:0]add_ln35_15_fu_617_p2;
  wire [10:0]add_ln35_16_fu_732_p2;
  wire [10:0]add_ln35_17_fu_741_p2;
  wire [10:0]add_ln35_18_fu_787_p2;
  wire [10:0]add_ln35_19_fu_796_p2;
  wire [10:0]add_ln35_20_fu_805_p2;
  wire [10:0]add_ln35_20_reg_1334;
  wire add_ln35_20_reg_13340;
  wire \add_ln35_20_reg_1334[3]_i_2_n_5 ;
  wire \add_ln35_20_reg_1334[3]_i_3_n_5 ;
  wire \add_ln35_20_reg_1334[3]_i_4_n_5 ;
  wire \add_ln35_20_reg_1334[3]_i_5_n_5 ;
  wire \add_ln35_20_reg_1334_reg[0]_0 ;
  wire \add_ln35_20_reg_1334_reg[10]_i_2_n_7 ;
  wire \add_ln35_20_reg_1334_reg[10]_i_2_n_8 ;
  wire \add_ln35_20_reg_1334_reg[1]_0 ;
  wire \add_ln35_20_reg_1334_reg[2]_0 ;
  wire \add_ln35_20_reg_1334_reg[3]_0 ;
  wire \add_ln35_20_reg_1334_reg[3]_i_1_n_5 ;
  wire \add_ln35_20_reg_1334_reg[3]_i_1_n_6 ;
  wire \add_ln35_20_reg_1334_reg[3]_i_1_n_7 ;
  wire \add_ln35_20_reg_1334_reg[3]_i_1_n_8 ;
  wire \add_ln35_20_reg_1334_reg[4]_0 ;
  wire \add_ln35_20_reg_1334_reg[5]_0 ;
  wire \add_ln35_20_reg_1334_reg[6]_0 ;
  wire \add_ln35_20_reg_1334_reg[7]_0 ;
  wire \add_ln35_20_reg_1334_reg[7]_i_1_n_5 ;
  wire \add_ln35_20_reg_1334_reg[7]_i_1_n_6 ;
  wire \add_ln35_20_reg_1334_reg[7]_i_1_n_7 ;
  wire \add_ln35_20_reg_1334_reg[7]_i_1_n_8 ;
  wire \add_ln35_20_reg_1334_reg[8]_0 ;
  wire \add_ln35_20_reg_1334_reg[9]_0 ;
  wire [15:0]add_ln41_11_fu_853_p2;
  wire [15:0]add_ln41_11_reg_1364;
  wire add_ln41_11_reg_13640;
  wire \add_ln41_11_reg_1364[11]_i_2_n_5 ;
  wire \add_ln41_11_reg_1364[11]_i_3_n_5 ;
  wire \add_ln41_11_reg_1364[11]_i_4_n_5 ;
  wire \add_ln41_11_reg_1364[11]_i_5_n_5 ;
  wire \add_ln41_11_reg_1364[11]_i_6_n_5 ;
  wire \add_ln41_11_reg_1364[11]_i_7_n_5 ;
  wire \add_ln41_11_reg_1364[11]_i_8_n_5 ;
  wire \add_ln41_11_reg_1364[11]_i_9_n_5 ;
  wire \add_ln41_11_reg_1364[15]_i_3_n_5 ;
  wire \add_ln41_11_reg_1364[15]_i_4_n_5 ;
  wire \add_ln41_11_reg_1364[15]_i_5_n_5 ;
  wire \add_ln41_11_reg_1364[15]_i_6_n_5 ;
  wire \add_ln41_11_reg_1364[15]_i_7_n_5 ;
  wire \add_ln41_11_reg_1364[15]_i_8_n_5 ;
  wire \add_ln41_11_reg_1364[15]_i_9_n_5 ;
  wire \add_ln41_11_reg_1364[3]_i_2_n_5 ;
  wire \add_ln41_11_reg_1364[3]_i_3_n_5 ;
  wire \add_ln41_11_reg_1364[3]_i_4_n_5 ;
  wire \add_ln41_11_reg_1364[3]_i_5_n_5 ;
  wire \add_ln41_11_reg_1364[3]_i_6_n_5 ;
  wire \add_ln41_11_reg_1364[3]_i_7_n_5 ;
  wire \add_ln41_11_reg_1364[3]_i_8_n_5 ;
  wire \add_ln41_11_reg_1364[7]_i_2_n_5 ;
  wire \add_ln41_11_reg_1364[7]_i_3_n_5 ;
  wire \add_ln41_11_reg_1364[7]_i_4_n_5 ;
  wire \add_ln41_11_reg_1364[7]_i_5_n_5 ;
  wire \add_ln41_11_reg_1364[7]_i_6_n_5 ;
  wire \add_ln41_11_reg_1364[7]_i_7_n_5 ;
  wire \add_ln41_11_reg_1364[7]_i_8_n_5 ;
  wire \add_ln41_11_reg_1364[7]_i_9_n_5 ;
  wire \add_ln41_11_reg_1364_reg[11]_i_1_n_5 ;
  wire \add_ln41_11_reg_1364_reg[11]_i_1_n_6 ;
  wire \add_ln41_11_reg_1364_reg[11]_i_1_n_7 ;
  wire \add_ln41_11_reg_1364_reg[11]_i_1_n_8 ;
  wire \add_ln41_11_reg_1364_reg[15]_i_2_n_6 ;
  wire \add_ln41_11_reg_1364_reg[15]_i_2_n_7 ;
  wire \add_ln41_11_reg_1364_reg[15]_i_2_n_8 ;
  wire \add_ln41_11_reg_1364_reg[3]_i_1_n_5 ;
  wire \add_ln41_11_reg_1364_reg[3]_i_1_n_6 ;
  wire \add_ln41_11_reg_1364_reg[3]_i_1_n_7 ;
  wire \add_ln41_11_reg_1364_reg[3]_i_1_n_8 ;
  wire \add_ln41_11_reg_1364_reg[7]_i_1_n_5 ;
  wire \add_ln41_11_reg_1364_reg[7]_i_1_n_6 ;
  wire \add_ln41_11_reg_1364_reg[7]_i_1_n_7 ;
  wire \add_ln41_11_reg_1364_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln41_16_fu_918_p2;
  wire [15:0]add_ln41_16_reg_1394;
  wire add_ln41_16_reg_13940;
  wire \add_ln41_16_reg_1394[11]_i_11_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_12_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_13_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_14_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_15_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_16_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_17_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_18_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_2_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_3_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_4_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_5_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_6_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_7_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_8_n_5 ;
  wire \add_ln41_16_reg_1394[11]_i_9_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_12_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_13_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_14_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_15_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_16_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_17_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_18_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_19_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_20_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_21_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_22_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_23_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_24_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_25_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_26_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_3_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_4_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_5_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_6_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_7_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_8_n_5 ;
  wire \add_ln41_16_reg_1394[15]_i_9_n_5 ;
  wire \add_ln41_16_reg_1394[3]_i_2_n_5 ;
  wire \add_ln41_16_reg_1394[3]_i_3_n_5 ;
  wire \add_ln41_16_reg_1394[3]_i_4_n_5 ;
  wire \add_ln41_16_reg_1394[3]_i_5_n_5 ;
  wire \add_ln41_16_reg_1394[3]_i_6_n_5 ;
  wire \add_ln41_16_reg_1394[3]_i_7_n_5 ;
  wire \add_ln41_16_reg_1394[3]_i_8_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_11_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_12_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_13_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_14_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_15_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_16_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_17_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_2_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_3_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_4_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_5_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_6_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_7_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_8_n_5 ;
  wire \add_ln41_16_reg_1394[7]_i_9_n_5 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_10_n_10 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_10_n_11 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_10_n_12 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_10_n_5 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_10_n_6 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_10_n_7 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_10_n_8 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_10_n_9 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_1_n_5 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_1_n_6 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_1_n_7 ;
  wire \add_ln41_16_reg_1394_reg[11]_i_1_n_8 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_10_n_10 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_10_n_11 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_10_n_12 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_10_n_6 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_10_n_7 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_10_n_8 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_10_n_9 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_11_n_10 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_11_n_11 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_11_n_12 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_11_n_5 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_11_n_6 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_11_n_7 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_11_n_8 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_11_n_9 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_2_n_6 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_2_n_7 ;
  wire \add_ln41_16_reg_1394_reg[15]_i_2_n_8 ;
  wire \add_ln41_16_reg_1394_reg[3]_i_1_n_5 ;
  wire \add_ln41_16_reg_1394_reg[3]_i_1_n_6 ;
  wire \add_ln41_16_reg_1394_reg[3]_i_1_n_7 ;
  wire \add_ln41_16_reg_1394_reg[3]_i_1_n_8 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_10_n_10 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_10_n_11 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_10_n_12 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_10_n_5 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_10_n_6 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_10_n_7 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_10_n_8 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_10_n_9 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_1_n_5 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_1_n_6 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_1_n_7 ;
  wire \add_ln41_16_reg_1394_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln41_9_reg_1379;
  wire add_ln41_reg_13890;
  wire add_ln41_reg_1389_reg_0;
  wire add_ln41_reg_1389_reg_i_12__0_n_10;
  wire add_ln41_reg_1389_reg_i_12__0_n_11;
  wire add_ln41_reg_1389_reg_i_12__0_n_12;
  wire add_ln41_reg_1389_reg_i_12__0_n_7;
  wire add_ln41_reg_1389_reg_i_12__0_n_8;
  wire add_ln41_reg_1389_reg_i_13__0_n_7;
  wire add_ln41_reg_1389_reg_i_13__0_n_8;
  wire add_ln41_reg_1389_reg_i_14__0_n_10;
  wire add_ln41_reg_1389_reg_i_14__0_n_11;
  wire add_ln41_reg_1389_reg_i_14__0_n_12;
  wire add_ln41_reg_1389_reg_i_14__0_n_5;
  wire add_ln41_reg_1389_reg_i_14__0_n_6;
  wire add_ln41_reg_1389_reg_i_14__0_n_7;
  wire add_ln41_reg_1389_reg_i_14__0_n_8;
  wire add_ln41_reg_1389_reg_i_14__0_n_9;
  wire add_ln41_reg_1389_reg_i_15__0_n_5;
  wire add_ln41_reg_1389_reg_i_15__0_n_6;
  wire add_ln41_reg_1389_reg_i_15__0_n_7;
  wire add_ln41_reg_1389_reg_i_15__0_n_8;
  wire add_ln41_reg_1389_reg_i_16__0_n_5;
  wire add_ln41_reg_1389_reg_i_17__0_n_5;
  wire add_ln41_reg_1389_reg_i_18__0_n_5;
  wire add_ln41_reg_1389_reg_i_19__0_n_5;
  wire add_ln41_reg_1389_reg_i_20__0_n_5;
  wire add_ln41_reg_1389_reg_i_24__0_n_5;
  wire add_ln41_reg_1389_reg_i_25__0_n_5;
  wire add_ln41_reg_1389_reg_i_26__0_n_5;
  wire add_ln41_reg_1389_reg_i_27__0_n_5;
  wire add_ln41_reg_1389_reg_i_28__0_n_5;
  wire add_ln41_reg_1389_reg_i_29__0_n_5;
  wire add_ln41_reg_1389_reg_i_30__0_n_5;
  wire add_ln41_reg_1389_reg_i_31__0_n_5;
  wire add_ln41_reg_1389_reg_i_32_n_5;
  wire add_ln41_reg_1389_reg_i_4__0_n_5;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_10 ;
  wire \ap_CS_fsm_reg[5]_11 ;
  wire \ap_CS_fsm_reg[5]_12 ;
  wire \ap_CS_fsm_reg[5]_13 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[5]_8 ;
  wire \ap_CS_fsm_reg[5]_9 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm115_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire [7:0]ap_phi_mux_indvar_flatten_phi_fu_282_p4;
  wire [3:0]ap_phi_mux_out_h_0_phi_fu_293_p4;
  wire ap_rst_n;
  wire grp_depthwise_conv2d_fix_1_fu_479_ap_ready;
  wire grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg;
  wire [10:10]grp_depthwise_conv2d_fix_1_fu_479_input_r_address0;
  wire grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1;
  wire [10:10]grp_depthwise_conv2d_fix_1_fu_479_output_r_address0;
  wire icmp_ln22_fu_392_p2;
  wire \icmp_ln22_reg_1071[0]_i_2_n_5 ;
  wire \icmp_ln22_reg_1071[0]_i_3_n_5 ;
  wire \icmp_ln22_reg_1071[0]_i_4_n_5 ;
  wire \icmp_ln22_reg_1071[0]_i_5_n_5 ;
  wire \icmp_ln22_reg_1071[0]_i_6_n_5 ;
  wire \icmp_ln22_reg_1071[0]_i_7_n_5 ;
  wire \icmp_ln22_reg_1071[0]_i_8_n_5 ;
  wire \icmp_ln22_reg_1071_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln22_reg_1071_reg[0]_i_1_n_6 ;
  wire \icmp_ln22_reg_1071_reg[0]_i_1_n_7 ;
  wire \icmp_ln22_reg_1071_reg[0]_i_1_n_8 ;
  wire \icmp_ln22_reg_1071_reg_n_5_[0] ;
  wire icmp_ln23_reg_1080;
  wire \icmp_ln23_reg_1080[0]_i_2_n_5 ;
  wire \icmp_ln23_reg_1080[0]_i_6_n_5 ;
  wire \icmp_ln23_reg_1080[0]_i_7_n_5 ;
  wire \icmp_ln23_reg_1080[0]_i_8_n_5 ;
  wire \icmp_ln23_reg_1080[0]_i_9_n_5 ;
  wire indvar_flatten39_reg_254;
  wire indvar_flatten39_reg_2540;
  wire \indvar_flatten39_reg_254_reg_n_5_[0] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[10] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[1] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[2] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[3] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[4] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[5] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[6] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[7] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[8] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[9] ;
  wire [7:0]indvar_flatten_reg_278;
  wire input_r_address01;
  wire [9:0]input_r_address1;
  wire [15:15]kernel1_load_reg_1165;
  wire kernel1_load_reg_11650;
  wire [12:12]kernel_load_reg_1157;
  wire [6:0]mul_ln35_18_fu_420_p2;
  wire [6:0]mul_ln35_fu_377_p2;
  wire [6:0]mul_ln41_fu_553_p2;
  wire [6:0]mul_ln41_reg_1197;
  wire \mul_ln41_reg_1197[3]_i_2_n_5 ;
  wire \mul_ln41_reg_1197[3]_i_3_n_5 ;
  wire \mul_ln41_reg_1197[3]_i_4_n_5 ;
  wire \mul_ln41_reg_1197[3]_i_5_n_5 ;
  wire \mul_ln41_reg_1197[3]_i_6_n_5 ;
  wire \mul_ln41_reg_1197[6]_i_2_n_5 ;
  wire \mul_ln41_reg_1197[6]_i_3_n_5 ;
  wire \mul_ln41_reg_1197[6]_i_4_n_5 ;
  wire \mul_ln41_reg_1197[6]_i_5_n_5 ;
  wire \mul_ln41_reg_1197[6]_i_6_n_5 ;
  wire \mul_ln41_reg_1197_reg[3]_i_1_n_5 ;
  wire \mul_ln41_reg_1197_reg[3]_i_1_n_6 ;
  wire \mul_ln41_reg_1197_reg[3]_i_1_n_7 ;
  wire \mul_ln41_reg_1197_reg[3]_i_1_n_8 ;
  wire \mul_ln41_reg_1197_reg[6]_i_1_n_7 ;
  wire \mul_ln41_reg_1197_reg[6]_i_1_n_8 ;
  wire network_mul_mul_16s_16s_30_1_1_U79_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U79_n_22;
  wire network_mul_mul_16s_16s_30_1_1_U79_n_23;
  wire network_mul_mul_16s_16s_30_1_1_U79_n_24;
  wire network_mul_mul_16s_16s_30_1_1_U79_n_25;
  wire network_mul_mul_16s_16s_30_1_1_U80_n_22;
  wire network_mul_mul_16s_16s_30_1_1_U80_n_23;
  wire network_mul_mul_16s_16s_30_1_1_U80_n_24;
  wire network_mul_mul_16s_16s_30_1_1_U80_n_25;
  wire network_mul_mul_16s_16s_30_1_1_U80_n_26;
  wire network_mul_mul_16s_16s_30_1_1_U81_n_22;
  wire network_mul_mul_16s_16s_30_1_1_U82_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_10;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_11;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_12;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_13;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_14;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_15;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_16;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_17;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_18;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_19;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_20;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_5;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_6;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_7;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_8;
  wire network_mul_mul_16s_16s_30_1_1_U83_n_9;
  wire network_mul_mul_16s_16s_30_1_1_U85_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U86_n_21;
  wire network_mux_32_16_1_1_x_U75_n_10;
  wire network_mux_32_16_1_1_x_U75_n_11;
  wire network_mux_32_16_1_1_x_U75_n_12;
  wire network_mux_32_16_1_1_x_U75_n_5;
  wire network_mux_32_16_1_1_x_U75_n_6;
  wire network_mux_32_16_1_1_x_U75_n_7;
  wire network_mux_32_16_1_1_x_U75_n_8;
  wire network_mux_32_16_1_1_x_U75_n_9;
  wire network_mux_32_16_1_1_x_U76_n_10;
  wire network_mux_32_16_1_1_x_U76_n_11;
  wire network_mux_32_16_1_1_x_U76_n_12;
  wire network_mux_32_16_1_1_x_U76_n_5;
  wire network_mux_32_16_1_1_x_U76_n_6;
  wire network_mux_32_16_1_1_x_U76_n_7;
  wire network_mux_32_16_1_1_x_U76_n_8;
  wire network_mux_32_16_1_1_x_U76_n_9;
  wire [6:0]out;
  wire [3:0]out_d_0_reg_266;
  wire [3:0]out_d_reg_1075;
  wire \out_d_reg_1075[0]_i_1_n_5 ;
  wire \out_d_reg_1075[1]_i_1_n_5 ;
  wire \out_d_reg_1075[2]_i_1_n_5 ;
  wire \out_d_reg_1075[3]_i_1_n_5 ;
  wire [3:0]out_h_0_reg_289;
  wire [3:0]out_h_reg_1104;
  wire \out_h_reg_1104[2]_i_2_n_5 ;
  wire \out_h_reg_1104[2]_i_3_n_5 ;
  wire out_w_0_mid2_reg_1109;
  wire \out_w_0_mid2_reg_1109[0]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1109[1]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1109[2]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1109[3]_i_2_n_5 ;
  wire \out_w_0_mid2_reg_1109_reg_n_5_[0] ;
  wire \out_w_0_mid2_reg_1109_reg_n_5_[1] ;
  wire \out_w_0_mid2_reg_1109_reg_n_5_[2] ;
  wire \out_w_0_mid2_reg_1109_reg_n_5_[3] ;
  wire [3:0]out_w_0_reg_300;
  wire [3:0]out_w_reg_1181;
  wire out_w_reg_11810;
  wire \out_w_reg_1181[0]_i_1_n_5 ;
  wire \out_w_reg_1181[1]_i_1_n_5 ;
  wire \out_w_reg_1181[2]_i_1_n_5 ;
  wire \out_w_reg_1181[3]_i_2_n_5 ;
  wire [0:0]output_r_address0;
  wire output_r_ce0;
  wire [15:0]output_r_d0;
  wire [15:0]p;
  wire p_0_in;
  wire p_1_in;
  wire p_6_in;
  wire p_8_in;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire [0:0]ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_109_n_5;
  wire ram_reg_0_i_109_n_6;
  wire ram_reg_0_i_109_n_7;
  wire ram_reg_0_i_109_n_8;
  wire ram_reg_0_i_123_n_5;
  wire ram_reg_0_i_124_n_5;
  wire ram_reg_0_i_125_n_5;
  wire ram_reg_0_i_126_n_5;
  wire ram_reg_0_i_127_n_5;
  wire ram_reg_0_i_128_n_5;
  wire ram_reg_0_i_129_n_5;
  wire ram_reg_0_i_131_n_5;
  wire ram_reg_0_i_210_n_5;
  wire ram_reg_0_i_211_n_7;
  wire ram_reg_0_i_211_n_8;
  wire ram_reg_0_i_233_n_5;
  wire ram_reg_0_i_233_n_6;
  wire ram_reg_0_i_233_n_7;
  wire ram_reg_0_i_233_n_8;
  wire ram_reg_0_i_234_n_5;
  wire ram_reg_0_i_250_n_5;
  wire ram_reg_0_i_269_n_5;
  wire ram_reg_0_i_270_n_7;
  wire ram_reg_0_i_270_n_8;
  wire ram_reg_0_i_276_n_5;
  wire ram_reg_0_i_277_n_5;
  wire ram_reg_0_i_278_n_5;
  wire ram_reg_0_i_285_n_5;
  wire ram_reg_0_i_298_n_5;
  wire ram_reg_0_i_298_n_6;
  wire ram_reg_0_i_298_n_7;
  wire ram_reg_0_i_298_n_8;
  wire ram_reg_0_i_299_n_5;
  wire ram_reg_0_i_303_n_5;
  wire ram_reg_0_i_311_n_5;
  wire ram_reg_0_i_315_n_5;
  wire ram_reg_0_i_328_n_5;
  wire ram_reg_0_i_328_n_6;
  wire ram_reg_0_i_328_n_7;
  wire ram_reg_0_i_328_n_8;
  wire ram_reg_0_i_329_n_5;
  wire ram_reg_0_i_333_n_5;
  wire ram_reg_0_i_341_n_5;
  wire ram_reg_0_i_346_n_5;
  wire ram_reg_0_i_357_n_10;
  wire ram_reg_0_i_357_n_11;
  wire ram_reg_0_i_357_n_12;
  wire ram_reg_0_i_357_n_7;
  wire ram_reg_0_i_357_n_8;
  wire ram_reg_0_i_358_n_7;
  wire ram_reg_0_i_358_n_8;
  wire ram_reg_0_i_359_n_7;
  wire ram_reg_0_i_359_n_8;
  wire ram_reg_0_i_35__0_0;
  wire ram_reg_0_i_35__0_1;
  wire ram_reg_0_i_35__0_2;
  wire ram_reg_0_i_35__0_n_5;
  wire ram_reg_0_i_360_n_5;
  wire ram_reg_0_i_360_n_6;
  wire ram_reg_0_i_360_n_7;
  wire ram_reg_0_i_360_n_8;
  wire ram_reg_0_i_361_n_5;
  wire ram_reg_0_i_362_n_5;
  wire ram_reg_0_i_365_n_5;
  wire ram_reg_0_i_366_n_5;
  wire ram_reg_0_i_367_n_5;
  wire ram_reg_0_i_368_n_5;
  wire ram_reg_0_i_375_n_5;
  wire ram_reg_0_i_376_n_5;
  wire ram_reg_0_i_377_n_5;
  wire ram_reg_0_i_379_n_5;
  wire ram_reg_0_i_380_n_5;
  wire ram_reg_0_i_381_n_5;
  wire ram_reg_0_i_382_n_5;
  wire ram_reg_0_i_383_n_10;
  wire ram_reg_0_i_383_n_11;
  wire ram_reg_0_i_383_n_12;
  wire ram_reg_0_i_383_n_5;
  wire ram_reg_0_i_383_n_6;
  wire ram_reg_0_i_383_n_7;
  wire ram_reg_0_i_383_n_8;
  wire ram_reg_0_i_383_n_9;
  wire ram_reg_0_i_384_n_5;
  wire ram_reg_0_i_384_n_6;
  wire ram_reg_0_i_384_n_7;
  wire ram_reg_0_i_384_n_8;
  wire ram_reg_0_i_385_n_5;
  wire ram_reg_0_i_385_n_6;
  wire ram_reg_0_i_385_n_7;
  wire ram_reg_0_i_385_n_8;
  wire ram_reg_0_i_429_n_10;
  wire ram_reg_0_i_429_n_11;
  wire ram_reg_0_i_429_n_12;
  wire ram_reg_0_i_429_n_7;
  wire ram_reg_0_i_429_n_8;
  wire ram_reg_0_i_430_n_7;
  wire ram_reg_0_i_430_n_8;
  wire ram_reg_0_i_431_n_7;
  wire ram_reg_0_i_431_n_8;
  wire ram_reg_0_i_433_n_5;
  wire ram_reg_0_i_439_n_5;
  wire ram_reg_0_i_439_n_6;
  wire ram_reg_0_i_439_n_7;
  wire ram_reg_0_i_439_n_8;
  wire ram_reg_0_i_440_n_5;
  wire ram_reg_0_i_440_n_6;
  wire ram_reg_0_i_440_n_7;
  wire ram_reg_0_i_440_n_8;
  wire ram_reg_0_i_441_n_10;
  wire ram_reg_0_i_441_n_11;
  wire ram_reg_0_i_441_n_12;
  wire ram_reg_0_i_441_n_5;
  wire ram_reg_0_i_441_n_6;
  wire ram_reg_0_i_441_n_7;
  wire ram_reg_0_i_441_n_8;
  wire ram_reg_0_i_441_n_9;
  wire ram_reg_0_i_456_n_5;
  wire ram_reg_0_i_457_n_5;
  wire ram_reg_0_i_458_n_5;
  wire ram_reg_0_i_459_n_5;
  wire ram_reg_0_i_460_n_5;
  wire ram_reg_0_i_460_n_6;
  wire ram_reg_0_i_460_n_7;
  wire ram_reg_0_i_460_n_8;
  wire ram_reg_0_i_461_n_5;
  wire ram_reg_0_i_461_n_6;
  wire ram_reg_0_i_461_n_7;
  wire ram_reg_0_i_461_n_8;
  wire ram_reg_0_i_462_n_10;
  wire ram_reg_0_i_462_n_11;
  wire ram_reg_0_i_462_n_12;
  wire ram_reg_0_i_462_n_5;
  wire ram_reg_0_i_462_n_6;
  wire ram_reg_0_i_462_n_7;
  wire ram_reg_0_i_462_n_8;
  wire ram_reg_0_i_462_n_9;
  wire ram_reg_0_i_471_n_10;
  wire ram_reg_0_i_471_n_11;
  wire ram_reg_0_i_471_n_12;
  wire ram_reg_0_i_471_n_5;
  wire ram_reg_0_i_471_n_6;
  wire ram_reg_0_i_471_n_7;
  wire ram_reg_0_i_471_n_8;
  wire ram_reg_0_i_471_n_9;
  wire ram_reg_0_i_472_n_5;
  wire ram_reg_0_i_472_n_6;
  wire ram_reg_0_i_472_n_7;
  wire ram_reg_0_i_472_n_8;
  wire ram_reg_0_i_473_n_5;
  wire ram_reg_0_i_473_n_6;
  wire ram_reg_0_i_473_n_7;
  wire ram_reg_0_i_473_n_8;
  wire ram_reg_0_i_486_n_5;
  wire ram_reg_0_i_487_n_5;
  wire ram_reg_0_i_488_n_5;
  wire ram_reg_0_i_489_n_5;
  wire ram_reg_0_i_490_n_5;
  wire ram_reg_0_i_491_n_5;
  wire ram_reg_0_i_492_n_5;
  wire ram_reg_0_i_493_n_5;
  wire ram_reg_0_i_494_n_5;
  wire ram_reg_0_i_495_n_5;
  wire ram_reg_0_i_496_n_5;
  wire ram_reg_0_i_497_n_5;
  wire ram_reg_0_i_498_n_5;
  wire ram_reg_0_i_524_n_5;
  wire ram_reg_0_i_525_n_5;
  wire ram_reg_0_i_526_n_5;
  wire ram_reg_0_i_527_n_5;
  wire ram_reg_0_i_528_n_5;
  wire ram_reg_0_i_529_n_5;
  wire ram_reg_0_i_530_n_5;
  wire ram_reg_0_i_531_n_5;
  wire ram_reg_0_i_532_n_5;
  wire ram_reg_0_i_533_n_5;
  wire ram_reg_0_i_534_n_5;
  wire ram_reg_0_i_535_n_5;
  wire ram_reg_0_i_536_n_5;
  wire [0:0]ram_reg_0_i_64;
  wire ram_reg_0_i_64_0;
  wire ram_reg_0_i_64_1;
  wire ram_reg_2_i_17_n_5;
  wire ram_reg_2_i_18_n_5;
  wire ram_reg_2_i_19_n_5;
  wire ram_reg_2_i_20_n_5;
  wire ram_reg_2_i_21_n_5;
  wire ram_reg_2_i_22_n_5;
  wire ram_reg_2_i_23_n_5;
  wire ram_reg_2_i_24_n_5;
  wire ram_reg_2_i_8_n_5;
  wire ram_reg_2_i_8_n_6;
  wire ram_reg_2_i_8_n_7;
  wire ram_reg_2_i_8_n_8;
  wire ram_reg_4_i_17_n_5;
  wire ram_reg_4_i_18_n_5;
  wire ram_reg_4_i_19_n_5;
  wire ram_reg_4_i_20_n_5;
  wire ram_reg_4_i_21_n_5;
  wire ram_reg_4_i_22_n_5;
  wire ram_reg_4_i_23_n_5;
  wire ram_reg_4_i_24_n_5;
  wire ram_reg_4_i_8_n_5;
  wire ram_reg_4_i_8_n_6;
  wire ram_reg_4_i_8_n_7;
  wire ram_reg_4_i_8_n_8;
  wire ram_reg_6_i_16_n_5;
  wire ram_reg_6_i_17_n_5;
  wire ram_reg_6_i_18_n_5;
  wire ram_reg_6_i_19_n_5;
  wire ram_reg_6_i_20_n_5;
  wire ram_reg_6_i_21_n_5;
  wire ram_reg_6_i_22_n_5;
  wire ram_reg_6_i_8_n_6;
  wire ram_reg_6_i_8_n_7;
  wire ram_reg_6_i_8_n_8;
  wire reg_3111;
  wire reg_31112_out;
  wire reg_3113;
  wire select_ln23_2_reg_1339;
  wire \select_ln23_2_reg_1339_reg_n_5_[0] ;
  wire \select_ln23_2_reg_1339_reg_n_5_[1] ;
  wire \select_ln23_2_reg_1339_reg_n_5_[2] ;
  wire \select_ln23_2_reg_1339_reg_n_5_[3] ;
  wire \select_ln23_2_reg_1339_reg_n_5_[4] ;
  wire \select_ln23_2_reg_1339_reg_n_5_[5] ;
  wire \select_ln23_2_reg_1339_reg_n_5_[6] ;
  wire \select_ln23_2_reg_1339_reg_n_5_[7] ;
  wire [3:0]select_ln23_fu_750_p3;
  wire [3:0]select_ln23_reg_1299;
  wire [3:3]select_ln29_19_reg_1212;
  wire \select_ln29_19_reg_1212[0]_i_1_n_5 ;
  wire \select_ln29_19_reg_1212[1]_i_1_n_5 ;
  wire \select_ln29_19_reg_1212[2]_i_1_n_5 ;
  wire \select_ln29_19_reg_1212[3]_i_2_n_5 ;
  wire \select_ln29_19_reg_1212_reg_n_5_[0] ;
  wire \select_ln29_19_reg_1212_reg_n_5_[1] ;
  wire \select_ln29_19_reg_1212_reg_n_5_[2] ;
  wire [5:0]select_ln29_20_fu_425_p3;
  wire select_ln29_24_reg_1098;
  wire \select_ln29_24_reg_1098[0]_i_2_n_5 ;
  wire [3:0]select_ln29_fu_408_p3;
  wire [3:0]select_ln29_reg_1088;
  wire sext_ln35_13_reg_12580;
  wire [10:0]tmp5_0_0_mid2_fu_500_p2;
  wire [10:0]tmp5_0_0_mid2_reg_1133;
  wire \tmp5_0_0_mid2_reg_1133[10]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[1]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[1]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[1]_i_4_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[1]_i_5_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[1]_i_6_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[1]_i_7_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[5]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[5]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[5]_i_4_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[5]_i_5_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[5]_i_6_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[5]_i_7_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_11_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_12_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_13_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_14_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_15_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_16_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_17_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_4_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_5_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_6_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_7_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_8_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133[9]_i_9_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_10 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_6 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_7 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_8 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_9 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[5]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[5]_i_1_n_6 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[5]_i_1_n_7 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[5]_i_1_n_8 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_10 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_11 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_7 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_8 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[9]_i_1_n_5 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[9]_i_1_n_6 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[9]_i_1_n_7 ;
  wire \tmp5_0_0_mid2_reg_1133_reg[9]_i_1_n_8 ;
  wire [6:0]tmp5_0_0_mid2_v_v_reg_1121;
  wire \tmp5_0_0_mid2_v_v_reg_1121[1]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[1]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[1]_i_4_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[1]_i_5_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[2]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[2]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[2]_i_4_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[2]_i_5_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[3]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[3]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[3]_i_4_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_10_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_11_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_12_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_13_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_15_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_16_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_17_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_18_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_19_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_6_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_8_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[4]_i_9_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[5]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[5]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[6]_i_10_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[6]_i_11_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[6]_i_12_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[6]_i_13_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[6]_i_14_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[6]_i_15_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[6]_i_2_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[6]_i_3_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121[6]_i_6_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_4_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_4_n_6 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_4_n_7 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_4_n_8 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_5_n_5 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_5_n_6 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_5_n_7 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_5_n_8 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_4_n_8 ;
  wire \tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_5_n_8 ;
  wire [10:0]tmp5_1_0_mid2_fu_514_p2;
  wire [10:0]tmp5_1_0_mid2_reg_1138;
  wire \tmp5_1_0_mid2_reg_1138[10]_i_2_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[10]_i_3_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[1]_i_2_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[1]_i_3_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[1]_i_4_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[1]_i_5_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[1]_i_6_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[1]_i_7_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[5]_i_2_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[5]_i_3_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[5]_i_4_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[5]_i_5_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[5]_i_6_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_11_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_12_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_13_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_14_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_15_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_16_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_17_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_18_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_19_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_20_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_21_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_22_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_23_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_24_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_25_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_26_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_2_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_3_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_4_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_5_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_6_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_7_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_8_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138[9]_i_9_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_10 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_6 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_7 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_8 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_9 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[5]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[5]_i_1_n_6 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[5]_i_1_n_7 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[5]_i_1_n_8 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_10 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_11 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_12 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_7 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_8 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[9]_i_1_n_5 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[9]_i_1_n_6 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[9]_i_1_n_7 ;
  wire \tmp5_1_0_mid2_reg_1138_reg[9]_i_1_n_8 ;
  wire [10:0]tmp5_2_0_mid2_fu_593_p2;
  wire [10:0]tmp5_2_0_mid2_reg_1230;
  wire \tmp5_2_0_mid2_reg_1230[10]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[10]_i_3_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[1]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[1]_i_3_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[1]_i_4_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[1]_i_5_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[1]_i_6_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[1]_i_7_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[5]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[5]_i_3_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[5]_i_4_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[5]_i_5_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[5]_i_6_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[5]_i_7_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_11_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_12_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_13_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_14_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_15_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_16_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_17_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_18_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_19_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_20_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_21_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_22_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_23_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_24_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_2_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_3_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_4_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_5_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_6_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_7_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_8_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230[9]_i_9_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_10 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_6 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_7 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_8 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_9 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[5]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[5]_i_1_n_6 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[5]_i_1_n_7 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[5]_i_1_n_8 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_10 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_11 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_12 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_7 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_8 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[9]_i_1_n_5 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[9]_i_1_n_6 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[9]_i_1_n_7 ;
  wire \tmp5_2_0_mid2_reg_1230_reg[9]_i_1_n_8 ;
  wire [6:0]tmp6_fu_557_p2;
  wire [6:0]tmp6_mid1_fu_652_p2;
  wire tmp6_reg_12020;
  wire \tmp6_reg_1202[3]_i_2_n_5 ;
  wire \tmp6_reg_1202[3]_i_3_n_5 ;
  wire \tmp6_reg_1202[3]_i_4_n_5 ;
  wire \tmp6_reg_1202[3]_i_5_n_5 ;
  wire \tmp6_reg_1202_reg[3]_i_1_n_5 ;
  wire \tmp6_reg_1202_reg[3]_i_1_n_6 ;
  wire \tmp6_reg_1202_reg[3]_i_1_n_7 ;
  wire \tmp6_reg_1202_reg[3]_i_1_n_8 ;
  wire \tmp6_reg_1202_reg[6]_i_2_n_7 ;
  wire \tmp6_reg_1202_reg[6]_i_2_n_8 ;
  wire \tmp6_reg_1202_reg_n_5_[0] ;
  wire \tmp6_reg_1202_reg_n_5_[1] ;
  wire \tmp6_reg_1202_reg_n_5_[2] ;
  wire \tmp6_reg_1202_reg_n_5_[3] ;
  wire \tmp6_reg_1202_reg_n_5_[4] ;
  wire \tmp6_reg_1202_reg_n_5_[5] ;
  wire \tmp6_reg_1202_reg_n_5_[6] ;
  wire [15:0]tmp_4_fu_714_p5;
  wire [15:0]tmp_5_fu_723_p5;
  wire [1:0]trunc_ln29_reg_1218;
  wire [15:0]trunc_ln41_1_reg_1349;
  wire [15:0]trunc_ln41_2_reg_1354;
  wire [15:0]trunc_ln41_3_reg_1369;
  wire [15:0]trunc_ln41_4_reg_1374;
  wire [15:0]trunc_ln41_5_reg_1384;
  wire [15:0]trunc_ln41_8_reg_1319;
  wire [15:0]trunc_ln41_9_reg_1274;
  wire [15:0]trunc_ln41_s_reg_1309;
  wire [15:0]trunc_ln_reg_1264;
  wire [3:0]zext_ln35_13_reg_1145;
  wire [3:0]zext_ln35_15_reg_1186_reg;
  wire \zext_ln35_17_reg_1237[1]_i_1_n_5 ;
  wire \zext_ln35_17_reg_1237[2]_i_1_n_5 ;
  wire \zext_ln35_17_reg_1237[3]_i_2_n_5 ;
  wire \zext_ln35_1_cast14_reg_1023[0]_i_1_n_5 ;
  wire \zext_ln35_1_cast14_reg_1023[4]_i_1_n_5 ;
  wire [4:0]zext_ln35_1_cast14_reg_1023_reg;
  wire [3:0]zext_ln35_3_cast_mid_fu_473_p1;
  wire [3:0]zext_ln35_3_cast_reg_1066_reg;
  wire \zext_ln41_2_reg_1061[0]_i_1_n_5 ;
  wire \zext_ln41_2_reg_1061[1]_i_1_n_5 ;
  wire \zext_ln41_2_reg_1061[2]_i_1_n_5 ;
  wire \zext_ln41_2_reg_1061[3]_i_1_n_5 ;
  wire [3:0]zext_ln41_2_reg_1061_reg;
  wire [3:2]\NLW_add_ln35_20_reg_1334_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln35_20_reg_1334_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_11_reg_1364_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_16_reg_1394_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_16_reg_1394_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln41_reg_1389_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln41_reg_1389_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln41_reg_1389_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln41_reg_1389_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln41_reg_1389_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln41_reg_1389_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln41_reg_1389_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln41_reg_1389_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln41_reg_1389_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_add_ln41_reg_1389_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln41_reg_1389_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_add_ln41_reg_1389_reg_i_12__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln41_reg_1389_reg_i_12__0_O_UNCONNECTED;
  wire [3:2]NLW_add_ln41_reg_1389_reg_i_13__0_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln41_reg_1389_reg_i_13__0_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln22_reg_1071_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln41_reg_1197_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln41_reg_1197_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_0_i_211_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_211_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_270_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_270_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_357_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_357_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_358_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_358_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_359_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_359_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_429_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_429_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_430_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_430_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_431_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_431_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_6_i_8_CO_UNCONNECTED;
  wire [3:0]\NLW_tmp5_0_0_mid2_reg_1133_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_0_0_mid2_reg_1133_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp5_0_0_mid2_reg_1133_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp5_0_0_mid2_reg_1133_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp5_0_0_mid2_reg_1133_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp5_1_0_mid2_reg_1138_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_1_0_mid2_reg_1138_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp5_1_0_mid2_reg_1138_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp5_1_0_mid2_reg_1138_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp5_2_0_mid2_reg_1230_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_2_0_mid2_reg_1230_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp5_2_0_mid2_reg_1230_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp5_2_0_mid2_reg_1230_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp6_reg_1202_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_reg_1202_reg[6]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_reg_1207[0]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .O(add_ln22_fu_562_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_reg_1207[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln22_reg_12070));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln22_reg_1207[10]_i_2 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I2(\add_ln22_reg_1207[10]_i_3_n_5 ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .I5(\indvar_flatten39_reg_254_reg_n_5_[10] ),
        .O(add_ln22_fu_562_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln22_reg_1207[10]_i_3 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I5(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .O(\add_ln22_reg_1207[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_reg_1207[1]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .O(add_ln22_fu_562_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln22_reg_1207[2]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .O(add_ln22_fu_562_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln22_reg_1207[3]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .O(add_ln22_fu_562_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln22_reg_1207[4]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .O(add_ln22_fu_562_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln22_reg_1207[5]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .I5(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .O(add_ln22_fu_562_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_reg_1207[6]_i_1 
       (.I0(\add_ln22_reg_1207[10]_i_3_n_5 ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .O(add_ln22_fu_562_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln22_reg_1207[7]_i_1 
       (.I0(\add_ln22_reg_1207[10]_i_3_n_5 ),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .O(add_ln22_fu_562_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln22_reg_1207[8]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I1(\add_ln22_reg_1207[10]_i_3_n_5 ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .O(add_ln22_fu_562_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln22_reg_1207[9]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .I1(\add_ln22_reg_1207[10]_i_3_n_5 ),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .O(add_ln22_fu_562_p2[9]));
  FDRE \add_ln22_reg_1207_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[0]),
        .Q(add_ln22_reg_1207[0]),
        .R(1'b0));
  FDRE \add_ln22_reg_1207_reg[10] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[10]),
        .Q(add_ln22_reg_1207[10]),
        .R(1'b0));
  FDRE \add_ln22_reg_1207_reg[1] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[1]),
        .Q(add_ln22_reg_1207[1]),
        .R(1'b0));
  FDRE \add_ln22_reg_1207_reg[2] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[2]),
        .Q(add_ln22_reg_1207[2]),
        .R(1'b0));
  FDRE \add_ln22_reg_1207_reg[3] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[3]),
        .Q(add_ln22_reg_1207[3]),
        .R(1'b0));
  FDRE \add_ln22_reg_1207_reg[4] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[4]),
        .Q(add_ln22_reg_1207[4]),
        .R(1'b0));
  FDRE \add_ln22_reg_1207_reg[5] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[5]),
        .Q(add_ln22_reg_1207[5]),
        .R(1'b0));
  FDRE \add_ln22_reg_1207_reg[6] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[6]),
        .Q(add_ln22_reg_1207[6]),
        .R(1'b0));
  FDRE \add_ln22_reg_1207_reg[7] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[7]),
        .Q(add_ln22_reg_1207[7]),
        .R(1'b0));
  FDRE \add_ln22_reg_1207_reg[8] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[8]),
        .Q(add_ln22_reg_1207[8]),
        .R(1'b0));
  FDRE \add_ln22_reg_1207_reg[9] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12070),
        .D(add_ln22_fu_562_p2[9]),
        .Q(add_ln22_reg_1207[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln23_6_reg_1128[0]_i_1 
       (.I0(indvar_flatten_reg_278[0]),
        .I1(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\select_ln23_2_reg_1339_reg_n_5_[0] ),
        .O(add_ln23_6_fu_491_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln23_6_reg_1128[1]_i_1 
       (.I0(indvar_flatten_reg_278[0]),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[0] ),
        .I2(indvar_flatten_reg_278[1]),
        .I3(indvar_flatten39_reg_2540),
        .I4(\select_ln23_2_reg_1339_reg_n_5_[1] ),
        .O(add_ln23_6_fu_491_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln23_6_reg_1128[2]_i_1 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_278[1]),
        .I3(indvar_flatten_reg_278[2]),
        .I4(indvar_flatten39_reg_2540),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[2] ),
        .O(add_ln23_6_fu_491_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln23_6_reg_1128[2]_i_2 
       (.I0(\select_ln23_2_reg_1339_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_278[0]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln23_6_reg_1128[3]_i_1 
       (.I0(\add_ln23_6_reg_1128[3]_i_2_n_5 ),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[2] ),
        .I2(indvar_flatten_reg_278[2]),
        .I3(indvar_flatten_reg_278[3]),
        .I4(indvar_flatten39_reg_2540),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[3] ),
        .O(add_ln23_6_fu_491_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln23_6_reg_1128[3]_i_2 
       (.I0(indvar_flatten_reg_278[1]),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_278[0]),
        .I3(indvar_flatten39_reg_2540),
        .I4(\select_ln23_2_reg_1339_reg_n_5_[0] ),
        .O(\add_ln23_6_reg_1128[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln23_6_reg_1128[4]_i_1 
       (.I0(\add_ln23_6_reg_1128[4]_i_2_n_5 ),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[3] ),
        .I2(indvar_flatten_reg_278[3]),
        .I3(indvar_flatten_reg_278[4]),
        .I4(indvar_flatten39_reg_2540),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[4] ),
        .O(add_ln23_6_fu_491_p2[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln23_6_reg_1128[4]_i_2 
       (.I0(indvar_flatten_reg_278[2]),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[2] ),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]),
        .I3(\select_ln23_2_reg_1339_reg_n_5_[1] ),
        .I4(indvar_flatten39_reg_2540),
        .I5(indvar_flatten_reg_278[1]),
        .O(\add_ln23_6_reg_1128[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln23_6_reg_1128[5]_i_1 
       (.I0(\add_ln23_6_reg_1128[5]_i_2_n_5 ),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[4] ),
        .I2(indvar_flatten_reg_278[4]),
        .I3(indvar_flatten_reg_278[5]),
        .I4(indvar_flatten39_reg_2540),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[5] ),
        .O(add_ln23_6_fu_491_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln23_6_reg_1128[5]_i_2 
       (.I0(indvar_flatten_reg_278[3]),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[3] ),
        .I2(\add_ln23_6_reg_1128[3]_i_2_n_5 ),
        .I3(\select_ln23_2_reg_1339_reg_n_5_[2] ),
        .I4(indvar_flatten39_reg_2540),
        .I5(indvar_flatten_reg_278[2]),
        .O(\add_ln23_6_reg_1128[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln23_6_reg_1128[6]_i_1 
       (.I0(\add_ln23_6_reg_1128[6]_i_2_n_5 ),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[5] ),
        .I2(indvar_flatten_reg_278[5]),
        .I3(indvar_flatten_reg_278[6]),
        .I4(indvar_flatten39_reg_2540),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[6] ),
        .O(add_ln23_6_fu_491_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln23_6_reg_1128[6]_i_2 
       (.I0(indvar_flatten_reg_278[4]),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[4] ),
        .I2(\add_ln23_6_reg_1128[4]_i_2_n_5 ),
        .I3(\select_ln23_2_reg_1339_reg_n_5_[3] ),
        .I4(indvar_flatten39_reg_2540),
        .I5(indvar_flatten_reg_278[3]),
        .O(\add_ln23_6_reg_1128[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln23_6_reg_1128[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln22_fu_392_p2),
        .O(add_ln23_6_reg_11280));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln23_6_reg_1128[7]_i_2 
       (.I0(\add_ln23_6_reg_1128[7]_i_3_n_5 ),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[6] ),
        .I2(indvar_flatten_reg_278[6]),
        .I3(indvar_flatten_reg_278[7]),
        .I4(indvar_flatten39_reg_2540),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[7] ),
        .O(add_ln23_6_fu_491_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln23_6_reg_1128[7]_i_3 
       (.I0(indvar_flatten_reg_278[5]),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[5] ),
        .I2(\add_ln23_6_reg_1128[5]_i_2_n_5 ),
        .I3(\select_ln23_2_reg_1339_reg_n_5_[4] ),
        .I4(indvar_flatten39_reg_2540),
        .I5(indvar_flatten_reg_278[4]),
        .O(\add_ln23_6_reg_1128[7]_i_3_n_5 ));
  FDRE \add_ln23_6_reg_1128_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(add_ln23_6_fu_491_p2[0]),
        .Q(add_ln23_6_reg_1128[0]),
        .R(1'b0));
  FDRE \add_ln23_6_reg_1128_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(add_ln23_6_fu_491_p2[1]),
        .Q(add_ln23_6_reg_1128[1]),
        .R(1'b0));
  FDRE \add_ln23_6_reg_1128_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(add_ln23_6_fu_491_p2[2]),
        .Q(add_ln23_6_reg_1128[2]),
        .R(1'b0));
  FDRE \add_ln23_6_reg_1128_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(add_ln23_6_fu_491_p2[3]),
        .Q(add_ln23_6_reg_1128[3]),
        .R(1'b0));
  FDRE \add_ln23_6_reg_1128_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(add_ln23_6_fu_491_p2[4]),
        .Q(add_ln23_6_reg_1128[4]),
        .R(1'b0));
  FDRE \add_ln23_6_reg_1128_reg[5] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(add_ln23_6_fu_491_p2[5]),
        .Q(add_ln23_6_reg_1128[5]),
        .R(1'b0));
  FDRE \add_ln23_6_reg_1128_reg[6] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(add_ln23_6_fu_491_p2[6]),
        .Q(add_ln23_6_reg_1128[6]),
        .R(1'b0));
  FDRE \add_ln23_6_reg_1128_reg[7] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(add_ln23_6_fu_491_p2[7]),
        .Q(add_ln23_6_reg_1128[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln29_reg_1225[0]_i_1 
       (.I0(out_d_0_reg_266[0]),
        .I1(icmp_ln23_reg_1080),
        .I2(out_d_reg_1075[0]),
        .O(add_ln29_fu_578_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln29_reg_1225[1]_i_1 
       (.I0(out_d_0_reg_266[0]),
        .I1(out_d_reg_1075[0]),
        .I2(out_d_0_reg_266[1]),
        .I3(icmp_ln23_reg_1080),
        .I4(out_d_reg_1075[1]),
        .O(add_ln29_fu_578_p2[1]));
  FDRE \add_ln29_reg_1225_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(add_ln29_fu_578_p2[0]),
        .Q(add_ln29_reg_1225[0]),
        .R(1'b0));
  FDRE \add_ln29_reg_1225_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(add_ln29_fu_578_p2[1]),
        .Q(add_ln29_reg_1225[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_20_reg_1334[3]_i_2 
       (.I0(tmp5_2_0_mid2_reg_1230[3]),
        .I1(C[3]),
        .O(\add_ln35_20_reg_1334[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_20_reg_1334[3]_i_3 
       (.I0(tmp5_2_0_mid2_reg_1230[2]),
        .I1(C[2]),
        .O(\add_ln35_20_reg_1334[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_20_reg_1334[3]_i_4 
       (.I0(tmp5_2_0_mid2_reg_1230[1]),
        .I1(C[1]),
        .O(\add_ln35_20_reg_1334[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln35_20_reg_1334[3]_i_5 
       (.I0(tmp5_2_0_mid2_reg_1230[0]),
        .I1(C[0]),
        .O(\add_ln35_20_reg_1334[3]_i_5_n_5 ));
  FDRE \add_ln35_20_reg_1334_reg[0] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[0]),
        .Q(add_ln35_20_reg_1334[0]),
        .R(1'b0));
  FDRE \add_ln35_20_reg_1334_reg[10] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[10]),
        .Q(add_ln35_20_reg_1334[10]),
        .R(1'b0));
  CARRY4 \add_ln35_20_reg_1334_reg[10]_i_2 
       (.CI(\add_ln35_20_reg_1334_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln35_20_reg_1334_reg[10]_i_2_CO_UNCONNECTED [3:2],\add_ln35_20_reg_1334_reg[10]_i_2_n_7 ,\add_ln35_20_reg_1334_reg[10]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_2_0_mid2_reg_1230[9:8]}),
        .O({\NLW_add_ln35_20_reg_1334_reg[10]_i_2_O_UNCONNECTED [3],add_ln35_20_fu_805_p2[10:8]}),
        .S({1'b0,tmp5_2_0_mid2_reg_1230[10:8]}));
  FDRE \add_ln35_20_reg_1334_reg[1] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[1]),
        .Q(add_ln35_20_reg_1334[1]),
        .R(1'b0));
  FDRE \add_ln35_20_reg_1334_reg[2] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[2]),
        .Q(add_ln35_20_reg_1334[2]),
        .R(1'b0));
  FDRE \add_ln35_20_reg_1334_reg[3] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[3]),
        .Q(add_ln35_20_reg_1334[3]),
        .R(1'b0));
  CARRY4 \add_ln35_20_reg_1334_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln35_20_reg_1334_reg[3]_i_1_n_5 ,\add_ln35_20_reg_1334_reg[3]_i_1_n_6 ,\add_ln35_20_reg_1334_reg[3]_i_1_n_7 ,\add_ln35_20_reg_1334_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1230[3:0]),
        .O(add_ln35_20_fu_805_p2[3:0]),
        .S({\add_ln35_20_reg_1334[3]_i_2_n_5 ,\add_ln35_20_reg_1334[3]_i_3_n_5 ,\add_ln35_20_reg_1334[3]_i_4_n_5 ,\add_ln35_20_reg_1334[3]_i_5_n_5 }));
  FDRE \add_ln35_20_reg_1334_reg[4] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[4]),
        .Q(add_ln35_20_reg_1334[4]),
        .R(1'b0));
  FDRE \add_ln35_20_reg_1334_reg[5] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[5]),
        .Q(add_ln35_20_reg_1334[5]),
        .R(1'b0));
  FDRE \add_ln35_20_reg_1334_reg[6] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[6]),
        .Q(add_ln35_20_reg_1334[6]),
        .R(1'b0));
  FDRE \add_ln35_20_reg_1334_reg[7] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[7]),
        .Q(add_ln35_20_reg_1334[7]),
        .R(1'b0));
  CARRY4 \add_ln35_20_reg_1334_reg[7]_i_1 
       (.CI(\add_ln35_20_reg_1334_reg[3]_i_1_n_5 ),
        .CO({\add_ln35_20_reg_1334_reg[7]_i_1_n_5 ,\add_ln35_20_reg_1334_reg[7]_i_1_n_6 ,\add_ln35_20_reg_1334_reg[7]_i_1_n_7 ,\add_ln35_20_reg_1334_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1230[7:4]),
        .O(add_ln35_20_fu_805_p2[7:4]),
        .S(tmp5_2_0_mid2_reg_1230[7:4]));
  FDRE \add_ln35_20_reg_1334_reg[8] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[8]),
        .Q(add_ln35_20_reg_1334[8]),
        .R(1'b0));
  FDRE \add_ln35_20_reg_1334_reg[9] 
       (.C(ap_clk),
        .CE(add_ln35_20_reg_13340),
        .D(add_ln35_20_fu_805_p2[9]),
        .Q(add_ln35_20_reg_1334[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[11]_i_2 
       (.I0(trunc_ln41_8_reg_1319[10]),
        .I1(trunc_ln41_9_reg_1274[10]),
        .I2(trunc_ln41_s_reg_1309[10]),
        .O(\add_ln41_11_reg_1364[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[11]_i_3 
       (.I0(trunc_ln41_8_reg_1319[9]),
        .I1(trunc_ln41_9_reg_1274[9]),
        .I2(trunc_ln41_s_reg_1309[9]),
        .O(\add_ln41_11_reg_1364[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[11]_i_4 
       (.I0(trunc_ln41_8_reg_1319[8]),
        .I1(trunc_ln41_9_reg_1274[8]),
        .I2(trunc_ln41_s_reg_1309[8]),
        .O(\add_ln41_11_reg_1364[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[11]_i_5 
       (.I0(trunc_ln41_8_reg_1319[7]),
        .I1(trunc_ln41_9_reg_1274[7]),
        .I2(trunc_ln41_s_reg_1309[7]),
        .O(\add_ln41_11_reg_1364[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[11]_i_6 
       (.I0(trunc_ln41_8_reg_1319[11]),
        .I1(trunc_ln41_9_reg_1274[11]),
        .I2(trunc_ln41_s_reg_1309[11]),
        .I3(\add_ln41_11_reg_1364[11]_i_2_n_5 ),
        .O(\add_ln41_11_reg_1364[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[11]_i_7 
       (.I0(trunc_ln41_8_reg_1319[10]),
        .I1(trunc_ln41_9_reg_1274[10]),
        .I2(trunc_ln41_s_reg_1309[10]),
        .I3(\add_ln41_11_reg_1364[11]_i_3_n_5 ),
        .O(\add_ln41_11_reg_1364[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[11]_i_8 
       (.I0(trunc_ln41_8_reg_1319[9]),
        .I1(trunc_ln41_9_reg_1274[9]),
        .I2(trunc_ln41_s_reg_1309[9]),
        .I3(\add_ln41_11_reg_1364[11]_i_4_n_5 ),
        .O(\add_ln41_11_reg_1364[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[11]_i_9 
       (.I0(trunc_ln41_8_reg_1319[8]),
        .I1(trunc_ln41_9_reg_1274[8]),
        .I2(trunc_ln41_s_reg_1309[8]),
        .I3(\add_ln41_11_reg_1364[11]_i_5_n_5 ),
        .O(\add_ln41_11_reg_1364[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[15]_i_3 
       (.I0(trunc_ln41_8_reg_1319[13]),
        .I1(trunc_ln41_9_reg_1274[13]),
        .I2(trunc_ln41_s_reg_1309[13]),
        .O(\add_ln41_11_reg_1364[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[15]_i_4 
       (.I0(trunc_ln41_8_reg_1319[12]),
        .I1(trunc_ln41_9_reg_1274[12]),
        .I2(trunc_ln41_s_reg_1309[12]),
        .O(\add_ln41_11_reg_1364[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[15]_i_5 
       (.I0(trunc_ln41_8_reg_1319[11]),
        .I1(trunc_ln41_9_reg_1274[11]),
        .I2(trunc_ln41_s_reg_1309[11]),
        .O(\add_ln41_11_reg_1364[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln41_11_reg_1364[15]_i_6 
       (.I0(trunc_ln41_s_reg_1309[14]),
        .I1(trunc_ln41_9_reg_1274[14]),
        .I2(trunc_ln41_8_reg_1319[14]),
        .I3(trunc_ln41_9_reg_1274[15]),
        .I4(trunc_ln41_8_reg_1319[15]),
        .I5(trunc_ln41_s_reg_1309[15]),
        .O(\add_ln41_11_reg_1364[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[15]_i_7 
       (.I0(\add_ln41_11_reg_1364[15]_i_3_n_5 ),
        .I1(trunc_ln41_9_reg_1274[14]),
        .I2(trunc_ln41_8_reg_1319[14]),
        .I3(trunc_ln41_s_reg_1309[14]),
        .O(\add_ln41_11_reg_1364[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[15]_i_8 
       (.I0(trunc_ln41_8_reg_1319[13]),
        .I1(trunc_ln41_9_reg_1274[13]),
        .I2(trunc_ln41_s_reg_1309[13]),
        .I3(\add_ln41_11_reg_1364[15]_i_4_n_5 ),
        .O(\add_ln41_11_reg_1364[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[15]_i_9 
       (.I0(trunc_ln41_8_reg_1319[12]),
        .I1(trunc_ln41_9_reg_1274[12]),
        .I2(trunc_ln41_s_reg_1309[12]),
        .I3(\add_ln41_11_reg_1364[15]_i_5_n_5 ),
        .O(\add_ln41_11_reg_1364[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[3]_i_2 
       (.I0(trunc_ln41_8_reg_1319[2]),
        .I1(trunc_ln41_9_reg_1274[2]),
        .I2(trunc_ln41_s_reg_1309[2]),
        .O(\add_ln41_11_reg_1364[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[3]_i_3 
       (.I0(trunc_ln41_8_reg_1319[1]),
        .I1(trunc_ln41_9_reg_1274[1]),
        .I2(trunc_ln41_s_reg_1309[1]),
        .O(\add_ln41_11_reg_1364[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[3]_i_4 
       (.I0(trunc_ln41_8_reg_1319[0]),
        .I1(trunc_ln41_9_reg_1274[0]),
        .I2(trunc_ln41_s_reg_1309[0]),
        .O(\add_ln41_11_reg_1364[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[3]_i_5 
       (.I0(trunc_ln41_8_reg_1319[3]),
        .I1(trunc_ln41_9_reg_1274[3]),
        .I2(trunc_ln41_s_reg_1309[3]),
        .I3(\add_ln41_11_reg_1364[3]_i_2_n_5 ),
        .O(\add_ln41_11_reg_1364[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[3]_i_6 
       (.I0(trunc_ln41_8_reg_1319[2]),
        .I1(trunc_ln41_9_reg_1274[2]),
        .I2(trunc_ln41_s_reg_1309[2]),
        .I3(\add_ln41_11_reg_1364[3]_i_3_n_5 ),
        .O(\add_ln41_11_reg_1364[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[3]_i_7 
       (.I0(trunc_ln41_8_reg_1319[1]),
        .I1(trunc_ln41_9_reg_1274[1]),
        .I2(trunc_ln41_s_reg_1309[1]),
        .I3(\add_ln41_11_reg_1364[3]_i_4_n_5 ),
        .O(\add_ln41_11_reg_1364[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln41_11_reg_1364[3]_i_8 
       (.I0(trunc_ln41_8_reg_1319[0]),
        .I1(trunc_ln41_9_reg_1274[0]),
        .I2(trunc_ln41_s_reg_1309[0]),
        .O(\add_ln41_11_reg_1364[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[7]_i_2 
       (.I0(trunc_ln41_8_reg_1319[6]),
        .I1(trunc_ln41_9_reg_1274[6]),
        .I2(trunc_ln41_s_reg_1309[6]),
        .O(\add_ln41_11_reg_1364[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[7]_i_3 
       (.I0(trunc_ln41_8_reg_1319[5]),
        .I1(trunc_ln41_9_reg_1274[5]),
        .I2(trunc_ln41_s_reg_1309[5]),
        .O(\add_ln41_11_reg_1364[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[7]_i_4 
       (.I0(trunc_ln41_8_reg_1319[4]),
        .I1(trunc_ln41_9_reg_1274[4]),
        .I2(trunc_ln41_s_reg_1309[4]),
        .O(\add_ln41_11_reg_1364[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_11_reg_1364[7]_i_5 
       (.I0(trunc_ln41_8_reg_1319[3]),
        .I1(trunc_ln41_9_reg_1274[3]),
        .I2(trunc_ln41_s_reg_1309[3]),
        .O(\add_ln41_11_reg_1364[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[7]_i_6 
       (.I0(trunc_ln41_8_reg_1319[7]),
        .I1(trunc_ln41_9_reg_1274[7]),
        .I2(trunc_ln41_s_reg_1309[7]),
        .I3(\add_ln41_11_reg_1364[7]_i_2_n_5 ),
        .O(\add_ln41_11_reg_1364[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[7]_i_7 
       (.I0(trunc_ln41_8_reg_1319[6]),
        .I1(trunc_ln41_9_reg_1274[6]),
        .I2(trunc_ln41_s_reg_1309[6]),
        .I3(\add_ln41_11_reg_1364[7]_i_3_n_5 ),
        .O(\add_ln41_11_reg_1364[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[7]_i_8 
       (.I0(trunc_ln41_8_reg_1319[5]),
        .I1(trunc_ln41_9_reg_1274[5]),
        .I2(trunc_ln41_s_reg_1309[5]),
        .I3(\add_ln41_11_reg_1364[7]_i_4_n_5 ),
        .O(\add_ln41_11_reg_1364[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_11_reg_1364[7]_i_9 
       (.I0(trunc_ln41_8_reg_1319[4]),
        .I1(trunc_ln41_9_reg_1274[4]),
        .I2(trunc_ln41_s_reg_1309[4]),
        .I3(\add_ln41_11_reg_1364[7]_i_5_n_5 ),
        .O(\add_ln41_11_reg_1364[7]_i_9_n_5 ));
  FDRE \add_ln41_11_reg_1364_reg[0] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[0]),
        .Q(add_ln41_11_reg_1364[0]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[10] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[10]),
        .Q(add_ln41_11_reg_1364[10]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[11] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[11]),
        .Q(add_ln41_11_reg_1364[11]),
        .R(1'b0));
  CARRY4 \add_ln41_11_reg_1364_reg[11]_i_1 
       (.CI(\add_ln41_11_reg_1364_reg[7]_i_1_n_5 ),
        .CO({\add_ln41_11_reg_1364_reg[11]_i_1_n_5 ,\add_ln41_11_reg_1364_reg[11]_i_1_n_6 ,\add_ln41_11_reg_1364_reg[11]_i_1_n_7 ,\add_ln41_11_reg_1364_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_11_reg_1364[11]_i_2_n_5 ,\add_ln41_11_reg_1364[11]_i_3_n_5 ,\add_ln41_11_reg_1364[11]_i_4_n_5 ,\add_ln41_11_reg_1364[11]_i_5_n_5 }),
        .O(add_ln41_11_fu_853_p2[11:8]),
        .S({\add_ln41_11_reg_1364[11]_i_6_n_5 ,\add_ln41_11_reg_1364[11]_i_7_n_5 ,\add_ln41_11_reg_1364[11]_i_8_n_5 ,\add_ln41_11_reg_1364[11]_i_9_n_5 }));
  FDRE \add_ln41_11_reg_1364_reg[12] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[12]),
        .Q(add_ln41_11_reg_1364[12]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[13] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[13]),
        .Q(add_ln41_11_reg_1364[13]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[14] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[14]),
        .Q(add_ln41_11_reg_1364[14]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[15] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[15]),
        .Q(add_ln41_11_reg_1364[15]),
        .R(1'b0));
  CARRY4 \add_ln41_11_reg_1364_reg[15]_i_2 
       (.CI(\add_ln41_11_reg_1364_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln41_11_reg_1364_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln41_11_reg_1364_reg[15]_i_2_n_6 ,\add_ln41_11_reg_1364_reg[15]_i_2_n_7 ,\add_ln41_11_reg_1364_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln41_11_reg_1364[15]_i_3_n_5 ,\add_ln41_11_reg_1364[15]_i_4_n_5 ,\add_ln41_11_reg_1364[15]_i_5_n_5 }),
        .O(add_ln41_11_fu_853_p2[15:12]),
        .S({\add_ln41_11_reg_1364[15]_i_6_n_5 ,\add_ln41_11_reg_1364[15]_i_7_n_5 ,\add_ln41_11_reg_1364[15]_i_8_n_5 ,\add_ln41_11_reg_1364[15]_i_9_n_5 }));
  FDRE \add_ln41_11_reg_1364_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[1]),
        .Q(add_ln41_11_reg_1364[1]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[2]),
        .Q(add_ln41_11_reg_1364[2]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[3]),
        .Q(add_ln41_11_reg_1364[3]),
        .R(1'b0));
  CARRY4 \add_ln41_11_reg_1364_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln41_11_reg_1364_reg[3]_i_1_n_5 ,\add_ln41_11_reg_1364_reg[3]_i_1_n_6 ,\add_ln41_11_reg_1364_reg[3]_i_1_n_7 ,\add_ln41_11_reg_1364_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_11_reg_1364[3]_i_2_n_5 ,\add_ln41_11_reg_1364[3]_i_3_n_5 ,\add_ln41_11_reg_1364[3]_i_4_n_5 ,1'b0}),
        .O(add_ln41_11_fu_853_p2[3:0]),
        .S({\add_ln41_11_reg_1364[3]_i_5_n_5 ,\add_ln41_11_reg_1364[3]_i_6_n_5 ,\add_ln41_11_reg_1364[3]_i_7_n_5 ,\add_ln41_11_reg_1364[3]_i_8_n_5 }));
  FDRE \add_ln41_11_reg_1364_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[4]),
        .Q(add_ln41_11_reg_1364[4]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[5] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[5]),
        .Q(add_ln41_11_reg_1364[5]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[6] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[6]),
        .Q(add_ln41_11_reg_1364[6]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[7] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[7]),
        .Q(add_ln41_11_reg_1364[7]),
        .R(1'b0));
  CARRY4 \add_ln41_11_reg_1364_reg[7]_i_1 
       (.CI(\add_ln41_11_reg_1364_reg[3]_i_1_n_5 ),
        .CO({\add_ln41_11_reg_1364_reg[7]_i_1_n_5 ,\add_ln41_11_reg_1364_reg[7]_i_1_n_6 ,\add_ln41_11_reg_1364_reg[7]_i_1_n_7 ,\add_ln41_11_reg_1364_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_11_reg_1364[7]_i_2_n_5 ,\add_ln41_11_reg_1364[7]_i_3_n_5 ,\add_ln41_11_reg_1364[7]_i_4_n_5 ,\add_ln41_11_reg_1364[7]_i_5_n_5 }),
        .O(add_ln41_11_fu_853_p2[7:4]),
        .S({\add_ln41_11_reg_1364[7]_i_6_n_5 ,\add_ln41_11_reg_1364[7]_i_7_n_5 ,\add_ln41_11_reg_1364[7]_i_8_n_5 ,\add_ln41_11_reg_1364[7]_i_9_n_5 }));
  FDRE \add_ln41_11_reg_1364_reg[8] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[8]),
        .Q(add_ln41_11_reg_1364[8]),
        .R(1'b0));
  FDRE \add_ln41_11_reg_1364_reg[9] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(add_ln41_11_fu_853_p2[9]),
        .Q(add_ln41_11_reg_1364[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[11]_i_11 
       (.I0(trunc_ln41_3_reg_1369[6]),
        .I1(trunc_ln41_1_reg_1349[6]),
        .I2(trunc_ln41_4_reg_1374[6]),
        .O(\add_ln41_16_reg_1394[11]_i_11_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[11]_i_12 
       (.I0(trunc_ln41_3_reg_1369[5]),
        .I1(trunc_ln41_1_reg_1349[5]),
        .I2(trunc_ln41_4_reg_1374[5]),
        .O(\add_ln41_16_reg_1394[11]_i_12_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[11]_i_13 
       (.I0(trunc_ln41_3_reg_1369[4]),
        .I1(trunc_ln41_1_reg_1349[4]),
        .I2(trunc_ln41_4_reg_1374[4]),
        .O(\add_ln41_16_reg_1394[11]_i_13_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[11]_i_14 
       (.I0(trunc_ln41_3_reg_1369[3]),
        .I1(trunc_ln41_1_reg_1349[3]),
        .I2(trunc_ln41_4_reg_1374[3]),
        .O(\add_ln41_16_reg_1394[11]_i_14_n_5 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[11]_i_15 
       (.I0(trunc_ln41_3_reg_1369[7]),
        .I1(trunc_ln41_1_reg_1349[7]),
        .I2(trunc_ln41_4_reg_1374[7]),
        .I3(\add_ln41_16_reg_1394[11]_i_11_n_5 ),
        .O(\add_ln41_16_reg_1394[11]_i_15_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[11]_i_16 
       (.I0(trunc_ln41_3_reg_1369[6]),
        .I1(trunc_ln41_1_reg_1349[6]),
        .I2(trunc_ln41_4_reg_1374[6]),
        .I3(\add_ln41_16_reg_1394[11]_i_12_n_5 ),
        .O(\add_ln41_16_reg_1394[11]_i_16_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[11]_i_17 
       (.I0(trunc_ln41_3_reg_1369[5]),
        .I1(trunc_ln41_1_reg_1349[5]),
        .I2(trunc_ln41_4_reg_1374[5]),
        .I3(\add_ln41_16_reg_1394[11]_i_13_n_5 ),
        .O(\add_ln41_16_reg_1394[11]_i_17_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[11]_i_18 
       (.I0(trunc_ln41_3_reg_1369[4]),
        .I1(trunc_ln41_1_reg_1349[4]),
        .I2(trunc_ln41_4_reg_1374[4]),
        .I3(\add_ln41_16_reg_1394[11]_i_14_n_5 ),
        .O(\add_ln41_16_reg_1394[11]_i_18_n_5 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[11]_i_2 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_11_n_10 ),
        .I1(trunc_ln41_2_reg_1354[10]),
        .I2(trunc_ln41_5_reg_1384[10]),
        .O(\add_ln41_16_reg_1394[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[11]_i_3 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_11_n_11 ),
        .I1(trunc_ln41_2_reg_1354[9]),
        .I2(trunc_ln41_5_reg_1384[9]),
        .O(\add_ln41_16_reg_1394[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[11]_i_4 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_11_n_12 ),
        .I1(trunc_ln41_2_reg_1354[8]),
        .I2(trunc_ln41_5_reg_1384[8]),
        .O(\add_ln41_16_reg_1394[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[11]_i_5 
       (.I0(\add_ln41_16_reg_1394_reg[11]_i_10_n_9 ),
        .I1(trunc_ln41_2_reg_1354[7]),
        .I2(trunc_ln41_5_reg_1384[7]),
        .O(\add_ln41_16_reg_1394[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[11]_i_6 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_11_n_9 ),
        .I1(trunc_ln41_2_reg_1354[11]),
        .I2(trunc_ln41_5_reg_1384[11]),
        .I3(\add_ln41_16_reg_1394[11]_i_2_n_5 ),
        .O(\add_ln41_16_reg_1394[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[11]_i_7 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_11_n_10 ),
        .I1(trunc_ln41_2_reg_1354[10]),
        .I2(trunc_ln41_5_reg_1384[10]),
        .I3(\add_ln41_16_reg_1394[11]_i_3_n_5 ),
        .O(\add_ln41_16_reg_1394[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[11]_i_8 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_11_n_11 ),
        .I1(trunc_ln41_2_reg_1354[9]),
        .I2(trunc_ln41_5_reg_1384[9]),
        .I3(\add_ln41_16_reg_1394[11]_i_4_n_5 ),
        .O(\add_ln41_16_reg_1394[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[11]_i_9 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_11_n_12 ),
        .I1(trunc_ln41_2_reg_1354[8]),
        .I2(trunc_ln41_5_reg_1384[8]),
        .I3(\add_ln41_16_reg_1394[11]_i_5_n_5 ),
        .O(\add_ln41_16_reg_1394[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln41_16_reg_1394[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln22_reg_1071_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln41_16_reg_13940));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[15]_i_12 
       (.I0(trunc_ln41_3_reg_1369[13]),
        .I1(trunc_ln41_1_reg_1349[13]),
        .I2(trunc_ln41_4_reg_1374[13]),
        .O(\add_ln41_16_reg_1394[15]_i_12_n_5 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[15]_i_13 
       (.I0(trunc_ln41_3_reg_1369[12]),
        .I1(trunc_ln41_1_reg_1349[12]),
        .I2(trunc_ln41_4_reg_1374[12]),
        .O(\add_ln41_16_reg_1394[15]_i_13_n_5 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[15]_i_14 
       (.I0(trunc_ln41_3_reg_1369[11]),
        .I1(trunc_ln41_1_reg_1349[11]),
        .I2(trunc_ln41_4_reg_1374[11]),
        .O(\add_ln41_16_reg_1394[15]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln41_16_reg_1394[15]_i_15 
       (.I0(trunc_ln41_4_reg_1374[14]),
        .I1(trunc_ln41_1_reg_1349[14]),
        .I2(trunc_ln41_3_reg_1369[14]),
        .I3(trunc_ln41_1_reg_1349[15]),
        .I4(trunc_ln41_3_reg_1369[15]),
        .I5(trunc_ln41_4_reg_1374[15]),
        .O(\add_ln41_16_reg_1394[15]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[15]_i_16 
       (.I0(\add_ln41_16_reg_1394[15]_i_12_n_5 ),
        .I1(trunc_ln41_1_reg_1349[14]),
        .I2(trunc_ln41_3_reg_1369[14]),
        .I3(trunc_ln41_4_reg_1374[14]),
        .O(\add_ln41_16_reg_1394[15]_i_16_n_5 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[15]_i_17 
       (.I0(trunc_ln41_3_reg_1369[13]),
        .I1(trunc_ln41_1_reg_1349[13]),
        .I2(trunc_ln41_4_reg_1374[13]),
        .I3(\add_ln41_16_reg_1394[15]_i_13_n_5 ),
        .O(\add_ln41_16_reg_1394[15]_i_17_n_5 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[15]_i_18 
       (.I0(trunc_ln41_3_reg_1369[12]),
        .I1(trunc_ln41_1_reg_1349[12]),
        .I2(trunc_ln41_4_reg_1374[12]),
        .I3(\add_ln41_16_reg_1394[15]_i_14_n_5 ),
        .O(\add_ln41_16_reg_1394[15]_i_18_n_5 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[15]_i_19 
       (.I0(trunc_ln41_3_reg_1369[10]),
        .I1(trunc_ln41_1_reg_1349[10]),
        .I2(trunc_ln41_4_reg_1374[10]),
        .O(\add_ln41_16_reg_1394[15]_i_19_n_5 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[15]_i_20 
       (.I0(trunc_ln41_3_reg_1369[9]),
        .I1(trunc_ln41_1_reg_1349[9]),
        .I2(trunc_ln41_4_reg_1374[9]),
        .O(\add_ln41_16_reg_1394[15]_i_20_n_5 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[15]_i_21 
       (.I0(trunc_ln41_3_reg_1369[8]),
        .I1(trunc_ln41_1_reg_1349[8]),
        .I2(trunc_ln41_4_reg_1374[8]),
        .O(\add_ln41_16_reg_1394[15]_i_21_n_5 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[15]_i_22 
       (.I0(trunc_ln41_3_reg_1369[7]),
        .I1(trunc_ln41_1_reg_1349[7]),
        .I2(trunc_ln41_4_reg_1374[7]),
        .O(\add_ln41_16_reg_1394[15]_i_22_n_5 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[15]_i_23 
       (.I0(trunc_ln41_3_reg_1369[11]),
        .I1(trunc_ln41_1_reg_1349[11]),
        .I2(trunc_ln41_4_reg_1374[11]),
        .I3(\add_ln41_16_reg_1394[15]_i_19_n_5 ),
        .O(\add_ln41_16_reg_1394[15]_i_23_n_5 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[15]_i_24 
       (.I0(trunc_ln41_3_reg_1369[10]),
        .I1(trunc_ln41_1_reg_1349[10]),
        .I2(trunc_ln41_4_reg_1374[10]),
        .I3(\add_ln41_16_reg_1394[15]_i_20_n_5 ),
        .O(\add_ln41_16_reg_1394[15]_i_24_n_5 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[15]_i_25 
       (.I0(trunc_ln41_3_reg_1369[9]),
        .I1(trunc_ln41_1_reg_1349[9]),
        .I2(trunc_ln41_4_reg_1374[9]),
        .I3(\add_ln41_16_reg_1394[15]_i_21_n_5 ),
        .O(\add_ln41_16_reg_1394[15]_i_25_n_5 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[15]_i_26 
       (.I0(trunc_ln41_3_reg_1369[8]),
        .I1(trunc_ln41_1_reg_1349[8]),
        .I2(trunc_ln41_4_reg_1374[8]),
        .I3(\add_ln41_16_reg_1394[15]_i_22_n_5 ),
        .O(\add_ln41_16_reg_1394[15]_i_26_n_5 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[15]_i_3 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_10_n_11 ),
        .I1(trunc_ln41_2_reg_1354[13]),
        .I2(trunc_ln41_5_reg_1384[13]),
        .O(\add_ln41_16_reg_1394[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[15]_i_4 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_10_n_12 ),
        .I1(trunc_ln41_2_reg_1354[12]),
        .I2(trunc_ln41_5_reg_1384[12]),
        .O(\add_ln41_16_reg_1394[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[15]_i_5 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_11_n_9 ),
        .I1(trunc_ln41_2_reg_1354[11]),
        .I2(trunc_ln41_5_reg_1384[11]),
        .O(\add_ln41_16_reg_1394[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln41_16_reg_1394[15]_i_6 
       (.I0(trunc_ln41_5_reg_1384[14]),
        .I1(trunc_ln41_2_reg_1354[14]),
        .I2(\add_ln41_16_reg_1394_reg[15]_i_10_n_10 ),
        .I3(trunc_ln41_2_reg_1354[15]),
        .I4(\add_ln41_16_reg_1394_reg[15]_i_10_n_9 ),
        .I5(trunc_ln41_5_reg_1384[15]),
        .O(\add_ln41_16_reg_1394[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[15]_i_7 
       (.I0(\add_ln41_16_reg_1394[15]_i_3_n_5 ),
        .I1(trunc_ln41_2_reg_1354[14]),
        .I2(\add_ln41_16_reg_1394_reg[15]_i_10_n_10 ),
        .I3(trunc_ln41_5_reg_1384[14]),
        .O(\add_ln41_16_reg_1394[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[15]_i_8 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_10_n_11 ),
        .I1(trunc_ln41_2_reg_1354[13]),
        .I2(trunc_ln41_5_reg_1384[13]),
        .I3(\add_ln41_16_reg_1394[15]_i_4_n_5 ),
        .O(\add_ln41_16_reg_1394[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[15]_i_9 
       (.I0(\add_ln41_16_reg_1394_reg[15]_i_10_n_12 ),
        .I1(trunc_ln41_2_reg_1354[12]),
        .I2(trunc_ln41_5_reg_1384[12]),
        .I3(\add_ln41_16_reg_1394[15]_i_5_n_5 ),
        .O(\add_ln41_16_reg_1394[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[3]_i_2 
       (.I0(\add_ln41_16_reg_1394_reg[7]_i_10_n_10 ),
        .I1(trunc_ln41_2_reg_1354[2]),
        .I2(trunc_ln41_5_reg_1384[2]),
        .O(\add_ln41_16_reg_1394[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[3]_i_3 
       (.I0(\add_ln41_16_reg_1394_reg[7]_i_10_n_11 ),
        .I1(trunc_ln41_2_reg_1354[1]),
        .I2(trunc_ln41_5_reg_1384[1]),
        .O(\add_ln41_16_reg_1394[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[3]_i_4 
       (.I0(\add_ln41_16_reg_1394_reg[7]_i_10_n_12 ),
        .I1(trunc_ln41_2_reg_1354[0]),
        .I2(trunc_ln41_5_reg_1384[0]),
        .O(\add_ln41_16_reg_1394[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[3]_i_5 
       (.I0(\add_ln41_16_reg_1394_reg[7]_i_10_n_9 ),
        .I1(trunc_ln41_2_reg_1354[3]),
        .I2(trunc_ln41_5_reg_1384[3]),
        .I3(\add_ln41_16_reg_1394[3]_i_2_n_5 ),
        .O(\add_ln41_16_reg_1394[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[3]_i_6 
       (.I0(\add_ln41_16_reg_1394_reg[7]_i_10_n_10 ),
        .I1(trunc_ln41_2_reg_1354[2]),
        .I2(trunc_ln41_5_reg_1384[2]),
        .I3(\add_ln41_16_reg_1394[3]_i_3_n_5 ),
        .O(\add_ln41_16_reg_1394[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[3]_i_7 
       (.I0(\add_ln41_16_reg_1394_reg[7]_i_10_n_11 ),
        .I1(trunc_ln41_2_reg_1354[1]),
        .I2(trunc_ln41_5_reg_1384[1]),
        .I3(\add_ln41_16_reg_1394[3]_i_4_n_5 ),
        .O(\add_ln41_16_reg_1394[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln41_16_reg_1394[3]_i_8 
       (.I0(\add_ln41_16_reg_1394_reg[7]_i_10_n_12 ),
        .I1(trunc_ln41_2_reg_1354[0]),
        .I2(trunc_ln41_5_reg_1384[0]),
        .O(\add_ln41_16_reg_1394[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[7]_i_11 
       (.I0(trunc_ln41_3_reg_1369[2]),
        .I1(trunc_ln41_1_reg_1349[2]),
        .I2(trunc_ln41_4_reg_1374[2]),
        .O(\add_ln41_16_reg_1394[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[7]_i_12 
       (.I0(trunc_ln41_3_reg_1369[1]),
        .I1(trunc_ln41_1_reg_1349[1]),
        .I2(trunc_ln41_4_reg_1374[1]),
        .O(\add_ln41_16_reg_1394[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[7]_i_13 
       (.I0(trunc_ln41_3_reg_1369[0]),
        .I1(trunc_ln41_1_reg_1349[0]),
        .I2(trunc_ln41_4_reg_1374[0]),
        .O(\add_ln41_16_reg_1394[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[7]_i_14 
       (.I0(trunc_ln41_3_reg_1369[3]),
        .I1(trunc_ln41_1_reg_1349[3]),
        .I2(trunc_ln41_4_reg_1374[3]),
        .I3(\add_ln41_16_reg_1394[7]_i_11_n_5 ),
        .O(\add_ln41_16_reg_1394[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[7]_i_15 
       (.I0(trunc_ln41_3_reg_1369[2]),
        .I1(trunc_ln41_1_reg_1349[2]),
        .I2(trunc_ln41_4_reg_1374[2]),
        .I3(\add_ln41_16_reg_1394[7]_i_12_n_5 ),
        .O(\add_ln41_16_reg_1394[7]_i_15_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[7]_i_16 
       (.I0(trunc_ln41_3_reg_1369[1]),
        .I1(trunc_ln41_1_reg_1349[1]),
        .I2(trunc_ln41_4_reg_1374[1]),
        .I3(\add_ln41_16_reg_1394[7]_i_13_n_5 ),
        .O(\add_ln41_16_reg_1394[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln41_16_reg_1394[7]_i_17 
       (.I0(trunc_ln41_3_reg_1369[0]),
        .I1(trunc_ln41_1_reg_1349[0]),
        .I2(trunc_ln41_4_reg_1374[0]),
        .O(\add_ln41_16_reg_1394[7]_i_17_n_5 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[7]_i_2 
       (.I0(\add_ln41_16_reg_1394_reg[11]_i_10_n_10 ),
        .I1(trunc_ln41_2_reg_1354[6]),
        .I2(trunc_ln41_5_reg_1384[6]),
        .O(\add_ln41_16_reg_1394[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[7]_i_3 
       (.I0(\add_ln41_16_reg_1394_reg[11]_i_10_n_11 ),
        .I1(trunc_ln41_2_reg_1354[5]),
        .I2(trunc_ln41_5_reg_1384[5]),
        .O(\add_ln41_16_reg_1394[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[7]_i_4 
       (.I0(\add_ln41_16_reg_1394_reg[11]_i_10_n_12 ),
        .I1(trunc_ln41_2_reg_1354[4]),
        .I2(trunc_ln41_5_reg_1384[4]),
        .O(\add_ln41_16_reg_1394[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_16_reg_1394[7]_i_5 
       (.I0(\add_ln41_16_reg_1394_reg[7]_i_10_n_9 ),
        .I1(trunc_ln41_2_reg_1354[3]),
        .I2(trunc_ln41_5_reg_1384[3]),
        .O(\add_ln41_16_reg_1394[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[7]_i_6 
       (.I0(\add_ln41_16_reg_1394_reg[11]_i_10_n_9 ),
        .I1(trunc_ln41_2_reg_1354[7]),
        .I2(trunc_ln41_5_reg_1384[7]),
        .I3(\add_ln41_16_reg_1394[7]_i_2_n_5 ),
        .O(\add_ln41_16_reg_1394[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[7]_i_7 
       (.I0(\add_ln41_16_reg_1394_reg[11]_i_10_n_10 ),
        .I1(trunc_ln41_2_reg_1354[6]),
        .I2(trunc_ln41_5_reg_1384[6]),
        .I3(\add_ln41_16_reg_1394[7]_i_3_n_5 ),
        .O(\add_ln41_16_reg_1394[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[7]_i_8 
       (.I0(\add_ln41_16_reg_1394_reg[11]_i_10_n_11 ),
        .I1(trunc_ln41_2_reg_1354[5]),
        .I2(trunc_ln41_5_reg_1384[5]),
        .I3(\add_ln41_16_reg_1394[7]_i_4_n_5 ),
        .O(\add_ln41_16_reg_1394[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_16_reg_1394[7]_i_9 
       (.I0(\add_ln41_16_reg_1394_reg[11]_i_10_n_12 ),
        .I1(trunc_ln41_2_reg_1354[4]),
        .I2(trunc_ln41_5_reg_1384[4]),
        .I3(\add_ln41_16_reg_1394[7]_i_5_n_5 ),
        .O(\add_ln41_16_reg_1394[7]_i_9_n_5 ));
  FDRE \add_ln41_16_reg_1394_reg[0] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[0]),
        .Q(add_ln41_16_reg_1394[0]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[10] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[10]),
        .Q(add_ln41_16_reg_1394[10]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[11] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[11]),
        .Q(add_ln41_16_reg_1394[11]),
        .R(1'b0));
  CARRY4 \add_ln41_16_reg_1394_reg[11]_i_1 
       (.CI(\add_ln41_16_reg_1394_reg[7]_i_1_n_5 ),
        .CO({\add_ln41_16_reg_1394_reg[11]_i_1_n_5 ,\add_ln41_16_reg_1394_reg[11]_i_1_n_6 ,\add_ln41_16_reg_1394_reg[11]_i_1_n_7 ,\add_ln41_16_reg_1394_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_16_reg_1394[11]_i_2_n_5 ,\add_ln41_16_reg_1394[11]_i_3_n_5 ,\add_ln41_16_reg_1394[11]_i_4_n_5 ,\add_ln41_16_reg_1394[11]_i_5_n_5 }),
        .O(add_ln41_16_fu_918_p2[11:8]),
        .S({\add_ln41_16_reg_1394[11]_i_6_n_5 ,\add_ln41_16_reg_1394[11]_i_7_n_5 ,\add_ln41_16_reg_1394[11]_i_8_n_5 ,\add_ln41_16_reg_1394[11]_i_9_n_5 }));
  CARRY4 \add_ln41_16_reg_1394_reg[11]_i_10 
       (.CI(\add_ln41_16_reg_1394_reg[7]_i_10_n_5 ),
        .CO({\add_ln41_16_reg_1394_reg[11]_i_10_n_5 ,\add_ln41_16_reg_1394_reg[11]_i_10_n_6 ,\add_ln41_16_reg_1394_reg[11]_i_10_n_7 ,\add_ln41_16_reg_1394_reg[11]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_16_reg_1394[11]_i_11_n_5 ,\add_ln41_16_reg_1394[11]_i_12_n_5 ,\add_ln41_16_reg_1394[11]_i_13_n_5 ,\add_ln41_16_reg_1394[11]_i_14_n_5 }),
        .O({\add_ln41_16_reg_1394_reg[11]_i_10_n_9 ,\add_ln41_16_reg_1394_reg[11]_i_10_n_10 ,\add_ln41_16_reg_1394_reg[11]_i_10_n_11 ,\add_ln41_16_reg_1394_reg[11]_i_10_n_12 }),
        .S({\add_ln41_16_reg_1394[11]_i_15_n_5 ,\add_ln41_16_reg_1394[11]_i_16_n_5 ,\add_ln41_16_reg_1394[11]_i_17_n_5 ,\add_ln41_16_reg_1394[11]_i_18_n_5 }));
  FDRE \add_ln41_16_reg_1394_reg[12] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[12]),
        .Q(add_ln41_16_reg_1394[12]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[13] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[13]),
        .Q(add_ln41_16_reg_1394[13]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[14] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[14]),
        .Q(add_ln41_16_reg_1394[14]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[15] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[15]),
        .Q(add_ln41_16_reg_1394[15]),
        .R(1'b0));
  CARRY4 \add_ln41_16_reg_1394_reg[15]_i_10 
       (.CI(\add_ln41_16_reg_1394_reg[15]_i_11_n_5 ),
        .CO({\NLW_add_ln41_16_reg_1394_reg[15]_i_10_CO_UNCONNECTED [3],\add_ln41_16_reg_1394_reg[15]_i_10_n_6 ,\add_ln41_16_reg_1394_reg[15]_i_10_n_7 ,\add_ln41_16_reg_1394_reg[15]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln41_16_reg_1394[15]_i_12_n_5 ,\add_ln41_16_reg_1394[15]_i_13_n_5 ,\add_ln41_16_reg_1394[15]_i_14_n_5 }),
        .O({\add_ln41_16_reg_1394_reg[15]_i_10_n_9 ,\add_ln41_16_reg_1394_reg[15]_i_10_n_10 ,\add_ln41_16_reg_1394_reg[15]_i_10_n_11 ,\add_ln41_16_reg_1394_reg[15]_i_10_n_12 }),
        .S({\add_ln41_16_reg_1394[15]_i_15_n_5 ,\add_ln41_16_reg_1394[15]_i_16_n_5 ,\add_ln41_16_reg_1394[15]_i_17_n_5 ,\add_ln41_16_reg_1394[15]_i_18_n_5 }));
  CARRY4 \add_ln41_16_reg_1394_reg[15]_i_11 
       (.CI(\add_ln41_16_reg_1394_reg[11]_i_10_n_5 ),
        .CO({\add_ln41_16_reg_1394_reg[15]_i_11_n_5 ,\add_ln41_16_reg_1394_reg[15]_i_11_n_6 ,\add_ln41_16_reg_1394_reg[15]_i_11_n_7 ,\add_ln41_16_reg_1394_reg[15]_i_11_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_16_reg_1394[15]_i_19_n_5 ,\add_ln41_16_reg_1394[15]_i_20_n_5 ,\add_ln41_16_reg_1394[15]_i_21_n_5 ,\add_ln41_16_reg_1394[15]_i_22_n_5 }),
        .O({\add_ln41_16_reg_1394_reg[15]_i_11_n_9 ,\add_ln41_16_reg_1394_reg[15]_i_11_n_10 ,\add_ln41_16_reg_1394_reg[15]_i_11_n_11 ,\add_ln41_16_reg_1394_reg[15]_i_11_n_12 }),
        .S({\add_ln41_16_reg_1394[15]_i_23_n_5 ,\add_ln41_16_reg_1394[15]_i_24_n_5 ,\add_ln41_16_reg_1394[15]_i_25_n_5 ,\add_ln41_16_reg_1394[15]_i_26_n_5 }));
  CARRY4 \add_ln41_16_reg_1394_reg[15]_i_2 
       (.CI(\add_ln41_16_reg_1394_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln41_16_reg_1394_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln41_16_reg_1394_reg[15]_i_2_n_6 ,\add_ln41_16_reg_1394_reg[15]_i_2_n_7 ,\add_ln41_16_reg_1394_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln41_16_reg_1394[15]_i_3_n_5 ,\add_ln41_16_reg_1394[15]_i_4_n_5 ,\add_ln41_16_reg_1394[15]_i_5_n_5 }),
        .O(add_ln41_16_fu_918_p2[15:12]),
        .S({\add_ln41_16_reg_1394[15]_i_6_n_5 ,\add_ln41_16_reg_1394[15]_i_7_n_5 ,\add_ln41_16_reg_1394[15]_i_8_n_5 ,\add_ln41_16_reg_1394[15]_i_9_n_5 }));
  FDRE \add_ln41_16_reg_1394_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[1]),
        .Q(add_ln41_16_reg_1394[1]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[2]),
        .Q(add_ln41_16_reg_1394[2]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[3]),
        .Q(add_ln41_16_reg_1394[3]),
        .R(1'b0));
  CARRY4 \add_ln41_16_reg_1394_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln41_16_reg_1394_reg[3]_i_1_n_5 ,\add_ln41_16_reg_1394_reg[3]_i_1_n_6 ,\add_ln41_16_reg_1394_reg[3]_i_1_n_7 ,\add_ln41_16_reg_1394_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_16_reg_1394[3]_i_2_n_5 ,\add_ln41_16_reg_1394[3]_i_3_n_5 ,\add_ln41_16_reg_1394[3]_i_4_n_5 ,1'b0}),
        .O(add_ln41_16_fu_918_p2[3:0]),
        .S({\add_ln41_16_reg_1394[3]_i_5_n_5 ,\add_ln41_16_reg_1394[3]_i_6_n_5 ,\add_ln41_16_reg_1394[3]_i_7_n_5 ,\add_ln41_16_reg_1394[3]_i_8_n_5 }));
  FDRE \add_ln41_16_reg_1394_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[4]),
        .Q(add_ln41_16_reg_1394[4]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[5] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[5]),
        .Q(add_ln41_16_reg_1394[5]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[6] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[6]),
        .Q(add_ln41_16_reg_1394[6]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[7] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[7]),
        .Q(add_ln41_16_reg_1394[7]),
        .R(1'b0));
  CARRY4 \add_ln41_16_reg_1394_reg[7]_i_1 
       (.CI(\add_ln41_16_reg_1394_reg[3]_i_1_n_5 ),
        .CO({\add_ln41_16_reg_1394_reg[7]_i_1_n_5 ,\add_ln41_16_reg_1394_reg[7]_i_1_n_6 ,\add_ln41_16_reg_1394_reg[7]_i_1_n_7 ,\add_ln41_16_reg_1394_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_16_reg_1394[7]_i_2_n_5 ,\add_ln41_16_reg_1394[7]_i_3_n_5 ,\add_ln41_16_reg_1394[7]_i_4_n_5 ,\add_ln41_16_reg_1394[7]_i_5_n_5 }),
        .O(add_ln41_16_fu_918_p2[7:4]),
        .S({\add_ln41_16_reg_1394[7]_i_6_n_5 ,\add_ln41_16_reg_1394[7]_i_7_n_5 ,\add_ln41_16_reg_1394[7]_i_8_n_5 ,\add_ln41_16_reg_1394[7]_i_9_n_5 }));
  CARRY4 \add_ln41_16_reg_1394_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln41_16_reg_1394_reg[7]_i_10_n_5 ,\add_ln41_16_reg_1394_reg[7]_i_10_n_6 ,\add_ln41_16_reg_1394_reg[7]_i_10_n_7 ,\add_ln41_16_reg_1394_reg[7]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_16_reg_1394[7]_i_11_n_5 ,\add_ln41_16_reg_1394[7]_i_12_n_5 ,\add_ln41_16_reg_1394[7]_i_13_n_5 ,1'b0}),
        .O({\add_ln41_16_reg_1394_reg[7]_i_10_n_9 ,\add_ln41_16_reg_1394_reg[7]_i_10_n_10 ,\add_ln41_16_reg_1394_reg[7]_i_10_n_11 ,\add_ln41_16_reg_1394_reg[7]_i_10_n_12 }),
        .S({\add_ln41_16_reg_1394[7]_i_14_n_5 ,\add_ln41_16_reg_1394[7]_i_15_n_5 ,\add_ln41_16_reg_1394[7]_i_16_n_5 ,\add_ln41_16_reg_1394[7]_i_17_n_5 }));
  FDRE \add_ln41_16_reg_1394_reg[8] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[8]),
        .Q(add_ln41_16_reg_1394[8]),
        .R(1'b0));
  FDRE \add_ln41_16_reg_1394_reg[9] 
       (.C(ap_clk),
        .CE(add_ln41_16_reg_13940),
        .D(add_ln41_16_fu_918_p2[9]),
        .Q(add_ln41_16_reg_1394[9]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[0]),
        .Q(add_ln41_9_reg_1379[0]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[10] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[10]),
        .Q(add_ln41_9_reg_1379[10]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[11] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[11]),
        .Q(add_ln41_9_reg_1379[11]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[12] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[12]),
        .Q(add_ln41_9_reg_1379[12]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[13] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[13]),
        .Q(add_ln41_9_reg_1379[13]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[14] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[14]),
        .Q(add_ln41_9_reg_1379[14]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[15] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[15]),
        .Q(add_ln41_9_reg_1379[15]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[1] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[1]),
        .Q(add_ln41_9_reg_1379[1]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[2] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[2]),
        .Q(add_ln41_9_reg_1379[2]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[3] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[3]),
        .Q(add_ln41_9_reg_1379[3]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[4] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[4]),
        .Q(add_ln41_9_reg_1379[4]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[5] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[5]),
        .Q(add_ln41_9_reg_1379[5]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[6] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[6]),
        .Q(add_ln41_9_reg_1379[6]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[7] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[7]),
        .Q(add_ln41_9_reg_1379[7]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[8] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[8]),
        .Q(add_ln41_9_reg_1379[8]),
        .R(1'b0));
  FDRE \add_ln41_9_reg_1379_reg[9] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(trunc_ln_reg_1264[9]),
        .Q(add_ln41_9_reg_1379[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln41_reg_1389_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln41_reg_1389_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[4],1'b1,1'b1,add_ln41_reg_1389_reg_i_4__0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln41_reg_1389_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln35_13_reg_1145}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln41_reg_1389_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln41_reg_1389_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(sext_ln35_13_reg_12580),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(ap_CS_fsm_pp0_stage1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln41_reg_13890),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln41_reg_1389_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln41_reg_1389_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln41_reg_1389_reg_P_UNCONNECTED[47:11],grp_depthwise_conv2d_fix_1_fu_479_output_r_address0,P}),
        .PATTERNBDETECT(NLW_add_ln41_reg_1389_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln41_reg_1389_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln41_reg_1389_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln41_reg_1389_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln41_reg_1389_reg_i_10__0
       (.I0(icmp_ln23_reg_1080),
        .I1(\tmp6_reg_1202_reg_n_5_[1] ),
        .I2(add_ln41_reg_1389_reg_i_14__0_n_11),
        .I3(select_ln29_24_reg_1098),
        .I4(tmp6_mid1_fu_652_p2[1]),
        .O(out[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln41_reg_1389_reg_i_11__0
       (.I0(icmp_ln23_reg_1080),
        .I1(\tmp6_reg_1202_reg_n_5_[0] ),
        .I2(add_ln41_reg_1389_reg_i_14__0_n_12),
        .I3(select_ln29_24_reg_1098),
        .I4(tmp6_mid1_fu_652_p2[0]),
        .O(out[0]));
  CARRY4 add_ln41_reg_1389_reg_i_12__0
       (.CI(add_ln41_reg_1389_reg_i_14__0_n_5),
        .CO({NLW_add_ln41_reg_1389_reg_i_12__0_CO_UNCONNECTED[3:2],add_ln41_reg_1389_reg_i_12__0_n_7,add_ln41_reg_1389_reg_i_12__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln41_reg_1389_reg_i_16__0_n_5,add_ln41_reg_1389_reg_i_17__0_n_5}),
        .O({NLW_add_ln41_reg_1389_reg_i_12__0_O_UNCONNECTED[3],add_ln41_reg_1389_reg_i_12__0_n_10,add_ln41_reg_1389_reg_i_12__0_n_11,add_ln41_reg_1389_reg_i_12__0_n_12}),
        .S({1'b0,add_ln41_reg_1389_reg_i_18__0_n_5,add_ln41_reg_1389_reg_i_19__0_n_5,add_ln41_reg_1389_reg_i_20__0_n_5}));
  CARRY4 add_ln41_reg_1389_reg_i_13__0
       (.CI(add_ln41_reg_1389_reg_i_15__0_n_5),
        .CO({NLW_add_ln41_reg_1389_reg_i_13__0_CO_UNCONNECTED[3:2],add_ln41_reg_1389_reg_i_13__0_n_7,add_ln41_reg_1389_reg_i_13__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln41_reg_1389_reg_i_13__0_O_UNCONNECTED[3],tmp6_mid1_fu_652_p2[6:4]}),
        .S({1'b0,B}));
  CARRY4 add_ln41_reg_1389_reg_i_14__0
       (.CI(1'b0),
        .CO({add_ln41_reg_1389_reg_i_14__0_n_5,add_ln41_reg_1389_reg_i_14__0_n_6,add_ln41_reg_1389_reg_i_14__0_n_7,add_ln41_reg_1389_reg_i_14__0_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln41_reg_1389_reg_i_24__0_n_5,out_d_reg_1075[0],out_d_reg_1075[0],1'b0}),
        .O({add_ln41_reg_1389_reg_i_14__0_n_9,add_ln41_reg_1389_reg_i_14__0_n_10,add_ln41_reg_1389_reg_i_14__0_n_11,add_ln41_reg_1389_reg_i_14__0_n_12}),
        .S({add_ln41_reg_1389_reg_i_25__0_n_5,add_ln41_reg_1389_reg_i_26__0_n_5,add_ln41_reg_1389_reg_i_27__0_n_5,add_ln41_reg_1389_reg_i_28__0_n_5}));
  CARRY4 add_ln41_reg_1389_reg_i_15__0
       (.CI(1'b0),
        .CO({add_ln41_reg_1389_reg_i_15__0_n_5,add_ln41_reg_1389_reg_i_15__0_n_6,add_ln41_reg_1389_reg_i_15__0_n_7,add_ln41_reg_1389_reg_i_15__0_n_8}),
        .CYINIT(1'b0),
        .DI(out_h_reg_1104),
        .O(tmp6_mid1_fu_652_p2[3:0]),
        .S({add_ln41_reg_1389_reg_i_29__0_n_5,add_ln41_reg_1389_reg_i_30__0_n_5,add_ln41_reg_1389_reg_i_31__0_n_5,add_ln41_reg_1389_reg_i_32_n_5}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    add_ln41_reg_1389_reg_i_16__0
       (.I0(out_d_reg_1075[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(out_d_reg_1075[2]),
        .I3(out_d_reg_1075[3]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(out_d_reg_1075[1]),
        .O(add_ln41_reg_1389_reg_i_16__0_n_5));
  LUT6 #(
    .INIT(64'h708F0FF00FF00FF0)) 
    add_ln41_reg_1389_reg_i_17__0
       (.I0(out_d_reg_1075[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(out_d_reg_1075[2]),
        .I3(out_d_reg_1075[3]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(out_d_reg_1075[1]),
        .O(add_ln41_reg_1389_reg_i_17__0_n_5));
  LUT4 #(
    .INIT(16'h3840)) 
    add_ln41_reg_1389_reg_i_18__0
       (.I0(out_d_reg_1075[1]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(out_d_reg_1075[3]),
        .I3(out_d_reg_1075[2]),
        .O(add_ln41_reg_1389_reg_i_18__0_n_5));
  LUT6 #(
    .INIT(64'h700F0000FF0FF000)) 
    add_ln41_reg_1389_reg_i_19__0
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(out_d_reg_1075[0]),
        .I2(out_d_reg_1075[2]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(out_d_reg_1075[3]),
        .I5(out_d_reg_1075[1]),
        .O(add_ln41_reg_1389_reg_i_19__0_n_5));
  LUT6 #(
    .INIT(64'hDA2A55AAFFF00FF0)) 
    add_ln41_reg_1389_reg_i_20__0
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(out_d_reg_1075[0]),
        .I2(out_d_reg_1075[2]),
        .I3(out_d_reg_1075[3]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I5(out_d_reg_1075[1]),
        .O(add_ln41_reg_1389_reg_i_20__0_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln41_reg_1389_reg_i_21__0
       (.I0(add_ln41_reg_1389_reg_i_12__0_n_10),
        .I1(icmp_ln23_reg_1080),
        .I2(mul_ln41_reg_1197[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln41_reg_1389_reg_i_22__0
       (.I0(add_ln41_reg_1389_reg_i_12__0_n_11),
        .I1(icmp_ln23_reg_1080),
        .I2(mul_ln41_reg_1197[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln41_reg_1389_reg_i_23__0
       (.I0(add_ln41_reg_1389_reg_i_12__0_n_12),
        .I1(icmp_ln23_reg_1080),
        .I2(mul_ln41_reg_1197[4]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    add_ln41_reg_1389_reg_i_24__0
       (.I0(out_d_reg_1075[2]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(out_d_reg_1075[3]),
        .I3(out_d_reg_1075[1]),
        .O(add_ln41_reg_1389_reg_i_24__0_n_5));
  LUT6 #(
    .INIT(64'h95C0953F953F6AC0)) 
    add_ln41_reg_1389_reg_i_25__0
       (.I0(out_d_reg_1075[3]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(out_d_reg_1075[0]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(out_d_reg_1075[2]),
        .I5(out_d_reg_1075[1]),
        .O(add_ln41_reg_1389_reg_i_25__0_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln41_reg_1389_reg_i_26__0
       (.I0(out_d_reg_1075[2]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(out_d_reg_1075[1]),
        .I3(out_d_reg_1075[0]),
        .O(add_ln41_reg_1389_reg_i_26__0_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln41_reg_1389_reg_i_27__0
       (.I0(out_d_reg_1075[0]),
        .I1(out_d_reg_1075[1]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(add_ln41_reg_1389_reg_i_27__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln41_reg_1389_reg_i_28__0
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(out_d_reg_1075[0]),
        .O(add_ln41_reg_1389_reg_i_28__0_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln41_reg_1389_reg_i_29__0
       (.I0(out_h_reg_1104[3]),
        .I1(mul_ln41_reg_1197[3]),
        .I2(icmp_ln23_reg_1080),
        .I3(add_ln41_reg_1389_reg_i_14__0_n_9),
        .O(add_ln41_reg_1389_reg_i_29__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln41_reg_1389_reg_i_2__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm115_out));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln41_reg_1389_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1071_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln41_reg_13890));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln41_reg_1389_reg_i_30__0
       (.I0(out_h_reg_1104[2]),
        .I1(mul_ln41_reg_1197[2]),
        .I2(icmp_ln23_reg_1080),
        .I3(add_ln41_reg_1389_reg_i_14__0_n_10),
        .O(add_ln41_reg_1389_reg_i_30__0_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln41_reg_1389_reg_i_31__0
       (.I0(out_h_reg_1104[1]),
        .I1(mul_ln41_reg_1197[1]),
        .I2(icmp_ln23_reg_1080),
        .I3(add_ln41_reg_1389_reg_i_14__0_n_11),
        .O(add_ln41_reg_1389_reg_i_31__0_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln41_reg_1389_reg_i_32
       (.I0(out_h_reg_1104[0]),
        .I1(mul_ln41_reg_1197[0]),
        .I2(icmp_ln23_reg_1080),
        .I3(add_ln41_reg_1389_reg_i_14__0_n_12),
        .O(add_ln41_reg_1389_reg_i_32_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln41_reg_1389_reg_i_4__0
       (.I0(Q[4]),
        .O(add_ln41_reg_1389_reg_i_4__0_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln41_reg_1389_reg_i_5__0
       (.I0(icmp_ln23_reg_1080),
        .I1(\tmp6_reg_1202_reg_n_5_[6] ),
        .I2(add_ln41_reg_1389_reg_i_12__0_n_10),
        .I3(select_ln29_24_reg_1098),
        .I4(tmp6_mid1_fu_652_p2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln41_reg_1389_reg_i_6__0
       (.I0(icmp_ln23_reg_1080),
        .I1(\tmp6_reg_1202_reg_n_5_[5] ),
        .I2(add_ln41_reg_1389_reg_i_12__0_n_11),
        .I3(select_ln29_24_reg_1098),
        .I4(tmp6_mid1_fu_652_p2[5]),
        .O(out[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln41_reg_1389_reg_i_7__0
       (.I0(icmp_ln23_reg_1080),
        .I1(\tmp6_reg_1202_reg_n_5_[4] ),
        .I2(add_ln41_reg_1389_reg_i_12__0_n_12),
        .I3(select_ln29_24_reg_1098),
        .I4(tmp6_mid1_fu_652_p2[4]),
        .O(out[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln41_reg_1389_reg_i_8__0
       (.I0(icmp_ln23_reg_1080),
        .I1(\tmp6_reg_1202_reg_n_5_[3] ),
        .I2(add_ln41_reg_1389_reg_i_14__0_n_9),
        .I3(select_ln29_24_reg_1098),
        .I4(tmp6_mid1_fu_652_p2[3]),
        .O(out[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln41_reg_1389_reg_i_9__0
       (.I0(icmp_ln23_reg_1080),
        .I1(\tmp6_reg_1202_reg_n_5_[2] ),
        .I2(add_ln41_reg_1389_reg_i_14__0_n_10),
        .I3(select_ln29_24_reg_1098),
        .I4(tmp6_mid1_fu_652_p2[2]),
        .O(out[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I3(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0C00A0A0)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_ap_ready),
        .I3(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .O(\ap_CS_fsm_reg[28] ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln22_reg_1071[0]_i_2 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .I1(indvar_flatten39_reg_2540),
        .I2(add_ln22_reg_1207[9]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[10] ),
        .I5(add_ln22_reg_1207[10]),
        .O(\icmp_ln22_reg_1071[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \icmp_ln22_reg_1071[0]_i_3 
       (.I0(\icmp_ln22_reg_1071[0]_i_6_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(add_ln22_reg_1207[8]),
        .I3(indvar_flatten39_reg_2540),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .O(\icmp_ln22_reg_1071[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \icmp_ln22_reg_1071[0]_i_4 
       (.I0(\icmp_ln22_reg_1071[0]_i_7_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(add_ln22_reg_1207[5]),
        .I3(indvar_flatten39_reg_2540),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .O(\icmp_ln22_reg_1071[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \icmp_ln22_reg_1071[0]_i_5 
       (.I0(add_ln22_reg_1207[1]),
        .I1(indvar_flatten39_reg_2540),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I3(add_ln22_reg_1207[0]),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I5(\icmp_ln22_reg_1071[0]_i_8_n_5 ),
        .O(\icmp_ln22_reg_1071[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln22_reg_1071[0]_i_6 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(add_ln22_reg_1207[7]),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I4(indvar_flatten39_reg_2540),
        .I5(add_ln22_reg_1207[6]),
        .O(\icmp_ln22_reg_1071[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln22_reg_1071[0]_i_7 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(add_ln22_reg_1207[3]),
        .I2(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .I4(indvar_flatten39_reg_2540),
        .I5(add_ln22_reg_1207[4]),
        .O(\icmp_ln22_reg_1071[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \icmp_ln22_reg_1071[0]_i_8 
       (.I0(add_ln22_reg_1207[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .O(\icmp_ln22_reg_1071[0]_i_8_n_5 ));
  FDRE \icmp_ln22_reg_1071_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .Q(\icmp_ln22_reg_1071_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln22_reg_1071_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln22_fu_392_p2),
        .Q(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln22_reg_1071_reg[0]_i_1 
       (.CI(1'b0),
        .CO({icmp_ln22_fu_392_p2,\icmp_ln22_reg_1071_reg[0]_i_1_n_6 ,\icmp_ln22_reg_1071_reg[0]_i_1_n_7 ,\icmp_ln22_reg_1071_reg[0]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln22_reg_1071_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln22_reg_1071[0]_i_2_n_5 ,\icmp_ln22_reg_1071[0]_i_3_n_5 ,\icmp_ln22_reg_1071[0]_i_4_n_5 ,\icmp_ln22_reg_1071[0]_i_5_n_5 }));
  LUT6 #(
    .INIT(64'h4040400101014001)) 
    \icmp_ln23_reg_1080[0]_i_1 
       (.I0(\icmp_ln23_reg_1080[0]_i_2_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]),
        .I3(indvar_flatten_reg_278[7]),
        .I4(indvar_flatten39_reg_2540),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[7] ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln23_reg_1080[0]_i_2 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_282_p4[3]),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_282_p4[1]),
        .I2(\icmp_ln23_reg_1080[0]_i_6_n_5 ),
        .I3(\icmp_ln23_reg_1080[0]_i_7_n_5 ),
        .I4(\icmp_ln23_reg_1080[0]_i_8_n_5 ),
        .I5(\icmp_ln23_reg_1080[0]_i_9_n_5 ),
        .O(\icmp_ln23_reg_1080[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln23_reg_1080[0]_i_3 
       (.I0(\select_ln23_2_reg_1339_reg_n_5_[6] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_278[6]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln23_reg_1080[0]_i_4 
       (.I0(\select_ln23_2_reg_1339_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_278[3]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln23_reg_1080[0]_i_5 
       (.I0(\select_ln23_2_reg_1339_reg_n_5_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_278[1]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[1]));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \icmp_ln23_reg_1080[0]_i_6 
       (.I0(indvar_flatten_reg_278[0]),
        .I1(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln23_2_reg_1339_reg_n_5_[0] ),
        .I5(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\icmp_ln23_reg_1080[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \icmp_ln23_reg_1080[0]_i_7 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(indvar_flatten_reg_278[4]),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[4] ),
        .O(\icmp_ln23_reg_1080[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \icmp_ln23_reg_1080[0]_i_8 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(indvar_flatten_reg_278[2]),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[2] ),
        .O(\icmp_ln23_reg_1080[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \icmp_ln23_reg_1080[0]_i_9 
       (.I0(indvar_flatten_reg_278[5]),
        .I1(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln23_2_reg_1339_reg_n_5_[5] ),
        .I5(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\icmp_ln23_reg_1080[0]_i_9_n_5 ));
  FDRE \icmp_ln23_reg_1080_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(p_0_in),
        .Q(icmp_ln23_reg_1080),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888888)) 
    \indvar_flatten39_reg_254[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[0]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[10]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[10] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[1]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[2]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[3]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[4]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[5]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[6]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[7]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[8]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(add_ln22_reg_1207[9]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln23_2_reg_1339_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_278[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln23_2_reg_1339_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_278[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln23_2_reg_1339_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_278[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln23_2_reg_1339_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_278[3]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln23_2_reg_1339_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_278[4]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln23_2_reg_1339_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_278[5]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln23_2_reg_1339_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_278[6]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln23_2_reg_1339_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_278[7]),
        .R(indvar_flatten39_reg_254));
  FDRE \kernel1_load_reg_1165_reg[15] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(add_ln41_reg_1389_reg_i_4__0_n_5),
        .Q(kernel1_load_reg_1165),
        .R(1'b0));
  FDRE \kernel_load_reg_1157_reg[12] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(Q[4]),
        .Q(kernel_load_reg_1157),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln41_reg_1197[3]_i_2 
       (.I0(zext_ln41_2_reg_1061_reg[2]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(zext_ln41_2_reg_1061_reg[3]),
        .I3(zext_ln41_2_reg_1061_reg[1]),
        .O(\mul_ln41_reg_1197[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h95C0953F953F6AC0)) 
    \mul_ln41_reg_1197[3]_i_3 
       (.I0(zext_ln41_2_reg_1061_reg[3]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(zext_ln41_2_reg_1061_reg[0]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(zext_ln41_2_reg_1061_reg[2]),
        .I5(zext_ln41_2_reg_1061_reg[1]),
        .O(\mul_ln41_reg_1197[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln41_reg_1197[3]_i_4 
       (.I0(zext_ln41_2_reg_1061_reg[2]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(zext_ln41_2_reg_1061_reg[1]),
        .I3(zext_ln41_2_reg_1061_reg[0]),
        .O(\mul_ln41_reg_1197[3]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln41_reg_1197[3]_i_5 
       (.I0(zext_ln41_2_reg_1061_reg[0]),
        .I1(zext_ln41_2_reg_1061_reg[1]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\mul_ln41_reg_1197[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln41_reg_1197[3]_i_6 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(zext_ln41_2_reg_1061_reg[0]),
        .O(\mul_ln41_reg_1197[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mul_ln41_reg_1197[6]_i_2 
       (.I0(zext_ln41_2_reg_1061_reg[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(zext_ln41_2_reg_1061_reg[2]),
        .I3(zext_ln41_2_reg_1061_reg[3]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(zext_ln41_2_reg_1061_reg[1]),
        .O(\mul_ln41_reg_1197[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h708F0FF00FF00FF0)) 
    \mul_ln41_reg_1197[6]_i_3 
       (.I0(zext_ln41_2_reg_1061_reg[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(zext_ln41_2_reg_1061_reg[2]),
        .I3(zext_ln41_2_reg_1061_reg[3]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(zext_ln41_2_reg_1061_reg[1]),
        .O(\mul_ln41_reg_1197[6]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h3840)) 
    \mul_ln41_reg_1197[6]_i_4 
       (.I0(zext_ln41_2_reg_1061_reg[1]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(zext_ln41_2_reg_1061_reg[3]),
        .I3(zext_ln41_2_reg_1061_reg[2]),
        .O(\mul_ln41_reg_1197[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h700F0000FF0FF000)) 
    \mul_ln41_reg_1197[6]_i_5 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(zext_ln41_2_reg_1061_reg[0]),
        .I2(zext_ln41_2_reg_1061_reg[2]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(zext_ln41_2_reg_1061_reg[3]),
        .I5(zext_ln41_2_reg_1061_reg[1]),
        .O(\mul_ln41_reg_1197[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hDA2A55AAFFF00FF0)) 
    \mul_ln41_reg_1197[6]_i_6 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(zext_ln41_2_reg_1061_reg[0]),
        .I2(zext_ln41_2_reg_1061_reg[2]),
        .I3(zext_ln41_2_reg_1061_reg[3]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I5(zext_ln41_2_reg_1061_reg[1]),
        .O(\mul_ln41_reg_1197[6]_i_6_n_5 ));
  FDRE \mul_ln41_reg_1197_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln41_fu_553_p2[0]),
        .Q(mul_ln41_reg_1197[0]),
        .R(1'b0));
  FDRE \mul_ln41_reg_1197_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln41_fu_553_p2[1]),
        .Q(mul_ln41_reg_1197[1]),
        .R(1'b0));
  FDRE \mul_ln41_reg_1197_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln41_fu_553_p2[2]),
        .Q(mul_ln41_reg_1197[2]),
        .R(1'b0));
  FDRE \mul_ln41_reg_1197_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln41_fu_553_p2[3]),
        .Q(mul_ln41_reg_1197[3]),
        .R(1'b0));
  CARRY4 \mul_ln41_reg_1197_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln41_reg_1197_reg[3]_i_1_n_5 ,\mul_ln41_reg_1197_reg[3]_i_1_n_6 ,\mul_ln41_reg_1197_reg[3]_i_1_n_7 ,\mul_ln41_reg_1197_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln41_reg_1197[3]_i_2_n_5 ,zext_ln41_2_reg_1061_reg[0],zext_ln41_2_reg_1061_reg[0],1'b0}),
        .O(mul_ln41_fu_553_p2[3:0]),
        .S({\mul_ln41_reg_1197[3]_i_3_n_5 ,\mul_ln41_reg_1197[3]_i_4_n_5 ,\mul_ln41_reg_1197[3]_i_5_n_5 ,\mul_ln41_reg_1197[3]_i_6_n_5 }));
  FDRE \mul_ln41_reg_1197_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln41_fu_553_p2[4]),
        .Q(mul_ln41_reg_1197[4]),
        .R(1'b0));
  FDRE \mul_ln41_reg_1197_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln41_fu_553_p2[5]),
        .Q(mul_ln41_reg_1197[5]),
        .R(1'b0));
  FDRE \mul_ln41_reg_1197_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln41_fu_553_p2[6]),
        .Q(mul_ln41_reg_1197[6]),
        .R(1'b0));
  CARRY4 \mul_ln41_reg_1197_reg[6]_i_1 
       (.CI(\mul_ln41_reg_1197_reg[3]_i_1_n_5 ),
        .CO({\NLW_mul_ln41_reg_1197_reg[6]_i_1_CO_UNCONNECTED [3:2],\mul_ln41_reg_1197_reg[6]_i_1_n_7 ,\mul_ln41_reg_1197_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln41_reg_1197[6]_i_2_n_5 ,\mul_ln41_reg_1197[6]_i_3_n_5 }),
        .O({\NLW_mul_ln41_reg_1197_reg[6]_i_1_O_UNCONNECTED [3],mul_ln41_fu_553_p2[6:4]}),
        .S({1'b0,\mul_ln41_reg_1197[6]_i_4_n_5 ,\mul_ln41_reg_1197[6]_i_5_n_5 ,\mul_ln41_reg_1197[6]_i_6_n_5 }));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_41 network_mul_mul_16s_16s_30_1_1_U79
       (.B({network_mul_mul_16s_16s_30_1_1_U79_n_21,network_mul_mul_16s_16s_30_1_1_U79_n_22,network_mul_mul_16s_16s_30_1_1_U79_n_23,network_mul_mul_16s_16s_30_1_1_U79_n_24,network_mul_mul_16s_16s_30_1_1_U79_n_25}),
        .D(trunc_ln_reg_1264),
        .Q(trunc_ln29_reg_1218),
        .ap_clk(ap_clk),
        .kernel1_load_reg_1165(kernel1_load_reg_1165),
        .kernel_load_reg_1157(kernel_load_reg_1157),
        .p(network_mul_mul_16s_16s_30_1_1_U85_n_21),
        .p_0({network_mux_32_16_1_1_x_U75_n_5,network_mux_32_16_1_1_x_U75_n_6,network_mux_32_16_1_1_x_U75_n_7,network_mux_32_16_1_1_x_U75_n_8,network_mux_32_16_1_1_x_U75_n_9,network_mux_32_16_1_1_x_U75_n_10,network_mux_32_16_1_1_x_U75_n_11,network_mux_32_16_1_1_x_U75_n_12}),
        .p_1(p),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_42 network_mul_mul_16s_16s_30_1_1_U80
       (.A(A),
        .B({network_mul_mul_16s_16s_30_1_1_U80_n_22,network_mul_mul_16s_16s_30_1_1_U80_n_23,network_mul_mul_16s_16s_30_1_1_U80_n_24,network_mul_mul_16s_16s_30_1_1_U80_n_25,network_mul_mul_16s_16s_30_1_1_U80_n_26}),
        .P(trunc_ln41_9_reg_1274),
        .Q(ap_CS_fsm_pp0_stage3),
        .ap_clk(ap_clk),
        .kernel1_load_reg_1165(kernel1_load_reg_1165),
        .kernel_load_reg_1157(kernel_load_reg_1157),
        .p(network_mul_mul_16s_16s_30_1_1_U86_n_21),
        .p_0({network_mux_32_16_1_1_x_U76_n_5,network_mux_32_16_1_1_x_U76_n_6,network_mux_32_16_1_1_x_U76_n_7,network_mux_32_16_1_1_x_U76_n_8,network_mux_32_16_1_1_x_U76_n_9,network_mux_32_16_1_1_x_U76_n_10,network_mux_32_16_1_1_x_U76_n_11,network_mux_32_16_1_1_x_U76_n_12}),
        .p_1(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .p_2(add_ln29_reg_1225),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_43 network_mul_mul_16s_16s_30_1_1_U81
       (.B({tmp_4_fu_714_p5[15],tmp_4_fu_714_p5[12:10],tmp_4_fu_714_p5[8:4],tmp_4_fu_714_p5[2:0]}),
        .P(trunc_ln41_s_reg_1309),
        .Q(ap_CS_fsm_pp0_stage4),
        .add_ln35_20_reg_13340(add_ln35_20_reg_13340),
        .ap_clk(ap_clk),
        .kernel_load_reg_1157(kernel_load_reg_1157),
        .\kernel_load_reg_1157_reg[12] (network_mul_mul_16s_16s_30_1_1_U81_n_22),
        .p(network_mul_mul_16s_16s_30_1_1_U85_n_21),
        .p_0(p),
        .p_1(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .p_2(trunc_ln29_reg_1218),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_44 network_mul_mul_16s_16s_30_1_1_U82
       (.A(A),
        .B({tmp_5_fu_723_p5[15],tmp_5_fu_723_p5[12:10],tmp_5_fu_723_p5[8:4],tmp_5_fu_723_p5[2:0]}),
        .P(trunc_ln41_8_reg_1319),
        .Q(trunc_ln29_reg_1218),
        .add_ln35_20_reg_13340(add_ln35_20_reg_13340),
        .ap_clk(ap_clk),
        .kernel_load_reg_1157(kernel_load_reg_1157),
        .\kernel_load_reg_1157_reg[12] (network_mul_mul_16s_16s_30_1_1_U82_n_21),
        .p(network_mul_mul_16s_16s_30_1_1_U86_n_21),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_45 network_mul_mul_16s_16s_30_1_1_U83
       (.B({network_mul_mul_16s_16s_30_1_1_U79_n_21,network_mul_mul_16s_16s_30_1_1_U79_n_22,network_mux_32_16_1_1_x_U75_n_5,network_mux_32_16_1_1_x_U75_n_6,network_mux_32_16_1_1_x_U75_n_7,network_mux_32_16_1_1_x_U75_n_8,network_mux_32_16_1_1_x_U75_n_9,network_mux_32_16_1_1_x_U75_n_10,network_mul_mul_16s_16s_30_1_1_U79_n_23,network_mul_mul_16s_16s_30_1_1_U79_n_24,network_mux_32_16_1_1_x_U75_n_11,network_mul_mul_16s_16s_30_1_1_U79_n_25,network_mux_32_16_1_1_x_U75_n_12}),
        .D({network_mul_mul_16s_16s_30_1_1_U83_n_5,network_mul_mul_16s_16s_30_1_1_U83_n_6,network_mul_mul_16s_16s_30_1_1_U83_n_7,network_mul_mul_16s_16s_30_1_1_U83_n_8,network_mul_mul_16s_16s_30_1_1_U83_n_9,network_mul_mul_16s_16s_30_1_1_U83_n_10,network_mul_mul_16s_16s_30_1_1_U83_n_11,network_mul_mul_16s_16s_30_1_1_U83_n_12,network_mul_mul_16s_16s_30_1_1_U83_n_13,network_mul_mul_16s_16s_30_1_1_U83_n_14,network_mul_mul_16s_16s_30_1_1_U83_n_15,network_mul_mul_16s_16s_30_1_1_U83_n_16,network_mul_mul_16s_16s_30_1_1_U83_n_17,network_mul_mul_16s_16s_30_1_1_U83_n_18,network_mul_mul_16s_16s_30_1_1_U83_n_19,network_mul_mul_16s_16s_30_1_1_U83_n_20}),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_30_1_1_U85_n_21),
        .p_0(p),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_46 network_mul_mul_16s_16s_30_1_1_U84
       (.A(A),
        .B({network_mul_mul_16s_16s_30_1_1_U80_n_22,network_mul_mul_16s_16s_30_1_1_U80_n_23,network_mux_32_16_1_1_x_U76_n_5,network_mux_32_16_1_1_x_U76_n_6,network_mux_32_16_1_1_x_U76_n_7,network_mux_32_16_1_1_x_U76_n_8,network_mux_32_16_1_1_x_U76_n_9,network_mux_32_16_1_1_x_U76_n_10,network_mul_mul_16s_16s_30_1_1_U80_n_24,network_mul_mul_16s_16s_30_1_1_U80_n_25,network_mux_32_16_1_1_x_U76_n_11,network_mul_mul_16s_16s_30_1_1_U80_n_26,network_mux_32_16_1_1_x_U76_n_12}),
        .E(add_ln41_11_reg_13640),
        .P(trunc_ln41_2_reg_1354),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_30_1_1_U86_n_21),
        .p_0(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_47 network_mul_mul_16s_16s_30_1_1_U85
       (.B({tmp_4_fu_714_p5[15],tmp_4_fu_714_p5[12:10],network_mul_mul_16s_16s_30_1_1_U81_n_22,tmp_4_fu_714_p5[8:4],tmp_4_fu_714_p5[2:0]}),
        .E(p_8_in),
        .P(trunc_ln41_3_reg_1369),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .add_ln35_20_reg_13340(add_ln35_20_reg_13340),
        .\ap_CS_fsm_reg[2] (network_mul_mul_16s_16s_30_1_1_U85_n_21),
        .\ap_CS_fsm_reg[3] (reg_3111),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p(p),
        .p_0(ap_enable_reg_pp0_iter1_reg_n_5),
        .p_1(\icmp_ln22_reg_1071_pp0_iter1_reg_reg_n_5_[0] ),
        .reg_31112_out(reg_31112_out),
        .\select_ln29_19_reg_1212_reg[0] (\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_48 network_mul_mul_16s_16s_30_1_1_U86
       (.A(A),
        .B({tmp_5_fu_723_p5[15],tmp_5_fu_723_p5[12:10],network_mul_mul_16s_16s_30_1_1_U82_n_21,tmp_5_fu_723_p5[8:4],tmp_5_fu_723_p5[2:0]}),
        .E(p_8_in),
        .P(trunc_ln41_4_reg_1374),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .add_ln35_20_reg_13340(add_ln35_20_reg_13340),
        .\ap_CS_fsm_reg[4] (network_mul_mul_16s_16s_30_1_1_U86_n_21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .indvar_flatten39_reg_2540(indvar_flatten39_reg_2540),
        .\out_d_0_reg_266_reg[0] (\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .\out_d_0_reg_266_reg[0]_0 (ap_enable_reg_pp0_iter1_reg_n_5),
        .p(\icmp_ln22_reg_1071_pp0_iter1_reg_reg_n_5_[0] ),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
  design_1_network_0_0_network_mux_32_16_1_1_x_49 network_mux_32_16_1_1_x_U75
       (.B({network_mux_32_16_1_1_x_U75_n_5,network_mux_32_16_1_1_x_U75_n_6,network_mux_32_16_1_1_x_U75_n_7,network_mux_32_16_1_1_x_U75_n_8,network_mux_32_16_1_1_x_U75_n_9,network_mux_32_16_1_1_x_U75_n_10,network_mux_32_16_1_1_x_U75_n_11,network_mux_32_16_1_1_x_U75_n_12}),
        .Q(trunc_ln29_reg_1218),
        .kernel1_load_reg_1165(kernel1_load_reg_1165),
        .kernel_load_reg_1157(kernel_load_reg_1157));
  design_1_network_0_0_network_mux_32_16_1_1_x_50 network_mux_32_16_1_1_x_U76
       (.B({network_mux_32_16_1_1_x_U76_n_5,network_mux_32_16_1_1_x_U76_n_6,network_mux_32_16_1_1_x_U76_n_7,network_mux_32_16_1_1_x_U76_n_8,network_mux_32_16_1_1_x_U76_n_9,network_mux_32_16_1_1_x_U76_n_10,network_mux_32_16_1_1_x_U76_n_11,network_mux_32_16_1_1_x_U76_n_12}),
        .Q(add_ln29_reg_1225),
        .kernel1_load_reg_1165(kernel1_load_reg_1165),
        .kernel_load_reg_1157(kernel_load_reg_1157));
  design_1_network_0_0_network_mux_32_16_1_1_x_51 network_mux_32_16_1_1_x_U77
       (.B({tmp_4_fu_714_p5[15],tmp_4_fu_714_p5[12:10],tmp_4_fu_714_p5[8:4],tmp_4_fu_714_p5[2:0]}),
        .Q(trunc_ln29_reg_1218),
        .kernel1_load_reg_1165(kernel1_load_reg_1165),
        .kernel_load_reg_1157(kernel_load_reg_1157));
  design_1_network_0_0_network_mux_32_16_1_1_x_52 network_mux_32_16_1_1_x_U78
       (.B({tmp_5_fu_723_p5[15],tmp_5_fu_723_p5[12:10],tmp_5_fu_723_p5[8:4],tmp_5_fu_723_p5[2:0]}),
        .Q(trunc_ln29_reg_1218),
        .kernel1_load_reg_1165(kernel1_load_reg_1165),
        .kernel_load_reg_1157(kernel_load_reg_1157));
  FDRE \out_d_0_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .Q(out_d_0_reg_266[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .Q(out_d_0_reg_266[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(\select_ln29_19_reg_1212_reg_n_5_[2] ),
        .Q(out_d_0_reg_266[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(select_ln29_19_reg_1212),
        .Q(out_d_0_reg_266[3]),
        .R(indvar_flatten39_reg_254));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \out_d_reg_1075[0]_i_1 
       (.I0(out_d_0_reg_266[0]),
        .I1(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .O(\out_d_reg_1075[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \out_d_reg_1075[1]_i_1 
       (.I0(out_d_0_reg_266[0]),
        .I1(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .I2(out_d_0_reg_266[1]),
        .I3(indvar_flatten39_reg_2540),
        .I4(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .O(\out_d_reg_1075[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \out_d_reg_1075[2]_i_1 
       (.I0(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .I1(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .I2(out_d_0_reg_266[1]),
        .I3(out_d_0_reg_266[2]),
        .I4(indvar_flatten39_reg_2540),
        .I5(\select_ln29_19_reg_1212_reg_n_5_[2] ),
        .O(\out_d_reg_1075[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7F7F7F8080807F80)) 
    \out_d_reg_1075[3]_i_1 
       (.I0(\zext_ln41_2_reg_1061[1]_i_1_n_5 ),
        .I1(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .I2(\zext_ln41_2_reg_1061[2]_i_1_n_5 ),
        .I3(out_d_0_reg_266[3]),
        .I4(indvar_flatten39_reg_2540),
        .I5(select_ln29_19_reg_1212),
        .O(\out_d_reg_1075[3]_i_1_n_5 ));
  FDRE \out_d_reg_1075_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(\out_d_reg_1075[0]_i_1_n_5 ),
        .Q(out_d_reg_1075[0]),
        .R(1'b0));
  FDRE \out_d_reg_1075_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(\out_d_reg_1075[1]_i_1_n_5 ),
        .Q(out_d_reg_1075[1]),
        .R(1'b0));
  FDRE \out_d_reg_1075_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(\out_d_reg_1075[2]_i_1_n_5 ),
        .Q(out_d_reg_1075[2]),
        .R(1'b0));
  FDRE \out_d_reg_1075_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(\out_d_reg_1075[3]_i_1_n_5 ),
        .Q(out_d_reg_1075[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(select_ln23_reg_1299[0]),
        .Q(out_h_0_reg_289[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_h_0_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(select_ln23_reg_1299[1]),
        .Q(out_h_0_reg_289[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_h_0_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(select_ln23_reg_1299[2]),
        .Q(out_h_0_reg_289[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_h_0_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(select_ln23_reg_1299[3]),
        .Q(out_h_0_reg_289[3]),
        .R(indvar_flatten39_reg_254));
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \out_h_reg_1104[0]_i_1 
       (.I0(p_0_in),
        .I1(select_ln23_reg_1299[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_h_0_reg_289[0]),
        .O(zext_ln35_3_cast_mid_fu_473_p1[0]));
  LUT6 #(
    .INIT(64'h455555548AAAAAA8)) 
    \out_h_reg_1104[1]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .I1(\icmp_ln23_reg_1080[0]_i_2_n_5 ),
        .I2(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_282_p4[7]),
        .I5(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .O(zext_ln35_3_cast_mid_fu_473_p1[1]));
  LUT6 #(
    .INIT(64'h7700770788008808)) 
    \out_h_reg_1104[2]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .I1(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .I2(\out_h_reg_1104[2]_i_2_n_5 ),
        .I3(\icmp_ln23_reg_1080[0]_i_2_n_5 ),
        .I4(\out_h_reg_1104[2]_i_3_n_5 ),
        .I5(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .O(zext_ln35_3_cast_mid_fu_473_p1[2]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \out_h_reg_1104[2]_i_2 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[6] ),
        .I2(indvar_flatten_reg_278[6]),
        .I3(indvar_flatten_reg_278[7]),
        .I4(indvar_flatten39_reg_2540),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[7] ),
        .O(\out_h_reg_1104[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    \out_h_reg_1104[2]_i_3 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(\select_ln23_2_reg_1339_reg_n_5_[6] ),
        .I2(indvar_flatten_reg_278[6]),
        .I3(indvar_flatten_reg_278[7]),
        .I4(indvar_flatten39_reg_2540),
        .I5(\select_ln23_2_reg_1339_reg_n_5_[7] ),
        .O(\out_h_reg_1104[2]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \out_h_reg_1104[3]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .I1(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .I2(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .I3(p_0_in),
        .I4(ap_phi_mux_out_h_0_phi_fu_293_p4[3]),
        .O(zext_ln35_3_cast_mid_fu_473_p1[3]));
  FDRE \out_h_reg_1104_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(zext_ln35_3_cast_mid_fu_473_p1[0]),
        .Q(out_h_reg_1104[0]),
        .R(1'b0));
  FDRE \out_h_reg_1104_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(zext_ln35_3_cast_mid_fu_473_p1[1]),
        .Q(out_h_reg_1104[1]),
        .R(1'b0));
  FDRE \out_h_reg_1104_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(zext_ln35_3_cast_mid_fu_473_p1[2]),
        .Q(out_h_reg_1104[2]),
        .R(1'b0));
  FDRE \out_h_reg_1104_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(zext_ln35_3_cast_mid_fu_473_p1[3]),
        .Q(out_h_reg_1104[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \out_w_0_mid2_reg_1109[0]_i_1 
       (.I0(out_w_reg_1181[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_w_0_reg_300[0]),
        .O(\out_w_0_mid2_reg_1109[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1109[1]_i_1 
       (.I0(out_w_reg_1181[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(out_w_0_reg_300[1]),
        .O(\out_w_0_mid2_reg_1109[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1109[2]_i_1 
       (.I0(out_w_reg_1181[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(out_w_0_reg_300[2]),
        .O(\out_w_0_mid2_reg_1109[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h4440)) 
    \out_w_0_mid2_reg_1109[3]_i_1 
       (.I0(icmp_ln22_fu_392_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(p_0_in),
        .I3(p_1_in),
        .O(out_w_0_mid2_reg_1109));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \out_w_0_mid2_reg_1109[3]_i_2 
       (.I0(out_w_reg_1181[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_w_0_reg_300[3]),
        .O(\out_w_0_mid2_reg_1109[3]_i_2_n_5 ));
  FDRE \out_w_0_mid2_reg_1109_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(\out_w_0_mid2_reg_1109[0]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .R(out_w_0_mid2_reg_1109));
  FDRE \out_w_0_mid2_reg_1109_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(\out_w_0_mid2_reg_1109[1]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .R(out_w_0_mid2_reg_1109));
  FDRE \out_w_0_mid2_reg_1109_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(\out_w_0_mid2_reg_1109[2]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .R(out_w_0_mid2_reg_1109));
  FDRE \out_w_0_mid2_reg_1109_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(\out_w_0_mid2_reg_1109[3]_i_2_n_5 ),
        .Q(\out_w_0_mid2_reg_1109_reg_n_5_[3] ),
        .R(out_w_0_mid2_reg_1109));
  FDRE \out_w_0_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(out_w_reg_1181[0]),
        .Q(out_w_0_reg_300[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_w_0_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(out_w_reg_1181[1]),
        .Q(out_w_0_reg_300[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_w_0_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(out_w_reg_1181[2]),
        .Q(out_w_0_reg_300[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_w_0_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_2540),
        .D(out_w_reg_1181[3]),
        .Q(out_w_0_reg_300[3]),
        .R(indvar_flatten39_reg_254));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1181[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .O(\out_w_reg_1181[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1181[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .O(\out_w_reg_1181[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_1181[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .O(\out_w_reg_1181[2]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_reg_1181[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(out_w_reg_11810));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_1181[3]_i_2 
       (.I0(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1109_reg_n_5_[3] ),
        .O(\out_w_reg_1181[3]_i_2_n_5 ));
  FDRE \out_w_reg_1181_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_11810),
        .D(\out_w_reg_1181[0]_i_1_n_5 ),
        .Q(out_w_reg_1181[0]),
        .R(1'b0));
  FDRE \out_w_reg_1181_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_11810),
        .D(\out_w_reg_1181[1]_i_1_n_5 ),
        .Q(out_w_reg_1181[1]),
        .R(1'b0));
  FDRE \out_w_reg_1181_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_11810),
        .D(\out_w_reg_1181[2]_i_1_n_5 ),
        .Q(out_w_reg_1181[2]),
        .R(1'b0));
  FDRE \out_w_reg_1181_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_11810),
        .D(\out_w_reg_1181[3]_i_2_n_5 ),
        .Q(out_w_reg_1181[3]),
        .R(1'b0));
  MUXF7 ram_reg_0_i_1
       (.I0(ram_reg_0_i_35__0_n_5),
        .I1(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[25] ),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    ram_reg_0_i_102
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_0_i_210_n_5),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln35_18_fu_787_p2[10]),
        .O(\ap_CS_fsm_reg[5]_3 ));
  CARRY4 ram_reg_0_i_109
       (.CI(1'b0),
        .CO({ram_reg_0_i_109_n_5,ram_reg_0_i_109_n_6,ram_reg_0_i_109_n_7,ram_reg_0_i_109_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_123_n_5,ram_reg_0_i_124_n_5,ram_reg_0_i_125_n_5,1'b0}),
        .O(output_r_d0[3:0]),
        .S({ram_reg_0_i_126_n_5,ram_reg_0_i_127_n_5,ram_reg_0_i_128_n_5,ram_reg_0_i_129_n_5}));
  LUT6 #(
    .INIT(64'h0054000000000000)) 
    ram_reg_0_i_112__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\icmp_ln22_reg_1071_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_0_i_114__0
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ram_reg_0_1),
        .I3(ram_reg_0_i_64),
        .I4(ram_reg_0_i_64_0),
        .I5(ram_reg_0_i_64_1),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_122
       (.I0(add_ln35_18_fu_787_p2[0]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_234_n_5),
        .I3(ram_reg_0_1),
        .I4(input_r_address1[0]),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[5]_4 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_123
       (.I0(add_ln41_9_reg_1379[2]),
        .I1(add_ln41_11_reg_1364[2]),
        .I2(add_ln41_16_reg_1394[2]),
        .O(ram_reg_0_i_123_n_5));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_124
       (.I0(add_ln41_9_reg_1379[1]),
        .I1(add_ln41_11_reg_1364[1]),
        .I2(add_ln41_16_reg_1394[1]),
        .O(ram_reg_0_i_124_n_5));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_125
       (.I0(add_ln41_9_reg_1379[0]),
        .I1(add_ln41_11_reg_1364[0]),
        .I2(add_ln41_16_reg_1394[0]),
        .O(ram_reg_0_i_125_n_5));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_126
       (.I0(add_ln41_9_reg_1379[3]),
        .I1(add_ln41_11_reg_1364[3]),
        .I2(add_ln41_16_reg_1394[3]),
        .I3(ram_reg_0_i_123_n_5),
        .O(ram_reg_0_i_126_n_5));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_127
       (.I0(add_ln41_9_reg_1379[2]),
        .I1(add_ln41_11_reg_1364[2]),
        .I2(add_ln41_16_reg_1394[2]),
        .I3(ram_reg_0_i_124_n_5),
        .O(ram_reg_0_i_127_n_5));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_128
       (.I0(add_ln41_9_reg_1379[1]),
        .I1(add_ln41_11_reg_1364[1]),
        .I2(add_ln41_16_reg_1394[1]),
        .I3(ram_reg_0_i_125_n_5),
        .O(ram_reg_0_i_128_n_5));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_129
       (.I0(add_ln41_9_reg_1379[0]),
        .I1(add_ln41_11_reg_1364[0]),
        .I2(add_ln41_16_reg_1394[0]),
        .O(ram_reg_0_i_129_n_5));
  LUT6 #(
    .INIT(64'h0000000000022222)) 
    ram_reg_0_i_131
       (.I0(ram_reg_0_i_35__0_0),
        .I1(ram_reg_0_i_35__0_1),
        .I2(grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1),
        .I3(ram_reg_0_i_250_n_5),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_i_35__0_2),
        .O(ram_reg_0_i_131_n_5));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    ram_reg_0_i_138
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_157
       (.I0(ram_reg_0_i_269_n_5),
        .I1(add_ln35_19_fu_796_p2[10]),
        .I2(add_ln35_20_reg_1334[10]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ram_reg_0_i_250_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    ram_reg_0_i_162
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_276_n_5),
        .I2(add_ln35_20_reg_1334[9]),
        .I3(add_ln35_19_fu_796_p2[9]),
        .I4(ram_reg_0_i_277_n_5),
        .I5(ram_reg_0_i_278_n_5),
        .O(\add_ln35_20_reg_1334_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    ram_reg_0_i_165
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_276_n_5),
        .I2(add_ln35_20_reg_1334[8]),
        .I3(add_ln35_19_fu_796_p2[8]),
        .I4(ram_reg_0_i_277_n_5),
        .I5(ram_reg_0_i_285_n_5),
        .O(\add_ln35_20_reg_1334_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    ram_reg_0_i_169
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_276_n_5),
        .I2(add_ln35_20_reg_1334[7]),
        .I3(add_ln35_19_fu_796_p2[7]),
        .I4(ram_reg_0_i_277_n_5),
        .I5(ram_reg_0_i_299_n_5),
        .O(\add_ln35_20_reg_1334_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    ram_reg_0_i_172
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_276_n_5),
        .I2(add_ln35_20_reg_1334[6]),
        .I3(add_ln35_19_fu_796_p2[6]),
        .I4(ram_reg_0_i_277_n_5),
        .I5(ram_reg_0_i_303_n_5),
        .O(\add_ln35_20_reg_1334_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    ram_reg_0_i_176
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_276_n_5),
        .I2(add_ln35_20_reg_1334[5]),
        .I3(add_ln35_19_fu_796_p2[5]),
        .I4(ram_reg_0_i_277_n_5),
        .I5(ram_reg_0_i_311_n_5),
        .O(\add_ln35_20_reg_1334_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    ram_reg_0_i_179
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_276_n_5),
        .I2(add_ln35_20_reg_1334[4]),
        .I3(add_ln35_19_fu_796_p2[4]),
        .I4(ram_reg_0_i_277_n_5),
        .I5(ram_reg_0_i_315_n_5),
        .O(\add_ln35_20_reg_1334_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    ram_reg_0_i_183
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_276_n_5),
        .I2(add_ln35_20_reg_1334[3]),
        .I3(add_ln35_19_fu_796_p2[3]),
        .I4(ram_reg_0_i_277_n_5),
        .I5(ram_reg_0_i_329_n_5),
        .O(\add_ln35_20_reg_1334_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    ram_reg_0_i_187
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_276_n_5),
        .I2(add_ln35_20_reg_1334[2]),
        .I3(add_ln35_19_fu_796_p2[2]),
        .I4(ram_reg_0_i_277_n_5),
        .I5(ram_reg_0_i_333_n_5),
        .O(\add_ln35_20_reg_1334_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    ram_reg_0_i_191
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_276_n_5),
        .I2(add_ln35_20_reg_1334[1]),
        .I3(add_ln35_19_fu_796_p2[1]),
        .I4(ram_reg_0_i_277_n_5),
        .I5(ram_reg_0_i_341_n_5),
        .O(\add_ln35_20_reg_1334_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000002A2A2A)) 
    ram_reg_0_i_194
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_276_n_5),
        .I2(add_ln35_20_reg_1334[0]),
        .I3(add_ln35_19_fu_796_p2[0]),
        .I4(ram_reg_0_i_277_n_5),
        .I5(ram_reg_0_i_346_n_5),
        .O(\add_ln35_20_reg_1334_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_210
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_357_n_10),
        .I2(add_ln35_14_fu_607_p2[10]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[10]),
        .O(ram_reg_0_i_210_n_5));
  CARRY4 ram_reg_0_i_211
       (.CI(ram_reg_0_i_360_n_5),
        .CO({NLW_ram_reg_0_i_211_CO_UNCONNECTED[3:2],ram_reg_0_i_211_n_7,ram_reg_0_i_211_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_2_0_mid2_reg_1230[9:8]}),
        .O({NLW_ram_reg_0_i_211_O_UNCONNECTED[3],add_ln35_18_fu_787_p2[10:8]}),
        .S({1'b0,tmp5_2_0_mid2_reg_1230[10:8]}));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_212
       (.I0(add_ln35_18_fu_787_p2[9]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_361_n_5),
        .I3(ram_reg_0_1),
        .I4(input_r_address1[9]),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[5]_13 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_215
       (.I0(add_ln35_18_fu_787_p2[8]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_362_n_5),
        .I3(ram_reg_0_1),
        .I4(input_r_address1[8]),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[5]_12 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_218
       (.I0(add_ln35_18_fu_787_p2[7]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_365_n_5),
        .I3(ram_reg_0_1),
        .I4(input_r_address1[7]),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[5]_11 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_220
       (.I0(add_ln35_18_fu_787_p2[6]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_366_n_5),
        .I3(ram_reg_0_1),
        .I4(input_r_address1[6]),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[5]_10 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_222
       (.I0(add_ln35_18_fu_787_p2[5]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_367_n_5),
        .I3(ram_reg_0_1),
        .I4(input_r_address1[5]),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[5]_9 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_224
       (.I0(add_ln35_18_fu_787_p2[4]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_368_n_5),
        .I3(ram_reg_0_1),
        .I4(input_r_address1[4]),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[5]_8 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_227
       (.I0(add_ln35_18_fu_787_p2[3]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_375_n_5),
        .I3(ram_reg_0_1),
        .I4(input_r_address1[3]),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[5]_7 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_229
       (.I0(add_ln35_18_fu_787_p2[2]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_376_n_5),
        .I3(ram_reg_0_1),
        .I4(input_r_address1[2]),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_231
       (.I0(add_ln35_18_fu_787_p2[1]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ram_reg_0_i_377_n_5),
        .I3(ram_reg_0_1),
        .I4(input_r_address1[1]),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[5]_5 ));
  CARRY4 ram_reg_0_i_233
       (.CI(1'b0),
        .CO({ram_reg_0_i_233_n_5,ram_reg_0_i_233_n_6,ram_reg_0_i_233_n_7,ram_reg_0_i_233_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1230[3:0]),
        .O(add_ln35_18_fu_787_p2[3:0]),
        .S({ram_reg_0_i_379_n_5,ram_reg_0_i_380_n_5,ram_reg_0_i_381_n_5,ram_reg_0_i_382_n_5}));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_234
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_383_n_12),
        .I2(add_ln35_14_fu_607_p2[0]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[0]),
        .O(ram_reg_0_i_234_n_5));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_250
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_0_i_250_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_269
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_429_n_10),
        .I2(add_ln35_15_fu_617_p2[10]),
        .I3(add_ln35_17_fu_741_p2[10]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_269_n_5));
  CARRY4 ram_reg_0_i_270
       (.CI(ram_reg_0_i_298_n_5),
        .CO({NLW_ram_reg_0_i_270_CO_UNCONNECTED[3:2],ram_reg_0_i_270_n_7,ram_reg_0_i_270_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_2_0_mid2_reg_1230[9:8]}),
        .O({NLW_ram_reg_0_i_270_O_UNCONNECTED[3],add_ln35_19_fu_796_p2[10:8]}),
        .S({1'b0,tmp5_2_0_mid2_reg_1230[10:8]}));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_276
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_276_n_5));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    ram_reg_0_i_277
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_277_n_5));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    ram_reg_0_i_278
       (.I0(input_r_address01),
        .I1(add_ln35_17_fu_741_p2[9]),
        .I2(add_ln35_15_fu_617_p2[9]),
        .I3(ram_reg_0_i_429_n_11),
        .I4(add_ln22_reg_12070),
        .I5(ram_reg_0_i_433_n_5),
        .O(ram_reg_0_i_278_n_5));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    ram_reg_0_i_285
       (.I0(input_r_address01),
        .I1(add_ln35_17_fu_741_p2[8]),
        .I2(add_ln35_15_fu_617_p2[8]),
        .I3(ram_reg_0_i_429_n_12),
        .I4(add_ln22_reg_12070),
        .I5(ram_reg_0_i_433_n_5),
        .O(ram_reg_0_i_285_n_5));
  CARRY4 ram_reg_0_i_298
       (.CI(ram_reg_0_i_328_n_5),
        .CO({ram_reg_0_i_298_n_5,ram_reg_0_i_298_n_6,ram_reg_0_i_298_n_7,ram_reg_0_i_298_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1230[7:4]),
        .O(add_ln35_19_fu_796_p2[7:4]),
        .S(tmp5_2_0_mid2_reg_1230[7:4]));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    ram_reg_0_i_299
       (.I0(input_r_address01),
        .I1(add_ln35_17_fu_741_p2[7]),
        .I2(add_ln35_15_fu_617_p2[7]),
        .I3(ram_reg_0_i_441_n_9),
        .I4(add_ln22_reg_12070),
        .I5(ram_reg_0_i_433_n_5),
        .O(ram_reg_0_i_299_n_5));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    ram_reg_0_i_303
       (.I0(input_r_address01),
        .I1(add_ln35_17_fu_741_p2[6]),
        .I2(add_ln35_15_fu_617_p2[6]),
        .I3(ram_reg_0_i_441_n_10),
        .I4(add_ln22_reg_12070),
        .I5(ram_reg_0_i_433_n_5),
        .O(ram_reg_0_i_303_n_5));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    ram_reg_0_i_311
       (.I0(input_r_address01),
        .I1(add_ln35_17_fu_741_p2[5]),
        .I2(add_ln35_15_fu_617_p2[5]),
        .I3(ram_reg_0_i_441_n_11),
        .I4(add_ln22_reg_12070),
        .I5(ram_reg_0_i_433_n_5),
        .O(ram_reg_0_i_311_n_5));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    ram_reg_0_i_315
       (.I0(input_r_address01),
        .I1(add_ln35_17_fu_741_p2[4]),
        .I2(add_ln35_15_fu_617_p2[4]),
        .I3(ram_reg_0_i_441_n_12),
        .I4(add_ln22_reg_12070),
        .I5(ram_reg_0_i_433_n_5),
        .O(ram_reg_0_i_315_n_5));
  CARRY4 ram_reg_0_i_328
       (.CI(1'b0),
        .CO({ram_reg_0_i_328_n_5,ram_reg_0_i_328_n_6,ram_reg_0_i_328_n_7,ram_reg_0_i_328_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1230[3:0]),
        .O(add_ln35_19_fu_796_p2[3:0]),
        .S({ram_reg_0_i_456_n_5,ram_reg_0_i_457_n_5,ram_reg_0_i_458_n_5,ram_reg_0_i_459_n_5}));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    ram_reg_0_i_329
       (.I0(input_r_address01),
        .I1(add_ln35_17_fu_741_p2[3]),
        .I2(add_ln35_15_fu_617_p2[3]),
        .I3(ram_reg_0_i_462_n_9),
        .I4(add_ln22_reg_12070),
        .I5(ram_reg_0_i_433_n_5),
        .O(ram_reg_0_i_329_n_5));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    ram_reg_0_i_333
       (.I0(input_r_address01),
        .I1(add_ln35_17_fu_741_p2[2]),
        .I2(add_ln35_15_fu_617_p2[2]),
        .I3(ram_reg_0_i_462_n_10),
        .I4(add_ln22_reg_12070),
        .I5(ram_reg_0_i_433_n_5),
        .O(ram_reg_0_i_333_n_5));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    ram_reg_0_i_341
       (.I0(input_r_address01),
        .I1(add_ln35_17_fu_741_p2[1]),
        .I2(add_ln35_15_fu_617_p2[1]),
        .I3(ram_reg_0_i_462_n_11),
        .I4(add_ln22_reg_12070),
        .I5(ram_reg_0_i_433_n_5),
        .O(ram_reg_0_i_341_n_5));
  LUT6 #(
    .INIT(64'h00000000D8D8DD88)) 
    ram_reg_0_i_346
       (.I0(input_r_address01),
        .I1(add_ln35_17_fu_741_p2[0]),
        .I2(add_ln35_15_fu_617_p2[0]),
        .I3(ram_reg_0_i_462_n_12),
        .I4(add_ln22_reg_12070),
        .I5(ram_reg_0_i_433_n_5),
        .O(ram_reg_0_i_346_n_5));
  LUT6 #(
    .INIT(64'hCCCCDDCFFFFFDDCF)) 
    ram_reg_0_i_34__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_479_output_r_address0),
        .I1(ram_reg_0_2),
        .I2(output_r_address0),
        .I3(MemBank_B_address01),
        .I4(Q[0]),
        .I5(ram_reg_0_6),
        .O(add_ln41_reg_1389_reg_0));
  CARRY4 ram_reg_0_i_357
       (.CI(ram_reg_0_i_471_n_5),
        .CO({NLW_ram_reg_0_i_357_CO_UNCONNECTED[3:2],ram_reg_0_i_357_n_7,ram_reg_0_i_357_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_357_O_UNCONNECTED[3],ram_reg_0_i_357_n_10,ram_reg_0_i_357_n_11,ram_reg_0_i_357_n_12}),
        .S({1'b0,tmp5_0_0_mid2_fu_500_p2[10:8]}));
  CARRY4 ram_reg_0_i_358
       (.CI(ram_reg_0_i_472_n_5),
        .CO({NLW_ram_reg_0_i_358_CO_UNCONNECTED[3:2],ram_reg_0_i_358_n_7,ram_reg_0_i_358_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_358_O_UNCONNECTED[3],add_ln35_14_fu_607_p2[10:8]}),
        .S({1'b0,tmp5_0_0_mid2_reg_1133[10:8]}));
  CARRY4 ram_reg_0_i_359
       (.CI(ram_reg_0_i_473_n_5),
        .CO({NLW_ram_reg_0_i_359_CO_UNCONNECTED[3:2],ram_reg_0_i_359_n_7,ram_reg_0_i_359_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_1_0_mid2_reg_1138[9:8]}),
        .O({NLW_ram_reg_0_i_359_O_UNCONNECTED[3],add_ln35_16_fu_732_p2[10:8]}),
        .S({1'b0,tmp5_1_0_mid2_reg_1138[10:8]}));
  LUT6 #(
    .INIT(64'h0000000055555111)) 
    ram_reg_0_i_35__0
       (.I0(ram_reg_0_i_131_n_5),
        .I1(ram_reg_0_7),
        .I2(output_r_ce0),
        .I3(Q[5]),
        .I4(ram_reg_0_8),
        .I5(ram_reg_0_9),
        .O(ram_reg_0_i_35__0_n_5));
  CARRY4 ram_reg_0_i_360
       (.CI(ram_reg_0_i_233_n_5),
        .CO({ram_reg_0_i_360_n_5,ram_reg_0_i_360_n_6,ram_reg_0_i_360_n_7,ram_reg_0_i_360_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_2_0_mid2_reg_1230[7:4]),
        .O(add_ln35_18_fu_787_p2[7:4]),
        .S(tmp5_2_0_mid2_reg_1230[7:4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_361
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_357_n_11),
        .I2(add_ln35_14_fu_607_p2[9]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[9]),
        .O(ram_reg_0_i_361_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_362
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_357_n_12),
        .I2(add_ln35_14_fu_607_p2[8]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[8]),
        .O(ram_reg_0_i_362_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_365
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_471_n_9),
        .I2(add_ln35_14_fu_607_p2[7]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[7]),
        .O(ram_reg_0_i_365_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_366
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_471_n_10),
        .I2(add_ln35_14_fu_607_p2[6]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[6]),
        .O(ram_reg_0_i_366_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_367
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_471_n_11),
        .I2(add_ln35_14_fu_607_p2[5]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[5]),
        .O(ram_reg_0_i_367_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_368
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_471_n_12),
        .I2(add_ln35_14_fu_607_p2[4]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[4]),
        .O(ram_reg_0_i_368_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_375
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_383_n_9),
        .I2(add_ln35_14_fu_607_p2[3]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[3]),
        .O(ram_reg_0_i_375_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_376
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_383_n_10),
        .I2(add_ln35_14_fu_607_p2[2]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[2]),
        .O(ram_reg_0_i_376_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_377
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_383_n_11),
        .I2(add_ln35_14_fu_607_p2[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln35_16_fu_732_p2[1]),
        .O(ram_reg_0_i_377_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_379
       (.I0(tmp5_2_0_mid2_reg_1230[3]),
        .I1(zext_ln35_13_reg_1145[3]),
        .O(ram_reg_0_i_379_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_380
       (.I0(tmp5_2_0_mid2_reg_1230[2]),
        .I1(zext_ln35_13_reg_1145[2]),
        .O(ram_reg_0_i_380_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_381
       (.I0(tmp5_2_0_mid2_reg_1230[1]),
        .I1(zext_ln35_13_reg_1145[1]),
        .O(ram_reg_0_i_381_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_382
       (.I0(tmp5_2_0_mid2_reg_1230[0]),
        .I1(zext_ln35_13_reg_1145[0]),
        .O(ram_reg_0_i_382_n_5));
  CARRY4 ram_reg_0_i_383
       (.CI(1'b0),
        .CO({ram_reg_0_i_383_n_5,ram_reg_0_i_383_n_6,ram_reg_0_i_383_n_7,ram_reg_0_i_383_n_8}),
        .CYINIT(1'b0),
        .DI({tmp5_0_0_mid2_fu_500_p2[3:1],ram_reg_0_i_486_n_5}),
        .O({ram_reg_0_i_383_n_9,ram_reg_0_i_383_n_10,ram_reg_0_i_383_n_11,ram_reg_0_i_383_n_12}),
        .S({ram_reg_0_i_487_n_5,ram_reg_0_i_488_n_5,ram_reg_0_i_489_n_5,ram_reg_0_i_490_n_5}));
  CARRY4 ram_reg_0_i_384
       (.CI(1'b0),
        .CO({ram_reg_0_i_384_n_5,ram_reg_0_i_384_n_6,ram_reg_0_i_384_n_7,ram_reg_0_i_384_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_0_0_mid2_reg_1133[3:0]),
        .O(add_ln35_14_fu_607_p2[3:0]),
        .S({ram_reg_0_i_491_n_5,ram_reg_0_i_492_n_5,ram_reg_0_i_493_n_5,ram_reg_0_i_494_n_5}));
  CARRY4 ram_reg_0_i_385
       (.CI(1'b0),
        .CO({ram_reg_0_i_385_n_5,ram_reg_0_i_385_n_6,ram_reg_0_i_385_n_7,ram_reg_0_i_385_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1138[3:0]),
        .O(add_ln35_16_fu_732_p2[3:0]),
        .S({ram_reg_0_i_495_n_5,ram_reg_0_i_496_n_5,ram_reg_0_i_497_n_5,ram_reg_0_i_498_n_5}));
  CARRY4 ram_reg_0_i_429
       (.CI(ram_reg_0_i_441_n_5),
        .CO({NLW_ram_reg_0_i_429_CO_UNCONNECTED[3:2],ram_reg_0_i_429_n_7,ram_reg_0_i_429_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_429_O_UNCONNECTED[3],ram_reg_0_i_429_n_10,ram_reg_0_i_429_n_11,ram_reg_0_i_429_n_12}),
        .S({1'b0,tmp5_0_0_mid2_fu_500_p2[10:8]}));
  CARRY4 ram_reg_0_i_430
       (.CI(ram_reg_0_i_440_n_5),
        .CO({NLW_ram_reg_0_i_430_CO_UNCONNECTED[3:2],ram_reg_0_i_430_n_7,ram_reg_0_i_430_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_1_0_mid2_reg_1138[9:8]}),
        .O({NLW_ram_reg_0_i_430_O_UNCONNECTED[3],add_ln35_15_fu_617_p2[10:8]}),
        .S({1'b0,tmp5_1_0_mid2_reg_1138[10:8]}));
  CARRY4 ram_reg_0_i_431
       (.CI(ram_reg_0_i_439_n_5),
        .CO({NLW_ram_reg_0_i_431_CO_UNCONNECTED[3:2],ram_reg_0_i_431_n_7,ram_reg_0_i_431_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_1_0_mid2_reg_1138[9:8]}),
        .O({NLW_ram_reg_0_i_431_O_UNCONNECTED[3],add_ln35_17_fu_741_p2[10:8]}),
        .S({1'b0,tmp5_1_0_mid2_reg_1138[10:8]}));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_432
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .O(input_r_address01));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_433
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_433_n_5));
  CARRY4 ram_reg_0_i_439
       (.CI(ram_reg_0_i_460_n_5),
        .CO({ram_reg_0_i_439_n_5,ram_reg_0_i_439_n_6,ram_reg_0_i_439_n_7,ram_reg_0_i_439_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1138[7:4]),
        .O(add_ln35_17_fu_741_p2[7:4]),
        .S(tmp5_1_0_mid2_reg_1138[7:4]));
  CARRY4 ram_reg_0_i_440
       (.CI(ram_reg_0_i_461_n_5),
        .CO({ram_reg_0_i_440_n_5,ram_reg_0_i_440_n_6,ram_reg_0_i_440_n_7,ram_reg_0_i_440_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1138[7:4]),
        .O(add_ln35_15_fu_617_p2[7:4]),
        .S(tmp5_1_0_mid2_reg_1138[7:4]));
  CARRY4 ram_reg_0_i_441
       (.CI(ram_reg_0_i_462_n_5),
        .CO({ram_reg_0_i_441_n_5,ram_reg_0_i_441_n_6,ram_reg_0_i_441_n_7,ram_reg_0_i_441_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_i_441_n_9,ram_reg_0_i_441_n_10,ram_reg_0_i_441_n_11,ram_reg_0_i_441_n_12}),
        .S(tmp5_0_0_mid2_fu_500_p2[7:4]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_456
       (.I0(tmp5_2_0_mid2_reg_1230[3]),
        .I1(zext_ln35_15_reg_1186_reg[3]),
        .O(ram_reg_0_i_456_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_457
       (.I0(tmp5_2_0_mid2_reg_1230[2]),
        .I1(zext_ln35_15_reg_1186_reg[2]),
        .O(ram_reg_0_i_457_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_458
       (.I0(tmp5_2_0_mid2_reg_1230[1]),
        .I1(zext_ln35_15_reg_1186_reg[1]),
        .O(ram_reg_0_i_458_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_459
       (.I0(tmp5_2_0_mid2_reg_1230[0]),
        .I1(zext_ln35_15_reg_1186_reg[0]),
        .O(ram_reg_0_i_459_n_5));
  CARRY4 ram_reg_0_i_460
       (.CI(1'b0),
        .CO({ram_reg_0_i_460_n_5,ram_reg_0_i_460_n_6,ram_reg_0_i_460_n_7,ram_reg_0_i_460_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1138[3:0]),
        .O(add_ln35_17_fu_741_p2[3:0]),
        .S({ram_reg_0_i_524_n_5,ram_reg_0_i_525_n_5,ram_reg_0_i_526_n_5,ram_reg_0_i_527_n_5}));
  CARRY4 ram_reg_0_i_461
       (.CI(1'b0),
        .CO({ram_reg_0_i_461_n_5,ram_reg_0_i_461_n_6,ram_reg_0_i_461_n_7,ram_reg_0_i_461_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1138[3:0]),
        .O(add_ln35_15_fu_617_p2[3:0]),
        .S({ram_reg_0_i_528_n_5,ram_reg_0_i_529_n_5,ram_reg_0_i_530_n_5,ram_reg_0_i_531_n_5}));
  CARRY4 ram_reg_0_i_462
       (.CI(1'b0),
        .CO({ram_reg_0_i_462_n_5,ram_reg_0_i_462_n_6,ram_reg_0_i_462_n_7,ram_reg_0_i_462_n_8}),
        .CYINIT(1'b0),
        .DI({tmp5_0_0_mid2_fu_500_p2[3:1],ram_reg_0_i_532_n_5}),
        .O({ram_reg_0_i_462_n_9,ram_reg_0_i_462_n_10,ram_reg_0_i_462_n_11,ram_reg_0_i_462_n_12}),
        .S({ram_reg_0_i_533_n_5,ram_reg_0_i_534_n_5,ram_reg_0_i_535_n_5,ram_reg_0_i_536_n_5}));
  CARRY4 ram_reg_0_i_471
       (.CI(ram_reg_0_i_383_n_5),
        .CO({ram_reg_0_i_471_n_5,ram_reg_0_i_471_n_6,ram_reg_0_i_471_n_7,ram_reg_0_i_471_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_i_471_n_9,ram_reg_0_i_471_n_10,ram_reg_0_i_471_n_11,ram_reg_0_i_471_n_12}),
        .S(tmp5_0_0_mid2_fu_500_p2[7:4]));
  CARRY4 ram_reg_0_i_472
       (.CI(ram_reg_0_i_384_n_5),
        .CO({ram_reg_0_i_472_n_5,ram_reg_0_i_472_n_6,ram_reg_0_i_472_n_7,ram_reg_0_i_472_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln35_14_fu_607_p2[7:4]),
        .S(tmp5_0_0_mid2_reg_1133[7:4]));
  CARRY4 ram_reg_0_i_473
       (.CI(ram_reg_0_i_385_n_5),
        .CO({ram_reg_0_i_473_n_5,ram_reg_0_i_473_n_6,ram_reg_0_i_473_n_7,ram_reg_0_i_473_n_8}),
        .CYINIT(1'b0),
        .DI(tmp5_1_0_mid2_reg_1138[7:4]),
        .O(add_ln35_16_fu_732_p2[7:4]),
        .S(tmp5_1_0_mid2_reg_1138[7:4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_486
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(ram_reg_0_i_486_n_5));
  LUT5 #(
    .INIT(32'h96666666)) 
    ram_reg_0_i_487
       (.I0(tmp5_0_0_mid2_fu_500_p2[3]),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[3] ),
        .I2(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .I4(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .O(ram_reg_0_i_487_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    ram_reg_0_i_488
       (.I0(tmp5_0_0_mid2_fu_500_p2[2]),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .O(ram_reg_0_i_488_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_489
       (.I0(tmp5_0_0_mid2_fu_500_p2[1]),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .O(ram_reg_0_i_489_n_5));
  LUT3 #(
    .INIT(8'h95)) 
    ram_reg_0_i_490
       (.I0(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(ram_reg_0_i_490_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    ram_reg_0_i_491
       (.I0(tmp5_0_0_mid2_reg_1133[3]),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[3] ),
        .I2(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .O(ram_reg_0_i_491_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_492
       (.I0(tmp5_0_0_mid2_reg_1133[2]),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .O(ram_reg_0_i_492_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_493
       (.I0(tmp5_0_0_mid2_reg_1133[1]),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .O(ram_reg_0_i_493_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_494
       (.I0(tmp5_0_0_mid2_reg_1133[0]),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .O(ram_reg_0_i_494_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_495
       (.I0(tmp5_1_0_mid2_reg_1138[3]),
        .I1(zext_ln35_15_reg_1186_reg[3]),
        .O(ram_reg_0_i_495_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_496
       (.I0(tmp5_1_0_mid2_reg_1138[2]),
        .I1(zext_ln35_15_reg_1186_reg[2]),
        .O(ram_reg_0_i_496_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_497
       (.I0(tmp5_1_0_mid2_reg_1138[1]),
        .I1(zext_ln35_15_reg_1186_reg[1]),
        .O(ram_reg_0_i_497_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_498
       (.I0(tmp5_1_0_mid2_reg_1138[0]),
        .I1(zext_ln35_15_reg_1186_reg[0]),
        .O(ram_reg_0_i_498_n_5));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFFBA)) 
    ram_reg_0_i_50
       (.I0(Q[0]),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_input_r_address0),
        .I2(MemBank_B_address01),
        .I3(ram_reg_0_2),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_4),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_524
       (.I0(tmp5_1_0_mid2_reg_1138[3]),
        .I1(C[3]),
        .O(ram_reg_0_i_524_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_525
       (.I0(tmp5_1_0_mid2_reg_1138[2]),
        .I1(C[2]),
        .O(ram_reg_0_i_525_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_526
       (.I0(tmp5_1_0_mid2_reg_1138[1]),
        .I1(C[1]),
        .O(ram_reg_0_i_526_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_527
       (.I0(tmp5_1_0_mid2_reg_1138[0]),
        .I1(C[0]),
        .O(ram_reg_0_i_527_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_528
       (.I0(tmp5_1_0_mid2_reg_1138[3]),
        .I1(zext_ln35_13_reg_1145[3]),
        .O(ram_reg_0_i_528_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_529
       (.I0(tmp5_1_0_mid2_reg_1138[2]),
        .I1(zext_ln35_13_reg_1145[2]),
        .O(ram_reg_0_i_529_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_530
       (.I0(tmp5_1_0_mid2_reg_1138[1]),
        .I1(zext_ln35_13_reg_1145[1]),
        .O(ram_reg_0_i_530_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_531
       (.I0(tmp5_1_0_mid2_reg_1138[0]),
        .I1(zext_ln35_13_reg_1145[0]),
        .O(ram_reg_0_i_531_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_532
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(ram_reg_0_i_532_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_533
       (.I0(tmp5_0_0_mid2_fu_500_p2[3]),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[3] ),
        .O(ram_reg_0_i_533_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_534
       (.I0(tmp5_0_0_mid2_fu_500_p2[2]),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .O(ram_reg_0_i_534_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_535
       (.I0(tmp5_0_0_mid2_fu_500_p2[1]),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .O(ram_reg_0_i_535_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_0_i_536
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .O(ram_reg_0_i_536_n_5));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_2_i_17
       (.I0(add_ln41_9_reg_1379[6]),
        .I1(add_ln41_11_reg_1364[6]),
        .I2(add_ln41_16_reg_1394[6]),
        .O(ram_reg_2_i_17_n_5));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_2_i_18
       (.I0(add_ln41_9_reg_1379[5]),
        .I1(add_ln41_11_reg_1364[5]),
        .I2(add_ln41_16_reg_1394[5]),
        .O(ram_reg_2_i_18_n_5));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_2_i_19
       (.I0(add_ln41_9_reg_1379[4]),
        .I1(add_ln41_11_reg_1364[4]),
        .I2(add_ln41_16_reg_1394[4]),
        .O(ram_reg_2_i_19_n_5));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_2_i_20
       (.I0(add_ln41_9_reg_1379[3]),
        .I1(add_ln41_11_reg_1364[3]),
        .I2(add_ln41_16_reg_1394[3]),
        .O(ram_reg_2_i_20_n_5));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_2_i_21
       (.I0(add_ln41_9_reg_1379[7]),
        .I1(add_ln41_11_reg_1364[7]),
        .I2(add_ln41_16_reg_1394[7]),
        .I3(ram_reg_2_i_17_n_5),
        .O(ram_reg_2_i_21_n_5));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_2_i_22
       (.I0(add_ln41_9_reg_1379[6]),
        .I1(add_ln41_11_reg_1364[6]),
        .I2(add_ln41_16_reg_1394[6]),
        .I3(ram_reg_2_i_18_n_5),
        .O(ram_reg_2_i_22_n_5));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_2_i_23
       (.I0(add_ln41_9_reg_1379[5]),
        .I1(add_ln41_11_reg_1364[5]),
        .I2(add_ln41_16_reg_1394[5]),
        .I3(ram_reg_2_i_19_n_5),
        .O(ram_reg_2_i_23_n_5));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_2_i_24
       (.I0(add_ln41_9_reg_1379[4]),
        .I1(add_ln41_11_reg_1364[4]),
        .I2(add_ln41_16_reg_1394[4]),
        .I3(ram_reg_2_i_20_n_5),
        .O(ram_reg_2_i_24_n_5));
  CARRY4 ram_reg_2_i_8
       (.CI(ram_reg_0_i_109_n_5),
        .CO({ram_reg_2_i_8_n_5,ram_reg_2_i_8_n_6,ram_reg_2_i_8_n_7,ram_reg_2_i_8_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_2_i_17_n_5,ram_reg_2_i_18_n_5,ram_reg_2_i_19_n_5,ram_reg_2_i_20_n_5}),
        .O(output_r_d0[7:4]),
        .S({ram_reg_2_i_21_n_5,ram_reg_2_i_22_n_5,ram_reg_2_i_23_n_5,ram_reg_2_i_24_n_5}));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_4_i_17
       (.I0(add_ln41_9_reg_1379[10]),
        .I1(add_ln41_11_reg_1364[10]),
        .I2(add_ln41_16_reg_1394[10]),
        .O(ram_reg_4_i_17_n_5));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_4_i_18
       (.I0(add_ln41_9_reg_1379[9]),
        .I1(add_ln41_11_reg_1364[9]),
        .I2(add_ln41_16_reg_1394[9]),
        .O(ram_reg_4_i_18_n_5));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_4_i_19
       (.I0(add_ln41_9_reg_1379[8]),
        .I1(add_ln41_11_reg_1364[8]),
        .I2(add_ln41_16_reg_1394[8]),
        .O(ram_reg_4_i_19_n_5));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_4_i_20
       (.I0(add_ln41_9_reg_1379[7]),
        .I1(add_ln41_11_reg_1364[7]),
        .I2(add_ln41_16_reg_1394[7]),
        .O(ram_reg_4_i_20_n_5));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_4_i_21
       (.I0(add_ln41_9_reg_1379[11]),
        .I1(add_ln41_11_reg_1364[11]),
        .I2(add_ln41_16_reg_1394[11]),
        .I3(ram_reg_4_i_17_n_5),
        .O(ram_reg_4_i_21_n_5));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_4_i_22
       (.I0(add_ln41_9_reg_1379[10]),
        .I1(add_ln41_11_reg_1364[10]),
        .I2(add_ln41_16_reg_1394[10]),
        .I3(ram_reg_4_i_18_n_5),
        .O(ram_reg_4_i_22_n_5));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_4_i_23
       (.I0(add_ln41_9_reg_1379[9]),
        .I1(add_ln41_11_reg_1364[9]),
        .I2(add_ln41_16_reg_1394[9]),
        .I3(ram_reg_4_i_19_n_5),
        .O(ram_reg_4_i_23_n_5));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_4_i_24
       (.I0(add_ln41_9_reg_1379[8]),
        .I1(add_ln41_11_reg_1364[8]),
        .I2(add_ln41_16_reg_1394[8]),
        .I3(ram_reg_4_i_20_n_5),
        .O(ram_reg_4_i_24_n_5));
  CARRY4 ram_reg_4_i_8
       (.CI(ram_reg_2_i_8_n_5),
        .CO({ram_reg_4_i_8_n_5,ram_reg_4_i_8_n_6,ram_reg_4_i_8_n_7,ram_reg_4_i_8_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_4_i_17_n_5,ram_reg_4_i_18_n_5,ram_reg_4_i_19_n_5,ram_reg_4_i_20_n_5}),
        .O(output_r_d0[11:8]),
        .S({ram_reg_4_i_21_n_5,ram_reg_4_i_22_n_5,ram_reg_4_i_23_n_5,ram_reg_4_i_24_n_5}));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_6_i_16
       (.I0(add_ln41_9_reg_1379[13]),
        .I1(add_ln41_11_reg_1364[13]),
        .I2(add_ln41_16_reg_1394[13]),
        .O(ram_reg_6_i_16_n_5));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_6_i_17
       (.I0(add_ln41_9_reg_1379[12]),
        .I1(add_ln41_11_reg_1364[12]),
        .I2(add_ln41_16_reg_1394[12]),
        .O(ram_reg_6_i_17_n_5));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_6_i_18
       (.I0(add_ln41_9_reg_1379[11]),
        .I1(add_ln41_11_reg_1364[11]),
        .I2(add_ln41_16_reg_1394[11]),
        .O(ram_reg_6_i_18_n_5));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_6_i_19
       (.I0(add_ln41_16_reg_1394[14]),
        .I1(add_ln41_11_reg_1364[14]),
        .I2(add_ln41_9_reg_1379[14]),
        .I3(add_ln41_11_reg_1364[15]),
        .I4(add_ln41_9_reg_1379[15]),
        .I5(add_ln41_16_reg_1394[15]),
        .O(ram_reg_6_i_19_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_6_i_20
       (.I0(ram_reg_6_i_16_n_5),
        .I1(add_ln41_11_reg_1364[14]),
        .I2(add_ln41_9_reg_1379[14]),
        .I3(add_ln41_16_reg_1394[14]),
        .O(ram_reg_6_i_20_n_5));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_6_i_21
       (.I0(add_ln41_9_reg_1379[13]),
        .I1(add_ln41_11_reg_1364[13]),
        .I2(add_ln41_16_reg_1394[13]),
        .I3(ram_reg_6_i_17_n_5),
        .O(ram_reg_6_i_21_n_5));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_6_i_22
       (.I0(add_ln41_9_reg_1379[12]),
        .I1(add_ln41_11_reg_1364[12]),
        .I2(add_ln41_16_reg_1394[12]),
        .I3(ram_reg_6_i_18_n_5),
        .O(ram_reg_6_i_22_n_5));
  CARRY4 ram_reg_6_i_8
       (.CI(ram_reg_4_i_8_n_5),
        .CO({NLW_ram_reg_6_i_8_CO_UNCONNECTED[3],ram_reg_6_i_8_n_6,ram_reg_6_i_8_n_7,ram_reg_6_i_8_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_6_i_16_n_5,ram_reg_6_i_17_n_5,ram_reg_6_i_18_n_5}),
        .O(output_r_d0[15:12]),
        .S({ram_reg_6_i_19_n_5,ram_reg_6_i_20_n_5,ram_reg_6_i_21_n_5,ram_reg_6_i_22_n_5}));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln23_2_reg_1339[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(icmp_ln23_reg_1080),
        .O(select_ln23_2_reg_1339));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln23_2_reg_1339[7]_i_2 
       (.I0(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(reg_3113));
  FDSE \select_ln23_2_reg_1339_reg[0] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(add_ln23_6_reg_1128[0]),
        .Q(\select_ln23_2_reg_1339_reg_n_5_[0] ),
        .S(select_ln23_2_reg_1339));
  FDRE \select_ln23_2_reg_1339_reg[1] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(add_ln23_6_reg_1128[1]),
        .Q(\select_ln23_2_reg_1339_reg_n_5_[1] ),
        .R(select_ln23_2_reg_1339));
  FDRE \select_ln23_2_reg_1339_reg[2] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(add_ln23_6_reg_1128[2]),
        .Q(\select_ln23_2_reg_1339_reg_n_5_[2] ),
        .R(select_ln23_2_reg_1339));
  FDRE \select_ln23_2_reg_1339_reg[3] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(add_ln23_6_reg_1128[3]),
        .Q(\select_ln23_2_reg_1339_reg_n_5_[3] ),
        .R(select_ln23_2_reg_1339));
  FDRE \select_ln23_2_reg_1339_reg[4] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(add_ln23_6_reg_1128[4]),
        .Q(\select_ln23_2_reg_1339_reg_n_5_[4] ),
        .R(select_ln23_2_reg_1339));
  FDRE \select_ln23_2_reg_1339_reg[5] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(add_ln23_6_reg_1128[5]),
        .Q(\select_ln23_2_reg_1339_reg_n_5_[5] ),
        .R(select_ln23_2_reg_1339));
  FDRE \select_ln23_2_reg_1339_reg[6] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(add_ln23_6_reg_1128[6]),
        .Q(\select_ln23_2_reg_1339_reg_n_5_[6] ),
        .R(select_ln23_2_reg_1339));
  FDRE \select_ln23_2_reg_1339_reg[7] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(add_ln23_6_reg_1128[7]),
        .Q(\select_ln23_2_reg_1339_reg_n_5_[7] ),
        .R(select_ln23_2_reg_1339));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1299[0]_i_1 
       (.I0(out_h_reg_1104[0]),
        .I1(select_ln29_24_reg_1098),
        .I2(select_ln29_reg_1088[0]),
        .O(select_ln23_fu_750_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1299[1]_i_1 
       (.I0(out_h_reg_1104[1]),
        .I1(select_ln29_24_reg_1098),
        .I2(select_ln29_reg_1088[1]),
        .O(select_ln23_fu_750_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1299[2]_i_1 
       (.I0(out_h_reg_1104[2]),
        .I1(select_ln29_24_reg_1098),
        .I2(select_ln29_reg_1088[2]),
        .O(select_ln23_fu_750_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1299[3]_i_1 
       (.I0(out_h_reg_1104[3]),
        .I1(select_ln29_24_reg_1098),
        .I2(select_ln29_reg_1088[3]),
        .O(select_ln23_fu_750_p3[3]));
  FDRE \select_ln23_reg_1299_reg[0] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(select_ln23_fu_750_p3[0]),
        .Q(select_ln23_reg_1299[0]),
        .R(1'b0));
  FDRE \select_ln23_reg_1299_reg[1] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(select_ln23_fu_750_p3[1]),
        .Q(select_ln23_reg_1299[1]),
        .R(1'b0));
  FDRE \select_ln23_reg_1299_reg[2] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(select_ln23_fu_750_p3[2]),
        .Q(select_ln23_reg_1299[2]),
        .R(1'b0));
  FDRE \select_ln23_reg_1299_reg[3] 
       (.C(ap_clk),
        .CE(reg_3113),
        .D(select_ln23_fu_750_p3[3]),
        .Q(select_ln23_reg_1299[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_19_reg_1212[0]_i_1 
       (.I0(out_d_reg_1075[0]),
        .I1(icmp_ln23_reg_1080),
        .I2(out_d_0_reg_266[0]),
        .O(\select_ln29_19_reg_1212[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_19_reg_1212[1]_i_1 
       (.I0(out_d_reg_1075[1]),
        .I1(icmp_ln23_reg_1080),
        .I2(out_d_0_reg_266[1]),
        .O(\select_ln29_19_reg_1212[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_19_reg_1212[2]_i_1 
       (.I0(out_d_reg_1075[2]),
        .I1(icmp_ln23_reg_1080),
        .I2(out_d_0_reg_266[2]),
        .O(\select_ln29_19_reg_1212[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_19_reg_1212[3]_i_2 
       (.I0(out_d_reg_1075[3]),
        .I1(icmp_ln23_reg_1080),
        .I2(out_d_0_reg_266[3]),
        .O(\select_ln29_19_reg_1212[3]_i_2_n_5 ));
  FDRE \select_ln29_19_reg_1212_reg[0] 
       (.C(ap_clk),
        .CE(reg_3111),
        .D(\select_ln29_19_reg_1212[0]_i_1_n_5 ),
        .Q(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln29_19_reg_1212_reg[1] 
       (.C(ap_clk),
        .CE(reg_3111),
        .D(\select_ln29_19_reg_1212[1]_i_1_n_5 ),
        .Q(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln29_19_reg_1212_reg[2] 
       (.C(ap_clk),
        .CE(reg_3111),
        .D(\select_ln29_19_reg_1212[2]_i_1_n_5 ),
        .Q(\select_ln29_19_reg_1212_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln29_19_reg_1212_reg[3] 
       (.C(ap_clk),
        .CE(reg_3111),
        .D(\select_ln29_19_reg_1212[3]_i_2_n_5 ),
        .Q(select_ln29_19_reg_1212),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000090000090)) 
    \select_ln29_24_reg_1098[0]_i_1 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(\out_w_0_mid2_reg_1109[3]_i_2_n_5 ),
        .I2(\select_ln29_24_reg_1098[0]_i_2_n_5 ),
        .I3(\out_w_0_mid2_reg_1109[0]_i_1_n_5 ),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I5(p_0_in),
        .O(p_1_in));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \select_ln29_24_reg_1098[0]_i_2 
       (.I0(out_w_0_reg_300[1]),
        .I1(out_w_reg_1181[1]),
        .I2(out_w_0_reg_300[2]),
        .I3(indvar_flatten39_reg_2540),
        .I4(out_w_reg_1181[2]),
        .O(\select_ln29_24_reg_1098[0]_i_2_n_5 ));
  FDRE \select_ln29_24_reg_1098_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(p_1_in),
        .Q(select_ln29_24_reg_1098),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA2AA8)) 
    \select_ln29_reg_1088[0]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_282_p4[7]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(\icmp_ln23_reg_1080[0]_i_2_n_5 ),
        .O(select_ln29_fu_408_p3[0]));
  LUT5 #(
    .INIT(32'hAAAA2AA8)) 
    \select_ln29_reg_1088[1]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_282_p4[7]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(\icmp_ln23_reg_1080[0]_i_2_n_5 ),
        .O(select_ln29_fu_408_p3[1]));
  LUT5 #(
    .INIT(32'hAAAA2AA8)) 
    \select_ln29_reg_1088[2]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_282_p4[7]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(\icmp_ln23_reg_1080[0]_i_2_n_5 ),
        .O(select_ln29_fu_408_p3[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \select_ln29_reg_1088[2]_i_2 
       (.I0(\select_ln23_2_reg_1339_reg_n_5_[7] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_278[7]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[7]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \select_ln29_reg_1088[3]_i_1 
       (.I0(out_h_0_reg_289[3]),
        .I1(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(select_ln23_reg_1299[3]),
        .I4(p_0_in),
        .O(select_ln29_fu_408_p3[3]));
  FDRE \select_ln29_reg_1088_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(select_ln29_fu_408_p3[0]),
        .Q(select_ln29_reg_1088[0]),
        .R(1'b0));
  FDRE \select_ln29_reg_1088_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(select_ln29_fu_408_p3[1]),
        .Q(select_ln29_reg_1088[1]),
        .R(1'b0));
  FDRE \select_ln29_reg_1088_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(select_ln29_fu_408_p3[2]),
        .Q(select_ln29_reg_1088[2]),
        .R(1'b0));
  FDRE \select_ln29_reg_1088_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(select_ln29_fu_408_p3[3]),
        .Q(select_ln29_reg_1088[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1133[0]_i_1 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(tmp5_0_0_mid2_fu_500_p2[0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp5_0_0_mid2_reg_1133[10]_i_2 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[6]),
        .O(\tmp5_0_0_mid2_reg_1133[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1133[1]_i_2 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_0_0_mid2_reg_1133[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1133[1]_i_3 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_0_0_mid2_reg_1133[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1133[1]_i_4 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_0_0_mid2_reg_1133[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1133[1]_i_5 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .O(\tmp5_0_0_mid2_reg_1133[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1133[1]_i_6 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_0_0_mid2_reg_1133[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1133[1]_i_7 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_0_0_mid2_reg_1133[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_0_0_mid2_reg_1133[5]_i_2 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_11 ),
        .O(\tmp5_0_0_mid2_reg_1133[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_0_0_mid2_reg_1133[5]_i_3 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12 ),
        .O(\tmp5_0_0_mid2_reg_1133[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9669A5A56969A5A5)) 
    \tmp5_0_0_mid2_reg_1133[5]_i_4 
       (.I0(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_11 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(\tmp5_0_0_mid2_reg_1133[5]_i_7_n_5 ),
        .I3(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12 ),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .O(\tmp5_0_0_mid2_reg_1133[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp5_0_0_mid2_reg_1133[5]_i_5 
       (.I0(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .O(\tmp5_0_0_mid2_reg_1133[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp5_0_0_mid2_reg_1133[5]_i_6 
       (.I0(\tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_9 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .O(\tmp5_0_0_mid2_reg_1133[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_0_0_mid2_reg_1133[5]_i_7 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_0_0_mid2_reg_1133[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_11 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_12 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12 ),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_13 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_14 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I2(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_5 ),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_15 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[6]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_16 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_17 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hCC80800080008000)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_2 
       (.I0(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00808000B3CCFF80)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_3 
       (.I0(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_10 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I3(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_5 ),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I5(\tmp5_0_0_mid2_reg_1133[9]_i_11_n_5 ),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBEEE288828882888)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_4 
       (.I0(\tmp5_0_0_mid2_reg_1133[9]_i_12_n_5 ),
        .I1(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_10 ),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_5 
       (.I0(\tmp5_0_0_mid2_reg_1133[9]_i_12_n_5 ),
        .I1(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_10 ),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_6 
       (.I0(\tmp5_0_0_mid2_reg_1133[9]_i_2_n_5 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[6]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9699699969996999)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_7 
       (.I0(\tmp5_0_0_mid2_reg_1133[9]_i_3_n_5 ),
        .I1(\tmp5_0_0_mid2_reg_1133[9]_i_13_n_5 ),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_5 ),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669696969696969)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_8 
       (.I0(\tmp5_0_0_mid2_reg_1133[9]_i_4_n_5 ),
        .I1(\tmp5_0_0_mid2_reg_1133[9]_i_11_n_5 ),
        .I2(\tmp5_0_0_mid2_reg_1133[9]_i_14_n_5 ),
        .I3(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_10 ),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tmp5_0_0_mid2_reg_1133[9]_i_9 
       (.I0(\tmp5_0_0_mid2_reg_1133[9]_i_5_n_5 ),
        .I1(\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_11 ),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_0_0_mid2_reg_1133[9]_i_9_n_5 ));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[0] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[0]),
        .Q(tmp5_0_0_mid2_reg_1133[0]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[10] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[10]),
        .Q(tmp5_0_0_mid2_reg_1133[10]),
        .R(1'b0));
  CARRY4 \tmp5_0_0_mid2_reg_1133_reg[10]_i_1 
       (.CI(\tmp5_0_0_mid2_reg_1133_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp5_0_0_mid2_reg_1133_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_0_0_mid2_reg_1133_reg[10]_i_1_O_UNCONNECTED [3:1],tmp5_0_0_mid2_fu_500_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp5_0_0_mid2_reg_1133[10]_i_2_n_5 }));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[1] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[1]),
        .Q(tmp5_0_0_mid2_reg_1133[1]),
        .R(1'b0));
  CARRY4 \tmp5_0_0_mid2_reg_1133_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5 ,\tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_6 ,\tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_7 ,\tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_0_0_mid2_reg_1133[1]_i_2_n_5 ,1'b0,\tmp5_0_0_mid2_reg_1133[1]_i_3_n_5 ,1'b0}),
        .O({\tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_9 ,\tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_10 ,tmp5_0_0_mid2_fu_500_p2[1],\NLW_tmp5_0_0_mid2_reg_1133_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp5_0_0_mid2_reg_1133[1]_i_4_n_5 ,\tmp5_0_0_mid2_reg_1133[1]_i_5_n_5 ,\tmp5_0_0_mid2_reg_1133[1]_i_6_n_5 ,\tmp5_0_0_mid2_reg_1133[1]_i_7_n_5 }));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[2] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[2]),
        .Q(tmp5_0_0_mid2_reg_1133[2]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[3] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[3]),
        .Q(tmp5_0_0_mid2_reg_1133[3]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[4] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[4]),
        .Q(tmp5_0_0_mid2_reg_1133[4]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[5] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[5]),
        .Q(tmp5_0_0_mid2_reg_1133[5]),
        .R(1'b0));
  CARRY4 \tmp5_0_0_mid2_reg_1133_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_0_0_mid2_reg_1133_reg[5]_i_1_n_5 ,\tmp5_0_0_mid2_reg_1133_reg[5]_i_1_n_6 ,\tmp5_0_0_mid2_reg_1133_reg[5]_i_1_n_7 ,\tmp5_0_0_mid2_reg_1133_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_0_0_mid2_reg_1133[5]_i_2_n_5 ,\tmp5_0_0_mid2_reg_1133[5]_i_3_n_5 ,\tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp5_0_0_mid2_fu_500_p2[5:2]),
        .S({\tmp5_0_0_mid2_reg_1133[5]_i_4_n_5 ,\tmp5_0_0_mid2_reg_1133[5]_i_5_n_5 ,\tmp5_0_0_mid2_reg_1133[5]_i_6_n_5 ,\tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_10 }));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[6] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[6]),
        .Q(tmp5_0_0_mid2_reg_1133[6]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[7] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[7]),
        .Q(tmp5_0_0_mid2_reg_1133[7]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[8] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[8]),
        .Q(tmp5_0_0_mid2_reg_1133[8]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_reg_1133_reg[9] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_0_0_mid2_fu_500_p2[9]),
        .Q(tmp5_0_0_mid2_reg_1133[9]),
        .R(1'b0));
  CARRY4 \tmp5_0_0_mid2_reg_1133_reg[9]_i_1 
       (.CI(\tmp5_0_0_mid2_reg_1133_reg[5]_i_1_n_5 ),
        .CO({\tmp5_0_0_mid2_reg_1133_reg[9]_i_1_n_5 ,\tmp5_0_0_mid2_reg_1133_reg[9]_i_1_n_6 ,\tmp5_0_0_mid2_reg_1133_reg[9]_i_1_n_7 ,\tmp5_0_0_mid2_reg_1133_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_0_0_mid2_reg_1133[9]_i_2_n_5 ,\tmp5_0_0_mid2_reg_1133[9]_i_3_n_5 ,\tmp5_0_0_mid2_reg_1133[9]_i_4_n_5 ,\tmp5_0_0_mid2_reg_1133[9]_i_5_n_5 }),
        .O(tmp5_0_0_mid2_fu_500_p2[9:6]),
        .S({\tmp5_0_0_mid2_reg_1133[9]_i_6_n_5 ,\tmp5_0_0_mid2_reg_1133[9]_i_7_n_5 ,\tmp5_0_0_mid2_reg_1133[9]_i_8_n_5 ,\tmp5_0_0_mid2_reg_1133[9]_i_9_n_5 }));
  CARRY4 \tmp5_0_0_mid2_reg_1133_reg[9]_i_10 
       (.CI(\tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5 ),
        .CO({\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_5 ,\NLW_tmp5_0_0_mid2_reg_1133_reg[9]_i_10_CO_UNCONNECTED [2],\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_7 ,\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_0_0_mid2_reg_1133_reg[9]_i_10_O_UNCONNECTED [3],\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_10 ,\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_11 ,\tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp5_0_0_mid2_reg_1133[9]_i_15_n_5 ,\tmp5_0_0_mid2_reg_1133[9]_i_16_n_5 ,\tmp5_0_0_mid2_reg_1133[9]_i_17_n_5 }));
  LUT5 #(
    .INIT(32'h9A959A6A)) 
    \tmp5_0_0_mid2_v_v_reg_1121[0]_i_1 
       (.I0(p_1_in),
        .I1(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I3(p_0_in),
        .I4(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .O(A_0[0]));
  LUT6 #(
    .INIT(64'h00F8FFF8FFF800F8)) 
    \tmp5_0_0_mid2_v_v_reg_1121[1]_i_1 
       (.I0(mul_ln35_18_fu_420_p2[1]),
        .I1(p_0_in),
        .I2(\tmp5_0_0_mid2_v_v_reg_1121[1]_i_2_n_5 ),
        .I3(p_1_in),
        .I4(\tmp5_0_0_mid2_v_v_reg_1121[1]_i_3_n_5 ),
        .I5(\tmp5_0_0_mid2_v_v_reg_1121[1]_i_4_n_5 ),
        .O(A_0[1]));
  LUT6 #(
    .INIT(64'h4144411114111444)) 
    \tmp5_0_0_mid2_v_v_reg_1121[1]_i_2 
       (.I0(p_0_in),
        .I1(\tmp5_0_0_mid2_v_v_reg_1121[1]_i_5_n_5 ),
        .I2(select_ln23_reg_1299[1]),
        .I3(indvar_flatten39_reg_2540),
        .I4(out_h_0_reg_289[1]),
        .I5(mul_ln35_fu_377_p2[1]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFF960096)) 
    \tmp5_0_0_mid2_v_v_reg_1121[1]_i_3 
       (.I0(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .I1(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .I2(mul_ln35_fu_377_p2[1]),
        .I3(p_0_in),
        .I4(mul_ln35_18_fu_420_p2[1]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0044004088448848)) 
    \tmp5_0_0_mid2_v_v_reg_1121[1]_i_4 
       (.I0(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(\out_h_reg_1104[2]_i_2_n_5 ),
        .I3(\icmp_ln23_reg_1080[0]_i_2_n_5 ),
        .I4(\out_h_reg_1104[2]_i_3_n_5 ),
        .I5(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \tmp5_0_0_mid2_v_v_reg_1121[1]_i_5 
       (.I0(out_h_0_reg_289[0]),
        .I1(select_ln23_reg_1299[0]),
        .I2(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .I3(indvar_flatten39_reg_2540),
        .I4(out_d_0_reg_266[0]),
        .I5(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00F8FFF8FFF800F8)) 
    \tmp5_0_0_mid2_v_v_reg_1121[2]_i_1 
       (.I0(mul_ln35_18_fu_420_p2[2]),
        .I1(p_0_in),
        .I2(\tmp5_0_0_mid2_v_v_reg_1121[2]_i_2_n_5 ),
        .I3(p_1_in),
        .I4(\tmp5_0_0_mid2_v_v_reg_1121[2]_i_3_n_5 ),
        .I5(\tmp5_0_0_mid2_v_v_reg_1121[2]_i_4_n_5 ),
        .O(A_0[2]));
  LUT6 #(
    .INIT(64'h4144411114111444)) 
    \tmp5_0_0_mid2_v_v_reg_1121[2]_i_2 
       (.I0(p_0_in),
        .I1(\tmp5_0_0_mid2_v_v_reg_1121[2]_i_5_n_5 ),
        .I2(select_ln23_reg_1299[2]),
        .I3(indvar_flatten39_reg_2540),
        .I4(out_h_0_reg_289[2]),
        .I5(mul_ln35_fu_377_p2[2]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF956A0000956A)) 
    \tmp5_0_0_mid2_v_v_reg_1121[2]_i_3 
       (.I0(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .I1(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .I2(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .I3(mul_ln35_fu_377_p2[2]),
        .I4(p_0_in),
        .I5(mul_ln35_18_fu_420_p2[2]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h80808F8A8F808A80)) 
    \tmp5_0_0_mid2_v_v_reg_1121[2]_i_4 
       (.I0(select_ln29_20_fu_425_p3[0]),
        .I1(mul_ln35_18_fu_420_p2[1]),
        .I2(p_0_in),
        .I3(mul_ln35_fu_377_p2[1]),
        .I4(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .I5(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[2]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hEFEA8A80)) 
    \tmp5_0_0_mid2_v_v_reg_1121[2]_i_5 
       (.I0(\tmp5_0_0_mid2_v_v_reg_1121[1]_i_5_n_5 ),
        .I1(select_ln23_reg_1299[1]),
        .I2(indvar_flatten39_reg_2540),
        .I3(out_h_0_reg_289[1]),
        .I4(mul_ln35_fu_377_p2[1]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hBFFE000040010000)) 
    \tmp5_0_0_mid2_v_v_reg_1121[2]_i_6 
       (.I0(\icmp_ln23_reg_1080[0]_i_2_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_282_p4[7]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I5(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .O(select_ln29_20_fu_425_p3[0]));
  LUT6 #(
    .INIT(64'h00FFF8F8FF00F8F8)) 
    \tmp5_0_0_mid2_v_v_reg_1121[3]_i_1 
       (.I0(mul_ln35_18_fu_420_p2[3]),
        .I1(p_0_in),
        .I2(\tmp5_0_0_mid2_v_v_reg_1121[3]_i_2_n_5 ),
        .I3(\tmp5_0_0_mid2_v_v_reg_1121[3]_i_3_n_5 ),
        .I4(p_1_in),
        .I5(\tmp5_0_0_mid2_v_v_reg_1121[3]_i_4_n_5 ),
        .O(A_0[3]));
  LUT6 #(
    .INIT(64'h2122211112111222)) 
    \tmp5_0_0_mid2_v_v_reg_1121[3]_i_2 
       (.I0(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_6_n_5 ),
        .I1(p_0_in),
        .I2(select_ln23_reg_1299[3]),
        .I3(indvar_flatten39_reg_2540),
        .I4(out_h_0_reg_289[3]),
        .I5(mul_ln35_fu_377_p2[3]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \tmp5_0_0_mid2_v_v_reg_1121[3]_i_3 
       (.I0(zext_ln35_3_cast_mid_fu_473_p1[1]),
        .I1(select_ln29_20_fu_425_p3[1]),
        .I2(\tmp5_0_0_mid2_v_v_reg_1121[1]_i_4_n_5 ),
        .I3(select_ln29_20_fu_425_p3[2]),
        .I4(zext_ln35_3_cast_mid_fu_473_p1[2]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[3]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp5_0_0_mid2_v_v_reg_1121[3]_i_4 
       (.I0(zext_ln35_3_cast_mid_fu_473_p1[3]),
        .I1(mul_ln35_fu_377_p2[3]),
        .I2(p_0_in),
        .I3(mul_ln35_18_fu_420_p2[3]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hEFFFFFFE20000002)) 
    \tmp5_0_0_mid2_v_v_reg_1121[3]_i_5 
       (.I0(mul_ln35_18_fu_420_p2[1]),
        .I1(\icmp_ln23_reg_1080[0]_i_2_n_5 ),
        .I2(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_282_p4[7]),
        .I5(mul_ln35_fu_377_p2[1]),
        .O(select_ln29_20_fu_425_p3[1]));
  LUT6 #(
    .INIT(64'hEFFFFFFE20000002)) 
    \tmp5_0_0_mid2_v_v_reg_1121[3]_i_6 
       (.I0(mul_ln35_18_fu_420_p2[2]),
        .I1(\icmp_ln23_reg_1080[0]_i_2_n_5 ),
        .I2(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_282_p4[7]),
        .I5(mul_ln35_fu_377_p2[2]),
        .O(select_ln29_20_fu_425_p3[2]));
  LUT6 #(
    .INIT(64'h3F3F35CAC0C035CA)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_1 
       (.I0(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_2_n_5 ),
        .I1(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_3_n_5 ),
        .I2(p_1_in),
        .I3(mul_ln35_fu_377_p2[4]),
        .I4(p_0_in),
        .I5(mul_ln35_18_fu_420_p2[4]),
        .O(A_0[4]));
  LUT6 #(
    .INIT(64'h5A335ACC00000000)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_10 
       (.I0(select_ln29_19_reg_1212),
        .I1(out_d_0_reg_266[3]),
        .I2(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .I3(indvar_flatten39_reg_2540),
        .I4(out_d_0_reg_266[0]),
        .I5(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_11 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(out_d_0_reg_266[2]),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln29_19_reg_1212_reg_n_5_[2] ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_12 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(out_d_0_reg_266[1]),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h1D001D001DFFE200)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_13 
       (.I0(out_d_0_reg_266[1]),
        .I1(indvar_flatten39_reg_2540),
        .I2(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h202222222A222222)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_14 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(out_d_0_reg_266[0]),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .O(mul_ln35_18_fu_420_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_15 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(\out_d_reg_1075[2]_i_1_n_5 ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h1D001D001DFFE200)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_16 
       (.I0(out_d_0_reg_266[1]),
        .I1(indvar_flatten39_reg_2540),
        .I2(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h9A950000)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_17 
       (.I0(\out_d_reg_1075[3]_i_1_n_5 ),
        .I1(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .I2(indvar_flatten39_reg_2540),
        .I3(out_d_0_reg_266[0]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_18 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(\out_d_reg_1075[2]_i_1_n_5 ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h202A808A2A208A80)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_19 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .I2(indvar_flatten39_reg_2540),
        .I3(out_d_0_reg_266[1]),
        .I4(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .I5(out_d_0_reg_266[0]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'hEFEA8A80)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_2 
       (.I0(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_6_n_5 ),
        .I1(select_ln23_reg_1299[3]),
        .I2(indvar_flatten39_reg_2540),
        .I3(out_h_0_reg_289[3]),
        .I4(mul_ln35_fu_377_p2[3]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hEFEA8A80)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_3 
       (.I0(\tmp5_0_0_mid2_v_v_reg_1121[3]_i_3_n_5 ),
        .I1(mul_ln35_18_fu_420_p2[3]),
        .I2(p_0_in),
        .I3(mul_ln35_fu_377_p2[3]),
        .I4(zext_ln35_3_cast_mid_fu_473_p1[3]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h47FFB800B800B800)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_6 
       (.I0(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .I1(indvar_flatten39_reg_2540),
        .I2(out_d_0_reg_266[1]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .I5(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_7 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(out_d_0_reg_266[0]),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .O(mul_ln35_fu_377_p2[0]));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_8 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(out_d_0_reg_266[2]),
        .I2(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln29_19_reg_1212_reg_n_5_[2] ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h47FFB800B800B800)) 
    \tmp5_0_0_mid2_v_v_reg_1121[4]_i_9 
       (.I0(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .I1(indvar_flatten39_reg_2540),
        .I2(out_d_0_reg_266[1]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .I5(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h3F3F35CAC0C035CA)) 
    \tmp5_0_0_mid2_v_v_reg_1121[5]_i_1 
       (.I0(\tmp5_0_0_mid2_v_v_reg_1121[5]_i_2_n_5 ),
        .I1(\tmp5_0_0_mid2_v_v_reg_1121[5]_i_3_n_5 ),
        .I2(p_1_in),
        .I3(mul_ln35_fu_377_p2[5]),
        .I4(p_0_in),
        .I5(mul_ln35_18_fu_420_p2[5]),
        .O(A_0[5]));
  LUT6 #(
    .INIT(64'hAAA888A888800080)) 
    \tmp5_0_0_mid2_v_v_reg_1121[5]_i_2 
       (.I0(mul_ln35_fu_377_p2[4]),
        .I1(mul_ln35_fu_377_p2[3]),
        .I2(out_h_0_reg_289[3]),
        .I3(indvar_flatten39_reg_2540),
        .I4(select_ln23_reg_1299[3]),
        .I5(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_6_n_5 ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE2E2E200E2000000)) 
    \tmp5_0_0_mid2_v_v_reg_1121[5]_i_3 
       (.I0(mul_ln35_fu_377_p2[4]),
        .I1(p_0_in),
        .I2(mul_ln35_18_fu_420_p2[4]),
        .I3(zext_ln35_3_cast_mid_fu_473_p1[3]),
        .I4(select_ln29_20_fu_425_p3[3]),
        .I5(\tmp5_0_0_mid2_v_v_reg_1121[3]_i_3_n_5 ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3F3F35CAC0C035CA)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_1 
       (.I0(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_2_n_5 ),
        .I1(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_3_n_5 ),
        .I2(p_1_in),
        .I3(mul_ln35_fu_377_p2[6]),
        .I4(p_0_in),
        .I5(mul_ln35_18_fu_420_p2[6]),
        .O(A_0[6]));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_10 
       (.I0(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .I1(indvar_flatten39_reg_2540),
        .I2(out_d_0_reg_266[1]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .I5(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_11 
       (.I0(\zext_ln41_2_reg_1061[1]_i_1_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(\zext_ln41_2_reg_1061[3]_i_1_n_5 ),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(\zext_ln41_2_reg_1061[2]_i_1_n_5 ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_12 
       (.I0(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(\zext_ln41_2_reg_1061[2]_i_1_n_5 ),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I4(\zext_ln41_2_reg_1061[1]_i_1_n_5 ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h00000000E2000000)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_13 
       (.I0(out_d_0_reg_266[1]),
        .I1(indvar_flatten39_reg_2540),
        .I2(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h27D8D87828888888)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_14 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(\zext_ln41_2_reg_1061[3]_i_1_n_5 ),
        .I2(\zext_ln41_2_reg_1061[2]_i_1_n_5 ),
        .I3(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .I4(\zext_ln41_2_reg_1061[1]_i_1_n_5 ),
        .I5(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h27D82888)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_15 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(\zext_ln41_2_reg_1061[2]_i_1_n_5 ),
        .I2(\zext_ln41_2_reg_1061[1]_i_1_n_5 ),
        .I3(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'hA8800000)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_2 
       (.I0(mul_ln35_fu_377_p2[5]),
        .I1(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_6_n_5 ),
        .I2(ap_phi_mux_out_h_0_phi_fu_293_p4[3]),
        .I3(mul_ln35_fu_377_p2[3]),
        .I4(mul_ln35_fu_377_p2[4]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hA8800000)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_3 
       (.I0(select_ln29_20_fu_425_p3[5]),
        .I1(\tmp5_0_0_mid2_v_v_reg_1121[3]_i_3_n_5 ),
        .I2(select_ln29_20_fu_425_p3[3]),
        .I3(zext_ln35_3_cast_mid_fu_473_p1[3]),
        .I4(select_ln29_20_fu_425_p3[4]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFEA8A80)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_6 
       (.I0(\tmp5_0_0_mid2_v_v_reg_1121[2]_i_5_n_5 ),
        .I1(select_ln23_reg_1299[2]),
        .I2(indvar_flatten39_reg_2540),
        .I3(out_h_0_reg_289[2]),
        .I4(mul_ln35_fu_377_p2[2]),
        .O(\tmp5_0_0_mid2_v_v_reg_1121[6]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_7 
       (.I0(mul_ln35_18_fu_420_p2[5]),
        .I1(p_0_in),
        .I2(mul_ln35_fu_377_p2[5]),
        .O(select_ln29_20_fu_425_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_8 
       (.I0(mul_ln35_18_fu_420_p2[3]),
        .I1(p_0_in),
        .I2(mul_ln35_fu_377_p2[3]),
        .O(select_ln29_20_fu_425_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp5_0_0_mid2_v_v_reg_1121[6]_i_9 
       (.I0(mul_ln35_18_fu_420_p2[4]),
        .I1(p_0_in),
        .I2(mul_ln35_fu_377_p2[4]),
        .O(select_ln29_20_fu_425_p3[4]));
  FDRE \tmp5_0_0_mid2_v_v_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(A_0[0]),
        .Q(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(A_0[1]),
        .Q(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(A_0[2]),
        .Q(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(A_0[3]),
        .Q(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(A_0[4]),
        .Q(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .R(1'b0));
  CARRY4 \tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_4 
       (.CI(1'b0),
        .CO({\tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_4_n_5 ,\tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_4_n_6 ,\tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_4_n_7 ,\tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_0_0_mid2_v_v_reg_1121[4]_i_6_n_5 ,mul_ln35_fu_377_p2[0],\tmp5_0_0_mid2_v_v_reg_1121[4]_i_8_n_5 ,1'b0}),
        .O(mul_ln35_fu_377_p2[4:1]),
        .S({\tmp5_0_0_mid2_v_v_reg_1121[4]_i_9_n_5 ,\tmp5_0_0_mid2_v_v_reg_1121[4]_i_10_n_5 ,\tmp5_0_0_mid2_v_v_reg_1121[4]_i_11_n_5 ,\tmp5_0_0_mid2_v_v_reg_1121[4]_i_12_n_5 }));
  CARRY4 \tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_5 
       (.CI(1'b0),
        .CO({\tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_5_n_5 ,\tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_5_n_6 ,\tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_5_n_7 ,\tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_5_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_0_0_mid2_v_v_reg_1121[4]_i_13_n_5 ,mul_ln35_18_fu_420_p2[0],\tmp5_0_0_mid2_v_v_reg_1121[4]_i_15_n_5 ,1'b0}),
        .O(mul_ln35_18_fu_420_p2[4:1]),
        .S({\tmp5_0_0_mid2_v_v_reg_1121[4]_i_16_n_5 ,\tmp5_0_0_mid2_v_v_reg_1121[4]_i_17_n_5 ,\tmp5_0_0_mid2_v_v_reg_1121[4]_i_18_n_5 ,\tmp5_0_0_mid2_v_v_reg_1121[4]_i_19_n_5 }));
  FDRE \tmp5_0_0_mid2_v_v_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(A_0[5]),
        .Q(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(add_ln23_6_reg_11280),
        .D(A_0[6]),
        .Q(tmp5_0_0_mid2_v_v_reg_1121[6]),
        .R(1'b0));
  CARRY4 \tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_4 
       (.CI(\tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_4_n_5 ),
        .CO({\NLW_tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_4_CO_UNCONNECTED [3:1],\tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp5_0_0_mid2_v_v_reg_1121[6]_i_10_n_5 }),
        .O({\NLW_tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_4_O_UNCONNECTED [3:2],mul_ln35_fu_377_p2[6:5]}),
        .S({1'b0,1'b0,\tmp5_0_0_mid2_v_v_reg_1121[6]_i_11_n_5 ,\tmp5_0_0_mid2_v_v_reg_1121[6]_i_12_n_5 }));
  CARRY4 \tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_5 
       (.CI(\tmp5_0_0_mid2_v_v_reg_1121_reg[4]_i_5_n_5 ),
        .CO({\NLW_tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_5_CO_UNCONNECTED [3:1],\tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_5_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp5_0_0_mid2_v_v_reg_1121[6]_i_13_n_5 }),
        .O({\NLW_tmp5_0_0_mid2_v_v_reg_1121_reg[6]_i_5_O_UNCONNECTED [3:2],mul_ln35_18_fu_420_p2[6:5]}),
        .S({1'b0,1'b0,\tmp5_0_0_mid2_v_v_reg_1121[6]_i_14_n_5 ,\tmp5_0_0_mid2_v_v_reg_1121[6]_i_15_n_5 }));
  LUT5 #(
    .INIT(32'h044CC000)) 
    \tmp5_1_0_mid2_reg_1138[10]_i_2 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(\tmp5_1_0_mid2_reg_1138[10]_i_3_n_5 ),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[6]),
        .O(\tmp5_1_0_mid2_reg_1138[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp5_1_0_mid2_reg_1138[10]_i_3 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_1_0_mid2_reg_1138[10]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tmp5_1_0_mid2_reg_1138[1]_i_2 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_1_0_mid2_reg_1138[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \tmp5_1_0_mid2_reg_1138[1]_i_3 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_1_0_mid2_reg_1138[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tmp5_1_0_mid2_reg_1138[1]_i_4 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_1_0_mid2_reg_1138[1]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \tmp5_1_0_mid2_reg_1138[1]_i_5 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .O(\tmp5_1_0_mid2_reg_1138[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \tmp5_1_0_mid2_reg_1138[1]_i_6 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_1_0_mid2_reg_1138[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_1_0_mid2_reg_1138[1]_i_7 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .O(\tmp5_1_0_mid2_reg_1138[1]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hD728)) 
    \tmp5_1_0_mid2_reg_1138[5]_i_2 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_11 ),
        .O(\tmp5_1_0_mid2_reg_1138[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp5_1_0_mid2_reg_1138[5]_i_3 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_12 ),
        .O(\tmp5_1_0_mid2_reg_1138[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9696A5A59669A5A5)) 
    \tmp5_1_0_mid2_reg_1138[5]_i_4 
       (.I0(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_11 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(\tmp5_1_0_mid2_reg_1138[9]_i_16_n_5 ),
        .I3(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_12 ),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .O(\tmp5_1_0_mid2_reg_1138[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAA965A66)) 
    \tmp5_1_0_mid2_reg_1138[5]_i_5 
       (.I0(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_12 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .O(\tmp5_1_0_mid2_reg_1138[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp5_1_0_mid2_reg_1138[5]_i_6 
       (.I0(\tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_9 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_1_0_mid2_reg_1138[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_11 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_12 
       (.I0(\tmp5_1_0_mid2_reg_1138[9]_i_26_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h95FF)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_13 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h9555FFFF)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_14 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h95555555FFFFFFFF)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_15 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I5(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h95FF)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_16 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hD57F2A80)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_17 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I4(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_10 ),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h9555FFFF)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_18 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h08888000)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_19 
       (.I0(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_10 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h088000000CCCC880)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_2 
       (.I0(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(\tmp5_1_0_mid2_reg_1138[9]_i_11_n_5 ),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I5(\tmp5_1_0_mid2_reg_1138[9]_i_12_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_20 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I5(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_21 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_12 ),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hD5557FFF2AAA8000)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_22 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I5(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_22_n_5 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_23 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(\tmp5_1_0_mid2_reg_1138[10]_i_3_n_5 ),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[6]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_24 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(\tmp5_1_0_mid2_reg_1138[9]_i_26_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_25 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_26 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_26_n_5 ));
  LUT5 #(
    .INIT(32'h2002F22F)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_3 
       (.I0(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_10 ),
        .I1(\tmp5_1_0_mid2_reg_1138[9]_i_13_n_5 ),
        .I2(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_5 ),
        .I3(\tmp5_1_0_mid2_reg_1138[9]_i_14_n_5 ),
        .I4(\tmp5_1_0_mid2_reg_1138[9]_i_15_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00400000FFFF0040)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_4 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_12 ),
        .I3(\tmp5_1_0_mid2_reg_1138[9]_i_16_n_5 ),
        .I4(\tmp5_1_0_mid2_reg_1138[9]_i_17_n_5 ),
        .I5(\tmp5_1_0_mid2_reg_1138[9]_i_18_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFBF00400040FFBF)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_5 
       (.I0(\tmp5_1_0_mid2_reg_1138[9]_i_16_n_5 ),
        .I1(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_12 ),
        .I2(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I4(\tmp5_1_0_mid2_reg_1138[9]_i_17_n_5 ),
        .I5(\tmp5_1_0_mid2_reg_1138[9]_i_18_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9996A55A9666AAAA)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_6 
       (.I0(\tmp5_1_0_mid2_reg_1138[9]_i_2_n_5 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[6]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .I3(\tmp5_1_0_mid2_reg_1138[10]_i_3_n_5 ),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I5(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h2DD2B44B4BB42DD2)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_7 
       (.I0(\tmp5_1_0_mid2_reg_1138[9]_i_15_n_5 ),
        .I1(\tmp5_1_0_mid2_reg_1138[9]_i_19_n_5 ),
        .I2(\tmp5_1_0_mid2_reg_1138[9]_i_12_n_5 ),
        .I3(\tmp5_1_0_mid2_reg_1138[9]_i_20_n_5 ),
        .I4(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_5 ),
        .I5(\tmp5_1_0_mid2_reg_1138[9]_i_14_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h2DD2B44B4BB42DD2)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_8 
       (.I0(\tmp5_1_0_mid2_reg_1138[9]_i_18_n_5 ),
        .I1(\tmp5_1_0_mid2_reg_1138[9]_i_21_n_5 ),
        .I2(\tmp5_1_0_mid2_reg_1138[9]_i_15_n_5 ),
        .I3(\tmp5_1_0_mid2_reg_1138[9]_i_22_n_5 ),
        .I4(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_10 ),
        .I5(\tmp5_1_0_mid2_reg_1138[9]_i_13_n_5 ),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h96AAAAAA)) 
    \tmp5_1_0_mid2_reg_1138[9]_i_9 
       (.I0(\tmp5_1_0_mid2_reg_1138[9]_i_5_n_5 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_11 ),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_1_0_mid2_reg_1138[9]_i_9_n_5 ));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[0] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[0]),
        .Q(tmp5_1_0_mid2_reg_1138[0]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[10] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[10]),
        .Q(tmp5_1_0_mid2_reg_1138[10]),
        .R(1'b0));
  CARRY4 \tmp5_1_0_mid2_reg_1138_reg[10]_i_1 
       (.CI(\tmp5_1_0_mid2_reg_1138_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp5_1_0_mid2_reg_1138_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_1_0_mid2_reg_1138_reg[10]_i_1_O_UNCONNECTED [3:1],tmp5_1_0_mid2_fu_514_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp5_1_0_mid2_reg_1138[10]_i_2_n_5 }));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[1] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[1]),
        .Q(tmp5_1_0_mid2_reg_1138[1]),
        .R(1'b0));
  CARRY4 \tmp5_1_0_mid2_reg_1138_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_5 ,\tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_6 ,\tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_7 ,\tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_1_0_mid2_reg_1138[1]_i_2_n_5 ,1'b0,\tmp5_1_0_mid2_reg_1138[1]_i_3_n_5 ,1'b0}),
        .O({\tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_9 ,\tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_10 ,tmp5_1_0_mid2_fu_514_p2[1:0]}),
        .S({\tmp5_1_0_mid2_reg_1138[1]_i_4_n_5 ,\tmp5_1_0_mid2_reg_1138[1]_i_5_n_5 ,\tmp5_1_0_mid2_reg_1138[1]_i_6_n_5 ,\tmp5_1_0_mid2_reg_1138[1]_i_7_n_5 }));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[2] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[2]),
        .Q(tmp5_1_0_mid2_reg_1138[2]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[3] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[3]),
        .Q(tmp5_1_0_mid2_reg_1138[3]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[4] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[4]),
        .Q(tmp5_1_0_mid2_reg_1138[4]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[5] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[5]),
        .Q(tmp5_1_0_mid2_reg_1138[5]),
        .R(1'b0));
  CARRY4 \tmp5_1_0_mid2_reg_1138_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_1_0_mid2_reg_1138_reg[5]_i_1_n_5 ,\tmp5_1_0_mid2_reg_1138_reg[5]_i_1_n_6 ,\tmp5_1_0_mid2_reg_1138_reg[5]_i_1_n_7 ,\tmp5_1_0_mid2_reg_1138_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_1_0_mid2_reg_1138[5]_i_2_n_5 ,\tmp5_1_0_mid2_reg_1138[5]_i_3_n_5 ,\tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp5_1_0_mid2_fu_514_p2[5:2]),
        .S({\tmp5_1_0_mid2_reg_1138[5]_i_4_n_5 ,\tmp5_1_0_mid2_reg_1138[5]_i_5_n_5 ,\tmp5_1_0_mid2_reg_1138[5]_i_6_n_5 ,\tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_10 }));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[6] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[6]),
        .Q(tmp5_1_0_mid2_reg_1138[6]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[7] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[7]),
        .Q(tmp5_1_0_mid2_reg_1138[7]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[8] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[8]),
        .Q(tmp5_1_0_mid2_reg_1138[8]),
        .R(1'b0));
  FDRE \tmp5_1_0_mid2_reg_1138_reg[9] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(tmp5_1_0_mid2_fu_514_p2[9]),
        .Q(tmp5_1_0_mid2_reg_1138[9]),
        .R(1'b0));
  CARRY4 \tmp5_1_0_mid2_reg_1138_reg[9]_i_1 
       (.CI(\tmp5_1_0_mid2_reg_1138_reg[5]_i_1_n_5 ),
        .CO({\tmp5_1_0_mid2_reg_1138_reg[9]_i_1_n_5 ,\tmp5_1_0_mid2_reg_1138_reg[9]_i_1_n_6 ,\tmp5_1_0_mid2_reg_1138_reg[9]_i_1_n_7 ,\tmp5_1_0_mid2_reg_1138_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_1_0_mid2_reg_1138[9]_i_2_n_5 ,\tmp5_1_0_mid2_reg_1138[9]_i_3_n_5 ,\tmp5_1_0_mid2_reg_1138[9]_i_4_n_5 ,\tmp5_1_0_mid2_reg_1138[9]_i_5_n_5 }),
        .O(tmp5_1_0_mid2_fu_514_p2[9:6]),
        .S({\tmp5_1_0_mid2_reg_1138[9]_i_6_n_5 ,\tmp5_1_0_mid2_reg_1138[9]_i_7_n_5 ,\tmp5_1_0_mid2_reg_1138[9]_i_8_n_5 ,\tmp5_1_0_mid2_reg_1138[9]_i_9_n_5 }));
  CARRY4 \tmp5_1_0_mid2_reg_1138_reg[9]_i_10 
       (.CI(\tmp5_1_0_mid2_reg_1138_reg[1]_i_1_n_5 ),
        .CO({\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_5 ,\NLW_tmp5_1_0_mid2_reg_1138_reg[9]_i_10_CO_UNCONNECTED [2],\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_7 ,\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_1_0_mid2_reg_1138_reg[9]_i_10_O_UNCONNECTED [3],\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_10 ,\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_11 ,\tmp5_1_0_mid2_reg_1138_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp5_1_0_mid2_reg_1138[9]_i_23_n_5 ,\tmp5_1_0_mid2_reg_1138[9]_i_24_n_5 ,\tmp5_1_0_mid2_reg_1138[9]_i_25_n_5 }));
  LUT5 #(
    .INIT(32'h044CC000)) 
    \tmp5_2_0_mid2_reg_1230[10]_i_2 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(\tmp5_2_0_mid2_reg_1230[10]_i_3_n_5 ),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[6]),
        .O(\tmp5_2_0_mid2_reg_1230[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp5_2_0_mid2_reg_1230[10]_i_3 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_2_0_mid2_reg_1230[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \tmp5_2_0_mid2_reg_1230[1]_i_2 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_2_0_mid2_reg_1230[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_2_0_mid2_reg_1230[1]_i_3 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .O(\tmp5_2_0_mid2_reg_1230[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \tmp5_2_0_mid2_reg_1230[1]_i_4 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .O(\tmp5_2_0_mid2_reg_1230[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h28)) 
    \tmp5_2_0_mid2_reg_1230[1]_i_5 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .O(\tmp5_2_0_mid2_reg_1230[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp5_2_0_mid2_reg_1230[1]_i_6 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .O(\tmp5_2_0_mid2_reg_1230[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1230[1]_i_7 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_2_0_mid2_reg_1230[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp5_2_0_mid2_reg_1230[5]_i_2 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_11 ),
        .O(\tmp5_2_0_mid2_reg_1230[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp5_2_0_mid2_reg_1230[5]_i_3 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_12 ),
        .O(\tmp5_2_0_mid2_reg_1230[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6996A5A59696A5A5)) 
    \tmp5_2_0_mid2_reg_1230[5]_i_4 
       (.I0(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_11 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(\tmp5_2_0_mid2_reg_1230[5]_i_7_n_5 ),
        .I3(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_12 ),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .O(\tmp5_2_0_mid2_reg_1230[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A956A6A)) 
    \tmp5_2_0_mid2_reg_1230[5]_i_5 
       (.I0(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_12 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_2_0_mid2_reg_1230[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp5_2_0_mid2_reg_1230[5]_i_6 
       (.I0(\tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_9 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .O(\tmp5_2_0_mid2_reg_1230[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \tmp5_2_0_mid2_reg_1230[5]_i_7 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_2_0_mid2_reg_1230[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_11 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h95555555FFFFFFFF)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_12 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I5(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hD57F2A80)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_13 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I4(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h9555FFFF)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_14 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h0000800080000000)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_15 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[0]),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_12 ),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h95FF)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_16 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_17 
       (.I0(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_10 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_18 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h95FF)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_19 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h088000000CCCC880)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_2 
       (.I0(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_5 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(\tmp5_2_0_mid2_reg_1230[9]_i_11_n_5 ),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I5(\tmp5_2_0_mid2_reg_1230[9]_i_12_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_20 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_21 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(\tmp5_2_0_mid2_reg_1230[9]_i_24_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_22 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_22_n_5 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_23 
       (.I0(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_24 
       (.I0(tmp5_0_0_mid2_v_v_reg_1121[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[3]),
        .I4(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .I5(tmp5_0_0_mid2_v_v_reg_1121[6]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h08800000FFFF0880)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_3 
       (.I0(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_10 ),
        .I1(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I4(\tmp5_2_0_mid2_reg_1230[9]_i_13_n_5 ),
        .I5(\tmp5_2_0_mid2_reg_1230[9]_i_14_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h82288888EBBEEEEE)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_4 
       (.I0(\tmp5_2_0_mid2_reg_1230[9]_i_15_n_5 ),
        .I1(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_10 ),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(\tmp5_2_0_mid2_reg_1230[9]_i_16_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996666696699999)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_5 
       (.I0(\tmp5_2_0_mid2_reg_1230[9]_i_15_n_5 ),
        .I1(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_10 ),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I4(zext_ln35_1_cast14_reg_1023_reg[4]),
        .I5(\tmp5_2_0_mid2_reg_1230[9]_i_16_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9996A55A9666AAAA)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_6 
       (.I0(\tmp5_2_0_mid2_reg_1230[9]_i_2_n_5 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[6]),
        .I2(tmp5_0_0_mid2_v_v_reg_1121[5]),
        .I3(\tmp5_2_0_mid2_reg_1230[10]_i_3_n_5 ),
        .I4(zext_ln35_1_cast14_reg_1023_reg[0]),
        .I5(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h2DD2B44B4BB42DD2)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_7 
       (.I0(\tmp5_2_0_mid2_reg_1230[9]_i_14_n_5 ),
        .I1(\tmp5_2_0_mid2_reg_1230[9]_i_17_n_5 ),
        .I2(\tmp5_2_0_mid2_reg_1230[9]_i_12_n_5 ),
        .I3(\tmp5_2_0_mid2_reg_1230[9]_i_18_n_5 ),
        .I4(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_5 ),
        .I5(\tmp5_2_0_mid2_reg_1230[9]_i_19_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h2DD2B44B4BB42DD2)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_8 
       (.I0(\tmp5_2_0_mid2_reg_1230[9]_i_16_n_5 ),
        .I1(\tmp5_2_0_mid2_reg_1230[9]_i_15_n_5 ),
        .I2(\tmp5_2_0_mid2_reg_1230[9]_i_14_n_5 ),
        .I3(\tmp5_2_0_mid2_reg_1230[9]_i_13_n_5 ),
        .I4(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_10 ),
        .I5(\tmp5_2_0_mid2_reg_1230[9]_i_20_n_5 ),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \tmp5_2_0_mid2_reg_1230[9]_i_9 
       (.I0(\tmp5_2_0_mid2_reg_1230[9]_i_5_n_5 ),
        .I1(tmp5_0_0_mid2_v_v_reg_1121[1]),
        .I2(\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_11 ),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\tmp5_2_0_mid2_reg_1230[9]_i_9_n_5 ));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[0]),
        .Q(tmp5_2_0_mid2_reg_1230[0]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[10] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[10]),
        .Q(tmp5_2_0_mid2_reg_1230[10]),
        .R(1'b0));
  CARRY4 \tmp5_2_0_mid2_reg_1230_reg[10]_i_1 
       (.CI(\tmp5_2_0_mid2_reg_1230_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp5_2_0_mid2_reg_1230_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_2_0_mid2_reg_1230_reg[10]_i_1_O_UNCONNECTED [3:1],tmp5_2_0_mid2_fu_593_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp5_2_0_mid2_reg_1230[10]_i_2_n_5 }));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[1]),
        .Q(tmp5_2_0_mid2_reg_1230[1]),
        .R(1'b0));
  CARRY4 \tmp5_2_0_mid2_reg_1230_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_5 ,\tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_6 ,\tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_7 ,\tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_2_0_mid2_reg_1230[1]_i_2_n_5 ,1'b0,\tmp5_2_0_mid2_reg_1230[1]_i_3_n_5 ,1'b0}),
        .O({\tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_9 ,\tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_10 ,tmp5_2_0_mid2_fu_593_p2[1:0]}),
        .S({\tmp5_2_0_mid2_reg_1230[1]_i_4_n_5 ,\tmp5_2_0_mid2_reg_1230[1]_i_5_n_5 ,\tmp5_2_0_mid2_reg_1230[1]_i_6_n_5 ,\tmp5_2_0_mid2_reg_1230[1]_i_7_n_5 }));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[2]),
        .Q(tmp5_2_0_mid2_reg_1230[2]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[3]),
        .Q(tmp5_2_0_mid2_reg_1230[3]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[4]),
        .Q(tmp5_2_0_mid2_reg_1230[4]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[5]),
        .Q(tmp5_2_0_mid2_reg_1230[5]),
        .R(1'b0));
  CARRY4 \tmp5_2_0_mid2_reg_1230_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_2_0_mid2_reg_1230_reg[5]_i_1_n_5 ,\tmp5_2_0_mid2_reg_1230_reg[5]_i_1_n_6 ,\tmp5_2_0_mid2_reg_1230_reg[5]_i_1_n_7 ,\tmp5_2_0_mid2_reg_1230_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_2_0_mid2_reg_1230[5]_i_2_n_5 ,\tmp5_2_0_mid2_reg_1230[5]_i_3_n_5 ,\tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp5_2_0_mid2_fu_593_p2[5:2]),
        .S({\tmp5_2_0_mid2_reg_1230[5]_i_4_n_5 ,\tmp5_2_0_mid2_reg_1230[5]_i_5_n_5 ,\tmp5_2_0_mid2_reg_1230[5]_i_6_n_5 ,\tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_10 }));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[6]),
        .Q(tmp5_2_0_mid2_reg_1230[6]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[7] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[7]),
        .Q(tmp5_2_0_mid2_reg_1230[7]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[8] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[8]),
        .Q(tmp5_2_0_mid2_reg_1230[8]),
        .R(1'b0));
  FDRE \tmp5_2_0_mid2_reg_1230_reg[9] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(tmp5_2_0_mid2_fu_593_p2[9]),
        .Q(tmp5_2_0_mid2_reg_1230[9]),
        .R(1'b0));
  CARRY4 \tmp5_2_0_mid2_reg_1230_reg[9]_i_1 
       (.CI(\tmp5_2_0_mid2_reg_1230_reg[5]_i_1_n_5 ),
        .CO({\tmp5_2_0_mid2_reg_1230_reg[9]_i_1_n_5 ,\tmp5_2_0_mid2_reg_1230_reg[9]_i_1_n_6 ,\tmp5_2_0_mid2_reg_1230_reg[9]_i_1_n_7 ,\tmp5_2_0_mid2_reg_1230_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp5_2_0_mid2_reg_1230[9]_i_2_n_5 ,\tmp5_2_0_mid2_reg_1230[9]_i_3_n_5 ,\tmp5_2_0_mid2_reg_1230[9]_i_4_n_5 ,\tmp5_2_0_mid2_reg_1230[9]_i_5_n_5 }),
        .O(tmp5_2_0_mid2_fu_593_p2[9:6]),
        .S({\tmp5_2_0_mid2_reg_1230[9]_i_6_n_5 ,\tmp5_2_0_mid2_reg_1230[9]_i_7_n_5 ,\tmp5_2_0_mid2_reg_1230[9]_i_8_n_5 ,\tmp5_2_0_mid2_reg_1230[9]_i_9_n_5 }));
  CARRY4 \tmp5_2_0_mid2_reg_1230_reg[9]_i_10 
       (.CI(\tmp5_2_0_mid2_reg_1230_reg[1]_i_1_n_5 ),
        .CO({\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_5 ,\NLW_tmp5_2_0_mid2_reg_1230_reg[9]_i_10_CO_UNCONNECTED [2],\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_7 ,\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_2_0_mid2_reg_1230_reg[9]_i_10_O_UNCONNECTED [3],\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_10 ,\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_11 ,\tmp5_2_0_mid2_reg_1230_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp5_2_0_mid2_reg_1230[9]_i_21_n_5 ,\tmp5_2_0_mid2_reg_1230[9]_i_22_n_5 ,\tmp5_2_0_mid2_reg_1230[9]_i_23_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1202[3]_i_2 
       (.I0(mul_ln41_fu_553_p2[3]),
        .I1(zext_ln35_3_cast_reg_1066_reg[3]),
        .O(\tmp6_reg_1202[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1202[3]_i_3 
       (.I0(mul_ln41_fu_553_p2[2]),
        .I1(zext_ln35_3_cast_reg_1066_reg[2]),
        .O(\tmp6_reg_1202[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1202[3]_i_4 
       (.I0(mul_ln41_fu_553_p2[1]),
        .I1(zext_ln35_3_cast_reg_1066_reg[1]),
        .O(\tmp6_reg_1202[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1202[3]_i_5 
       (.I0(mul_ln41_fu_553_p2[0]),
        .I1(zext_ln35_3_cast_reg_1066_reg[0]),
        .O(\tmp6_reg_1202[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h10)) 
    \tmp6_reg_1202[6]_i_1 
       (.I0(icmp_ln23_reg_1080),
        .I1(select_ln29_24_reg_1098),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(tmp6_reg_12020));
  FDRE \tmp6_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(tmp6_reg_12020),
        .D(tmp6_fu_557_p2[0]),
        .Q(\tmp6_reg_1202_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \tmp6_reg_1202_reg[1] 
       (.C(ap_clk),
        .CE(tmp6_reg_12020),
        .D(tmp6_fu_557_p2[1]),
        .Q(\tmp6_reg_1202_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \tmp6_reg_1202_reg[2] 
       (.C(ap_clk),
        .CE(tmp6_reg_12020),
        .D(tmp6_fu_557_p2[2]),
        .Q(\tmp6_reg_1202_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp6_reg_1202_reg[3] 
       (.C(ap_clk),
        .CE(tmp6_reg_12020),
        .D(tmp6_fu_557_p2[3]),
        .Q(\tmp6_reg_1202_reg_n_5_[3] ),
        .R(1'b0));
  CARRY4 \tmp6_reg_1202_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_1202_reg[3]_i_1_n_5 ,\tmp6_reg_1202_reg[3]_i_1_n_6 ,\tmp6_reg_1202_reg[3]_i_1_n_7 ,\tmp6_reg_1202_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln41_fu_553_p2[3:0]),
        .O(tmp6_fu_557_p2[3:0]),
        .S({\tmp6_reg_1202[3]_i_2_n_5 ,\tmp6_reg_1202[3]_i_3_n_5 ,\tmp6_reg_1202[3]_i_4_n_5 ,\tmp6_reg_1202[3]_i_5_n_5 }));
  FDRE \tmp6_reg_1202_reg[4] 
       (.C(ap_clk),
        .CE(tmp6_reg_12020),
        .D(tmp6_fu_557_p2[4]),
        .Q(\tmp6_reg_1202_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp6_reg_1202_reg[5] 
       (.C(ap_clk),
        .CE(tmp6_reg_12020),
        .D(tmp6_fu_557_p2[5]),
        .Q(\tmp6_reg_1202_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp6_reg_1202_reg[6] 
       (.C(ap_clk),
        .CE(tmp6_reg_12020),
        .D(tmp6_fu_557_p2[6]),
        .Q(\tmp6_reg_1202_reg_n_5_[6] ),
        .R(1'b0));
  CARRY4 \tmp6_reg_1202_reg[6]_i_2 
       (.CI(\tmp6_reg_1202_reg[3]_i_1_n_5 ),
        .CO({\NLW_tmp6_reg_1202_reg[6]_i_2_CO_UNCONNECTED [3:2],\tmp6_reg_1202_reg[6]_i_2_n_7 ,\tmp6_reg_1202_reg[6]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_ln41_fu_553_p2[5:4]}),
        .O({\NLW_tmp6_reg_1202_reg[6]_i_2_O_UNCONNECTED [3],tmp6_fu_557_p2[6:4]}),
        .S({1'b0,mul_ln41_fu_553_p2[6:4]}));
  FDRE \trunc_ln29_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(\select_ln29_19_reg_1212[0]_i_1_n_5 ),
        .Q(trunc_ln29_reg_1218[0]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1218_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(\select_ln29_19_reg_1212[1]_i_1_n_5 ),
        .Q(trunc_ln29_reg_1218[1]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[0] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_20),
        .Q(trunc_ln41_1_reg_1349[0]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[10] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_10),
        .Q(trunc_ln41_1_reg_1349[10]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[11] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_9),
        .Q(trunc_ln41_1_reg_1349[11]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[12] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_8),
        .Q(trunc_ln41_1_reg_1349[12]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[13] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_7),
        .Q(trunc_ln41_1_reg_1349[13]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[14] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_6),
        .Q(trunc_ln41_1_reg_1349[14]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[15] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_5),
        .Q(trunc_ln41_1_reg_1349[15]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[1] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_19),
        .Q(trunc_ln41_1_reg_1349[1]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[2] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_18),
        .Q(trunc_ln41_1_reg_1349[2]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[3] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_17),
        .Q(trunc_ln41_1_reg_1349[3]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[4] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_16),
        .Q(trunc_ln41_1_reg_1349[4]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[5] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_15),
        .Q(trunc_ln41_1_reg_1349[5]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[6] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_14),
        .Q(trunc_ln41_1_reg_1349[6]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[7] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_13),
        .Q(trunc_ln41_1_reg_1349[7]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[8] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_12),
        .Q(trunc_ln41_1_reg_1349[8]),
        .R(1'b0));
  FDRE \trunc_ln41_1_reg_1349_reg[9] 
       (.C(ap_clk),
        .CE(add_ln41_11_reg_13640),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_11),
        .Q(trunc_ln41_1_reg_1349[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln41_5_reg_1384[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln22_reg_1071_pp0_iter1_reg_reg_n_5_[0] ),
        .O(p_6_in));
  FDRE \trunc_ln41_5_reg_1384_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_20),
        .Q(trunc_ln41_5_reg_1384[0]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_10),
        .Q(trunc_ln41_5_reg_1384[10]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[11] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_9),
        .Q(trunc_ln41_5_reg_1384[11]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[12] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_8),
        .Q(trunc_ln41_5_reg_1384[12]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[13] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_7),
        .Q(trunc_ln41_5_reg_1384[13]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[14] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_6),
        .Q(trunc_ln41_5_reg_1384[14]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[15] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_5),
        .Q(trunc_ln41_5_reg_1384[15]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_19),
        .Q(trunc_ln41_5_reg_1384[1]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_18),
        .Q(trunc_ln41_5_reg_1384[2]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_17),
        .Q(trunc_ln41_5_reg_1384[3]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_16),
        .Q(trunc_ln41_5_reg_1384[4]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_15),
        .Q(trunc_ln41_5_reg_1384[5]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_14),
        .Q(trunc_ln41_5_reg_1384[6]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_13),
        .Q(trunc_ln41_5_reg_1384[7]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_12),
        .Q(trunc_ln41_5_reg_1384[8]),
        .R(1'b0));
  FDRE \trunc_ln41_5_reg_1384_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(network_mul_mul_16s_16s_30_1_1_U83_n_11),
        .Q(trunc_ln41_5_reg_1384[9]),
        .R(1'b0));
  FDRE \zext_ln35_13_reg_1145_reg[0] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .Q(zext_ln35_13_reg_1145[0]),
        .R(1'b0));
  FDRE \zext_ln35_13_reg_1145_reg[1] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .Q(zext_ln35_13_reg_1145[1]),
        .R(1'b0));
  FDRE \zext_ln35_13_reg_1145_reg[2] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .Q(zext_ln35_13_reg_1145[2]),
        .R(1'b0));
  FDRE \zext_ln35_13_reg_1145_reg[3] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(\out_w_0_mid2_reg_1109_reg_n_5_[3] ),
        .Q(zext_ln35_13_reg_1145[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln35_15_reg_1186[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .O(kernel1_load_reg_11650));
  FDRE \zext_ln35_15_reg_1186_reg[0] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(\out_w_reg_1181[0]_i_1_n_5 ),
        .Q(zext_ln35_15_reg_1186_reg[0]),
        .R(1'b0));
  FDRE \zext_ln35_15_reg_1186_reg[1] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(\out_w_reg_1181[1]_i_1_n_5 ),
        .Q(zext_ln35_15_reg_1186_reg[1]),
        .R(1'b0));
  FDRE \zext_ln35_15_reg_1186_reg[2] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(\out_w_reg_1181[2]_i_1_n_5 ),
        .Q(zext_ln35_15_reg_1186_reg[2]),
        .R(1'b0));
  FDRE \zext_ln35_15_reg_1186_reg[3] 
       (.C(ap_clk),
        .CE(kernel1_load_reg_11650),
        .D(\out_w_reg_1181[3]_i_2_n_5 ),
        .Q(zext_ln35_15_reg_1186_reg[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln35_17_reg_1237[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .O(\zext_ln35_17_reg_1237[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln35_17_reg_1237[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .O(\zext_ln35_17_reg_1237[2]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln35_17_reg_1237[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .O(add_ln29_reg_12250));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln35_17_reg_1237[3]_i_2 
       (.I0(\out_w_0_mid2_reg_1109_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1109_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1109_reg_n_5_[3] ),
        .O(\zext_ln35_17_reg_1237[3]_i_2_n_5 ));
  FDRE \zext_ln35_17_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(\out_w_0_mid2_reg_1109_reg_n_5_[0] ),
        .Q(C[0]),
        .R(1'b0));
  FDRE \zext_ln35_17_reg_1237_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(\zext_ln35_17_reg_1237[1]_i_1_n_5 ),
        .Q(C[1]),
        .R(1'b0));
  FDRE \zext_ln35_17_reg_1237_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(\zext_ln35_17_reg_1237[2]_i_1_n_5 ),
        .Q(C[2]),
        .R(1'b0));
  FDRE \zext_ln35_17_reg_1237_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_reg_12250),
        .D(\zext_ln35_17_reg_1237[3]_i_2_n_5 ),
        .Q(C[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \zext_ln35_1_cast14_reg_1023[0]_i_1 
       (.I0(Q[4]),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(zext_ln35_1_cast14_reg_1023_reg[0]),
        .O(\zext_ln35_1_cast14_reg_1023[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \zext_ln35_1_cast14_reg_1023[4]_i_1 
       (.I0(Q[4]),
        .I1(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(zext_ln35_1_cast14_reg_1023_reg[4]),
        .O(\zext_ln35_1_cast14_reg_1023[4]_i_1_n_5 ));
  FDRE \zext_ln35_1_cast14_reg_1023_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln35_1_cast14_reg_1023[0]_i_1_n_5 ),
        .Q(zext_ln35_1_cast14_reg_1023_reg[0]),
        .R(1'b0));
  FDRE \zext_ln35_1_cast14_reg_1023_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln35_1_cast14_reg_1023[4]_i_1_n_5 ),
        .Q(zext_ln35_1_cast14_reg_1023_reg[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln35_3_cast_reg_1066[0]_i_1 
       (.I0(select_ln23_reg_1299[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_h_0_reg_289[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln35_3_cast_reg_1066[1]_i_1 
       (.I0(select_ln23_reg_1299[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_h_0_reg_289[1]),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln35_3_cast_reg_1066[2]_i_1 
       (.I0(select_ln23_reg_1299[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_h_0_reg_289[2]),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln35_3_cast_reg_1066[3]_i_1 
       (.I0(select_ln23_reg_1299[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_h_0_reg_289[3]),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[3]));
  FDRE \zext_ln35_3_cast_reg_1066_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .Q(zext_ln35_3_cast_reg_1066_reg[0]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1066_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .Q(zext_ln35_3_cast_reg_1066_reg[1]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1066_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .Q(zext_ln35_3_cast_reg_1066_reg[2]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1066_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[3]),
        .Q(zext_ln35_3_cast_reg_1066_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln41_2_reg_1061[0]_i_1 
       (.I0(\select_ln29_19_reg_1212_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_d_0_reg_266[0]),
        .O(\zext_ln41_2_reg_1061[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln41_2_reg_1061[1]_i_1 
       (.I0(\select_ln29_19_reg_1212_reg_n_5_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_d_0_reg_266[1]),
        .O(\zext_ln41_2_reg_1061[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln41_2_reg_1061[2]_i_1 
       (.I0(\select_ln29_19_reg_1212_reg_n_5_[2] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_d_0_reg_266[2]),
        .O(\zext_ln41_2_reg_1061[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln41_2_reg_1061[3]_i_1 
       (.I0(select_ln29_19_reg_1212),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1071_reg_n_5_[0] ),
        .I4(out_d_0_reg_266[3]),
        .O(\zext_ln41_2_reg_1061[3]_i_1_n_5 ));
  FDRE \zext_ln41_2_reg_1061_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln41_2_reg_1061[0]_i_1_n_5 ),
        .Q(zext_ln41_2_reg_1061_reg[0]),
        .R(1'b0));
  FDRE \zext_ln41_2_reg_1061_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln41_2_reg_1061[1]_i_1_n_5 ),
        .Q(zext_ln41_2_reg_1061_reg[1]),
        .R(1'b0));
  FDRE \zext_ln41_2_reg_1061_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln41_2_reg_1061[2]_i_1_n_5 ),
        .Q(zext_ln41_2_reg_1061_reg[2]),
        .R(1'b0));
  FDRE \zext_ln41_2_reg_1061_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln41_2_reg_1061[3]_i_1_n_5 ),
        .Q(zext_ln41_2_reg_1061_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix_2" *) 
module design_1_network_0_0_depthwise_conv2d_fix_2
   (\ap_CS_fsm_reg[13] ,
    MemBank_B_ce1,
    D,
    add_ln35_10_reg_1339_reg_0,
    add_ln35_10_reg_1339_reg_1,
    add_ln35_10_reg_1339_reg_2,
    add_ln35_10_reg_1339_reg_3,
    add_ln35_10_reg_1339_reg_4,
    add_ln35_10_reg_1339_reg_5,
    add_ln35_10_reg_1339_reg_6,
    add_ln35_10_reg_1339_reg_7,
    add_ln35_10_reg_1339_reg_8,
    add_ln35_10_reg_1339_reg_9,
    \ap_CS_fsm_reg[29] ,
    ap_enable_reg_pp0_iter1_reg_0,
    add_ln35_10_reg_1339_reg_10,
    add_ln35_10_reg_1339_reg_11,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    ADDRARDADDR,
    d0,
    output_r_address0,
    \ap_CS_fsm_reg[36] ,
    input_r_address1,
    Q,
    ram_reg_0,
    MemBank_B_address011_out,
    grp_max_pooling2d_fix16_fu_533_input_r_ce1,
    ram_reg_0_0,
    ram_reg_0_1,
    grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1,
    ram_reg_0_2,
    grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_0_37,
    ram_reg_0_38,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_7,
    ram_reg_7_0,
    P,
    ram_reg_0_i_36__0_0,
    ram_reg_0_39,
    ram_reg_0_40,
    ram_reg_0_41,
    ram_reg_0_42,
    ram_reg_0_43,
    ram_reg_0_44,
    ram_reg_0_45,
    ram_reg_0_46,
    ram_reg_0_47,
    ram_reg_0_48,
    ram_reg_0_49,
    ram_reg_0_50,
    ram_reg_0_51,
    ram_reg_0_52,
    ram_reg_0_53,
    ram_reg_0_54,
    ram_reg_0_55,
    ram_reg_0_56,
    ram_reg_0_57,
    ram_reg_0_58,
    ram_reg_0_59,
    output_r_d0,
    ram_reg_7_1,
    SS,
    ap_clk,
    ap_rst_n,
    p,
    q0);
  output \ap_CS_fsm_reg[13] ;
  output MemBank_B_ce1;
  output [3:0]D;
  output add_ln35_10_reg_1339_reg_0;
  output add_ln35_10_reg_1339_reg_1;
  output add_ln35_10_reg_1339_reg_2;
  output add_ln35_10_reg_1339_reg_3;
  output add_ln35_10_reg_1339_reg_4;
  output add_ln35_10_reg_1339_reg_5;
  output add_ln35_10_reg_1339_reg_6;
  output add_ln35_10_reg_1339_reg_7;
  output add_ln35_10_reg_1339_reg_8;
  output add_ln35_10_reg_1339_reg_9;
  output \ap_CS_fsm_reg[29] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output add_ln35_10_reg_1339_reg_10;
  output add_ln35_10_reg_1339_reg_11;
  output \ap_CS_fsm_reg[13]_0 ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [9:0]ADDRARDADDR;
  output [15:0]d0;
  output [3:0]output_r_address0;
  output \ap_CS_fsm_reg[36] ;
  output [13:0]input_r_address1;
  input [6:0]Q;
  input ram_reg_0;
  input MemBank_B_address011_out;
  input grp_max_pooling2d_fix16_fu_533_input_r_ce1;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1;
  input ram_reg_0_2;
  input grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input ram_reg_0_31;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input ram_reg_0_36;
  input ram_reg_0_37;
  input ram_reg_0_38;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_7;
  input ram_reg_7_0;
  input [9:0]P;
  input [9:0]ram_reg_0_i_36__0_0;
  input ram_reg_0_39;
  input ram_reg_0_40;
  input ram_reg_0_41;
  input ram_reg_0_42;
  input ram_reg_0_43;
  input ram_reg_0_44;
  input ram_reg_0_45;
  input ram_reg_0_46;
  input ram_reg_0_47;
  input ram_reg_0_48;
  input ram_reg_0_49;
  input ram_reg_0_50;
  input ram_reg_0_51;
  input ram_reg_0_52;
  input ram_reg_0_53;
  input ram_reg_0_54;
  input ram_reg_0_55;
  input ram_reg_0_56;
  input ram_reg_0_57;
  input ram_reg_0_58;
  input ram_reg_0_59;
  input [15:0]output_r_d0;
  input [15:0]ram_reg_7_1;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input [15:0]p;
  input [15:0]q0;

  wire [8:1]A;
  wire [9:0]ADDRARDADDR;
  wire [4:0]B;
  wire [4:0]C;
  wire [3:0]D;
  wire MemBank_B_address011_out;
  wire MemBank_B_ce1;
  wire [9:0]P;
  wire [6:0]Q;
  wire [0:0]SS;
  wire [13:0]add_ln22_fu_617_p2;
  wire [13:0]add_ln22_reg_1248;
  wire add_ln22_reg_12480;
  wire \add_ln22_reg_1248_reg[12]_i_1_n_5 ;
  wire \add_ln22_reg_1248_reg[12]_i_1_n_6 ;
  wire \add_ln22_reg_1248_reg[12]_i_1_n_7 ;
  wire \add_ln22_reg_1248_reg[12]_i_1_n_8 ;
  wire \add_ln22_reg_1248_reg[4]_i_1_n_5 ;
  wire \add_ln22_reg_1248_reg[4]_i_1_n_6 ;
  wire \add_ln22_reg_1248_reg[4]_i_1_n_7 ;
  wire \add_ln22_reg_1248_reg[4]_i_1_n_8 ;
  wire \add_ln22_reg_1248_reg[8]_i_1_n_5 ;
  wire \add_ln22_reg_1248_reg[8]_i_1_n_6 ;
  wire \add_ln22_reg_1248_reg[8]_i_1_n_7 ;
  wire \add_ln22_reg_1248_reg[8]_i_1_n_8 ;
  wire [9:0]add_ln23_5_fu_495_p2;
  wire [9:0]add_ln23_5_reg_1130;
  wire add_ln23_5_reg_11300;
  wire \add_ln23_5_reg_1130[3]_i_2_n_5 ;
  wire \add_ln23_5_reg_1130[4]_i_2_n_5 ;
  wire \add_ln23_5_reg_1130[5]_i_2_n_5 ;
  wire \add_ln23_5_reg_1130[6]_i_2_n_5 ;
  wire \add_ln23_5_reg_1130[7]_i_2_n_5 ;
  wire \add_ln23_5_reg_1130[8]_i_2_n_5 ;
  wire \add_ln23_5_reg_1130[9]_i_3_n_5 ;
  wire [1:0]add_ln29_fu_583_p2;
  wire [1:0]add_ln29_reg_1227;
  wire add_ln35_10_reg_1339_reg_0;
  wire add_ln35_10_reg_1339_reg_1;
  wire add_ln35_10_reg_1339_reg_10;
  wire add_ln35_10_reg_1339_reg_11;
  wire add_ln35_10_reg_1339_reg_2;
  wire add_ln35_10_reg_1339_reg_3;
  wire add_ln35_10_reg_1339_reg_4;
  wire add_ln35_10_reg_1339_reg_5;
  wire add_ln35_10_reg_1339_reg_6;
  wire add_ln35_10_reg_1339_reg_7;
  wire add_ln35_10_reg_1339_reg_8;
  wire add_ln35_10_reg_1339_reg_9;
  wire add_ln35_10_reg_1339_reg_n_100;
  wire add_ln35_10_reg_1339_reg_n_101;
  wire add_ln35_10_reg_1339_reg_n_102;
  wire add_ln35_10_reg_1339_reg_n_103;
  wire add_ln35_10_reg_1339_reg_n_104;
  wire add_ln35_10_reg_1339_reg_n_105;
  wire add_ln35_10_reg_1339_reg_n_106;
  wire add_ln35_10_reg_1339_reg_n_107;
  wire add_ln35_10_reg_1339_reg_n_108;
  wire add_ln35_10_reg_1339_reg_n_109;
  wire add_ln35_10_reg_1339_reg_n_110;
  wire add_ln35_10_reg_1339_reg_n_97;
  wire add_ln35_10_reg_1339_reg_n_98;
  wire add_ln35_10_reg_1339_reg_n_99;
  wire [4:1]add_ln35_3_fu_589_p2;
  wire [15:0]add_ln41_1_reg_1359;
  wire [15:0]add_ln41_3_fu_827_p2;
  wire [15:0]add_ln41_3_reg_1364;
  wire \add_ln41_3_reg_1364[11]_i_2_n_5 ;
  wire \add_ln41_3_reg_1364[11]_i_3_n_5 ;
  wire \add_ln41_3_reg_1364[11]_i_4_n_5 ;
  wire \add_ln41_3_reg_1364[11]_i_5_n_5 ;
  wire \add_ln41_3_reg_1364[11]_i_6_n_5 ;
  wire \add_ln41_3_reg_1364[11]_i_7_n_5 ;
  wire \add_ln41_3_reg_1364[11]_i_8_n_5 ;
  wire \add_ln41_3_reg_1364[11]_i_9_n_5 ;
  wire \add_ln41_3_reg_1364[15]_i_2_n_5 ;
  wire \add_ln41_3_reg_1364[15]_i_3_n_5 ;
  wire \add_ln41_3_reg_1364[15]_i_4_n_5 ;
  wire \add_ln41_3_reg_1364[15]_i_5_n_5 ;
  wire \add_ln41_3_reg_1364[15]_i_6_n_5 ;
  wire \add_ln41_3_reg_1364[15]_i_7_n_5 ;
  wire \add_ln41_3_reg_1364[15]_i_8_n_5 ;
  wire \add_ln41_3_reg_1364[3]_i_2_n_5 ;
  wire \add_ln41_3_reg_1364[3]_i_3_n_5 ;
  wire \add_ln41_3_reg_1364[3]_i_4_n_5 ;
  wire \add_ln41_3_reg_1364[3]_i_5_n_5 ;
  wire \add_ln41_3_reg_1364[3]_i_6_n_5 ;
  wire \add_ln41_3_reg_1364[3]_i_7_n_5 ;
  wire \add_ln41_3_reg_1364[3]_i_8_n_5 ;
  wire \add_ln41_3_reg_1364[7]_i_2_n_5 ;
  wire \add_ln41_3_reg_1364[7]_i_3_n_5 ;
  wire \add_ln41_3_reg_1364[7]_i_4_n_5 ;
  wire \add_ln41_3_reg_1364[7]_i_5_n_5 ;
  wire \add_ln41_3_reg_1364[7]_i_6_n_5 ;
  wire \add_ln41_3_reg_1364[7]_i_7_n_5 ;
  wire \add_ln41_3_reg_1364[7]_i_8_n_5 ;
  wire \add_ln41_3_reg_1364[7]_i_9_n_5 ;
  wire \add_ln41_3_reg_1364_reg[11]_i_1_n_5 ;
  wire \add_ln41_3_reg_1364_reg[11]_i_1_n_6 ;
  wire \add_ln41_3_reg_1364_reg[11]_i_1_n_7 ;
  wire \add_ln41_3_reg_1364_reg[11]_i_1_n_8 ;
  wire \add_ln41_3_reg_1364_reg[15]_i_1_n_6 ;
  wire \add_ln41_3_reg_1364_reg[15]_i_1_n_7 ;
  wire \add_ln41_3_reg_1364_reg[15]_i_1_n_8 ;
  wire \add_ln41_3_reg_1364_reg[3]_i_1_n_5 ;
  wire \add_ln41_3_reg_1364_reg[3]_i_1_n_6 ;
  wire \add_ln41_3_reg_1364_reg[3]_i_1_n_7 ;
  wire \add_ln41_3_reg_1364_reg[3]_i_1_n_8 ;
  wire \add_ln41_3_reg_1364_reg[7]_i_1_n_5 ;
  wire \add_ln41_3_reg_1364_reg[7]_i_1_n_6 ;
  wire \add_ln41_3_reg_1364_reg[7]_i_1_n_7 ;
  wire \add_ln41_3_reg_1364_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln41_8_fu_920_p2;
  wire [15:0]add_ln41_8_reg_1394;
  wire \add_ln41_8_reg_1394[11]_i_11_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_12_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_13_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_14_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_15_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_16_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_17_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_18_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_2_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_3_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_4_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_5_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_6_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_7_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_8_n_5 ;
  wire \add_ln41_8_reg_1394[11]_i_9_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_12_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_13_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_14_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_15_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_16_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_17_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_18_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_19_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_1_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_20_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_21_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_22_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_23_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_24_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_25_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_26_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_3_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_4_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_5_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_6_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_7_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_8_n_5 ;
  wire \add_ln41_8_reg_1394[15]_i_9_n_5 ;
  wire \add_ln41_8_reg_1394[3]_i_2_n_5 ;
  wire \add_ln41_8_reg_1394[3]_i_3_n_5 ;
  wire \add_ln41_8_reg_1394[3]_i_4_n_5 ;
  wire \add_ln41_8_reg_1394[3]_i_5_n_5 ;
  wire \add_ln41_8_reg_1394[3]_i_6_n_5 ;
  wire \add_ln41_8_reg_1394[3]_i_7_n_5 ;
  wire \add_ln41_8_reg_1394[3]_i_8_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_11_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_12_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_13_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_14_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_15_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_16_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_17_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_2_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_3_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_4_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_5_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_6_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_7_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_8_n_5 ;
  wire \add_ln41_8_reg_1394[7]_i_9_n_5 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_10_n_10 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_10_n_11 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_10_n_12 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_10_n_5 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_10_n_6 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_10_n_7 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_10_n_8 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_10_n_9 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_1_n_5 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_1_n_6 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_1_n_7 ;
  wire \add_ln41_8_reg_1394_reg[11]_i_1_n_8 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_10_n_10 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_10_n_11 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_10_n_12 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_10_n_6 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_10_n_7 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_10_n_8 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_10_n_9 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_11_n_10 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_11_n_11 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_11_n_12 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_11_n_5 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_11_n_6 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_11_n_7 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_11_n_8 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_11_n_9 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_2_n_6 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_2_n_7 ;
  wire \add_ln41_8_reg_1394_reg[15]_i_2_n_8 ;
  wire \add_ln41_8_reg_1394_reg[3]_i_1_n_5 ;
  wire \add_ln41_8_reg_1394_reg[3]_i_1_n_6 ;
  wire \add_ln41_8_reg_1394_reg[3]_i_1_n_7 ;
  wire \add_ln41_8_reg_1394_reg[3]_i_1_n_8 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_10_n_10 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_10_n_11 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_10_n_12 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_10_n_5 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_10_n_6 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_10_n_7 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_10_n_8 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_10_n_9 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_1_n_5 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_1_n_6 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_1_n_7 ;
  wire \add_ln41_8_reg_1394_reg[7]_i_1_n_8 ;
  wire add_ln41_reg_13890;
  wire add_ln41_reg_1389_reg_i_13_n_6;
  wire add_ln41_reg_1389_reg_i_13_n_7;
  wire add_ln41_reg_1389_reg_i_13_n_8;
  wire add_ln41_reg_1389_reg_i_14_n_6;
  wire add_ln41_reg_1389_reg_i_14_n_7;
  wire add_ln41_reg_1389_reg_i_14_n_8;
  wire add_ln41_reg_1389_reg_i_15_n_5;
  wire add_ln41_reg_1389_reg_i_15_n_6;
  wire add_ln41_reg_1389_reg_i_15_n_7;
  wire add_ln41_reg_1389_reg_i_15_n_8;
  wire add_ln41_reg_1389_reg_i_16_n_5;
  wire add_ln41_reg_1389_reg_i_16_n_6;
  wire add_ln41_reg_1389_reg_i_16_n_7;
  wire add_ln41_reg_1389_reg_i_16_n_8;
  wire add_ln41_reg_1389_reg_i_17_n_10;
  wire add_ln41_reg_1389_reg_i_17_n_5;
  wire add_ln41_reg_1389_reg_i_17_n_6;
  wire add_ln41_reg_1389_reg_i_17_n_7;
  wire add_ln41_reg_1389_reg_i_17_n_8;
  wire add_ln41_reg_1389_reg_i_17_n_9;
  wire add_ln41_reg_1389_reg_i_18_n_5;
  wire add_ln41_reg_1389_reg_i_19_n_5;
  wire add_ln41_reg_1389_reg_i_20_n_5;
  wire add_ln41_reg_1389_reg_i_21_n_5;
  wire add_ln41_reg_1389_reg_i_22_n_7;
  wire add_ln41_reg_1389_reg_i_22_n_8;
  wire add_ln41_reg_1389_reg_i_23_n_5;
  wire add_ln41_reg_1389_reg_i_23_n_6;
  wire add_ln41_reg_1389_reg_i_23_n_7;
  wire add_ln41_reg_1389_reg_i_23_n_8;
  wire add_ln41_reg_1389_reg_i_24_n_5;
  wire add_ln41_reg_1389_reg_i_25_n_5;
  wire add_ln41_reg_1389_reg_i_26_n_5;
  wire add_ln41_reg_1389_reg_i_27_n_5;
  wire add_ln41_reg_1389_reg_i_28_n_5;
  wire add_ln41_reg_1389_reg_i_29_n_5;
  wire add_ln41_reg_1389_reg_i_30_n_5;
  wire add_ln41_reg_1389_reg_i_32__0_n_5;
  wire add_ln41_reg_1389_reg_i_33_n_5;
  wire add_ln41_reg_1389_reg_i_34_n_5;
  wire add_ln41_reg_1389_reg_i_35_n_5;
  wire add_ln41_reg_1389_reg_i_36_n_5;
  wire add_ln41_reg_1389_reg_i_37_n_5;
  wire add_ln41_reg_1389_reg_i_38_n_5;
  wire add_ln41_reg_1389_reg_i_39_n_5;
  wire add_ln41_reg_1389_reg_i_40_n_5;
  wire add_ln41_reg_1389_reg_i_41_n_5;
  wire add_ln41_reg_1389_reg_i_42_n_5;
  wire add_ln41_reg_1389_reg_i_43_n_10;
  wire add_ln41_reg_1389_reg_i_43_n_11;
  wire add_ln41_reg_1389_reg_i_43_n_12;
  wire add_ln41_reg_1389_reg_i_43_n_5;
  wire add_ln41_reg_1389_reg_i_43_n_7;
  wire add_ln41_reg_1389_reg_i_43_n_8;
  wire add_ln41_reg_1389_reg_i_44_n_5;
  wire add_ln41_reg_1389_reg_i_45_n_5;
  wire add_ln41_reg_1389_reg_i_46_n_5;
  wire add_ln41_reg_1389_reg_i_47_n_5;
  wire add_ln41_reg_1389_reg_i_48_n_5;
  wire add_ln41_reg_1389_reg_i_49_n_5;
  wire add_ln41_reg_1389_reg_i_50_n_5;
  wire add_ln41_reg_1389_reg_i_51_n_5;
  wire \ap_CS_fsm[4]_i_1__3_n_5 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm119_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire [3:0]ap_phi_mux_indvar_flatten39_phi_fu_258_p4;
  wire [8:0]ap_phi_mux_indvar_flatten_phi_fu_282_p4;
  wire [4:0]ap_phi_mux_out_h_0_phi_fu_293_p4;
  wire [4:0]ap_phi_mux_out_w_0_phi_fu_304_p4;
  wire ap_rst_n;
  wire [15:0]d0;
  wire grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1;
  wire grp_depthwise_conv2d_fix_2_fu_449_ap_ready;
  wire grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg;
  wire [1:1]grp_depthwise_conv2d_fix_2_fu_449_output_height;
  wire [9:0]grp_depthwise_conv2d_fix_2_fu_449_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_449_output_r_d0;
  wire grp_max_pooling2d_fix16_fu_533_input_r_ce1;
  wire icmp_ln22_fu_396_p2;
  wire \icmp_ln22_reg_1073[0]_i_3_n_5 ;
  wire \icmp_ln22_reg_1073[0]_i_4_n_5 ;
  wire \icmp_ln22_reg_1073[0]_i_5_n_5 ;
  wire \icmp_ln22_reg_1073[0]_i_6_n_5 ;
  wire \icmp_ln22_reg_1073[0]_i_7_n_5 ;
  wire \icmp_ln22_reg_1073[0]_i_8_n_5 ;
  wire \icmp_ln22_reg_1073[0]_i_9_n_5 ;
  wire \icmp_ln22_reg_1073_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln22_reg_1073_reg[0]_i_2_n_5 ;
  wire \icmp_ln22_reg_1073_reg[0]_i_2_n_6 ;
  wire \icmp_ln22_reg_1073_reg[0]_i_2_n_7 ;
  wire \icmp_ln22_reg_1073_reg[0]_i_2_n_8 ;
  wire \icmp_ln22_reg_1073_reg_n_5_[0] ;
  wire icmp_ln23_reg_1082;
  wire \icmp_ln23_reg_1082[0]_i_2_n_5 ;
  wire \icmp_ln23_reg_1082[0]_i_3_n_5 ;
  wire \icmp_ln23_reg_1082[0]_i_4_n_5 ;
  wire \icmp_ln23_reg_1082[0]_i_5_n_5 ;
  wire icmp_ln23_reg_1082_pp0_iter1_reg;
  wire \icmp_ln23_reg_1082_reg[0]_i_1_n_6 ;
  wire \icmp_ln23_reg_1082_reg[0]_i_1_n_7 ;
  wire \icmp_ln23_reg_1082_reg[0]_i_1_n_8 ;
  wire indvar_flatten39_reg_254;
  wire \indvar_flatten39_reg_254_reg_n_5_[0] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[10] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[11] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[12] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[13] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[1] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[2] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[3] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[4] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[5] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[6] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[7] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[8] ;
  wire \indvar_flatten39_reg_254_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_278;
  wire input_r_address01;
  wire input_r_address0121_out;
  wire [13:0]input_r_address1;
  wire [15:15]kernel1_load_reg_1157;
  wire \kernel1_load_reg_1157[15]_i_1_n_5 ;
  wire [11:11]kernel_load_reg_1149;
  wire \kernel_load_reg_1149[11]_i_1_n_5 ;
  wire [8:1]mul_ln35_1_fu_424_p2;
  wire [8:1]mul_ln35_fu_381_p2;
  wire [8:1]mul_ln41_1_fu_579_p2;
  wire [8:1]mul_ln41_1_reg_1221;
  wire \mul_ln41_1_reg_1221[1]_i_2_n_5 ;
  wire \mul_ln41_1_reg_1221[1]_i_3_n_5 ;
  wire \mul_ln41_1_reg_1221[1]_i_4_n_5 ;
  wire \mul_ln41_1_reg_1221[1]_i_5_n_5 ;
  wire \mul_ln41_1_reg_1221[1]_i_6_n_5 ;
  wire \mul_ln41_1_reg_1221[5]_i_10_n_5 ;
  wire \mul_ln41_1_reg_1221[5]_i_11_n_5 ;
  wire \mul_ln41_1_reg_1221[5]_i_2_n_5 ;
  wire \mul_ln41_1_reg_1221[5]_i_4_n_5 ;
  wire \mul_ln41_1_reg_1221[5]_i_5_n_5 ;
  wire \mul_ln41_1_reg_1221[5]_i_6_n_5 ;
  wire \mul_ln41_1_reg_1221[5]_i_7_n_5 ;
  wire \mul_ln41_1_reg_1221[5]_i_8_n_5 ;
  wire \mul_ln41_1_reg_1221[5]_i_9_n_5 ;
  wire \mul_ln41_1_reg_1221[8]_i_2_n_5 ;
  wire \mul_ln41_1_reg_1221[8]_i_3_n_5 ;
  wire \mul_ln41_1_reg_1221[8]_i_4_n_5 ;
  wire \mul_ln41_1_reg_1221[8]_i_5_n_5 ;
  wire \mul_ln41_1_reg_1221[8]_i_6_n_5 ;
  wire \mul_ln41_1_reg_1221_reg[1]_i_1_n_10 ;
  wire \mul_ln41_1_reg_1221_reg[1]_i_1_n_5 ;
  wire \mul_ln41_1_reg_1221_reg[1]_i_1_n_6 ;
  wire \mul_ln41_1_reg_1221_reg[1]_i_1_n_7 ;
  wire \mul_ln41_1_reg_1221_reg[1]_i_1_n_8 ;
  wire \mul_ln41_1_reg_1221_reg[1]_i_1_n_9 ;
  wire \mul_ln41_1_reg_1221_reg[5]_i_1_n_5 ;
  wire \mul_ln41_1_reg_1221_reg[5]_i_1_n_6 ;
  wire \mul_ln41_1_reg_1221_reg[5]_i_1_n_7 ;
  wire \mul_ln41_1_reg_1221_reg[5]_i_1_n_8 ;
  wire \mul_ln41_1_reg_1221_reg[5]_i_3_n_10 ;
  wire \mul_ln41_1_reg_1221_reg[5]_i_3_n_11 ;
  wire \mul_ln41_1_reg_1221_reg[5]_i_3_n_12 ;
  wire \mul_ln41_1_reg_1221_reg[5]_i_3_n_5 ;
  wire \mul_ln41_1_reg_1221_reg[5]_i_3_n_7 ;
  wire \mul_ln41_1_reg_1221_reg[5]_i_3_n_8 ;
  wire \mul_ln41_1_reg_1221_reg[8]_i_1_n_7 ;
  wire \mul_ln41_1_reg_1221_reg[8]_i_1_n_8 ;
  wire [8:1]mul_ln41_fu_832_p2;
  wire \mul_ln5_reg_1048[7]_i_1_n_5 ;
  wire \mul_ln5_reg_1048[9]_i_1_n_5 ;
  wire network_mul_mul_16s_16s_30_1_1_U45_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U45_n_22;
  wire network_mul_mul_16s_16s_30_1_1_U45_n_23;
  wire network_mul_mul_16s_16s_30_1_1_U45_n_24;
  wire network_mul_mul_16s_16s_30_1_1_U45_n_25;
  wire network_mul_mul_16s_16s_30_1_1_U46_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U46_n_22;
  wire network_mul_mul_16s_16s_30_1_1_U46_n_23;
  wire network_mul_mul_16s_16s_30_1_1_U46_n_24;
  wire network_mul_mul_16s_16s_30_1_1_U46_n_25;
  wire network_mul_mul_16s_16s_30_1_1_U47_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U47_n_22;
  wire network_mul_mul_16s_16s_30_1_1_U48_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U48_n_22;
  wire network_mul_mul_16s_16s_30_1_1_U48_n_23;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_10;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_11;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_12;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_13;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_14;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_15;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_16;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_17;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_18;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_19;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_20;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_5;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_6;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_7;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_8;
  wire network_mul_mul_16s_16s_30_1_1_U49_n_9;
  wire network_mul_mul_16s_16s_30_1_1_U50_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U50_n_22;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_22;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_23;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_24;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_25;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_26;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_27;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_28;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_29;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_30;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_31;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_32;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_33;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_34;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_35;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_36;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_37;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_38;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_39;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_40;
  wire network_mul_mul_16s_16s_30_1_1_U51_n_41;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_21;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_24;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_25;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_26;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_27;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_28;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_29;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_30;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_31;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_32;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_33;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_34;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_35;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_36;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_37;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_38;
  wire network_mul_mul_16s_16s_30_1_1_U52_n_39;
  wire network_mux_32_16_1_1_x_U41_n_10;
  wire network_mux_32_16_1_1_x_U41_n_5;
  wire network_mux_32_16_1_1_x_U41_n_6;
  wire network_mux_32_16_1_1_x_U41_n_7;
  wire network_mux_32_16_1_1_x_U41_n_8;
  wire network_mux_32_16_1_1_x_U41_n_9;
  wire network_mux_32_16_1_1_x_U42_n_10;
  wire network_mux_32_16_1_1_x_U42_n_5;
  wire network_mux_32_16_1_1_x_U42_n_6;
  wire network_mux_32_16_1_1_x_U42_n_7;
  wire network_mux_32_16_1_1_x_U42_n_8;
  wire network_mux_32_16_1_1_x_U42_n_9;
  wire [8:0]out;
  wire [4:0]out_d_0_reg_266;
  wire [4:0]out_d_reg_1077;
  wire \out_d_reg_1077[4]_i_2_n_5 ;
  wire [4:0]out_h_0_reg_289;
  wire [4:0]out_h_reg_1106;
  wire \out_h_reg_1106[3]_i_2_n_5 ;
  wire out_w_0_mid2_reg_1111;
  wire \out_w_0_mid2_reg_1111_reg_n_5_[0] ;
  wire \out_w_0_mid2_reg_1111_reg_n_5_[1] ;
  wire \out_w_0_mid2_reg_1111_reg_n_5_[2] ;
  wire \out_w_0_mid2_reg_1111_reg_n_5_[3] ;
  wire \out_w_0_mid2_reg_1111_reg_n_5_[4] ;
  wire [4:0]out_w_0_reg_300;
  wire [4:0]out_w_reg_1192;
  wire out_w_reg_11920;
  wire [3:0]output_r_address0;
  wire [15:0]output_r_d0;
  wire [15:0]p;
  wire p_0_in;
  wire [4:0]p_3_in;
  wire p_6_in;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire ram_reg_0_36;
  wire ram_reg_0_37;
  wire ram_reg_0_38;
  wire ram_reg_0_39;
  wire ram_reg_0_4;
  wire ram_reg_0_40;
  wire ram_reg_0_41;
  wire ram_reg_0_42;
  wire ram_reg_0_43;
  wire ram_reg_0_44;
  wire ram_reg_0_45;
  wire ram_reg_0_46;
  wire ram_reg_0_47;
  wire ram_reg_0_48;
  wire ram_reg_0_49;
  wire ram_reg_0_5;
  wire ram_reg_0_50;
  wire ram_reg_0_51;
  wire ram_reg_0_52;
  wire ram_reg_0_53;
  wire ram_reg_0_54;
  wire ram_reg_0_55;
  wire ram_reg_0_56;
  wire ram_reg_0_57;
  wire ram_reg_0_58;
  wire ram_reg_0_59;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_102__0_n_5;
  wire ram_reg_0_i_105__0_n_5;
  wire ram_reg_0_i_108_n_5;
  wire ram_reg_0_i_108_n_6;
  wire ram_reg_0_i_108_n_7;
  wire ram_reg_0_i_108_n_8;
  wire ram_reg_0_i_116_n_5;
  wire ram_reg_0_i_117_n_5;
  wire ram_reg_0_i_118_n_5;
  wire ram_reg_0_i_119_n_5;
  wire ram_reg_0_i_120_n_5;
  wire ram_reg_0_i_121_n_5;
  wire ram_reg_0_i_122_n_5;
  wire ram_reg_0_i_135_n_5;
  wire ram_reg_0_i_146_n_11;
  wire ram_reg_0_i_146_n_12;
  wire ram_reg_0_i_146_n_8;
  wire ram_reg_0_i_161_n_10;
  wire ram_reg_0_i_161_n_11;
  wire ram_reg_0_i_161_n_12;
  wire ram_reg_0_i_161_n_5;
  wire ram_reg_0_i_161_n_6;
  wire ram_reg_0_i_161_n_7;
  wire ram_reg_0_i_161_n_8;
  wire ram_reg_0_i_161_n_9;
  wire ram_reg_0_i_168_n_10;
  wire ram_reg_0_i_168_n_11;
  wire ram_reg_0_i_168_n_12;
  wire ram_reg_0_i_168_n_5;
  wire ram_reg_0_i_168_n_6;
  wire ram_reg_0_i_168_n_7;
  wire ram_reg_0_i_168_n_8;
  wire ram_reg_0_i_168_n_9;
  wire ram_reg_0_i_182_n_10;
  wire ram_reg_0_i_182_n_11;
  wire ram_reg_0_i_182_n_12;
  wire ram_reg_0_i_182_n_5;
  wire ram_reg_0_i_182_n_6;
  wire ram_reg_0_i_182_n_7;
  wire ram_reg_0_i_182_n_8;
  wire ram_reg_0_i_182_n_9;
  wire ram_reg_0_i_197_n_5;
  wire ram_reg_0_i_198_n_5;
  wire ram_reg_0_i_199_n_5;
  wire ram_reg_0_i_201_n_5;
  wire ram_reg_0_i_201_n_6;
  wire ram_reg_0_i_201_n_7;
  wire ram_reg_0_i_201_n_8;
  wire ram_reg_0_i_202_n_5;
  wire ram_reg_0_i_203_n_5;
  wire ram_reg_0_i_204_n_5;
  wire ram_reg_0_i_205_n_5;
  wire ram_reg_0_i_206_n_5;
  wire ram_reg_0_i_207_n_5;
  wire ram_reg_0_i_208_n_5;
  wire ram_reg_0_i_209_n_5;
  wire ram_reg_0_i_235_n_5;
  wire ram_reg_0_i_235_n_6;
  wire ram_reg_0_i_235_n_7;
  wire ram_reg_0_i_235_n_8;
  wire ram_reg_0_i_261_n_5;
  wire ram_reg_0_i_262_n_5;
  wire ram_reg_0_i_272_n_5;
  wire ram_reg_0_i_273_n_5;
  wire ram_reg_0_i_274_n_5;
  wire ram_reg_0_i_275_n_5;
  wire ram_reg_0_i_290_n_5;
  wire ram_reg_0_i_291_n_5;
  wire ram_reg_0_i_292_n_5;
  wire ram_reg_0_i_294_n_5;
  wire ram_reg_0_i_295_n_5;
  wire ram_reg_0_i_296_n_5;
  wire ram_reg_0_i_297_n_5;
  wire ram_reg_0_i_324_n_5;
  wire ram_reg_0_i_325_n_5;
  wire ram_reg_0_i_326_n_5;
  wire ram_reg_0_i_327_n_5;
  wire ram_reg_0_i_352_n_5;
  wire ram_reg_0_i_353_n_5;
  wire ram_reg_0_i_354_n_5;
  wire ram_reg_0_i_355_n_5;
  wire ram_reg_0_i_356_n_5;
  wire [9:0]ram_reg_0_i_36__0_0;
  wire ram_reg_0_i_36__0_n_5;
  wire ram_reg_0_i_386_n_5;
  wire ram_reg_0_i_387_n_5;
  wire ram_reg_0_i_388_n_5;
  wire ram_reg_0_i_389_n_5;
  wire ram_reg_0_i_38__0_n_5;
  wire ram_reg_0_i_38_n_5;
  wire ram_reg_0_i_390_n_5;
  wire ram_reg_0_i_391_n_5;
  wire ram_reg_0_i_392_n_5;
  wire ram_reg_0_i_393_n_5;
  wire ram_reg_0_i_40_n_5;
  wire ram_reg_0_i_42__0_n_5;
  wire ram_reg_0_i_438_n_5;
  wire ram_reg_0_i_44__0_n_5;
  wire ram_reg_0_i_452_n_5;
  wire ram_reg_0_i_453_n_5;
  wire ram_reg_0_i_454_n_5;
  wire ram_reg_0_i_455_n_5;
  wire ram_reg_0_i_46__0_n_5;
  wire ram_reg_0_i_470_n_5;
  wire ram_reg_0_i_48__0_n_5;
  wire ram_reg_0_i_499_n_5;
  wire ram_reg_0_i_500_n_5;
  wire ram_reg_0_i_50__0_n_5;
  wire ram_reg_0_i_52__0_n_5;
  wire ram_reg_0_i_54__0_n_5;
  wire ram_reg_0_i_57__0_n_5;
  wire ram_reg_0_i_59__0_n_5;
  wire ram_reg_0_i_78__0_n_5;
  wire ram_reg_0_i_81__0_n_5;
  wire ram_reg_0_i_84__0_n_5;
  wire ram_reg_0_i_87_n_5;
  wire ram_reg_0_i_90__0_n_5;
  wire ram_reg_0_i_93__0_n_5;
  wire ram_reg_0_i_93_n_8;
  wire ram_reg_0_i_96__0_n_5;
  wire ram_reg_0_i_98_n_5;
  wire ram_reg_0_i_98_n_6;
  wire ram_reg_0_i_98_n_7;
  wire ram_reg_0_i_98_n_8;
  wire ram_reg_0_i_99__0_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_i_3__0_n_5;
  wire ram_reg_1_i_5__0_n_5;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_i_10_n_5;
  wire ram_reg_2_i_11_n_5;
  wire ram_reg_2_i_12_n_5;
  wire ram_reg_2_i_13_n_5;
  wire ram_reg_2_i_14_n_5;
  wire ram_reg_2_i_15_n_5;
  wire ram_reg_2_i_16_n_5;
  wire ram_reg_2_i_3__0_n_5;
  wire ram_reg_2_i_5__0_n_5;
  wire ram_reg_2_i_7_n_5;
  wire ram_reg_2_i_7_n_6;
  wire ram_reg_2_i_7_n_7;
  wire ram_reg_2_i_7_n_8;
  wire ram_reg_2_i_9_n_5;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_i_3__0_n_5;
  wire ram_reg_3_i_5__0_n_5;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_i_10_n_5;
  wire ram_reg_4_i_11_n_5;
  wire ram_reg_4_i_12_n_5;
  wire ram_reg_4_i_13_n_5;
  wire ram_reg_4_i_14_n_5;
  wire ram_reg_4_i_15_n_5;
  wire ram_reg_4_i_16_n_5;
  wire ram_reg_4_i_3__0_n_5;
  wire ram_reg_4_i_5__0_n_5;
  wire ram_reg_4_i_7_n_5;
  wire ram_reg_4_i_7_n_6;
  wire ram_reg_4_i_7_n_7;
  wire ram_reg_4_i_7_n_8;
  wire ram_reg_4_i_9_n_5;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_i_3__0_n_5;
  wire ram_reg_5_i_5__0_n_5;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_i_10_n_5;
  wire ram_reg_6_i_11_n_5;
  wire ram_reg_6_i_12_n_5;
  wire ram_reg_6_i_13_n_5;
  wire ram_reg_6_i_14_n_5;
  wire ram_reg_6_i_15_n_5;
  wire ram_reg_6_i_3__0_n_5;
  wire ram_reg_6_i_5__0_n_5;
  wire ram_reg_6_i_7_n_6;
  wire ram_reg_6_i_7_n_7;
  wire ram_reg_6_i_7_n_8;
  wire ram_reg_6_i_9_n_5;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire [15:0]ram_reg_7_1;
  wire ram_reg_7_i_3__0_n_5;
  wire ram_reg_7_i_5__0_n_5;
  wire reg_3111;
  wire reg_3112;
  wire select_ln23_1_reg_1299;
  wire \select_ln23_1_reg_1299_reg_n_5_[0] ;
  wire \select_ln23_1_reg_1299_reg_n_5_[1] ;
  wire \select_ln23_1_reg_1299_reg_n_5_[2] ;
  wire \select_ln23_1_reg_1299_reg_n_5_[3] ;
  wire \select_ln23_1_reg_1299_reg_n_5_[4] ;
  wire \select_ln23_1_reg_1299_reg_n_5_[5] ;
  wire \select_ln23_1_reg_1299_reg_n_5_[6] ;
  wire \select_ln23_1_reg_1299_reg_n_5_[7] ;
  wire \select_ln23_1_reg_1299_reg_n_5_[8] ;
  wire \select_ln23_1_reg_1299_reg_n_5_[9] ;
  wire [4:0]select_ln23_fu_633_p3;
  wire [4:0]select_ln23_reg_1253;
  wire [4:4]select_ln29_13_reg_1208;
  wire \select_ln29_13_reg_1208[0]_i_1_n_5 ;
  wire \select_ln29_13_reg_1208[1]_i_1_n_5 ;
  wire \select_ln29_13_reg_1208[2]_i_1_n_5 ;
  wire \select_ln29_13_reg_1208[3]_i_1_n_5 ;
  wire \select_ln29_13_reg_1208[4]_i_2_n_5 ;
  wire \select_ln29_13_reg_1208_reg_n_5_[0] ;
  wire \select_ln29_13_reg_1208_reg_n_5_[1] ;
  wire \select_ln29_13_reg_1208_reg_n_5_[2] ;
  wire \select_ln29_13_reg_1208_reg_n_5_[3] ;
  wire [8:5]select_ln29_14_fu_429_p3;
  wire select_ln29_18_reg_1100;
  wire \select_ln29_18_reg_1100[0]_i_1_n_5 ;
  wire \select_ln29_18_reg_1100[0]_i_2_n_5 ;
  wire select_ln29_18_reg_1100_pp0_iter1_reg;
  wire [0:0]select_ln29_fu_412_p3;
  wire [4:0]select_ln29_reg_1090;
  wire \select_ln29_reg_1090[4]_i_1_n_5 ;
  wire tmp5_0_0_mid2_reg_1135_reg_i_10_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_11_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_12_n_6;
  wire tmp5_0_0_mid2_reg_1135_reg_i_12_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_12_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_13_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_13_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_14_n_6;
  wire tmp5_0_0_mid2_reg_1135_reg_i_14_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_14_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_15_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_15_n_6;
  wire tmp5_0_0_mid2_reg_1135_reg_i_15_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_15_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_16_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_16_n_6;
  wire tmp5_0_0_mid2_reg_1135_reg_i_16_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_16_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_17_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_17_n_6;
  wire tmp5_0_0_mid2_reg_1135_reg_i_17_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_17_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_19_n_10;
  wire tmp5_0_0_mid2_reg_1135_reg_i_19_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_19_n_6;
  wire tmp5_0_0_mid2_reg_1135_reg_i_19_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_19_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_19_n_9;
  wire tmp5_0_0_mid2_reg_1135_reg_i_20_n_10;
  wire tmp5_0_0_mid2_reg_1135_reg_i_20_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_20_n_6;
  wire tmp5_0_0_mid2_reg_1135_reg_i_20_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_20_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_20_n_9;
  wire tmp5_0_0_mid2_reg_1135_reg_i_25_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_26_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_27_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_28_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_29_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_2_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_30_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_30_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_31_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_31_n_6;
  wire tmp5_0_0_mid2_reg_1135_reg_i_31_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_31_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_32_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_33_n_10;
  wire tmp5_0_0_mid2_reg_1135_reg_i_33_n_11;
  wire tmp5_0_0_mid2_reg_1135_reg_i_33_n_12;
  wire tmp5_0_0_mid2_reg_1135_reg_i_33_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_33_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_33_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_34_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_35_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_36_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_37_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_38_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_3_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_40_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_41_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_42_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_44_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_45_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_46_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_47_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_48_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_49_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_4_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_50_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_51_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_52_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_53_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_54_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_55_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_56_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_57_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_58_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_59_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_5_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_60_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_61_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_62_n_10;
  wire tmp5_0_0_mid2_reg_1135_reg_i_62_n_11;
  wire tmp5_0_0_mid2_reg_1135_reg_i_62_n_12;
  wire tmp5_0_0_mid2_reg_1135_reg_i_62_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_62_n_7;
  wire tmp5_0_0_mid2_reg_1135_reg_i_62_n_8;
  wire tmp5_0_0_mid2_reg_1135_reg_i_63_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_64_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_65_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_66_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_67_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_68_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_69_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_6_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_70_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_71_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_72_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_73_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_74_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_75_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_76_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_77_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_78_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_79_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_7_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_8_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_i_9_n_5;
  wire tmp5_0_0_mid2_reg_1135_reg_n_100;
  wire tmp5_0_0_mid2_reg_1135_reg_n_101;
  wire tmp5_0_0_mid2_reg_1135_reg_n_102;
  wire tmp5_0_0_mid2_reg_1135_reg_n_103;
  wire tmp5_0_0_mid2_reg_1135_reg_n_104;
  wire tmp5_0_0_mid2_reg_1135_reg_n_105;
  wire tmp5_0_0_mid2_reg_1135_reg_n_106;
  wire tmp5_0_0_mid2_reg_1135_reg_n_107;
  wire tmp5_0_0_mid2_reg_1135_reg_n_108;
  wire tmp5_0_0_mid2_reg_1135_reg_n_109;
  wire tmp5_0_0_mid2_reg_1135_reg_n_110;
  wire tmp5_0_0_mid2_reg_1135_reg_n_97;
  wire tmp5_0_0_mid2_reg_1135_reg_n_98;
  wire tmp5_0_0_mid2_reg_1135_reg_n_99;
  wire [8:0]tmp5_0_0_mid2_v_v_reg_1123;
  wire tmp5_1_0_mid2_reg_1142_reg_i_10_n_5;
  wire tmp5_1_0_mid2_reg_1142_reg_i_1_n_5;
  wire tmp5_1_0_mid2_reg_1142_reg_i_2_n_5;
  wire tmp5_1_0_mid2_reg_1142_reg_i_3_n_5;
  wire tmp5_1_0_mid2_reg_1142_reg_i_4_n_5;
  wire tmp5_1_0_mid2_reg_1142_reg_i_5_n_5;
  wire tmp5_1_0_mid2_reg_1142_reg_i_6_n_5;
  wire tmp5_1_0_mid2_reg_1142_reg_i_7_n_5;
  wire tmp5_1_0_mid2_reg_1142_reg_i_8_n_5;
  wire tmp5_1_0_mid2_reg_1142_reg_i_9_n_5;
  wire tmp5_1_0_mid2_reg_1142_reg_n_100;
  wire tmp5_1_0_mid2_reg_1142_reg_n_101;
  wire tmp5_1_0_mid2_reg_1142_reg_n_102;
  wire tmp5_1_0_mid2_reg_1142_reg_n_103;
  wire tmp5_1_0_mid2_reg_1142_reg_n_104;
  wire tmp5_1_0_mid2_reg_1142_reg_n_105;
  wire tmp5_1_0_mid2_reg_1142_reg_n_106;
  wire tmp5_1_0_mid2_reg_1142_reg_n_107;
  wire tmp5_1_0_mid2_reg_1142_reg_n_108;
  wire tmp5_1_0_mid2_reg_1142_reg_n_109;
  wire tmp5_1_0_mid2_reg_1142_reg_n_110;
  wire tmp5_1_0_mid2_reg_1142_reg_n_97;
  wire tmp5_1_0_mid2_reg_1142_reg_n_98;
  wire tmp5_1_0_mid2_reg_1142_reg_n_99;
  wire tmp5_2_0_mid2_reg_1173_reg_i_1_n_5;
  wire tmp5_2_0_mid2_reg_1173_reg_i_5_n_5;
  wire tmp5_2_0_mid2_reg_1173_reg_n_100;
  wire tmp5_2_0_mid2_reg_1173_reg_n_101;
  wire tmp5_2_0_mid2_reg_1173_reg_n_102;
  wire tmp5_2_0_mid2_reg_1173_reg_n_103;
  wire tmp5_2_0_mid2_reg_1173_reg_n_104;
  wire tmp5_2_0_mid2_reg_1173_reg_n_105;
  wire tmp5_2_0_mid2_reg_1173_reg_n_106;
  wire tmp5_2_0_mid2_reg_1173_reg_n_107;
  wire tmp5_2_0_mid2_reg_1173_reg_n_108;
  wire tmp5_2_0_mid2_reg_1173_reg_n_109;
  wire tmp5_2_0_mid2_reg_1173_reg_n_110;
  wire tmp5_2_0_mid2_reg_1173_reg_n_97;
  wire tmp5_2_0_mid2_reg_1173_reg_n_98;
  wire tmp5_2_0_mid2_reg_1173_reg_n_99;
  wire [8:1]tmp6_fu_836_p2;
  wire [8:2]tmp6_mid1_fu_853_p2;
  wire [8:1]tmp_0_0_fu_390_p2;
  wire [8:1]tmp_0_0_mid1_fu_481_p2;
  wire [15:0]tmp_2_fu_688_p5;
  wire [15:1]tmp_3_fu_697_p5;
  wire [13:11]tmp_4_reg_1053;
  wire [1:0]trunc_ln29_reg_1214;
  wire [15:0]trunc_ln41_1_reg_1314;
  wire [15:0]trunc_ln41_2_reg_1324;
  wire [15:0]trunc_ln41_3_reg_1344;
  wire [15:0]trunc_ln41_4_reg_1349;
  wire [15:0]trunc_ln41_5_reg_1374;
  wire [15:0]trunc_ln41_6_reg_1379;
  wire [15:0]trunc_ln41_7_reg_1384;
  wire \trunc_ln41_7_reg_1384[15]_i_1_n_5 ;
  wire [15:0]trunc_ln41_s_reg_1274;
  wire [15:0]trunc_ln_reg_1264;
  wire \zext_ln35_1_reg_1180_reg_n_5_[0] ;
  wire \zext_ln35_1_reg_1180_reg_n_5_[1] ;
  wire \zext_ln35_1_reg_1180_reg_n_5_[2] ;
  wire \zext_ln35_1_reg_1180_reg_n_5_[3] ;
  wire \zext_ln35_1_reg_1180_reg_n_5_[4] ;
  wire [4:0]zext_ln35_3_cast_mid_fu_477_p1;
  wire [4:0]zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg;
  wire [4:0]zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg;
  wire [4:0]zext_ln35_3_cast_reg_1068_reg;
  wire [4:0]zext_ln35_3_fu_555_p1;
  wire [4:0]zext_ln35_3_reg_1197_reg;
  wire \zext_ln35_5_reg_1232[4]_i_1_n_5 ;
  wire \zext_ln41_1_reg_1063[0]_i_1_n_5 ;
  wire \zext_ln41_1_reg_1063[1]_i_1_n_5 ;
  wire \zext_ln41_1_reg_1063[2]_i_1_n_5 ;
  wire \zext_ln41_1_reg_1063[3]_i_1_n_5 ;
  wire \zext_ln41_1_reg_1063[4]_i_1_n_5 ;
  wire [4:0]zext_ln41_1_reg_1063_pp0_iter1_reg_reg;
  wire [4:0]zext_ln41_1_reg_1063_reg;
  wire [3:0]\NLW_add_ln22_reg_1248_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln22_reg_1248_reg[13]_i_2_O_UNCONNECTED ;
  wire NLW_add_ln35_10_reg_1339_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln35_10_reg_1339_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln35_10_reg_1339_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln35_10_reg_1339_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln35_10_reg_1339_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln35_10_reg_1339_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln35_10_reg_1339_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln35_10_reg_1339_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln35_10_reg_1339_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln35_10_reg_1339_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln35_10_reg_1339_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_add_ln41_3_reg_1364_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_8_reg_1394_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln41_8_reg_1394_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln41_reg_1389_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln41_reg_1389_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln41_reg_1389_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln41_reg_1389_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln41_reg_1389_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln41_reg_1389_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln41_reg_1389_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln41_reg_1389_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln41_reg_1389_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln41_reg_1389_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln41_reg_1389_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln41_reg_1389_reg_i_13_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln41_reg_1389_reg_i_14_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln41_reg_1389_reg_i_15_O_UNCONNECTED;
  wire [0:0]NLW_add_ln41_reg_1389_reg_i_16_O_UNCONNECTED;
  wire [0:0]NLW_add_ln41_reg_1389_reg_i_17_O_UNCONNECTED;
  wire [3:2]NLW_add_ln41_reg_1389_reg_i_22_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln41_reg_1389_reg_i_22_O_UNCONNECTED;
  wire [2:2]NLW_add_ln41_reg_1389_reg_i_43_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln41_reg_1389_reg_i_43_O_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln22_reg_1073_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln22_reg_1073_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln22_reg_1073_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln23_reg_1082_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln41_1_reg_1221_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln41_1_reg_1221_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln41_1_reg_1221_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln41_1_reg_1221_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln41_1_reg_1221_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_146_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_146_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_93_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_93_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_6_i_7_CO_UNCONNECTED;
  wire NLW_tmp5_0_0_mid2_reg_1135_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_0_0_mid2_reg_1135_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_0_0_mid2_reg_1135_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_0_0_mid2_reg_1135_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_0_0_mid2_reg_1135_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_0_0_mid2_reg_1135_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_0_0_mid2_reg_1135_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_0_0_mid2_reg_1135_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_0_0_mid2_reg_1135_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp5_0_0_mid2_reg_1135_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_0_0_mid2_reg_1135_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp5_0_0_mid2_reg_1135_reg_i_12_CO_UNCONNECTED;
  wire [3:2]NLW_tmp5_0_0_mid2_reg_1135_reg_i_13_CO_UNCONNECTED;
  wire [3:3]NLW_tmp5_0_0_mid2_reg_1135_reg_i_13_O_UNCONNECTED;
  wire [3:3]NLW_tmp5_0_0_mid2_reg_1135_reg_i_14_CO_UNCONNECTED;
  wire [0:0]NLW_tmp5_0_0_mid2_reg_1135_reg_i_16_O_UNCONNECTED;
  wire [0:0]NLW_tmp5_0_0_mid2_reg_1135_reg_i_17_O_UNCONNECTED;
  wire [0:0]NLW_tmp5_0_0_mid2_reg_1135_reg_i_19_O_UNCONNECTED;
  wire [0:0]NLW_tmp5_0_0_mid2_reg_1135_reg_i_20_O_UNCONNECTED;
  wire [3:2]NLW_tmp5_0_0_mid2_reg_1135_reg_i_30_CO_UNCONNECTED;
  wire [3:3]NLW_tmp5_0_0_mid2_reg_1135_reg_i_30_O_UNCONNECTED;
  wire [2:2]NLW_tmp5_0_0_mid2_reg_1135_reg_i_33_CO_UNCONNECTED;
  wire [3:3]NLW_tmp5_0_0_mid2_reg_1135_reg_i_33_O_UNCONNECTED;
  wire [2:2]NLW_tmp5_0_0_mid2_reg_1135_reg_i_62_CO_UNCONNECTED;
  wire [3:3]NLW_tmp5_0_0_mid2_reg_1135_reg_i_62_O_UNCONNECTED;
  wire NLW_tmp5_1_0_mid2_reg_1142_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_1_0_mid2_reg_1142_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_1_0_mid2_reg_1142_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_1_0_mid2_reg_1142_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_1_0_mid2_reg_1142_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_1_0_mid2_reg_1142_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_1_0_mid2_reg_1142_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_1_0_mid2_reg_1142_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_1_0_mid2_reg_1142_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp5_1_0_mid2_reg_1142_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_1_0_mid2_reg_1142_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp5_2_0_mid2_reg_1173_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_2_0_mid2_reg_1173_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_2_0_mid2_reg_1173_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_2_0_mid2_reg_1173_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_2_0_mid2_reg_1173_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_2_0_mid2_reg_1173_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_2_0_mid2_reg_1173_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_2_0_mid2_reg_1173_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_2_0_mid2_reg_1173_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp5_2_0_mid2_reg_1173_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_2_0_mid2_reg_1173_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_reg_1248[0]_i_1 
       (.I0(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .O(add_ln22_fu_617_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_reg_1248[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln22_reg_12480));
  FDRE \add_ln22_reg_1248_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[0]),
        .Q(add_ln22_reg_1248[0]),
        .R(1'b0));
  FDRE \add_ln22_reg_1248_reg[10] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[10]),
        .Q(add_ln22_reg_1248[10]),
        .R(1'b0));
  FDRE \add_ln22_reg_1248_reg[11] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[11]),
        .Q(add_ln22_reg_1248[11]),
        .R(1'b0));
  FDRE \add_ln22_reg_1248_reg[12] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[12]),
        .Q(add_ln22_reg_1248[12]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_1248_reg[12]_i_1 
       (.CI(\add_ln22_reg_1248_reg[8]_i_1_n_5 ),
        .CO({\add_ln22_reg_1248_reg[12]_i_1_n_5 ,\add_ln22_reg_1248_reg[12]_i_1_n_6 ,\add_ln22_reg_1248_reg[12]_i_1_n_7 ,\add_ln22_reg_1248_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln22_fu_617_p2[12:9]),
        .S({\indvar_flatten39_reg_254_reg_n_5_[12] ,\indvar_flatten39_reg_254_reg_n_5_[11] ,\indvar_flatten39_reg_254_reg_n_5_[10] ,\indvar_flatten39_reg_254_reg_n_5_[9] }));
  FDRE \add_ln22_reg_1248_reg[13] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[13]),
        .Q(add_ln22_reg_1248[13]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_1248_reg[13]_i_2 
       (.CI(\add_ln22_reg_1248_reg[12]_i_1_n_5 ),
        .CO(\NLW_add_ln22_reg_1248_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln22_reg_1248_reg[13]_i_2_O_UNCONNECTED [3:1],add_ln22_fu_617_p2[13]}),
        .S({1'b0,1'b0,1'b0,\indvar_flatten39_reg_254_reg_n_5_[13] }));
  FDRE \add_ln22_reg_1248_reg[1] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[1]),
        .Q(add_ln22_reg_1248[1]),
        .R(1'b0));
  FDRE \add_ln22_reg_1248_reg[2] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[2]),
        .Q(add_ln22_reg_1248[2]),
        .R(1'b0));
  FDRE \add_ln22_reg_1248_reg[3] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[3]),
        .Q(add_ln22_reg_1248[3]),
        .R(1'b0));
  FDRE \add_ln22_reg_1248_reg[4] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[4]),
        .Q(add_ln22_reg_1248[4]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_1248_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_reg_1248_reg[4]_i_1_n_5 ,\add_ln22_reg_1248_reg[4]_i_1_n_6 ,\add_ln22_reg_1248_reg[4]_i_1_n_7 ,\add_ln22_reg_1248_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln22_fu_617_p2[4:1]),
        .S({\indvar_flatten39_reg_254_reg_n_5_[4] ,\indvar_flatten39_reg_254_reg_n_5_[3] ,\indvar_flatten39_reg_254_reg_n_5_[2] ,\indvar_flatten39_reg_254_reg_n_5_[1] }));
  FDRE \add_ln22_reg_1248_reg[5] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[5]),
        .Q(add_ln22_reg_1248[5]),
        .R(1'b0));
  FDRE \add_ln22_reg_1248_reg[6] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[6]),
        .Q(add_ln22_reg_1248[6]),
        .R(1'b0));
  FDRE \add_ln22_reg_1248_reg[7] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[7]),
        .Q(add_ln22_reg_1248[7]),
        .R(1'b0));
  FDRE \add_ln22_reg_1248_reg[8] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[8]),
        .Q(add_ln22_reg_1248[8]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_1248_reg[8]_i_1 
       (.CI(\add_ln22_reg_1248_reg[4]_i_1_n_5 ),
        .CO({\add_ln22_reg_1248_reg[8]_i_1_n_5 ,\add_ln22_reg_1248_reg[8]_i_1_n_6 ,\add_ln22_reg_1248_reg[8]_i_1_n_7 ,\add_ln22_reg_1248_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln22_fu_617_p2[8:5]),
        .S({\indvar_flatten39_reg_254_reg_n_5_[8] ,\indvar_flatten39_reg_254_reg_n_5_[7] ,\indvar_flatten39_reg_254_reg_n_5_[6] ,\indvar_flatten39_reg_254_reg_n_5_[5] }));
  FDRE \add_ln22_reg_1248_reg[9] 
       (.C(ap_clk),
        .CE(add_ln22_reg_12480),
        .D(add_ln22_fu_617_p2[9]),
        .Q(add_ln22_reg_1248[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0B4F)) 
    \add_ln23_5_reg_1130[0]_i_1 
       (.I0(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(indvar_flatten_reg_278[0]),
        .I3(\select_ln23_1_reg_1299_reg_n_5_[0] ),
        .O(add_ln23_5_fu_495_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \add_ln23_5_reg_1130[1]_i_1 
       (.I0(indvar_flatten_reg_278[0]),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[0] ),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(indvar_flatten_reg_278[1]),
        .I4(\select_ln23_1_reg_1299_reg_n_5_[1] ),
        .O(add_ln23_5_fu_495_p2[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln23_5_reg_1130[2]_i_1 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_278[1]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(indvar_flatten_reg_278[2]),
        .I5(\select_ln23_1_reg_1299_reg_n_5_[2] ),
        .O(add_ln23_5_fu_495_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \add_ln23_5_reg_1130[2]_i_2 
       (.I0(\select_ln23_1_reg_1299_reg_n_5_[0] ),
        .I1(indvar_flatten_reg_278[0]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln23_5_reg_1130[3]_i_1 
       (.I0(\add_ln23_5_reg_1130[3]_i_2_n_5 ),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[2] ),
        .I2(indvar_flatten_reg_278[2]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(indvar_flatten_reg_278[3]),
        .I5(\select_ln23_1_reg_1299_reg_n_5_[3] ),
        .O(add_ln23_5_fu_495_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \add_ln23_5_reg_1130[3]_i_2 
       (.I0(indvar_flatten_reg_278[1]),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[1] ),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(indvar_flatten_reg_278[0]),
        .I4(\select_ln23_1_reg_1299_reg_n_5_[0] ),
        .O(\add_ln23_5_reg_1130[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln23_5_reg_1130[4]_i_1 
       (.I0(\add_ln23_5_reg_1130[4]_i_2_n_5 ),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[3] ),
        .I2(indvar_flatten_reg_278[3]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(indvar_flatten_reg_278[4]),
        .I5(\select_ln23_1_reg_1299_reg_n_5_[4] ),
        .O(add_ln23_5_fu_495_p2[4]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln23_5_reg_1130[4]_i_2 
       (.I0(indvar_flatten_reg_278[2]),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[2] ),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]),
        .I3(\select_ln23_1_reg_1299_reg_n_5_[1] ),
        .I4(indvar_flatten_reg_278[1]),
        .I5(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(\add_ln23_5_reg_1130[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln23_5_reg_1130[5]_i_1 
       (.I0(\add_ln23_5_reg_1130[5]_i_2_n_5 ),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[4] ),
        .I2(indvar_flatten_reg_278[4]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(indvar_flatten_reg_278[5]),
        .I5(\select_ln23_1_reg_1299_reg_n_5_[5] ),
        .O(add_ln23_5_fu_495_p2[5]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln23_5_reg_1130[5]_i_2 
       (.I0(indvar_flatten_reg_278[3]),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[3] ),
        .I2(\add_ln23_5_reg_1130[3]_i_2_n_5 ),
        .I3(\select_ln23_1_reg_1299_reg_n_5_[2] ),
        .I4(indvar_flatten_reg_278[2]),
        .I5(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(\add_ln23_5_reg_1130[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln23_5_reg_1130[6]_i_1 
       (.I0(\add_ln23_5_reg_1130[6]_i_2_n_5 ),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[5] ),
        .I2(indvar_flatten_reg_278[5]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(indvar_flatten_reg_278[6]),
        .I5(\select_ln23_1_reg_1299_reg_n_5_[6] ),
        .O(add_ln23_5_fu_495_p2[6]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln23_5_reg_1130[6]_i_2 
       (.I0(indvar_flatten_reg_278[4]),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[4] ),
        .I2(\add_ln23_5_reg_1130[4]_i_2_n_5 ),
        .I3(\select_ln23_1_reg_1299_reg_n_5_[3] ),
        .I4(indvar_flatten_reg_278[3]),
        .I5(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(\add_ln23_5_reg_1130[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln23_5_reg_1130[7]_i_1 
       (.I0(\add_ln23_5_reg_1130[7]_i_2_n_5 ),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[6] ),
        .I2(indvar_flatten_reg_278[6]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(indvar_flatten_reg_278[7]),
        .I5(\select_ln23_1_reg_1299_reg_n_5_[7] ),
        .O(add_ln23_5_fu_495_p2[7]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln23_5_reg_1130[7]_i_2 
       (.I0(indvar_flatten_reg_278[5]),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[5] ),
        .I2(\add_ln23_5_reg_1130[5]_i_2_n_5 ),
        .I3(\select_ln23_1_reg_1299_reg_n_5_[4] ),
        .I4(indvar_flatten_reg_278[4]),
        .I5(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(\add_ln23_5_reg_1130[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln23_5_reg_1130[8]_i_1 
       (.I0(\add_ln23_5_reg_1130[8]_i_2_n_5 ),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[7] ),
        .I2(indvar_flatten_reg_278[7]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(indvar_flatten_reg_278[8]),
        .I5(\select_ln23_1_reg_1299_reg_n_5_[8] ),
        .O(add_ln23_5_fu_495_p2[8]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln23_5_reg_1130[8]_i_2 
       (.I0(indvar_flatten_reg_278[6]),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[6] ),
        .I2(\add_ln23_5_reg_1130[6]_i_2_n_5 ),
        .I3(\select_ln23_1_reg_1299_reg_n_5_[5] ),
        .I4(indvar_flatten_reg_278[5]),
        .I5(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(\add_ln23_5_reg_1130[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln23_5_reg_1130[9]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(icmp_ln22_fu_396_p2),
        .O(add_ln23_5_reg_11300));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln23_5_reg_1130[9]_i_2 
       (.I0(\add_ln23_5_reg_1130[9]_i_3_n_5 ),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[8] ),
        .I2(indvar_flatten_reg_278[8]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(indvar_flatten_reg_278[9]),
        .I5(\select_ln23_1_reg_1299_reg_n_5_[9] ),
        .O(add_ln23_5_fu_495_p2[9]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln23_5_reg_1130[9]_i_3 
       (.I0(indvar_flatten_reg_278[7]),
        .I1(\select_ln23_1_reg_1299_reg_n_5_[7] ),
        .I2(\add_ln23_5_reg_1130[7]_i_2_n_5 ),
        .I3(\select_ln23_1_reg_1299_reg_n_5_[6] ),
        .I4(indvar_flatten_reg_278[6]),
        .I5(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(\add_ln23_5_reg_1130[9]_i_3_n_5 ));
  FDRE \add_ln23_5_reg_1130_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(add_ln23_5_fu_495_p2[0]),
        .Q(add_ln23_5_reg_1130[0]),
        .R(1'b0));
  FDRE \add_ln23_5_reg_1130_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(add_ln23_5_fu_495_p2[1]),
        .Q(add_ln23_5_reg_1130[1]),
        .R(1'b0));
  FDRE \add_ln23_5_reg_1130_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(add_ln23_5_fu_495_p2[2]),
        .Q(add_ln23_5_reg_1130[2]),
        .R(1'b0));
  FDRE \add_ln23_5_reg_1130_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(add_ln23_5_fu_495_p2[3]),
        .Q(add_ln23_5_reg_1130[3]),
        .R(1'b0));
  FDRE \add_ln23_5_reg_1130_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(add_ln23_5_fu_495_p2[4]),
        .Q(add_ln23_5_reg_1130[4]),
        .R(1'b0));
  FDRE \add_ln23_5_reg_1130_reg[5] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(add_ln23_5_fu_495_p2[5]),
        .Q(add_ln23_5_reg_1130[5]),
        .R(1'b0));
  FDRE \add_ln23_5_reg_1130_reg[6] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(add_ln23_5_fu_495_p2[6]),
        .Q(add_ln23_5_reg_1130[6]),
        .R(1'b0));
  FDRE \add_ln23_5_reg_1130_reg[7] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(add_ln23_5_fu_495_p2[7]),
        .Q(add_ln23_5_reg_1130[7]),
        .R(1'b0));
  FDRE \add_ln23_5_reg_1130_reg[8] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(add_ln23_5_fu_495_p2[8]),
        .Q(add_ln23_5_reg_1130[8]),
        .R(1'b0));
  FDRE \add_ln23_5_reg_1130_reg[9] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(add_ln23_5_fu_495_p2[9]),
        .Q(add_ln23_5_reg_1130[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \add_ln29_reg_1227[0]_i_1 
       (.I0(icmp_ln23_reg_1082),
        .I1(out_d_0_reg_266[0]),
        .I2(out_d_reg_1077[0]),
        .O(add_ln29_fu_583_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \add_ln29_reg_1227[1]_i_1 
       (.I0(out_d_0_reg_266[0]),
        .I1(out_d_reg_1077[0]),
        .I2(icmp_ln23_reg_1082),
        .I3(out_d_0_reg_266[1]),
        .I4(out_d_reg_1077[1]),
        .O(add_ln29_fu_583_p2[1]));
  FDRE \add_ln29_reg_1227_reg[0] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(add_ln29_fu_583_p2[0]),
        .Q(add_ln29_reg_1227[0]),
        .R(1'b0));
  FDRE \add_ln29_reg_1227_reg[1] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(add_ln29_fu_583_p2[1]),
        .Q(add_ln29_reg_1227[1]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln35_10_reg_1339_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[8:6],tmp5_2_0_mid2_reg_1173_reg_i_5_n_5,A[4:1],tmp5_0_0_mid2_v_v_reg_1123[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln35_10_reg_1339_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln35_10_reg_1339_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln35_3_fu_589_p2,\out_w_0_mid2_reg_1111_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln35_10_reg_1339_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln35_10_reg_1339_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm119_out),
        .CEC(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .CEP(network_mul_mul_16s_16s_30_1_1_U51_n_22),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln35_10_reg_1339_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln35_10_reg_1339_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln35_10_reg_1339_reg_P_UNCONNECTED[47:14],add_ln35_10_reg_1339_reg_n_97,add_ln35_10_reg_1339_reg_n_98,add_ln35_10_reg_1339_reg_n_99,add_ln35_10_reg_1339_reg_n_100,add_ln35_10_reg_1339_reg_n_101,add_ln35_10_reg_1339_reg_n_102,add_ln35_10_reg_1339_reg_n_103,add_ln35_10_reg_1339_reg_n_104,add_ln35_10_reg_1339_reg_n_105,add_ln35_10_reg_1339_reg_n_106,add_ln35_10_reg_1339_reg_n_107,add_ln35_10_reg_1339_reg_n_108,add_ln35_10_reg_1339_reg_n_109,add_ln35_10_reg_1339_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln35_10_reg_1339_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln35_10_reg_1339_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln35_10_reg_1339_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln35_10_reg_1339_reg_UNDERFLOW_UNCONNECTED));
  FDRE \add_ln41_1_reg_1359_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[0]),
        .Q(add_ln41_1_reg_1359[0]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[10] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[10]),
        .Q(add_ln41_1_reg_1359[10]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[11] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[11]),
        .Q(add_ln41_1_reg_1359[11]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[12] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[12]),
        .Q(add_ln41_1_reg_1359[12]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[13] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[13]),
        .Q(add_ln41_1_reg_1359[13]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[14] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[14]),
        .Q(add_ln41_1_reg_1359[14]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[15] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[15]),
        .Q(add_ln41_1_reg_1359[15]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[1]),
        .Q(add_ln41_1_reg_1359[1]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[2]),
        .Q(add_ln41_1_reg_1359[2]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[3]),
        .Q(add_ln41_1_reg_1359[3]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[4]),
        .Q(add_ln41_1_reg_1359[4]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[5] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[5]),
        .Q(add_ln41_1_reg_1359[5]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[6] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[6]),
        .Q(add_ln41_1_reg_1359[6]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[7] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[7]),
        .Q(add_ln41_1_reg_1359[7]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[8] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[8]),
        .Q(add_ln41_1_reg_1359[8]),
        .R(1'b0));
  FDRE \add_ln41_1_reg_1359_reg[9] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(trunc_ln_reg_1264[9]),
        .Q(add_ln41_1_reg_1359[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[11]_i_2 
       (.I0(trunc_ln41_2_reg_1324[10]),
        .I1(trunc_ln41_s_reg_1274[10]),
        .I2(trunc_ln41_1_reg_1314[10]),
        .O(\add_ln41_3_reg_1364[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[11]_i_3 
       (.I0(trunc_ln41_2_reg_1324[9]),
        .I1(trunc_ln41_s_reg_1274[9]),
        .I2(trunc_ln41_1_reg_1314[9]),
        .O(\add_ln41_3_reg_1364[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[11]_i_4 
       (.I0(trunc_ln41_2_reg_1324[8]),
        .I1(trunc_ln41_s_reg_1274[8]),
        .I2(trunc_ln41_1_reg_1314[8]),
        .O(\add_ln41_3_reg_1364[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[11]_i_5 
       (.I0(trunc_ln41_2_reg_1324[7]),
        .I1(trunc_ln41_s_reg_1274[7]),
        .I2(trunc_ln41_1_reg_1314[7]),
        .O(\add_ln41_3_reg_1364[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[11]_i_6 
       (.I0(trunc_ln41_2_reg_1324[11]),
        .I1(trunc_ln41_s_reg_1274[11]),
        .I2(trunc_ln41_1_reg_1314[11]),
        .I3(\add_ln41_3_reg_1364[11]_i_2_n_5 ),
        .O(\add_ln41_3_reg_1364[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[11]_i_7 
       (.I0(trunc_ln41_2_reg_1324[10]),
        .I1(trunc_ln41_s_reg_1274[10]),
        .I2(trunc_ln41_1_reg_1314[10]),
        .I3(\add_ln41_3_reg_1364[11]_i_3_n_5 ),
        .O(\add_ln41_3_reg_1364[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[11]_i_8 
       (.I0(trunc_ln41_2_reg_1324[9]),
        .I1(trunc_ln41_s_reg_1274[9]),
        .I2(trunc_ln41_1_reg_1314[9]),
        .I3(\add_ln41_3_reg_1364[11]_i_4_n_5 ),
        .O(\add_ln41_3_reg_1364[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[11]_i_9 
       (.I0(trunc_ln41_2_reg_1324[8]),
        .I1(trunc_ln41_s_reg_1274[8]),
        .I2(trunc_ln41_1_reg_1314[8]),
        .I3(\add_ln41_3_reg_1364[11]_i_5_n_5 ),
        .O(\add_ln41_3_reg_1364[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[15]_i_2 
       (.I0(trunc_ln41_2_reg_1324[13]),
        .I1(trunc_ln41_s_reg_1274[13]),
        .I2(trunc_ln41_1_reg_1314[13]),
        .O(\add_ln41_3_reg_1364[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[15]_i_3 
       (.I0(trunc_ln41_2_reg_1324[12]),
        .I1(trunc_ln41_s_reg_1274[12]),
        .I2(trunc_ln41_1_reg_1314[12]),
        .O(\add_ln41_3_reg_1364[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[15]_i_4 
       (.I0(trunc_ln41_2_reg_1324[11]),
        .I1(trunc_ln41_s_reg_1274[11]),
        .I2(trunc_ln41_1_reg_1314[11]),
        .O(\add_ln41_3_reg_1364[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln41_3_reg_1364[15]_i_5 
       (.I0(trunc_ln41_1_reg_1314[14]),
        .I1(trunc_ln41_s_reg_1274[14]),
        .I2(trunc_ln41_2_reg_1324[14]),
        .I3(trunc_ln41_s_reg_1274[15]),
        .I4(trunc_ln41_2_reg_1324[15]),
        .I5(trunc_ln41_1_reg_1314[15]),
        .O(\add_ln41_3_reg_1364[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[15]_i_6 
       (.I0(\add_ln41_3_reg_1364[15]_i_2_n_5 ),
        .I1(trunc_ln41_s_reg_1274[14]),
        .I2(trunc_ln41_2_reg_1324[14]),
        .I3(trunc_ln41_1_reg_1314[14]),
        .O(\add_ln41_3_reg_1364[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[15]_i_7 
       (.I0(trunc_ln41_2_reg_1324[13]),
        .I1(trunc_ln41_s_reg_1274[13]),
        .I2(trunc_ln41_1_reg_1314[13]),
        .I3(\add_ln41_3_reg_1364[15]_i_3_n_5 ),
        .O(\add_ln41_3_reg_1364[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[15]_i_8 
       (.I0(trunc_ln41_2_reg_1324[12]),
        .I1(trunc_ln41_s_reg_1274[12]),
        .I2(trunc_ln41_1_reg_1314[12]),
        .I3(\add_ln41_3_reg_1364[15]_i_4_n_5 ),
        .O(\add_ln41_3_reg_1364[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[3]_i_2 
       (.I0(trunc_ln41_2_reg_1324[2]),
        .I1(trunc_ln41_s_reg_1274[2]),
        .I2(trunc_ln41_1_reg_1314[2]),
        .O(\add_ln41_3_reg_1364[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[3]_i_3 
       (.I0(trunc_ln41_2_reg_1324[1]),
        .I1(trunc_ln41_s_reg_1274[1]),
        .I2(trunc_ln41_1_reg_1314[1]),
        .O(\add_ln41_3_reg_1364[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[3]_i_4 
       (.I0(trunc_ln41_2_reg_1324[0]),
        .I1(trunc_ln41_s_reg_1274[0]),
        .I2(trunc_ln41_1_reg_1314[0]),
        .O(\add_ln41_3_reg_1364[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[3]_i_5 
       (.I0(trunc_ln41_2_reg_1324[3]),
        .I1(trunc_ln41_s_reg_1274[3]),
        .I2(trunc_ln41_1_reg_1314[3]),
        .I3(\add_ln41_3_reg_1364[3]_i_2_n_5 ),
        .O(\add_ln41_3_reg_1364[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[3]_i_6 
       (.I0(trunc_ln41_2_reg_1324[2]),
        .I1(trunc_ln41_s_reg_1274[2]),
        .I2(trunc_ln41_1_reg_1314[2]),
        .I3(\add_ln41_3_reg_1364[3]_i_3_n_5 ),
        .O(\add_ln41_3_reg_1364[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[3]_i_7 
       (.I0(trunc_ln41_2_reg_1324[1]),
        .I1(trunc_ln41_s_reg_1274[1]),
        .I2(trunc_ln41_1_reg_1314[1]),
        .I3(\add_ln41_3_reg_1364[3]_i_4_n_5 ),
        .O(\add_ln41_3_reg_1364[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln41_3_reg_1364[3]_i_8 
       (.I0(trunc_ln41_2_reg_1324[0]),
        .I1(trunc_ln41_s_reg_1274[0]),
        .I2(trunc_ln41_1_reg_1314[0]),
        .O(\add_ln41_3_reg_1364[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[7]_i_2 
       (.I0(trunc_ln41_2_reg_1324[6]),
        .I1(trunc_ln41_s_reg_1274[6]),
        .I2(trunc_ln41_1_reg_1314[6]),
        .O(\add_ln41_3_reg_1364[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[7]_i_3 
       (.I0(trunc_ln41_2_reg_1324[5]),
        .I1(trunc_ln41_s_reg_1274[5]),
        .I2(trunc_ln41_1_reg_1314[5]),
        .O(\add_ln41_3_reg_1364[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[7]_i_4 
       (.I0(trunc_ln41_2_reg_1324[4]),
        .I1(trunc_ln41_s_reg_1274[4]),
        .I2(trunc_ln41_1_reg_1314[4]),
        .O(\add_ln41_3_reg_1364[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_3_reg_1364[7]_i_5 
       (.I0(trunc_ln41_2_reg_1324[3]),
        .I1(trunc_ln41_s_reg_1274[3]),
        .I2(trunc_ln41_1_reg_1314[3]),
        .O(\add_ln41_3_reg_1364[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[7]_i_6 
       (.I0(trunc_ln41_2_reg_1324[7]),
        .I1(trunc_ln41_s_reg_1274[7]),
        .I2(trunc_ln41_1_reg_1314[7]),
        .I3(\add_ln41_3_reg_1364[7]_i_2_n_5 ),
        .O(\add_ln41_3_reg_1364[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[7]_i_7 
       (.I0(trunc_ln41_2_reg_1324[6]),
        .I1(trunc_ln41_s_reg_1274[6]),
        .I2(trunc_ln41_1_reg_1314[6]),
        .I3(\add_ln41_3_reg_1364[7]_i_3_n_5 ),
        .O(\add_ln41_3_reg_1364[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[7]_i_8 
       (.I0(trunc_ln41_2_reg_1324[5]),
        .I1(trunc_ln41_s_reg_1274[5]),
        .I2(trunc_ln41_1_reg_1314[5]),
        .I3(\add_ln41_3_reg_1364[7]_i_4_n_5 ),
        .O(\add_ln41_3_reg_1364[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_3_reg_1364[7]_i_9 
       (.I0(trunc_ln41_2_reg_1324[4]),
        .I1(trunc_ln41_s_reg_1274[4]),
        .I2(trunc_ln41_1_reg_1314[4]),
        .I3(\add_ln41_3_reg_1364[7]_i_5_n_5 ),
        .O(\add_ln41_3_reg_1364[7]_i_9_n_5 ));
  FDRE \add_ln41_3_reg_1364_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[0]),
        .Q(add_ln41_3_reg_1364[0]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[10] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[10]),
        .Q(add_ln41_3_reg_1364[10]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[11] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[11]),
        .Q(add_ln41_3_reg_1364[11]),
        .R(1'b0));
  CARRY4 \add_ln41_3_reg_1364_reg[11]_i_1 
       (.CI(\add_ln41_3_reg_1364_reg[7]_i_1_n_5 ),
        .CO({\add_ln41_3_reg_1364_reg[11]_i_1_n_5 ,\add_ln41_3_reg_1364_reg[11]_i_1_n_6 ,\add_ln41_3_reg_1364_reg[11]_i_1_n_7 ,\add_ln41_3_reg_1364_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_3_reg_1364[11]_i_2_n_5 ,\add_ln41_3_reg_1364[11]_i_3_n_5 ,\add_ln41_3_reg_1364[11]_i_4_n_5 ,\add_ln41_3_reg_1364[11]_i_5_n_5 }),
        .O(add_ln41_3_fu_827_p2[11:8]),
        .S({\add_ln41_3_reg_1364[11]_i_6_n_5 ,\add_ln41_3_reg_1364[11]_i_7_n_5 ,\add_ln41_3_reg_1364[11]_i_8_n_5 ,\add_ln41_3_reg_1364[11]_i_9_n_5 }));
  FDRE \add_ln41_3_reg_1364_reg[12] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[12]),
        .Q(add_ln41_3_reg_1364[12]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[13] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[13]),
        .Q(add_ln41_3_reg_1364[13]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[14] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[14]),
        .Q(add_ln41_3_reg_1364[14]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[15] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[15]),
        .Q(add_ln41_3_reg_1364[15]),
        .R(1'b0));
  CARRY4 \add_ln41_3_reg_1364_reg[15]_i_1 
       (.CI(\add_ln41_3_reg_1364_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln41_3_reg_1364_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln41_3_reg_1364_reg[15]_i_1_n_6 ,\add_ln41_3_reg_1364_reg[15]_i_1_n_7 ,\add_ln41_3_reg_1364_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln41_3_reg_1364[15]_i_2_n_5 ,\add_ln41_3_reg_1364[15]_i_3_n_5 ,\add_ln41_3_reg_1364[15]_i_4_n_5 }),
        .O(add_ln41_3_fu_827_p2[15:12]),
        .S({\add_ln41_3_reg_1364[15]_i_5_n_5 ,\add_ln41_3_reg_1364[15]_i_6_n_5 ,\add_ln41_3_reg_1364[15]_i_7_n_5 ,\add_ln41_3_reg_1364[15]_i_8_n_5 }));
  FDRE \add_ln41_3_reg_1364_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[1]),
        .Q(add_ln41_3_reg_1364[1]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[2]),
        .Q(add_ln41_3_reg_1364[2]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[3]),
        .Q(add_ln41_3_reg_1364[3]),
        .R(1'b0));
  CARRY4 \add_ln41_3_reg_1364_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln41_3_reg_1364_reg[3]_i_1_n_5 ,\add_ln41_3_reg_1364_reg[3]_i_1_n_6 ,\add_ln41_3_reg_1364_reg[3]_i_1_n_7 ,\add_ln41_3_reg_1364_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_3_reg_1364[3]_i_2_n_5 ,\add_ln41_3_reg_1364[3]_i_3_n_5 ,\add_ln41_3_reg_1364[3]_i_4_n_5 ,1'b0}),
        .O(add_ln41_3_fu_827_p2[3:0]),
        .S({\add_ln41_3_reg_1364[3]_i_5_n_5 ,\add_ln41_3_reg_1364[3]_i_6_n_5 ,\add_ln41_3_reg_1364[3]_i_7_n_5 ,\add_ln41_3_reg_1364[3]_i_8_n_5 }));
  FDRE \add_ln41_3_reg_1364_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[4]),
        .Q(add_ln41_3_reg_1364[4]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[5] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[5]),
        .Q(add_ln41_3_reg_1364[5]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[6] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[6]),
        .Q(add_ln41_3_reg_1364[6]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[7] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[7]),
        .Q(add_ln41_3_reg_1364[7]),
        .R(1'b0));
  CARRY4 \add_ln41_3_reg_1364_reg[7]_i_1 
       (.CI(\add_ln41_3_reg_1364_reg[3]_i_1_n_5 ),
        .CO({\add_ln41_3_reg_1364_reg[7]_i_1_n_5 ,\add_ln41_3_reg_1364_reg[7]_i_1_n_6 ,\add_ln41_3_reg_1364_reg[7]_i_1_n_7 ,\add_ln41_3_reg_1364_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_3_reg_1364[7]_i_2_n_5 ,\add_ln41_3_reg_1364[7]_i_3_n_5 ,\add_ln41_3_reg_1364[7]_i_4_n_5 ,\add_ln41_3_reg_1364[7]_i_5_n_5 }),
        .O(add_ln41_3_fu_827_p2[7:4]),
        .S({\add_ln41_3_reg_1364[7]_i_6_n_5 ,\add_ln41_3_reg_1364[7]_i_7_n_5 ,\add_ln41_3_reg_1364[7]_i_8_n_5 ,\add_ln41_3_reg_1364[7]_i_9_n_5 }));
  FDRE \add_ln41_3_reg_1364_reg[8] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[8]),
        .Q(add_ln41_3_reg_1364[8]),
        .R(1'b0));
  FDRE \add_ln41_3_reg_1364_reg[9] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(add_ln41_3_fu_827_p2[9]),
        .Q(add_ln41_3_reg_1364[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[11]_i_11 
       (.I0(trunc_ln41_5_reg_1374[6]),
        .I1(trunc_ln41_3_reg_1344[6]),
        .I2(trunc_ln41_6_reg_1379[6]),
        .O(\add_ln41_8_reg_1394[11]_i_11_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[11]_i_12 
       (.I0(trunc_ln41_5_reg_1374[5]),
        .I1(trunc_ln41_3_reg_1344[5]),
        .I2(trunc_ln41_6_reg_1379[5]),
        .O(\add_ln41_8_reg_1394[11]_i_12_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[11]_i_13 
       (.I0(trunc_ln41_5_reg_1374[4]),
        .I1(trunc_ln41_3_reg_1344[4]),
        .I2(trunc_ln41_6_reg_1379[4]),
        .O(\add_ln41_8_reg_1394[11]_i_13_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[11]_i_14 
       (.I0(trunc_ln41_5_reg_1374[3]),
        .I1(trunc_ln41_3_reg_1344[3]),
        .I2(trunc_ln41_6_reg_1379[3]),
        .O(\add_ln41_8_reg_1394[11]_i_14_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[11]_i_15 
       (.I0(trunc_ln41_5_reg_1374[7]),
        .I1(trunc_ln41_3_reg_1344[7]),
        .I2(trunc_ln41_6_reg_1379[7]),
        .I3(\add_ln41_8_reg_1394[11]_i_11_n_5 ),
        .O(\add_ln41_8_reg_1394[11]_i_15_n_5 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[11]_i_16 
       (.I0(trunc_ln41_5_reg_1374[6]),
        .I1(trunc_ln41_3_reg_1344[6]),
        .I2(trunc_ln41_6_reg_1379[6]),
        .I3(\add_ln41_8_reg_1394[11]_i_12_n_5 ),
        .O(\add_ln41_8_reg_1394[11]_i_16_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[11]_i_17 
       (.I0(trunc_ln41_5_reg_1374[5]),
        .I1(trunc_ln41_3_reg_1344[5]),
        .I2(trunc_ln41_6_reg_1379[5]),
        .I3(\add_ln41_8_reg_1394[11]_i_13_n_5 ),
        .O(\add_ln41_8_reg_1394[11]_i_17_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[11]_i_18 
       (.I0(trunc_ln41_5_reg_1374[4]),
        .I1(trunc_ln41_3_reg_1344[4]),
        .I2(trunc_ln41_6_reg_1379[4]),
        .I3(\add_ln41_8_reg_1394[11]_i_14_n_5 ),
        .O(\add_ln41_8_reg_1394[11]_i_18_n_5 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[11]_i_2 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_11_n_10 ),
        .I1(trunc_ln41_4_reg_1349[10]),
        .I2(trunc_ln41_7_reg_1384[10]),
        .O(\add_ln41_8_reg_1394[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[11]_i_3 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_11_n_11 ),
        .I1(trunc_ln41_4_reg_1349[9]),
        .I2(trunc_ln41_7_reg_1384[9]),
        .O(\add_ln41_8_reg_1394[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[11]_i_4 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_11_n_12 ),
        .I1(trunc_ln41_4_reg_1349[8]),
        .I2(trunc_ln41_7_reg_1384[8]),
        .O(\add_ln41_8_reg_1394[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[11]_i_5 
       (.I0(\add_ln41_8_reg_1394_reg[11]_i_10_n_9 ),
        .I1(trunc_ln41_4_reg_1349[7]),
        .I2(trunc_ln41_7_reg_1384[7]),
        .O(\add_ln41_8_reg_1394[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[11]_i_6 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_11_n_9 ),
        .I1(trunc_ln41_4_reg_1349[11]),
        .I2(trunc_ln41_7_reg_1384[11]),
        .I3(\add_ln41_8_reg_1394[11]_i_2_n_5 ),
        .O(\add_ln41_8_reg_1394[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[11]_i_7 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_11_n_10 ),
        .I1(trunc_ln41_4_reg_1349[10]),
        .I2(trunc_ln41_7_reg_1384[10]),
        .I3(\add_ln41_8_reg_1394[11]_i_3_n_5 ),
        .O(\add_ln41_8_reg_1394[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[11]_i_8 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_11_n_11 ),
        .I1(trunc_ln41_4_reg_1349[9]),
        .I2(trunc_ln41_7_reg_1384[9]),
        .I3(\add_ln41_8_reg_1394[11]_i_4_n_5 ),
        .O(\add_ln41_8_reg_1394[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[11]_i_9 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_11_n_12 ),
        .I1(trunc_ln41_4_reg_1349[8]),
        .I2(trunc_ln41_7_reg_1384[8]),
        .I3(\add_ln41_8_reg_1394[11]_i_5_n_5 ),
        .O(\add_ln41_8_reg_1394[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln41_8_reg_1394[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln22_reg_1073_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\add_ln41_8_reg_1394[15]_i_1_n_5 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[15]_i_12 
       (.I0(trunc_ln41_5_reg_1374[13]),
        .I1(trunc_ln41_3_reg_1344[13]),
        .I2(trunc_ln41_6_reg_1379[13]),
        .O(\add_ln41_8_reg_1394[15]_i_12_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[15]_i_13 
       (.I0(trunc_ln41_5_reg_1374[12]),
        .I1(trunc_ln41_3_reg_1344[12]),
        .I2(trunc_ln41_6_reg_1379[12]),
        .O(\add_ln41_8_reg_1394[15]_i_13_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[15]_i_14 
       (.I0(trunc_ln41_5_reg_1374[11]),
        .I1(trunc_ln41_3_reg_1344[11]),
        .I2(trunc_ln41_6_reg_1379[11]),
        .O(\add_ln41_8_reg_1394[15]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln41_8_reg_1394[15]_i_15 
       (.I0(trunc_ln41_6_reg_1379[14]),
        .I1(trunc_ln41_3_reg_1344[14]),
        .I2(trunc_ln41_5_reg_1374[14]),
        .I3(trunc_ln41_3_reg_1344[15]),
        .I4(trunc_ln41_5_reg_1374[15]),
        .I5(trunc_ln41_6_reg_1379[15]),
        .O(\add_ln41_8_reg_1394[15]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[15]_i_16 
       (.I0(\add_ln41_8_reg_1394[15]_i_12_n_5 ),
        .I1(trunc_ln41_3_reg_1344[14]),
        .I2(trunc_ln41_5_reg_1374[14]),
        .I3(trunc_ln41_6_reg_1379[14]),
        .O(\add_ln41_8_reg_1394[15]_i_16_n_5 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[15]_i_17 
       (.I0(trunc_ln41_5_reg_1374[13]),
        .I1(trunc_ln41_3_reg_1344[13]),
        .I2(trunc_ln41_6_reg_1379[13]),
        .I3(\add_ln41_8_reg_1394[15]_i_13_n_5 ),
        .O(\add_ln41_8_reg_1394[15]_i_17_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[15]_i_18 
       (.I0(trunc_ln41_5_reg_1374[12]),
        .I1(trunc_ln41_3_reg_1344[12]),
        .I2(trunc_ln41_6_reg_1379[12]),
        .I3(\add_ln41_8_reg_1394[15]_i_14_n_5 ),
        .O(\add_ln41_8_reg_1394[15]_i_18_n_5 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[15]_i_19 
       (.I0(trunc_ln41_5_reg_1374[10]),
        .I1(trunc_ln41_3_reg_1344[10]),
        .I2(trunc_ln41_6_reg_1379[10]),
        .O(\add_ln41_8_reg_1394[15]_i_19_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[15]_i_20 
       (.I0(trunc_ln41_5_reg_1374[9]),
        .I1(trunc_ln41_3_reg_1344[9]),
        .I2(trunc_ln41_6_reg_1379[9]),
        .O(\add_ln41_8_reg_1394[15]_i_20_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[15]_i_21 
       (.I0(trunc_ln41_5_reg_1374[8]),
        .I1(trunc_ln41_3_reg_1344[8]),
        .I2(trunc_ln41_6_reg_1379[8]),
        .O(\add_ln41_8_reg_1394[15]_i_21_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[15]_i_22 
       (.I0(trunc_ln41_5_reg_1374[7]),
        .I1(trunc_ln41_3_reg_1344[7]),
        .I2(trunc_ln41_6_reg_1379[7]),
        .O(\add_ln41_8_reg_1394[15]_i_22_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[15]_i_23 
       (.I0(trunc_ln41_5_reg_1374[11]),
        .I1(trunc_ln41_3_reg_1344[11]),
        .I2(trunc_ln41_6_reg_1379[11]),
        .I3(\add_ln41_8_reg_1394[15]_i_19_n_5 ),
        .O(\add_ln41_8_reg_1394[15]_i_23_n_5 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[15]_i_24 
       (.I0(trunc_ln41_5_reg_1374[10]),
        .I1(trunc_ln41_3_reg_1344[10]),
        .I2(trunc_ln41_6_reg_1379[10]),
        .I3(\add_ln41_8_reg_1394[15]_i_20_n_5 ),
        .O(\add_ln41_8_reg_1394[15]_i_24_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[15]_i_25 
       (.I0(trunc_ln41_5_reg_1374[9]),
        .I1(trunc_ln41_3_reg_1344[9]),
        .I2(trunc_ln41_6_reg_1379[9]),
        .I3(\add_ln41_8_reg_1394[15]_i_21_n_5 ),
        .O(\add_ln41_8_reg_1394[15]_i_25_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[15]_i_26 
       (.I0(trunc_ln41_5_reg_1374[8]),
        .I1(trunc_ln41_3_reg_1344[8]),
        .I2(trunc_ln41_6_reg_1379[8]),
        .I3(\add_ln41_8_reg_1394[15]_i_22_n_5 ),
        .O(\add_ln41_8_reg_1394[15]_i_26_n_5 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[15]_i_3 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_10_n_11 ),
        .I1(trunc_ln41_4_reg_1349[13]),
        .I2(trunc_ln41_7_reg_1384[13]),
        .O(\add_ln41_8_reg_1394[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[15]_i_4 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_10_n_12 ),
        .I1(trunc_ln41_4_reg_1349[12]),
        .I2(trunc_ln41_7_reg_1384[12]),
        .O(\add_ln41_8_reg_1394[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[15]_i_5 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_11_n_9 ),
        .I1(trunc_ln41_4_reg_1349[11]),
        .I2(trunc_ln41_7_reg_1384[11]),
        .O(\add_ln41_8_reg_1394[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln41_8_reg_1394[15]_i_6 
       (.I0(trunc_ln41_7_reg_1384[14]),
        .I1(trunc_ln41_4_reg_1349[14]),
        .I2(\add_ln41_8_reg_1394_reg[15]_i_10_n_10 ),
        .I3(trunc_ln41_4_reg_1349[15]),
        .I4(\add_ln41_8_reg_1394_reg[15]_i_10_n_9 ),
        .I5(trunc_ln41_7_reg_1384[15]),
        .O(\add_ln41_8_reg_1394[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[15]_i_7 
       (.I0(\add_ln41_8_reg_1394[15]_i_3_n_5 ),
        .I1(trunc_ln41_4_reg_1349[14]),
        .I2(\add_ln41_8_reg_1394_reg[15]_i_10_n_10 ),
        .I3(trunc_ln41_7_reg_1384[14]),
        .O(\add_ln41_8_reg_1394[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[15]_i_8 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_10_n_11 ),
        .I1(trunc_ln41_4_reg_1349[13]),
        .I2(trunc_ln41_7_reg_1384[13]),
        .I3(\add_ln41_8_reg_1394[15]_i_4_n_5 ),
        .O(\add_ln41_8_reg_1394[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[15]_i_9 
       (.I0(\add_ln41_8_reg_1394_reg[15]_i_10_n_12 ),
        .I1(trunc_ln41_4_reg_1349[12]),
        .I2(trunc_ln41_7_reg_1384[12]),
        .I3(\add_ln41_8_reg_1394[15]_i_5_n_5 ),
        .O(\add_ln41_8_reg_1394[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[3]_i_2 
       (.I0(\add_ln41_8_reg_1394_reg[7]_i_10_n_10 ),
        .I1(trunc_ln41_4_reg_1349[2]),
        .I2(trunc_ln41_7_reg_1384[2]),
        .O(\add_ln41_8_reg_1394[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[3]_i_3 
       (.I0(\add_ln41_8_reg_1394_reg[7]_i_10_n_11 ),
        .I1(trunc_ln41_4_reg_1349[1]),
        .I2(trunc_ln41_7_reg_1384[1]),
        .O(\add_ln41_8_reg_1394[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[3]_i_4 
       (.I0(\add_ln41_8_reg_1394_reg[7]_i_10_n_12 ),
        .I1(trunc_ln41_4_reg_1349[0]),
        .I2(trunc_ln41_7_reg_1384[0]),
        .O(\add_ln41_8_reg_1394[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[3]_i_5 
       (.I0(\add_ln41_8_reg_1394_reg[7]_i_10_n_9 ),
        .I1(trunc_ln41_4_reg_1349[3]),
        .I2(trunc_ln41_7_reg_1384[3]),
        .I3(\add_ln41_8_reg_1394[3]_i_2_n_5 ),
        .O(\add_ln41_8_reg_1394[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[3]_i_6 
       (.I0(\add_ln41_8_reg_1394_reg[7]_i_10_n_10 ),
        .I1(trunc_ln41_4_reg_1349[2]),
        .I2(trunc_ln41_7_reg_1384[2]),
        .I3(\add_ln41_8_reg_1394[3]_i_3_n_5 ),
        .O(\add_ln41_8_reg_1394[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[3]_i_7 
       (.I0(\add_ln41_8_reg_1394_reg[7]_i_10_n_11 ),
        .I1(trunc_ln41_4_reg_1349[1]),
        .I2(trunc_ln41_7_reg_1384[1]),
        .I3(\add_ln41_8_reg_1394[3]_i_4_n_5 ),
        .O(\add_ln41_8_reg_1394[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln41_8_reg_1394[3]_i_8 
       (.I0(\add_ln41_8_reg_1394_reg[7]_i_10_n_12 ),
        .I1(trunc_ln41_4_reg_1349[0]),
        .I2(trunc_ln41_7_reg_1384[0]),
        .O(\add_ln41_8_reg_1394[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[7]_i_11 
       (.I0(trunc_ln41_5_reg_1374[2]),
        .I1(trunc_ln41_3_reg_1344[2]),
        .I2(trunc_ln41_6_reg_1379[2]),
        .O(\add_ln41_8_reg_1394[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[7]_i_12 
       (.I0(trunc_ln41_5_reg_1374[1]),
        .I1(trunc_ln41_3_reg_1344[1]),
        .I2(trunc_ln41_6_reg_1379[1]),
        .O(\add_ln41_8_reg_1394[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[7]_i_13 
       (.I0(trunc_ln41_5_reg_1374[0]),
        .I1(trunc_ln41_3_reg_1344[0]),
        .I2(trunc_ln41_6_reg_1379[0]),
        .O(\add_ln41_8_reg_1394[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[7]_i_14 
       (.I0(trunc_ln41_5_reg_1374[3]),
        .I1(trunc_ln41_3_reg_1344[3]),
        .I2(trunc_ln41_6_reg_1379[3]),
        .I3(\add_ln41_8_reg_1394[7]_i_11_n_5 ),
        .O(\add_ln41_8_reg_1394[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[7]_i_15 
       (.I0(trunc_ln41_5_reg_1374[2]),
        .I1(trunc_ln41_3_reg_1344[2]),
        .I2(trunc_ln41_6_reg_1379[2]),
        .I3(\add_ln41_8_reg_1394[7]_i_12_n_5 ),
        .O(\add_ln41_8_reg_1394[7]_i_15_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[7]_i_16 
       (.I0(trunc_ln41_5_reg_1374[1]),
        .I1(trunc_ln41_3_reg_1344[1]),
        .I2(trunc_ln41_6_reg_1379[1]),
        .I3(\add_ln41_8_reg_1394[7]_i_13_n_5 ),
        .O(\add_ln41_8_reg_1394[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln41_8_reg_1394[7]_i_17 
       (.I0(trunc_ln41_5_reg_1374[0]),
        .I1(trunc_ln41_3_reg_1344[0]),
        .I2(trunc_ln41_6_reg_1379[0]),
        .O(\add_ln41_8_reg_1394[7]_i_17_n_5 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[7]_i_2 
       (.I0(\add_ln41_8_reg_1394_reg[11]_i_10_n_10 ),
        .I1(trunc_ln41_4_reg_1349[6]),
        .I2(trunc_ln41_7_reg_1384[6]),
        .O(\add_ln41_8_reg_1394[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[7]_i_3 
       (.I0(\add_ln41_8_reg_1394_reg[11]_i_10_n_11 ),
        .I1(trunc_ln41_4_reg_1349[5]),
        .I2(trunc_ln41_7_reg_1384[5]),
        .O(\add_ln41_8_reg_1394[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[7]_i_4 
       (.I0(\add_ln41_8_reg_1394_reg[11]_i_10_n_12 ),
        .I1(trunc_ln41_4_reg_1349[4]),
        .I2(trunc_ln41_7_reg_1384[4]),
        .O(\add_ln41_8_reg_1394[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln41_8_reg_1394[7]_i_5 
       (.I0(\add_ln41_8_reg_1394_reg[7]_i_10_n_9 ),
        .I1(trunc_ln41_4_reg_1349[3]),
        .I2(trunc_ln41_7_reg_1384[3]),
        .O(\add_ln41_8_reg_1394[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[7]_i_6 
       (.I0(\add_ln41_8_reg_1394_reg[11]_i_10_n_9 ),
        .I1(trunc_ln41_4_reg_1349[7]),
        .I2(trunc_ln41_7_reg_1384[7]),
        .I3(\add_ln41_8_reg_1394[7]_i_2_n_5 ),
        .O(\add_ln41_8_reg_1394[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[7]_i_7 
       (.I0(\add_ln41_8_reg_1394_reg[11]_i_10_n_10 ),
        .I1(trunc_ln41_4_reg_1349[6]),
        .I2(trunc_ln41_7_reg_1384[6]),
        .I3(\add_ln41_8_reg_1394[7]_i_3_n_5 ),
        .O(\add_ln41_8_reg_1394[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[7]_i_8 
       (.I0(\add_ln41_8_reg_1394_reg[11]_i_10_n_11 ),
        .I1(trunc_ln41_4_reg_1349[5]),
        .I2(trunc_ln41_7_reg_1384[5]),
        .I3(\add_ln41_8_reg_1394[7]_i_4_n_5 ),
        .O(\add_ln41_8_reg_1394[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln41_8_reg_1394[7]_i_9 
       (.I0(\add_ln41_8_reg_1394_reg[11]_i_10_n_12 ),
        .I1(trunc_ln41_4_reg_1349[4]),
        .I2(trunc_ln41_7_reg_1384[4]),
        .I3(\add_ln41_8_reg_1394[7]_i_5_n_5 ),
        .O(\add_ln41_8_reg_1394[7]_i_9_n_5 ));
  FDRE \add_ln41_8_reg_1394_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[0]),
        .Q(add_ln41_8_reg_1394[0]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[10]),
        .Q(add_ln41_8_reg_1394[10]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[11]),
        .Q(add_ln41_8_reg_1394[11]),
        .R(1'b0));
  CARRY4 \add_ln41_8_reg_1394_reg[11]_i_1 
       (.CI(\add_ln41_8_reg_1394_reg[7]_i_1_n_5 ),
        .CO({\add_ln41_8_reg_1394_reg[11]_i_1_n_5 ,\add_ln41_8_reg_1394_reg[11]_i_1_n_6 ,\add_ln41_8_reg_1394_reg[11]_i_1_n_7 ,\add_ln41_8_reg_1394_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1394[11]_i_2_n_5 ,\add_ln41_8_reg_1394[11]_i_3_n_5 ,\add_ln41_8_reg_1394[11]_i_4_n_5 ,\add_ln41_8_reg_1394[11]_i_5_n_5 }),
        .O(add_ln41_8_fu_920_p2[11:8]),
        .S({\add_ln41_8_reg_1394[11]_i_6_n_5 ,\add_ln41_8_reg_1394[11]_i_7_n_5 ,\add_ln41_8_reg_1394[11]_i_8_n_5 ,\add_ln41_8_reg_1394[11]_i_9_n_5 }));
  CARRY4 \add_ln41_8_reg_1394_reg[11]_i_10 
       (.CI(\add_ln41_8_reg_1394_reg[7]_i_10_n_5 ),
        .CO({\add_ln41_8_reg_1394_reg[11]_i_10_n_5 ,\add_ln41_8_reg_1394_reg[11]_i_10_n_6 ,\add_ln41_8_reg_1394_reg[11]_i_10_n_7 ,\add_ln41_8_reg_1394_reg[11]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1394[11]_i_11_n_5 ,\add_ln41_8_reg_1394[11]_i_12_n_5 ,\add_ln41_8_reg_1394[11]_i_13_n_5 ,\add_ln41_8_reg_1394[11]_i_14_n_5 }),
        .O({\add_ln41_8_reg_1394_reg[11]_i_10_n_9 ,\add_ln41_8_reg_1394_reg[11]_i_10_n_10 ,\add_ln41_8_reg_1394_reg[11]_i_10_n_11 ,\add_ln41_8_reg_1394_reg[11]_i_10_n_12 }),
        .S({\add_ln41_8_reg_1394[11]_i_15_n_5 ,\add_ln41_8_reg_1394[11]_i_16_n_5 ,\add_ln41_8_reg_1394[11]_i_17_n_5 ,\add_ln41_8_reg_1394[11]_i_18_n_5 }));
  FDRE \add_ln41_8_reg_1394_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[12]),
        .Q(add_ln41_8_reg_1394[12]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[13]),
        .Q(add_ln41_8_reg_1394[13]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[14]),
        .Q(add_ln41_8_reg_1394[14]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[15]),
        .Q(add_ln41_8_reg_1394[15]),
        .R(1'b0));
  CARRY4 \add_ln41_8_reg_1394_reg[15]_i_10 
       (.CI(\add_ln41_8_reg_1394_reg[15]_i_11_n_5 ),
        .CO({\NLW_add_ln41_8_reg_1394_reg[15]_i_10_CO_UNCONNECTED [3],\add_ln41_8_reg_1394_reg[15]_i_10_n_6 ,\add_ln41_8_reg_1394_reg[15]_i_10_n_7 ,\add_ln41_8_reg_1394_reg[15]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln41_8_reg_1394[15]_i_12_n_5 ,\add_ln41_8_reg_1394[15]_i_13_n_5 ,\add_ln41_8_reg_1394[15]_i_14_n_5 }),
        .O({\add_ln41_8_reg_1394_reg[15]_i_10_n_9 ,\add_ln41_8_reg_1394_reg[15]_i_10_n_10 ,\add_ln41_8_reg_1394_reg[15]_i_10_n_11 ,\add_ln41_8_reg_1394_reg[15]_i_10_n_12 }),
        .S({\add_ln41_8_reg_1394[15]_i_15_n_5 ,\add_ln41_8_reg_1394[15]_i_16_n_5 ,\add_ln41_8_reg_1394[15]_i_17_n_5 ,\add_ln41_8_reg_1394[15]_i_18_n_5 }));
  CARRY4 \add_ln41_8_reg_1394_reg[15]_i_11 
       (.CI(\add_ln41_8_reg_1394_reg[11]_i_10_n_5 ),
        .CO({\add_ln41_8_reg_1394_reg[15]_i_11_n_5 ,\add_ln41_8_reg_1394_reg[15]_i_11_n_6 ,\add_ln41_8_reg_1394_reg[15]_i_11_n_7 ,\add_ln41_8_reg_1394_reg[15]_i_11_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1394[15]_i_19_n_5 ,\add_ln41_8_reg_1394[15]_i_20_n_5 ,\add_ln41_8_reg_1394[15]_i_21_n_5 ,\add_ln41_8_reg_1394[15]_i_22_n_5 }),
        .O({\add_ln41_8_reg_1394_reg[15]_i_11_n_9 ,\add_ln41_8_reg_1394_reg[15]_i_11_n_10 ,\add_ln41_8_reg_1394_reg[15]_i_11_n_11 ,\add_ln41_8_reg_1394_reg[15]_i_11_n_12 }),
        .S({\add_ln41_8_reg_1394[15]_i_23_n_5 ,\add_ln41_8_reg_1394[15]_i_24_n_5 ,\add_ln41_8_reg_1394[15]_i_25_n_5 ,\add_ln41_8_reg_1394[15]_i_26_n_5 }));
  CARRY4 \add_ln41_8_reg_1394_reg[15]_i_2 
       (.CI(\add_ln41_8_reg_1394_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln41_8_reg_1394_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln41_8_reg_1394_reg[15]_i_2_n_6 ,\add_ln41_8_reg_1394_reg[15]_i_2_n_7 ,\add_ln41_8_reg_1394_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln41_8_reg_1394[15]_i_3_n_5 ,\add_ln41_8_reg_1394[15]_i_4_n_5 ,\add_ln41_8_reg_1394[15]_i_5_n_5 }),
        .O(add_ln41_8_fu_920_p2[15:12]),
        .S({\add_ln41_8_reg_1394[15]_i_6_n_5 ,\add_ln41_8_reg_1394[15]_i_7_n_5 ,\add_ln41_8_reg_1394[15]_i_8_n_5 ,\add_ln41_8_reg_1394[15]_i_9_n_5 }));
  FDRE \add_ln41_8_reg_1394_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[1]),
        .Q(add_ln41_8_reg_1394[1]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[2]),
        .Q(add_ln41_8_reg_1394[2]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[3]),
        .Q(add_ln41_8_reg_1394[3]),
        .R(1'b0));
  CARRY4 \add_ln41_8_reg_1394_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln41_8_reg_1394_reg[3]_i_1_n_5 ,\add_ln41_8_reg_1394_reg[3]_i_1_n_6 ,\add_ln41_8_reg_1394_reg[3]_i_1_n_7 ,\add_ln41_8_reg_1394_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1394[3]_i_2_n_5 ,\add_ln41_8_reg_1394[3]_i_3_n_5 ,\add_ln41_8_reg_1394[3]_i_4_n_5 ,1'b0}),
        .O(add_ln41_8_fu_920_p2[3:0]),
        .S({\add_ln41_8_reg_1394[3]_i_5_n_5 ,\add_ln41_8_reg_1394[3]_i_6_n_5 ,\add_ln41_8_reg_1394[3]_i_7_n_5 ,\add_ln41_8_reg_1394[3]_i_8_n_5 }));
  FDRE \add_ln41_8_reg_1394_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[4]),
        .Q(add_ln41_8_reg_1394[4]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[5]),
        .Q(add_ln41_8_reg_1394[5]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[6]),
        .Q(add_ln41_8_reg_1394[6]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[7]),
        .Q(add_ln41_8_reg_1394[7]),
        .R(1'b0));
  CARRY4 \add_ln41_8_reg_1394_reg[7]_i_1 
       (.CI(\add_ln41_8_reg_1394_reg[3]_i_1_n_5 ),
        .CO({\add_ln41_8_reg_1394_reg[7]_i_1_n_5 ,\add_ln41_8_reg_1394_reg[7]_i_1_n_6 ,\add_ln41_8_reg_1394_reg[7]_i_1_n_7 ,\add_ln41_8_reg_1394_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1394[7]_i_2_n_5 ,\add_ln41_8_reg_1394[7]_i_3_n_5 ,\add_ln41_8_reg_1394[7]_i_4_n_5 ,\add_ln41_8_reg_1394[7]_i_5_n_5 }),
        .O(add_ln41_8_fu_920_p2[7:4]),
        .S({\add_ln41_8_reg_1394[7]_i_6_n_5 ,\add_ln41_8_reg_1394[7]_i_7_n_5 ,\add_ln41_8_reg_1394[7]_i_8_n_5 ,\add_ln41_8_reg_1394[7]_i_9_n_5 }));
  CARRY4 \add_ln41_8_reg_1394_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln41_8_reg_1394_reg[7]_i_10_n_5 ,\add_ln41_8_reg_1394_reg[7]_i_10_n_6 ,\add_ln41_8_reg_1394_reg[7]_i_10_n_7 ,\add_ln41_8_reg_1394_reg[7]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln41_8_reg_1394[7]_i_11_n_5 ,\add_ln41_8_reg_1394[7]_i_12_n_5 ,\add_ln41_8_reg_1394[7]_i_13_n_5 ,1'b0}),
        .O({\add_ln41_8_reg_1394_reg[7]_i_10_n_9 ,\add_ln41_8_reg_1394_reg[7]_i_10_n_10 ,\add_ln41_8_reg_1394_reg[7]_i_10_n_11 ,\add_ln41_8_reg_1394_reg[7]_i_10_n_12 }),
        .S({\add_ln41_8_reg_1394[7]_i_14_n_5 ,\add_ln41_8_reg_1394[7]_i_15_n_5 ,\add_ln41_8_reg_1394[7]_i_16_n_5 ,\add_ln41_8_reg_1394[7]_i_17_n_5 }));
  FDRE \add_ln41_8_reg_1394_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[8]),
        .Q(add_ln41_8_reg_1394[8]),
        .R(1'b0));
  FDRE \add_ln41_8_reg_1394_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln41_8_reg_1394[15]_i_1_n_5 ),
        .D(add_ln41_8_fu_920_p2[9]),
        .Q(add_ln41_8_reg_1394[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln41_reg_1389_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln41_reg_1389_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[6],1'b1,1'b1,grp_depthwise_conv2d_fix_2_fu_449_output_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln41_reg_1389_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\zext_ln35_1_reg_1180_reg_n_5_[4] ,\zext_ln35_1_reg_1180_reg_n_5_[3] ,\zext_ln35_1_reg_1180_reg_n_5_[2] ,\zext_ln35_1_reg_1180_reg_n_5_[1] ,\zext_ln35_1_reg_1180_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln41_reg_1389_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln41_reg_1389_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(network_mul_mul_16s_16s_30_1_1_U51_n_23),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm119_out),
        .CEC(ap_CS_fsm_pp0_stage2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln41_reg_13890),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln41_reg_1389_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln41_reg_1389_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln41_reg_1389_reg_P_UNCONNECTED[47:14],output_r_address0,grp_depthwise_conv2d_fix_2_fu_449_output_r_address0}),
        .PATTERNBDETECT(NLW_add_ln41_reg_1389_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln41_reg_1389_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln41_reg_1389_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln41_reg_1389_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln41_reg_1389_reg_i_10
       (.I0(tmp6_mid1_fu_853_p2[2]),
        .I1(select_ln29_18_reg_1100_pp0_iter1_reg),
        .I2(mul_ln41_1_reg_1221[2]),
        .I3(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I4(tmp6_fu_836_p2[2]),
        .O(out[2]));
  LUT6 #(
    .INIT(64'h784478BB78777888)) 
    add_ln41_reg_1389_reg_i_11
       (.I0(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[1]),
        .I1(select_ln29_18_reg_1100_pp0_iter1_reg),
        .I2(mul_ln41_1_reg_1221[1]),
        .I3(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I4(mul_ln41_fu_832_p2[1]),
        .I5(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[1]),
        .O(out[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln41_reg_1389_reg_i_12
       (.I0(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[0]),
        .I1(select_ln29_18_reg_1100_pp0_iter1_reg),
        .I2(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[0]),
        .I3(icmp_ln23_reg_1082_pp0_iter1_reg),
        .O(out[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln41_reg_1389_reg_i_13
       (.CI(add_ln41_reg_1389_reg_i_15_n_5),
        .CO({NLW_add_ln41_reg_1389_reg_i_13_CO_UNCONNECTED[3],add_ln41_reg_1389_reg_i_13_n_6,add_ln41_reg_1389_reg_i_13_n_7,add_ln41_reg_1389_reg_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp6_mid1_fu_853_p2[8:5]),
        .S({add_ln41_reg_1389_reg_i_18_n_5,add_ln41_reg_1389_reg_i_19_n_5,add_ln41_reg_1389_reg_i_20_n_5,add_ln41_reg_1389_reg_i_21_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln41_reg_1389_reg_i_14
       (.CI(add_ln41_reg_1389_reg_i_16_n_5),
        .CO({NLW_add_ln41_reg_1389_reg_i_14_CO_UNCONNECTED[3],add_ln41_reg_1389_reg_i_14_n_6,add_ln41_reg_1389_reg_i_14_n_7,add_ln41_reg_1389_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln41_fu_832_p2[7:5]}),
        .O(tmp6_fu_836_p2[8:5]),
        .S(mul_ln41_fu_832_p2[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln41_reg_1389_reg_i_15
       (.CI(1'b0),
        .CO({add_ln41_reg_1389_reg_i_15_n_5,add_ln41_reg_1389_reg_i_15_n_6,add_ln41_reg_1389_reg_i_15_n_7,add_ln41_reg_1389_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[4:1]),
        .O({tmp6_mid1_fu_853_p2[4:2],NLW_add_ln41_reg_1389_reg_i_15_O_UNCONNECTED[0]}),
        .S({add_ln41_reg_1389_reg_i_24_n_5,add_ln41_reg_1389_reg_i_25_n_5,add_ln41_reg_1389_reg_i_26_n_5,add_ln41_reg_1389_reg_i_27_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln41_reg_1389_reg_i_16
       (.CI(1'b0),
        .CO({add_ln41_reg_1389_reg_i_16_n_5,add_ln41_reg_1389_reg_i_16_n_6,add_ln41_reg_1389_reg_i_16_n_7,add_ln41_reg_1389_reg_i_16_n_8}),
        .CYINIT(1'b0),
        .DI(mul_ln41_fu_832_p2[4:1]),
        .O({tmp6_fu_836_p2[4:2],NLW_add_ln41_reg_1389_reg_i_16_O_UNCONNECTED[0]}),
        .S({add_ln41_reg_1389_reg_i_28_n_5,add_ln41_reg_1389_reg_i_29_n_5,add_ln41_reg_1389_reg_i_30_n_5,tmp6_fu_836_p2[1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln41_reg_1389_reg_i_17
       (.CI(1'b0),
        .CO({add_ln41_reg_1389_reg_i_17_n_5,add_ln41_reg_1389_reg_i_17_n_6,add_ln41_reg_1389_reg_i_17_n_7,add_ln41_reg_1389_reg_i_17_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln41_reg_1389_reg_i_32__0_n_5,zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0],add_ln41_reg_1389_reg_i_33_n_5,1'b0}),
        .O({add_ln41_reg_1389_reg_i_17_n_9,add_ln41_reg_1389_reg_i_17_n_10,mul_ln41_fu_832_p2[1],NLW_add_ln41_reg_1389_reg_i_17_O_UNCONNECTED[0]}),
        .S({add_ln41_reg_1389_reg_i_34_n_5,add_ln41_reg_1389_reg_i_35_n_5,add_ln41_reg_1389_reg_i_36_n_5,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln41_reg_1389_reg_i_18
       (.I0(mul_ln41_1_reg_1221[8]),
        .I1(mul_ln41_fu_832_p2[8]),
        .I2(icmp_ln23_reg_1082_pp0_iter1_reg),
        .O(add_ln41_reg_1389_reg_i_18_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln41_reg_1389_reg_i_19
       (.I0(mul_ln41_1_reg_1221[7]),
        .I1(mul_ln41_fu_832_p2[7]),
        .I2(icmp_ln23_reg_1082_pp0_iter1_reg),
        .O(add_ln41_reg_1389_reg_i_19_n_5));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln41_reg_1389_reg_i_2
       (.I0(\icmp_ln22_reg_1073_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(add_ln41_reg_13890));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln41_reg_1389_reg_i_20
       (.I0(mul_ln41_1_reg_1221[6]),
        .I1(mul_ln41_fu_832_p2[6]),
        .I2(icmp_ln23_reg_1082_pp0_iter1_reg),
        .O(add_ln41_reg_1389_reg_i_20_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln41_reg_1389_reg_i_21
       (.I0(mul_ln41_1_reg_1221[5]),
        .I1(mul_ln41_fu_832_p2[5]),
        .I2(icmp_ln23_reg_1082_pp0_iter1_reg),
        .O(add_ln41_reg_1389_reg_i_21_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln41_reg_1389_reg_i_22
       (.CI(add_ln41_reg_1389_reg_i_23_n_5),
        .CO({NLW_add_ln41_reg_1389_reg_i_22_CO_UNCONNECTED[3:2],add_ln41_reg_1389_reg_i_22_n_7,add_ln41_reg_1389_reg_i_22_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln41_reg_1389_reg_i_37_n_5,add_ln41_reg_1389_reg_i_38_n_5}),
        .O({NLW_add_ln41_reg_1389_reg_i_22_O_UNCONNECTED[3],mul_ln41_fu_832_p2[8:6]}),
        .S({1'b0,add_ln41_reg_1389_reg_i_39_n_5,add_ln41_reg_1389_reg_i_40_n_5,add_ln41_reg_1389_reg_i_41_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln41_reg_1389_reg_i_23
       (.CI(1'b0),
        .CO({add_ln41_reg_1389_reg_i_23_n_5,add_ln41_reg_1389_reg_i_23_n_6,add_ln41_reg_1389_reg_i_23_n_7,add_ln41_reg_1389_reg_i_23_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln41_reg_1389_reg_i_42_n_5,add_ln41_reg_1389_reg_i_43_n_12,add_ln41_reg_1389_reg_i_17_n_9,1'b0}),
        .O(mul_ln41_fu_832_p2[5:2]),
        .S({add_ln41_reg_1389_reg_i_44_n_5,add_ln41_reg_1389_reg_i_45_n_5,add_ln41_reg_1389_reg_i_17_n_9,add_ln41_reg_1389_reg_i_17_n_10}));
  LUT4 #(
    .INIT(16'h569A)) 
    add_ln41_reg_1389_reg_i_24
       (.I0(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[4]),
        .I1(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I2(mul_ln41_fu_832_p2[4]),
        .I3(mul_ln41_1_reg_1221[4]),
        .O(add_ln41_reg_1389_reg_i_24_n_5));
  LUT4 #(
    .INIT(16'h569A)) 
    add_ln41_reg_1389_reg_i_25
       (.I0(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[3]),
        .I1(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I2(mul_ln41_fu_832_p2[3]),
        .I3(mul_ln41_1_reg_1221[3]),
        .O(add_ln41_reg_1389_reg_i_25_n_5));
  LUT4 #(
    .INIT(16'h569A)) 
    add_ln41_reg_1389_reg_i_26
       (.I0(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[2]),
        .I1(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I2(mul_ln41_fu_832_p2[2]),
        .I3(mul_ln41_1_reg_1221[2]),
        .O(add_ln41_reg_1389_reg_i_26_n_5));
  LUT4 #(
    .INIT(16'h569A)) 
    add_ln41_reg_1389_reg_i_27
       (.I0(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[1]),
        .I1(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I2(mul_ln41_fu_832_p2[1]),
        .I3(mul_ln41_1_reg_1221[1]),
        .O(add_ln41_reg_1389_reg_i_27_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln41_reg_1389_reg_i_28
       (.I0(mul_ln41_fu_832_p2[4]),
        .I1(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[4]),
        .O(add_ln41_reg_1389_reg_i_28_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln41_reg_1389_reg_i_29
       (.I0(mul_ln41_fu_832_p2[3]),
        .I1(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[3]),
        .O(add_ln41_reg_1389_reg_i_29_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln41_reg_1389_reg_i_30
       (.I0(mul_ln41_fu_832_p2[2]),
        .I1(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[2]),
        .O(add_ln41_reg_1389_reg_i_30_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln41_reg_1389_reg_i_31
       (.I0(mul_ln41_fu_832_p2[1]),
        .I1(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[1]),
        .O(tmp6_fu_836_p2[1]));
  LUT4 #(
    .INIT(16'h956A)) 
    add_ln41_reg_1389_reg_i_32__0
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0]),
        .I1(tmp_4_reg_1053[11]),
        .I2(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]),
        .I3(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1]),
        .O(add_ln41_reg_1389_reg_i_32__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln41_reg_1389_reg_i_33
       (.I0(tmp_4_reg_1053[11]),
        .I1(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0]),
        .O(add_ln41_reg_1389_reg_i_33_n_5));
  LUT4 #(
    .INIT(16'h956A)) 
    add_ln41_reg_1389_reg_i_34
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0]),
        .I1(tmp_4_reg_1053[11]),
        .I2(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]),
        .I3(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1]),
        .O(add_ln41_reg_1389_reg_i_34_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln41_reg_1389_reg_i_35
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1]),
        .I1(tmp_4_reg_1053[11]),
        .I2(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0]),
        .O(add_ln41_reg_1389_reg_i_35_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln41_reg_1389_reg_i_36
       (.I0(tmp_4_reg_1053[11]),
        .I1(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0]),
        .O(add_ln41_reg_1389_reg_i_36_n_5));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln41_reg_1389_reg_i_37
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4]),
        .I1(add_ln41_reg_1389_reg_i_43_n_10),
        .I2(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[3]),
        .O(add_ln41_reg_1389_reg_i_37_n_5));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    add_ln41_reg_1389_reg_i_38
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4]),
        .I1(tmp_4_reg_1053[11]),
        .I2(add_ln41_reg_1389_reg_i_43_n_11),
        .I3(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[3]),
        .O(add_ln41_reg_1389_reg_i_38_n_5));
  LUT4 #(
    .INIT(16'h18C0)) 
    add_ln41_reg_1389_reg_i_39
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[3]),
        .I1(add_ln41_reg_1389_reg_i_43_n_5),
        .I2(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4]),
        .I3(tmp_4_reg_1053[13]),
        .O(add_ln41_reg_1389_reg_i_39_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln41_reg_1389_reg_i_3__0
       (.I0(Q[6]),
        .O(grp_depthwise_conv2d_fix_2_fu_449_output_height));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln41_reg_1389_reg_i_4
       (.I0(tmp6_mid1_fu_853_p2[8]),
        .I1(select_ln29_18_reg_1100_pp0_iter1_reg),
        .I2(mul_ln41_1_reg_1221[8]),
        .I3(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I4(tmp6_fu_836_p2[8]),
        .O(out[8]));
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln41_reg_1389_reg_i_40
       (.I0(add_ln41_reg_1389_reg_i_37_n_5),
        .I1(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4]),
        .I2(add_ln41_reg_1389_reg_i_43_n_5),
        .I3(tmp_4_reg_1053[13]),
        .I4(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[3]),
        .O(add_ln41_reg_1389_reg_i_40_n_5));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln41_reg_1389_reg_i_41
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4]),
        .I1(add_ln41_reg_1389_reg_i_43_n_10),
        .I2(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[3]),
        .I3(add_ln41_reg_1389_reg_i_38_n_5),
        .O(add_ln41_reg_1389_reg_i_41_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    add_ln41_reg_1389_reg_i_42
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[3]),
        .I1(add_ln41_reg_1389_reg_i_43_n_11),
        .I2(tmp_4_reg_1053[11]),
        .I3(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4]),
        .O(add_ln41_reg_1389_reg_i_42_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln41_reg_1389_reg_i_43
       (.CI(add_ln41_reg_1389_reg_i_17_n_5),
        .CO({add_ln41_reg_1389_reg_i_43_n_5,NLW_add_ln41_reg_1389_reg_i_43_CO_UNCONNECTED[2],add_ln41_reg_1389_reg_i_43_n_7,add_ln41_reg_1389_reg_i_43_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln41_reg_1389_reg_i_46_n_5,add_ln41_reg_1389_reg_i_47_n_5,add_ln41_reg_1389_reg_i_48_n_5}),
        .O({NLW_add_ln41_reg_1389_reg_i_43_O_UNCONNECTED[3],add_ln41_reg_1389_reg_i_43_n_10,add_ln41_reg_1389_reg_i_43_n_11,add_ln41_reg_1389_reg_i_43_n_12}),
        .S({1'b1,add_ln41_reg_1389_reg_i_49_n_5,add_ln41_reg_1389_reg_i_50_n_5,add_ln41_reg_1389_reg_i_51_n_5}));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln41_reg_1389_reg_i_44
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4]),
        .I1(tmp_4_reg_1053[11]),
        .I2(add_ln41_reg_1389_reg_i_43_n_11),
        .I3(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[3]),
        .O(add_ln41_reg_1389_reg_i_44_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln41_reg_1389_reg_i_45
       (.I0(add_ln41_reg_1389_reg_i_43_n_12),
        .I1(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[3]),
        .I2(tmp_4_reg_1053[11]),
        .O(add_ln41_reg_1389_reg_i_45_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    add_ln41_reg_1389_reg_i_46
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]),
        .I1(tmp_4_reg_1053[13]),
        .I2(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1]),
        .O(add_ln41_reg_1389_reg_i_46_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    add_ln41_reg_1389_reg_i_47
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]),
        .I1(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1]),
        .I2(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0]),
        .I3(tmp_4_reg_1053[13]),
        .O(add_ln41_reg_1389_reg_i_47_n_5));
  LUT4 #(
    .INIT(16'hF880)) 
    add_ln41_reg_1389_reg_i_48
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]),
        .I1(tmp_4_reg_1053[11]),
        .I2(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1]),
        .I3(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0]),
        .O(add_ln41_reg_1389_reg_i_48_n_5));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln41_reg_1389_reg_i_49
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1]),
        .I1(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]),
        .I2(tmp_4_reg_1053[13]),
        .O(add_ln41_reg_1389_reg_i_49_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln41_reg_1389_reg_i_5
       (.I0(tmp6_mid1_fu_853_p2[7]),
        .I1(select_ln29_18_reg_1100_pp0_iter1_reg),
        .I2(mul_ln41_1_reg_1221[7]),
        .I3(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I4(tmp6_fu_836_p2[7]),
        .O(out[7]));
  LUT4 #(
    .INIT(16'hD04C)) 
    add_ln41_reg_1389_reg_i_50
       (.I0(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0]),
        .I1(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]),
        .I2(tmp_4_reg_1053[13]),
        .I3(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1]),
        .O(add_ln41_reg_1389_reg_i_50_n_5));
  LUT5 #(
    .INIT(32'h2FD0BCBC)) 
    add_ln41_reg_1389_reg_i_51
       (.I0(tmp_4_reg_1053[11]),
        .I1(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1]),
        .I2(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]),
        .I3(tmp_4_reg_1053[13]),
        .I4(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0]),
        .O(add_ln41_reg_1389_reg_i_51_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln41_reg_1389_reg_i_6
       (.I0(tmp6_mid1_fu_853_p2[6]),
        .I1(select_ln29_18_reg_1100_pp0_iter1_reg),
        .I2(mul_ln41_1_reg_1221[6]),
        .I3(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I4(tmp6_fu_836_p2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln41_reg_1389_reg_i_7
       (.I0(tmp6_mid1_fu_853_p2[5]),
        .I1(select_ln29_18_reg_1100_pp0_iter1_reg),
        .I2(mul_ln41_1_reg_1221[5]),
        .I3(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I4(tmp6_fu_836_p2[5]),
        .O(out[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln41_reg_1389_reg_i_8
       (.I0(tmp6_mid1_fu_853_p2[4]),
        .I1(select_ln29_18_reg_1100_pp0_iter1_reg),
        .I2(mul_ln41_1_reg_1221[4]),
        .I3(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I4(tmp6_fu_836_p2[4]),
        .O(out[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln41_reg_1389_reg_i_9
       (.I0(tmp6_mid1_fu_853_p2[3]),
        .I1(select_ln29_18_reg_1100_pp0_iter1_reg),
        .I2(mul_ln41_1_reg_1221[3]),
        .I3(icmp_ln23_reg_1082_pp0_iter1_reg),
        .I4(tmp6_fu_836_p2[3]),
        .O(out[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I3(Q[2]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[6]),
        .I4(Q[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I3(Q[6]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[4]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__3_n_5 ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(ap_rst_n),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(ap_enable_reg_pp0_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888000080A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_NS_fsm119_out),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(ap_enable_reg_pp0_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCC08000800080008)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(ap_NS_fsm119_out),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage4),
        .O(ap_enable_reg_pp0_iter22));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg_i_1
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .O(\ap_CS_fsm_reg[36] ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \icmp_ln22_reg_1073[0]_i_10 
       (.I0(add_ln22_reg_1248[3]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_indvar_flatten39_phi_fu_258_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \icmp_ln22_reg_1073[0]_i_11 
       (.I0(add_ln22_reg_1248[0]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_indvar_flatten39_phi_fu_258_p4[0]));
  LUT6 #(
    .INIT(64'hA0A0CC0005050033)) 
    \icmp_ln22_reg_1073[0]_i_3 
       (.I0(add_ln22_reg_1248[12]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[12] ),
        .I2(add_ln22_reg_1248[13]),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[13] ),
        .I4(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I5(tmp_4_reg_1053[13]),
        .O(\icmp_ln22_reg_1073[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00008AAA2000AAAA)) 
    \icmp_ln22_reg_1073[0]_i_4 
       (.I0(\icmp_ln22_reg_1073[0]_i_8_n_5 ),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .I5(add_ln22_reg_1248[9]),
        .O(\icmp_ln22_reg_1073[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \icmp_ln22_reg_1073[0]_i_5 
       (.I0(add_ln22_reg_1248[6]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(tmp_4_reg_1053[11]),
        .I4(\icmp_ln22_reg_1073[0]_i_9_n_5 ),
        .O(\icmp_ln22_reg_1073[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \icmp_ln22_reg_1073[0]_i_6 
       (.I0(add_ln22_reg_1248[5]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(add_ln22_reg_1248[4]),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .I5(ap_phi_mux_indvar_flatten39_phi_fu_258_p4[3]),
        .O(\icmp_ln22_reg_1073[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \icmp_ln22_reg_1073[0]_i_7 
       (.I0(add_ln22_reg_1248[2]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(add_ln22_reg_1248[1]),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .I5(ap_phi_mux_indvar_flatten39_phi_fu_258_p4[0]),
        .O(\icmp_ln22_reg_1073[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hA0A0CC0005050033)) 
    \icmp_ln22_reg_1073[0]_i_8 
       (.I0(add_ln22_reg_1248[10]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[10] ),
        .I2(add_ln22_reg_1248[11]),
        .I3(\indvar_flatten39_reg_254_reg_n_5_[11] ),
        .I4(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I5(tmp_4_reg_1053[11]),
        .O(\icmp_ln22_reg_1073[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h000000C3A500A5C3)) 
    \icmp_ln22_reg_1073[0]_i_9 
       (.I0(add_ln22_reg_1248[8]),
        .I1(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .I2(tmp_4_reg_1053[13]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .I5(add_ln22_reg_1248[7]),
        .O(\icmp_ln22_reg_1073[0]_i_9_n_5 ));
  FDRE \icmp_ln22_reg_1073_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .Q(\icmp_ln22_reg_1073_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln22_reg_1073_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(icmp_ln22_fu_396_p2),
        .Q(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln22_reg_1073_reg[0]_i_1 
       (.CI(\icmp_ln22_reg_1073_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln22_reg_1073_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln22_fu_396_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln22_reg_1073_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln22_reg_1073[0]_i_3_n_5 }));
  CARRY4 \icmp_ln22_reg_1073_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln22_reg_1073_reg[0]_i_2_n_5 ,\icmp_ln22_reg_1073_reg[0]_i_2_n_6 ,\icmp_ln22_reg_1073_reg[0]_i_2_n_7 ,\icmp_ln22_reg_1073_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln22_reg_1073_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln22_reg_1073[0]_i_4_n_5 ,\icmp_ln22_reg_1073[0]_i_5_n_5 ,\icmp_ln22_reg_1073[0]_i_6_n_5 ,\icmp_ln22_reg_1073[0]_i_7_n_5 }));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \icmp_ln23_reg_1082[0]_i_10 
       (.I0(\select_ln23_1_reg_1299_reg_n_5_[3] ),
        .I1(indvar_flatten_reg_278[3]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[3]));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \icmp_ln23_reg_1082[0]_i_11 
       (.I0(\select_ln23_1_reg_1299_reg_n_5_[1] ),
        .I1(indvar_flatten_reg_278[1]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[1]));
  LUT6 #(
    .INIT(64'hAAAA65559AAA5555)) 
    \icmp_ln23_reg_1082[0]_i_2 
       (.I0(tmp_4_reg_1053[13]),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(indvar_flatten_reg_278[9]),
        .I5(\select_ln23_1_reg_1299_reg_n_5_[9] ),
        .O(\icmp_ln23_reg_1082[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h82000041)) 
    \icmp_ln23_reg_1082[0]_i_3 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]),
        .I1(tmp_4_reg_1053[13]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_282_p4[8]),
        .I3(tmp_4_reg_1053[11]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_282_p4[7]),
        .O(\icmp_ln23_reg_1082[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411411)) 
    \icmp_ln23_reg_1082[0]_i_4 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_282_p4[5]),
        .I1(tmp_4_reg_1053[13]),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(indvar_flatten_reg_278[4]),
        .I4(\select_ln23_1_reg_1299_reg_n_5_[4] ),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_282_p4[3]),
        .O(\icmp_ln23_reg_1082[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411411)) 
    \icmp_ln23_reg_1082[0]_i_5 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_282_p4[1]),
        .I1(tmp_4_reg_1053[11]),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(indvar_flatten_reg_278[2]),
        .I4(\select_ln23_1_reg_1299_reg_n_5_[2] ),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_282_p4[0]),
        .O(\icmp_ln23_reg_1082[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \icmp_ln23_reg_1082[0]_i_6 
       (.I0(\select_ln23_1_reg_1299_reg_n_5_[6] ),
        .I1(indvar_flatten_reg_278[6]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[6]));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \icmp_ln23_reg_1082[0]_i_7 
       (.I0(\select_ln23_1_reg_1299_reg_n_5_[8] ),
        .I1(indvar_flatten_reg_278[8]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[8]));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \icmp_ln23_reg_1082[0]_i_8 
       (.I0(\select_ln23_1_reg_1299_reg_n_5_[7] ),
        .I1(indvar_flatten_reg_278[7]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[7]));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \icmp_ln23_reg_1082[0]_i_9 
       (.I0(\select_ln23_1_reg_1299_reg_n_5_[5] ),
        .I1(indvar_flatten_reg_278[5]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_indvar_flatten_phi_fu_282_p4[5]));
  FDRE \icmp_ln23_reg_1082_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(icmp_ln23_reg_1082),
        .Q(icmp_ln23_reg_1082_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln23_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(p_0_in),
        .Q(icmp_ln23_reg_1082),
        .R(1'b0));
  CARRY4 \icmp_ln23_reg_1082_reg[0]_i_1 
       (.CI(1'b0),
        .CO({p_0_in,\icmp_ln23_reg_1082_reg[0]_i_1_n_6 ,\icmp_ln23_reg_1082_reg[0]_i_1_n_7 ,\icmp_ln23_reg_1082_reg[0]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln23_reg_1082_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln23_reg_1082[0]_i_2_n_5 ,\icmp_ln23_reg_1082[0]_i_3_n_5 ,\icmp_ln23_reg_1082[0]_i_4_n_5 ,\icmp_ln23_reg_1082[0]_i_5_n_5 }));
  LUT5 #(
    .INIT(32'h80888888)) 
    \indvar_flatten39_reg_254[13]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[0]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[0] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[10] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[10]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[10] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[11] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[11]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[11] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[12] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[12]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[12] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[13] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[13]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[13] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[1]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[1] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[2]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[2] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[3]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[3] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[4]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[4] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[5] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[5]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[5] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[6] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[6]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[6] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[7] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[7]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[7] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[8] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[8]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[8] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten39_reg_254_reg[9] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(add_ln22_reg_1248[9]),
        .Q(\indvar_flatten39_reg_254_reg_n_5_[9] ),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln23_1_reg_1299_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_278[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln23_1_reg_1299_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_278[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln23_1_reg_1299_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_278[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln23_1_reg_1299_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_278[3]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln23_1_reg_1299_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_278[4]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln23_1_reg_1299_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_278[5]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln23_1_reg_1299_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_278[6]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln23_1_reg_1299_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_278[7]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln23_1_reg_1299_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_278[8]),
        .R(indvar_flatten39_reg_254));
  FDRE \indvar_flatten_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln23_1_reg_1299_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_278[9]),
        .R(indvar_flatten39_reg_254));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \kernel1_load_reg_1157[15]_i_1 
       (.I0(Q[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I3(kernel1_load_reg_1157),
        .O(\kernel1_load_reg_1157[15]_i_1_n_5 ));
  FDRE \kernel1_load_reg_1157_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel1_load_reg_1157[15]_i_1_n_5 ),
        .Q(kernel1_load_reg_1157),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    \kernel_load_reg_1149[11]_i_1 
       (.I0(Q[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I3(kernel_load_reg_1149),
        .O(\kernel_load_reg_1149[11]_i_1_n_5 ));
  FDRE \kernel_load_reg_1149_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\kernel_load_reg_1149[11]_i_1_n_5 ),
        .Q(kernel_load_reg_1149),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln41_1_reg_1221[1]_i_2 
       (.I0(out_d_reg_1077[0]),
        .I1(tmp_4_reg_1053[11]),
        .I2(out_d_reg_1077[2]),
        .I3(out_d_reg_1077[1]),
        .O(\mul_ln41_1_reg_1221[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln41_1_reg_1221[1]_i_3 
       (.I0(tmp_4_reg_1053[11]),
        .I1(out_d_reg_1077[0]),
        .O(\mul_ln41_1_reg_1221[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln41_1_reg_1221[1]_i_4 
       (.I0(out_d_reg_1077[0]),
        .I1(tmp_4_reg_1053[11]),
        .I2(out_d_reg_1077[2]),
        .I3(out_d_reg_1077[1]),
        .O(\mul_ln41_1_reg_1221[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln41_1_reg_1221[1]_i_5 
       (.I0(out_d_reg_1077[1]),
        .I1(tmp_4_reg_1053[11]),
        .I2(out_d_reg_1077[0]),
        .O(\mul_ln41_1_reg_1221[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln41_1_reg_1221[1]_i_6 
       (.I0(tmp_4_reg_1053[11]),
        .I1(out_d_reg_1077[0]),
        .O(\mul_ln41_1_reg_1221[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hD04C)) 
    \mul_ln41_1_reg_1221[5]_i_10 
       (.I0(out_d_reg_1077[0]),
        .I1(out_d_reg_1077[2]),
        .I2(tmp_4_reg_1053[13]),
        .I3(out_d_reg_1077[1]),
        .O(\mul_ln41_1_reg_1221[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h2FD0BCBC)) 
    \mul_ln41_1_reg_1221[5]_i_11 
       (.I0(tmp_4_reg_1053[11]),
        .I1(out_d_reg_1077[1]),
        .I2(out_d_reg_1077[2]),
        .I3(tmp_4_reg_1053[13]),
        .I4(out_d_reg_1077[0]),
        .O(\mul_ln41_1_reg_1221[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln41_1_reg_1221[5]_i_2 
       (.I0(out_d_reg_1077[3]),
        .I1(\mul_ln41_1_reg_1221_reg[5]_i_3_n_11 ),
        .I2(tmp_4_reg_1053[11]),
        .I3(out_d_reg_1077[4]),
        .O(\mul_ln41_1_reg_1221[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln41_1_reg_1221[5]_i_4 
       (.I0(out_d_reg_1077[4]),
        .I1(tmp_4_reg_1053[11]),
        .I2(\mul_ln41_1_reg_1221_reg[5]_i_3_n_11 ),
        .I3(out_d_reg_1077[3]),
        .O(\mul_ln41_1_reg_1221[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln41_1_reg_1221[5]_i_5 
       (.I0(\mul_ln41_1_reg_1221_reg[5]_i_3_n_12 ),
        .I1(out_d_reg_1077[3]),
        .I2(tmp_4_reg_1053[11]),
        .O(\mul_ln41_1_reg_1221[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mul_ln41_1_reg_1221[5]_i_6 
       (.I0(out_d_reg_1077[2]),
        .I1(tmp_4_reg_1053[13]),
        .I2(out_d_reg_1077[1]),
        .O(\mul_ln41_1_reg_1221[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln41_1_reg_1221[5]_i_7 
       (.I0(out_d_reg_1077[2]),
        .I1(out_d_reg_1077[1]),
        .I2(out_d_reg_1077[0]),
        .I3(tmp_4_reg_1053[13]),
        .O(\mul_ln41_1_reg_1221[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln41_1_reg_1221[5]_i_8 
       (.I0(out_d_reg_1077[2]),
        .I1(tmp_4_reg_1053[11]),
        .I2(out_d_reg_1077[1]),
        .I3(out_d_reg_1077[0]),
        .O(\mul_ln41_1_reg_1221[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln41_1_reg_1221[5]_i_9 
       (.I0(out_d_reg_1077[1]),
        .I1(out_d_reg_1077[2]),
        .I2(tmp_4_reg_1053[13]),
        .O(\mul_ln41_1_reg_1221[5]_i_9_n_5 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln41_1_reg_1221[8]_i_2 
       (.I0(out_d_reg_1077[4]),
        .I1(\mul_ln41_1_reg_1221_reg[5]_i_3_n_10 ),
        .I2(out_d_reg_1077[3]),
        .O(\mul_ln41_1_reg_1221[8]_i_2_n_5 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln41_1_reg_1221[8]_i_3 
       (.I0(out_d_reg_1077[4]),
        .I1(tmp_4_reg_1053[11]),
        .I2(\mul_ln41_1_reg_1221_reg[5]_i_3_n_11 ),
        .I3(out_d_reg_1077[3]),
        .O(\mul_ln41_1_reg_1221[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h18C0)) 
    \mul_ln41_1_reg_1221[8]_i_4 
       (.I0(out_d_reg_1077[3]),
        .I1(\mul_ln41_1_reg_1221_reg[5]_i_3_n_5 ),
        .I2(out_d_reg_1077[4]),
        .I3(tmp_4_reg_1053[13]),
        .O(\mul_ln41_1_reg_1221[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \mul_ln41_1_reg_1221[8]_i_5 
       (.I0(\mul_ln41_1_reg_1221[8]_i_2_n_5 ),
        .I1(out_d_reg_1077[4]),
        .I2(\mul_ln41_1_reg_1221_reg[5]_i_3_n_5 ),
        .I3(tmp_4_reg_1053[13]),
        .I4(out_d_reg_1077[3]),
        .O(\mul_ln41_1_reg_1221[8]_i_5_n_5 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mul_ln41_1_reg_1221[8]_i_6 
       (.I0(out_d_reg_1077[4]),
        .I1(\mul_ln41_1_reg_1221_reg[5]_i_3_n_10 ),
        .I2(out_d_reg_1077[3]),
        .I3(\mul_ln41_1_reg_1221[8]_i_3_n_5 ),
        .O(\mul_ln41_1_reg_1221[8]_i_6_n_5 ));
  FDRE \mul_ln41_1_reg_1221_reg[1] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(mul_ln41_1_fu_579_p2[1]),
        .Q(mul_ln41_1_reg_1221[1]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mul_ln41_1_reg_1221_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln41_1_reg_1221_reg[1]_i_1_n_5 ,\mul_ln41_1_reg_1221_reg[1]_i_1_n_6 ,\mul_ln41_1_reg_1221_reg[1]_i_1_n_7 ,\mul_ln41_1_reg_1221_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln41_1_reg_1221[1]_i_2_n_5 ,out_d_reg_1077[0],\mul_ln41_1_reg_1221[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln41_1_reg_1221_reg[1]_i_1_n_9 ,\mul_ln41_1_reg_1221_reg[1]_i_1_n_10 ,mul_ln41_1_fu_579_p2[1],\NLW_mul_ln41_1_reg_1221_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln41_1_reg_1221[1]_i_4_n_5 ,\mul_ln41_1_reg_1221[1]_i_5_n_5 ,\mul_ln41_1_reg_1221[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln41_1_reg_1221_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(mul_ln41_1_fu_579_p2[2]),
        .Q(mul_ln41_1_reg_1221[2]),
        .R(1'b0));
  FDRE \mul_ln41_1_reg_1221_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(mul_ln41_1_fu_579_p2[3]),
        .Q(mul_ln41_1_reg_1221[3]),
        .R(1'b0));
  FDRE \mul_ln41_1_reg_1221_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(mul_ln41_1_fu_579_p2[4]),
        .Q(mul_ln41_1_reg_1221[4]),
        .R(1'b0));
  FDRE \mul_ln41_1_reg_1221_reg[5] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(mul_ln41_1_fu_579_p2[5]),
        .Q(mul_ln41_1_reg_1221[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mul_ln41_1_reg_1221_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln41_1_reg_1221_reg[5]_i_1_n_5 ,\mul_ln41_1_reg_1221_reg[5]_i_1_n_6 ,\mul_ln41_1_reg_1221_reg[5]_i_1_n_7 ,\mul_ln41_1_reg_1221_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln41_1_reg_1221[5]_i_2_n_5 ,\mul_ln41_1_reg_1221_reg[5]_i_3_n_12 ,\mul_ln41_1_reg_1221_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln41_1_fu_579_p2[5:2]),
        .S({\mul_ln41_1_reg_1221[5]_i_4_n_5 ,\mul_ln41_1_reg_1221[5]_i_5_n_5 ,\mul_ln41_1_reg_1221_reg[1]_i_1_n_9 ,\mul_ln41_1_reg_1221_reg[1]_i_1_n_10 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mul_ln41_1_reg_1221_reg[5]_i_3 
       (.CI(\mul_ln41_1_reg_1221_reg[1]_i_1_n_5 ),
        .CO({\mul_ln41_1_reg_1221_reg[5]_i_3_n_5 ,\NLW_mul_ln41_1_reg_1221_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln41_1_reg_1221_reg[5]_i_3_n_7 ,\mul_ln41_1_reg_1221_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln41_1_reg_1221[5]_i_6_n_5 ,\mul_ln41_1_reg_1221[5]_i_7_n_5 ,\mul_ln41_1_reg_1221[5]_i_8_n_5 }),
        .O({\NLW_mul_ln41_1_reg_1221_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln41_1_reg_1221_reg[5]_i_3_n_10 ,\mul_ln41_1_reg_1221_reg[5]_i_3_n_11 ,\mul_ln41_1_reg_1221_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln41_1_reg_1221[5]_i_9_n_5 ,\mul_ln41_1_reg_1221[5]_i_10_n_5 ,\mul_ln41_1_reg_1221[5]_i_11_n_5 }));
  FDRE \mul_ln41_1_reg_1221_reg[6] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(mul_ln41_1_fu_579_p2[6]),
        .Q(mul_ln41_1_reg_1221[6]),
        .R(1'b0));
  FDRE \mul_ln41_1_reg_1221_reg[7] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(mul_ln41_1_fu_579_p2[7]),
        .Q(mul_ln41_1_reg_1221[7]),
        .R(1'b0));
  FDRE \mul_ln41_1_reg_1221_reg[8] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(mul_ln41_1_fu_579_p2[8]),
        .Q(mul_ln41_1_reg_1221[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mul_ln41_1_reg_1221_reg[8]_i_1 
       (.CI(\mul_ln41_1_reg_1221_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln41_1_reg_1221_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln41_1_reg_1221_reg[8]_i_1_n_7 ,\mul_ln41_1_reg_1221_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln41_1_reg_1221[8]_i_2_n_5 ,\mul_ln41_1_reg_1221[8]_i_3_n_5 }),
        .O({\NLW_mul_ln41_1_reg_1221_reg[8]_i_1_O_UNCONNECTED [3],mul_ln41_1_fu_579_p2[8:6]}),
        .S({1'b0,\mul_ln41_1_reg_1221[8]_i_4_n_5 ,\mul_ln41_1_reg_1221[8]_i_5_n_5 ,\mul_ln41_1_reg_1221[8]_i_6_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln5_reg_1048[7]_i_1 
       (.I0(Q[6]),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(tmp_4_reg_1053[11]),
        .O(\mul_ln5_reg_1048[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln5_reg_1048[9]_i_1 
       (.I0(Q[6]),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(tmp_4_reg_1053[13]),
        .O(\mul_ln5_reg_1048[9]_i_1_n_5 ));
  FDRE \mul_ln5_reg_1048_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln5_reg_1048[7]_i_1_n_5 ),
        .Q(tmp_4_reg_1053[11]),
        .R(1'b0));
  FDRE \mul_ln5_reg_1048_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln5_reg_1048[9]_i_1_n_5 ),
        .Q(tmp_4_reg_1053[13]),
        .R(1'b0));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_22 network_mul_mul_16s_16s_30_1_1_U45
       (.A({network_mul_mul_16s_16s_30_1_1_U51_n_25,network_mul_mul_16s_16s_30_1_1_U51_n_26,network_mul_mul_16s_16s_30_1_1_U51_n_27,network_mul_mul_16s_16s_30_1_1_U51_n_28,network_mul_mul_16s_16s_30_1_1_U51_n_29,network_mul_mul_16s_16s_30_1_1_U51_n_30,network_mul_mul_16s_16s_30_1_1_U51_n_31,network_mul_mul_16s_16s_30_1_1_U51_n_32,network_mul_mul_16s_16s_30_1_1_U51_n_33,network_mul_mul_16s_16s_30_1_1_U51_n_34,network_mul_mul_16s_16s_30_1_1_U51_n_35,network_mul_mul_16s_16s_30_1_1_U51_n_36,network_mul_mul_16s_16s_30_1_1_U51_n_37,network_mul_mul_16s_16s_30_1_1_U51_n_38,network_mul_mul_16s_16s_30_1_1_U51_n_39,network_mul_mul_16s_16s_30_1_1_U51_n_40}),
        .B({network_mul_mul_16s_16s_30_1_1_U45_n_21,network_mul_mul_16s_16s_30_1_1_U45_n_22,network_mul_mul_16s_16s_30_1_1_U45_n_23,network_mul_mul_16s_16s_30_1_1_U45_n_24,network_mul_mul_16s_16s_30_1_1_U45_n_25}),
        .D(trunc_ln_reg_1264),
        .Q(trunc_ln29_reg_1214[0]),
        .ap_clk(ap_clk),
        .kernel_load_reg_1149(kernel_load_reg_1149),
        .p(network_mul_mul_16s_16s_30_1_1_U51_n_21),
        .p_0(network_mul_mul_16s_16s_30_1_1_U48_n_21),
        .p_1({network_mul_mul_16s_16s_30_1_1_U51_n_24,network_mux_32_16_1_1_x_U41_n_5,kernel1_load_reg_1157,network_mux_32_16_1_1_x_U41_n_6,network_mux_32_16_1_1_x_U41_n_7,network_mux_32_16_1_1_x_U41_n_8,trunc_ln29_reg_1214[1],network_mux_32_16_1_1_x_U41_n_9,network_mux_32_16_1_1_x_U41_n_10}));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_23 network_mul_mul_16s_16s_30_1_1_U46
       (.A({network_mul_mul_16s_16s_30_1_1_U52_n_24,network_mul_mul_16s_16s_30_1_1_U52_n_25,network_mul_mul_16s_16s_30_1_1_U52_n_26,network_mul_mul_16s_16s_30_1_1_U52_n_27,network_mul_mul_16s_16s_30_1_1_U52_n_28,network_mul_mul_16s_16s_30_1_1_U52_n_29,network_mul_mul_16s_16s_30_1_1_U52_n_30,network_mul_mul_16s_16s_30_1_1_U52_n_31,network_mul_mul_16s_16s_30_1_1_U52_n_32,network_mul_mul_16s_16s_30_1_1_U52_n_33,network_mul_mul_16s_16s_30_1_1_U52_n_34,network_mul_mul_16s_16s_30_1_1_U52_n_35,network_mul_mul_16s_16s_30_1_1_U52_n_36,network_mul_mul_16s_16s_30_1_1_U52_n_37,network_mul_mul_16s_16s_30_1_1_U52_n_38,network_mul_mul_16s_16s_30_1_1_U52_n_39}),
        .B({network_mul_mul_16s_16s_30_1_1_U46_n_21,network_mul_mul_16s_16s_30_1_1_U46_n_22,network_mul_mul_16s_16s_30_1_1_U46_n_23,network_mul_mul_16s_16s_30_1_1_U46_n_24,network_mul_mul_16s_16s_30_1_1_U46_n_25}),
        .P(trunc_ln41_s_reg_1274),
        .Q(add_ln29_reg_1227[0]),
        .ap_clk(ap_clk),
        .kernel_load_reg_1149(kernel_load_reg_1149),
        .p(network_mul_mul_16s_16s_30_1_1_U52_n_21),
        .p_0(network_mul_mul_16s_16s_30_1_1_U48_n_21),
        .p_1({network_mul_mul_16s_16s_30_1_1_U50_n_22,network_mux_32_16_1_1_x_U42_n_5,kernel1_load_reg_1157,network_mux_32_16_1_1_x_U42_n_6,network_mux_32_16_1_1_x_U42_n_7,network_mux_32_16_1_1_x_U42_n_8,add_ln29_reg_1227[1],network_mux_32_16_1_1_x_U42_n_9,network_mux_32_16_1_1_x_U42_n_10}));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_24 network_mul_mul_16s_16s_30_1_1_U47
       (.A({network_mul_mul_16s_16s_30_1_1_U51_n_25,network_mul_mul_16s_16s_30_1_1_U51_n_26,network_mul_mul_16s_16s_30_1_1_U51_n_27,network_mul_mul_16s_16s_30_1_1_U51_n_28,network_mul_mul_16s_16s_30_1_1_U51_n_29,network_mul_mul_16s_16s_30_1_1_U51_n_30,network_mul_mul_16s_16s_30_1_1_U51_n_31,network_mul_mul_16s_16s_30_1_1_U51_n_32,network_mul_mul_16s_16s_30_1_1_U51_n_33,network_mul_mul_16s_16s_30_1_1_U51_n_34,network_mul_mul_16s_16s_30_1_1_U51_n_35,network_mul_mul_16s_16s_30_1_1_U51_n_36,network_mul_mul_16s_16s_30_1_1_U51_n_37,network_mul_mul_16s_16s_30_1_1_U51_n_38,network_mul_mul_16s_16s_30_1_1_U51_n_39,network_mul_mul_16s_16s_30_1_1_U51_n_40}),
        .B({tmp_2_fu_688_p5[15],trunc_ln29_reg_1214[1],tmp_2_fu_688_p5[11],kernel1_load_reg_1157,tmp_2_fu_688_p5[9],tmp_2_fu_688_p5[7:4],network_mul_mul_16s_16s_30_1_1_U51_n_24,tmp_2_fu_688_p5[1:0]}),
        .P(trunc_ln41_1_reg_1314),
        .Q(trunc_ln29_reg_1214[0]),
        .ap_clk(ap_clk),
        .\kernel1_load_reg_1157_reg[15] ({network_mul_mul_16s_16s_30_1_1_U47_n_21,network_mul_mul_16s_16s_30_1_1_U47_n_22}),
        .p(network_mul_mul_16s_16s_30_1_1_U51_n_21),
        .p_0(network_mul_mul_16s_16s_30_1_1_U48_n_21),
        .p_1(network_mul_mul_16s_16s_30_1_1_U51_n_22));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_25 network_mul_mul_16s_16s_30_1_1_U48
       (.A({network_mul_mul_16s_16s_30_1_1_U52_n_24,network_mul_mul_16s_16s_30_1_1_U52_n_25,network_mul_mul_16s_16s_30_1_1_U52_n_26,network_mul_mul_16s_16s_30_1_1_U52_n_27,network_mul_mul_16s_16s_30_1_1_U52_n_28,network_mul_mul_16s_16s_30_1_1_U52_n_29,network_mul_mul_16s_16s_30_1_1_U52_n_30,network_mul_mul_16s_16s_30_1_1_U52_n_31,network_mul_mul_16s_16s_30_1_1_U52_n_32,network_mul_mul_16s_16s_30_1_1_U52_n_33,network_mul_mul_16s_16s_30_1_1_U52_n_34,network_mul_mul_16s_16s_30_1_1_U52_n_35,network_mul_mul_16s_16s_30_1_1_U52_n_36,network_mul_mul_16s_16s_30_1_1_U52_n_37,network_mul_mul_16s_16s_30_1_1_U52_n_38,network_mul_mul_16s_16s_30_1_1_U52_n_39}),
        .B({tmp_3_fu_697_p5[15],tmp_3_fu_697_p5[12:11],kernel1_load_reg_1157,tmp_3_fu_697_p5[9],tmp_3_fu_697_p5[7:3],tmp_3_fu_697_p5[1]}),
        .P(trunc_ln41_2_reg_1324),
        .Q(trunc_ln29_reg_1214),
        .\ap_CS_fsm_reg[5] (network_mul_mul_16s_16s_30_1_1_U48_n_21),
        .ap_clk(ap_clk),
        .\kernel1_load_reg_1157_reg[15] ({network_mul_mul_16s_16s_30_1_1_U48_n_22,network_mul_mul_16s_16s_30_1_1_U48_n_23,tmp_2_fu_688_p5[4]}),
        .p(network_mul_mul_16s_16s_30_1_1_U52_n_21),
        .p_0(network_mul_mul_16s_16s_30_1_1_U51_n_22),
        .p_1(ap_CS_fsm_pp0_stage4),
        .p_2(\icmp_ln22_reg_1073_reg_n_5_[0] ));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_26 network_mul_mul_16s_16s_30_1_1_U49
       (.A({network_mul_mul_16s_16s_30_1_1_U51_n_25,network_mul_mul_16s_16s_30_1_1_U51_n_26,network_mul_mul_16s_16s_30_1_1_U51_n_27,network_mul_mul_16s_16s_30_1_1_U51_n_28,network_mul_mul_16s_16s_30_1_1_U51_n_29,network_mul_mul_16s_16s_30_1_1_U51_n_30,network_mul_mul_16s_16s_30_1_1_U51_n_31,network_mul_mul_16s_16s_30_1_1_U51_n_32,network_mul_mul_16s_16s_30_1_1_U51_n_33,network_mul_mul_16s_16s_30_1_1_U51_n_34,network_mul_mul_16s_16s_30_1_1_U51_n_35,network_mul_mul_16s_16s_30_1_1_U51_n_36,network_mul_mul_16s_16s_30_1_1_U51_n_37,network_mul_mul_16s_16s_30_1_1_U51_n_38,network_mul_mul_16s_16s_30_1_1_U51_n_39,network_mul_mul_16s_16s_30_1_1_U51_n_40}),
        .B({network_mul_mul_16s_16s_30_1_1_U45_n_21,network_mul_mul_16s_16s_30_1_1_U51_n_24,network_mux_32_16_1_1_x_U41_n_5,kernel1_load_reg_1157,network_mul_mul_16s_16s_30_1_1_U45_n_22,network_mux_32_16_1_1_x_U41_n_6,network_mux_32_16_1_1_x_U41_n_7,network_mul_mul_16s_16s_30_1_1_U45_n_23,network_mul_mul_16s_16s_30_1_1_U45_n_24,network_mux_32_16_1_1_x_U41_n_8,trunc_ln29_reg_1214[1],network_mux_32_16_1_1_x_U41_n_9,network_mul_mul_16s_16s_30_1_1_U45_n_25,network_mux_32_16_1_1_x_U41_n_10}),
        .D({network_mul_mul_16s_16s_30_1_1_U49_n_5,network_mul_mul_16s_16s_30_1_1_U49_n_6,network_mul_mul_16s_16s_30_1_1_U49_n_7,network_mul_mul_16s_16s_30_1_1_U49_n_8,network_mul_mul_16s_16s_30_1_1_U49_n_9,network_mul_mul_16s_16s_30_1_1_U49_n_10,network_mul_mul_16s_16s_30_1_1_U49_n_11,network_mul_mul_16s_16s_30_1_1_U49_n_12,network_mul_mul_16s_16s_30_1_1_U49_n_13,network_mul_mul_16s_16s_30_1_1_U49_n_14,network_mul_mul_16s_16s_30_1_1_U49_n_15,network_mul_mul_16s_16s_30_1_1_U49_n_16,network_mul_mul_16s_16s_30_1_1_U49_n_17,network_mul_mul_16s_16s_30_1_1_U49_n_18,network_mul_mul_16s_16s_30_1_1_U49_n_19,network_mul_mul_16s_16s_30_1_1_U49_n_20}),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_30_1_1_U51_n_21),
        .p_0(network_mul_mul_16s_16s_30_1_1_U48_n_21));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_27 network_mul_mul_16s_16s_30_1_1_U50
       (.A({network_mul_mul_16s_16s_30_1_1_U52_n_24,network_mul_mul_16s_16s_30_1_1_U52_n_25,network_mul_mul_16s_16s_30_1_1_U52_n_26,network_mul_mul_16s_16s_30_1_1_U52_n_27,network_mul_mul_16s_16s_30_1_1_U52_n_28,network_mul_mul_16s_16s_30_1_1_U52_n_29,network_mul_mul_16s_16s_30_1_1_U52_n_30,network_mul_mul_16s_16s_30_1_1_U52_n_31,network_mul_mul_16s_16s_30_1_1_U52_n_32,network_mul_mul_16s_16s_30_1_1_U52_n_33,network_mul_mul_16s_16s_30_1_1_U52_n_34,network_mul_mul_16s_16s_30_1_1_U52_n_35,network_mul_mul_16s_16s_30_1_1_U52_n_36,network_mul_mul_16s_16s_30_1_1_U52_n_37,network_mul_mul_16s_16s_30_1_1_U52_n_38,network_mul_mul_16s_16s_30_1_1_U52_n_39}),
        .B({network_mul_mul_16s_16s_30_1_1_U46_n_21,network_mux_32_16_1_1_x_U42_n_5,kernel1_load_reg_1157,network_mul_mul_16s_16s_30_1_1_U46_n_22,network_mux_32_16_1_1_x_U42_n_6,network_mux_32_16_1_1_x_U42_n_7,network_mul_mul_16s_16s_30_1_1_U46_n_23,network_mul_mul_16s_16s_30_1_1_U46_n_24,network_mux_32_16_1_1_x_U42_n_8,add_ln29_reg_1227[1],network_mux_32_16_1_1_x_U42_n_9,network_mul_mul_16s_16s_30_1_1_U46_n_25,network_mux_32_16_1_1_x_U42_n_10}),
        .E(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .P(trunc_ln41_4_reg_1349),
        .Q(ap_CS_fsm_pp0_stage1),
        .\add_ln29_reg_1227_reg[1] (network_mul_mul_16s_16s_30_1_1_U50_n_22),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_30_1_1_U52_n_21),
        .p_0(network_mul_mul_16s_16s_30_1_1_U48_n_21),
        .p_1(\icmp_ln22_reg_1073_pp0_iter1_reg_reg_n_5_[0] ));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_28 network_mul_mul_16s_16s_30_1_1_U51
       (.A({network_mul_mul_16s_16s_30_1_1_U51_n_25,network_mul_mul_16s_16s_30_1_1_U51_n_26,network_mul_mul_16s_16s_30_1_1_U51_n_27,network_mul_mul_16s_16s_30_1_1_U51_n_28,network_mul_mul_16s_16s_30_1_1_U51_n_29,network_mul_mul_16s_16s_30_1_1_U51_n_30,network_mul_mul_16s_16s_30_1_1_U51_n_31,network_mul_mul_16s_16s_30_1_1_U51_n_32,network_mul_mul_16s_16s_30_1_1_U51_n_33,network_mul_mul_16s_16s_30_1_1_U51_n_34,network_mul_mul_16s_16s_30_1_1_U51_n_35,network_mul_mul_16s_16s_30_1_1_U51_n_36,network_mul_mul_16s_16s_30_1_1_U51_n_37,network_mul_mul_16s_16s_30_1_1_U51_n_38,network_mul_mul_16s_16s_30_1_1_U51_n_39,network_mul_mul_16s_16s_30_1_1_U51_n_40}),
        .B({tmp_2_fu_688_p5[15],trunc_ln29_reg_1214[1],tmp_2_fu_688_p5[11],kernel1_load_reg_1157,tmp_2_fu_688_p5[9],network_mul_mul_16s_16s_30_1_1_U47_n_21,tmp_2_fu_688_p5[7:4],network_mul_mul_16s_16s_30_1_1_U47_n_22,tmp_2_fu_688_p5[1:0]}),
        .P(trunc_ln41_5_reg_1374),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg[1]_0 }),
        .\ap_CS_fsm_reg[1] (network_mul_mul_16s_16s_30_1_1_U51_n_22),
        .\ap_CS_fsm_reg[1]_0 (network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .\ap_CS_fsm_reg[3] (network_mul_mul_16s_16s_30_1_1_U51_n_23),
        .\ap_CS_fsm_reg[4] (network_mul_mul_16s_16s_30_1_1_U51_n_21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p(network_mul_mul_16s_16s_30_1_1_U48_n_21),
        .p_0(ap_enable_reg_pp0_iter1_reg_n_5),
        .p_1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .p_2(\icmp_ln22_reg_1073_pp0_iter1_reg_reg_n_5_[0] ),
        .p_3(p),
        .q0(q0),
        .\trunc_ln29_reg_1214_reg[1] (network_mul_mul_16s_16s_30_1_1_U51_n_24));
  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_29 network_mul_mul_16s_16s_30_1_1_U52
       (.A({network_mul_mul_16s_16s_30_1_1_U52_n_24,network_mul_mul_16s_16s_30_1_1_U52_n_25,network_mul_mul_16s_16s_30_1_1_U52_n_26,network_mul_mul_16s_16s_30_1_1_U52_n_27,network_mul_mul_16s_16s_30_1_1_U52_n_28,network_mul_mul_16s_16s_30_1_1_U52_n_29,network_mul_mul_16s_16s_30_1_1_U52_n_30,network_mul_mul_16s_16s_30_1_1_U52_n_31,network_mul_mul_16s_16s_30_1_1_U52_n_32,network_mul_mul_16s_16s_30_1_1_U52_n_33,network_mul_mul_16s_16s_30_1_1_U52_n_34,network_mul_mul_16s_16s_30_1_1_U52_n_35,network_mul_mul_16s_16s_30_1_1_U52_n_36,network_mul_mul_16s_16s_30_1_1_U52_n_37,network_mul_mul_16s_16s_30_1_1_U52_n_38,network_mul_mul_16s_16s_30_1_1_U52_n_39}),
        .B({tmp_3_fu_697_p5[15],tmp_3_fu_697_p5[11],kernel1_load_reg_1157,tmp_3_fu_697_p5[9],network_mul_mul_16s_16s_30_1_1_U48_n_22,tmp_3_fu_697_p5[7:4],network_mul_mul_16s_16s_30_1_1_U48_n_23,tmp_3_fu_697_p5[1],tmp_2_fu_688_p5[4]}),
        .P(trunc_ln41_6_reg_1379),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1}),
        .\ap_CS_fsm_reg[4] (network_mul_mul_16s_16s_30_1_1_U52_n_21),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p(network_mul_mul_16s_16s_30_1_1_U48_n_21),
        .p_0(network_mul_mul_16s_16s_30_1_1_U51_n_22),
        .p_1(network_mul_mul_16s_16s_30_1_1_U51_n_23),
        .p_2(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .p_3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .p_4(p),
        .p_5(\icmp_ln22_reg_1073_pp0_iter1_reg_reg_n_5_[0] ),
        .p_6(ap_enable_reg_pp0_iter1_reg_n_5),
        .p_7(trunc_ln29_reg_1214),
        .q0(q0),
        .\trunc_ln29_reg_1214_reg[0] ({tmp_3_fu_697_p5[12],tmp_3_fu_697_p5[3]}));
  design_1_network_0_0_network_mux_32_16_1_1_x network_mux_32_16_1_1_x_U41
       (.B({network_mux_32_16_1_1_x_U41_n_5,network_mux_32_16_1_1_x_U41_n_6,network_mux_32_16_1_1_x_U41_n_7,network_mux_32_16_1_1_x_U41_n_8,network_mux_32_16_1_1_x_U41_n_9,network_mux_32_16_1_1_x_U41_n_10}),
        .Q(trunc_ln29_reg_1214),
        .kernel_load_reg_1149(kernel_load_reg_1149),
        .p(kernel1_load_reg_1157));
  design_1_network_0_0_network_mux_32_16_1_1_x_30 network_mux_32_16_1_1_x_U42
       (.B({network_mux_32_16_1_1_x_U42_n_5,network_mux_32_16_1_1_x_U42_n_6,network_mux_32_16_1_1_x_U42_n_7,network_mux_32_16_1_1_x_U42_n_8,network_mux_32_16_1_1_x_U42_n_9,network_mux_32_16_1_1_x_U42_n_10}),
        .Q(add_ln29_reg_1227),
        .kernel_load_reg_1149(kernel_load_reg_1149),
        .p(kernel1_load_reg_1157));
  design_1_network_0_0_network_mux_32_16_1_1_x_31 network_mux_32_16_1_1_x_U43
       (.B({tmp_2_fu_688_p5[15],tmp_2_fu_688_p5[11],tmp_2_fu_688_p5[9],tmp_2_fu_688_p5[7:5],tmp_2_fu_688_p5[1:0]}),
        .Q(trunc_ln29_reg_1214),
        .kernel_load_reg_1149(kernel_load_reg_1149),
        .p(kernel1_load_reg_1157));
  design_1_network_0_0_network_mux_32_16_1_1_x_32 network_mux_32_16_1_1_x_U44
       (.B({tmp_3_fu_697_p5[15],tmp_3_fu_697_p5[11],tmp_3_fu_697_p5[9],tmp_3_fu_697_p5[7:4],tmp_3_fu_697_p5[1]}),
        .Q(trunc_ln29_reg_1214),
        .kernel_load_reg_1149(kernel_load_reg_1149),
        .p(kernel1_load_reg_1157));
  FDRE \out_d_0_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .Q(out_d_0_reg_266[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .Q(out_d_0_reg_266[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .Q(out_d_0_reg_266[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(\select_ln29_13_reg_1208_reg_n_5_[3] ),
        .Q(out_d_0_reg_266[3]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_d_0_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(select_ln29_13_reg_1208),
        .Q(out_d_0_reg_266[4]),
        .R(indvar_flatten39_reg_254));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0B4F)) 
    \out_d_reg_1077[0]_i_1 
       (.I0(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(out_d_0_reg_266[0]),
        .I3(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \out_d_reg_1077[1]_i_1 
       (.I0(out_d_0_reg_266[0]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(out_d_0_reg_266[1]),
        .I4(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .O(B[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \out_d_reg_1077[2]_i_1 
       (.I0(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I2(out_d_0_reg_266[1]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(out_d_0_reg_266[2]),
        .I5(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .O(B[2]));
  LUT6 #(
    .INIT(64'h7F7F77FF80808800)) 
    \out_d_reg_1077[3]_i_1 
       (.I0(\zext_ln41_1_reg_1063[1]_i_1_n_5 ),
        .I1(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .I2(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I3(out_d_0_reg_266[2]),
        .I4(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I5(\zext_ln41_1_reg_1063[3]_i_1_n_5 ),
        .O(B[3]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \out_d_reg_1077[4]_i_1 
       (.I0(\out_d_reg_1077[4]_i_2_n_5 ),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[3] ),
        .I2(out_d_0_reg_266[3]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(out_d_0_reg_266[4]),
        .I5(select_ln29_13_reg_1208),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \out_d_reg_1077[4]_i_2 
       (.I0(out_d_0_reg_266[2]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I2(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .I3(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I4(out_d_0_reg_266[1]),
        .I5(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(\out_d_reg_1077[4]_i_2_n_5 ));
  FDRE \out_d_reg_1077_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(B[0]),
        .Q(out_d_reg_1077[0]),
        .R(1'b0));
  FDRE \out_d_reg_1077_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(B[1]),
        .Q(out_d_reg_1077[1]),
        .R(1'b0));
  FDRE \out_d_reg_1077_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(B[2]),
        .Q(out_d_reg_1077[2]),
        .R(1'b0));
  FDRE \out_d_reg_1077_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(B[3]),
        .Q(out_d_reg_1077[3]),
        .R(1'b0));
  FDRE \out_d_reg_1077_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(B[4]),
        .Q(out_d_reg_1077[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(select_ln23_reg_1253[0]),
        .Q(out_h_0_reg_289[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_h_0_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(select_ln23_reg_1253[1]),
        .Q(out_h_0_reg_289[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_h_0_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(select_ln23_reg_1253[2]),
        .Q(out_h_0_reg_289[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_h_0_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(select_ln23_reg_1253[3]),
        .Q(out_h_0_reg_289[3]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_h_0_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(select_ln23_reg_1253[4]),
        .Q(out_h_0_reg_289[4]),
        .R(indvar_flatten39_reg_254));
  LUT5 #(
    .INIT(32'hAFAFBBAF)) 
    \out_h_reg_1106[0]_i_1 
       (.I0(p_0_in),
        .I1(select_ln23_reg_1253[0]),
        .I2(out_h_0_reg_289[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(zext_ln35_3_cast_mid_fu_477_p1[0]));
  LUT6 #(
    .INIT(64'h050A050A03030C0C)) 
    \out_h_reg_1106[1]_i_1 
       (.I0(select_ln23_reg_1253[0]),
        .I1(out_h_0_reg_289[0]),
        .I2(p_0_in),
        .I3(select_ln23_reg_1253[1]),
        .I4(out_h_0_reg_289[1]),
        .I5(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(zext_ln35_3_cast_mid_fu_477_p1[1]));
  LUT6 #(
    .INIT(64'h00001BFF0000E400)) 
    \out_h_reg_1106[2]_i_1 
       (.I0(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I1(out_h_0_reg_289[0]),
        .I2(select_ln23_reg_1253[0]),
        .I3(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .I4(p_0_in),
        .I5(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .O(zext_ln35_3_cast_mid_fu_477_p1[2]));
  LUT5 #(
    .INIT(32'h9A9A99AA)) 
    \out_h_reg_1106[3]_i_1 
       (.I0(\out_h_reg_1106[3]_i_2_n_5 ),
        .I1(p_0_in),
        .I2(select_ln23_reg_1253[3]),
        .I3(out_h_0_reg_289[3]),
        .I4(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(zext_ln35_3_cast_mid_fu_477_p1[3]));
  LUT6 #(
    .INIT(64'h0000A82000000000)) 
    \out_h_reg_1106[3]_i_2 
       (.I0(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .I1(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I2(out_h_0_reg_289[0]),
        .I3(select_ln23_reg_1253[0]),
        .I4(p_0_in),
        .I5(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .O(\out_h_reg_1106[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h000057DF0000A820)) 
    \out_h_reg_1106[4]_i_1 
       (.I0(\out_h_reg_1106[3]_i_2_n_5 ),
        .I1(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I2(out_h_0_reg_289[3]),
        .I3(select_ln23_reg_1253[3]),
        .I4(p_0_in),
        .I5(ap_phi_mux_out_h_0_phi_fu_293_p4[4]),
        .O(zext_ln35_3_cast_mid_fu_477_p1[4]));
  FDRE \out_h_reg_1106_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(zext_ln35_3_cast_mid_fu_477_p1[0]),
        .Q(out_h_reg_1106[0]),
        .R(1'b0));
  FDRE \out_h_reg_1106_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(zext_ln35_3_cast_mid_fu_477_p1[1]),
        .Q(out_h_reg_1106[1]),
        .R(1'b0));
  FDRE \out_h_reg_1106_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(zext_ln35_3_cast_mid_fu_477_p1[2]),
        .Q(out_h_reg_1106[2]),
        .R(1'b0));
  FDRE \out_h_reg_1106_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(zext_ln35_3_cast_mid_fu_477_p1[3]),
        .Q(out_h_reg_1106[3]),
        .R(1'b0));
  FDRE \out_h_reg_1106_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(zext_ln35_3_cast_mid_fu_477_p1[4]),
        .Q(out_h_reg_1106[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \out_w_0_mid2_reg_1111[0]_i_1 
       (.I0(out_w_reg_1192[0]),
        .I1(out_w_0_reg_300[0]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_out_w_0_phi_fu_304_p4[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \out_w_0_mid2_reg_1111[1]_i_1 
       (.I0(out_w_reg_1192[1]),
        .I1(out_w_0_reg_300[1]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_out_w_0_phi_fu_304_p4[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \out_w_0_mid2_reg_1111[2]_i_1 
       (.I0(out_w_reg_1192[2]),
        .I1(out_w_0_reg_300[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_out_w_0_phi_fu_304_p4[2]));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \out_w_0_mid2_reg_1111[3]_i_1 
       (.I0(out_w_reg_1192[3]),
        .I1(out_w_0_reg_300[3]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_out_w_0_phi_fu_304_p4[3]));
  LUT4 #(
    .INIT(16'h4440)) 
    \out_w_0_mid2_reg_1111[4]_i_1 
       (.I0(icmp_ln22_fu_396_p2),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(p_0_in),
        .I3(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .O(out_w_0_mid2_reg_1111));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \out_w_0_mid2_reg_1111[4]_i_2 
       (.I0(out_w_reg_1192[4]),
        .I1(out_w_0_reg_300[4]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_out_w_0_phi_fu_304_p4[4]));
  FDRE \out_w_0_mid2_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(ap_phi_mux_out_w_0_phi_fu_304_p4[0]),
        .Q(\out_w_0_mid2_reg_1111_reg_n_5_[0] ),
        .R(out_w_0_mid2_reg_1111));
  FDRE \out_w_0_mid2_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(ap_phi_mux_out_w_0_phi_fu_304_p4[1]),
        .Q(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .R(out_w_0_mid2_reg_1111));
  FDRE \out_w_0_mid2_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(ap_phi_mux_out_w_0_phi_fu_304_p4[2]),
        .Q(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .R(out_w_0_mid2_reg_1111));
  FDRE \out_w_0_mid2_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(ap_phi_mux_out_w_0_phi_fu_304_p4[3]),
        .Q(\out_w_0_mid2_reg_1111_reg_n_5_[3] ),
        .R(out_w_0_mid2_reg_1111));
  FDRE \out_w_0_mid2_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(ap_phi_mux_out_w_0_phi_fu_304_p4[4]),
        .Q(\out_w_0_mid2_reg_1111_reg_n_5_[4] ),
        .R(out_w_0_mid2_reg_1111));
  FDRE \out_w_0_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(out_w_reg_1192[0]),
        .Q(out_w_0_reg_300[0]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_w_0_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(out_w_reg_1192[1]),
        .Q(out_w_0_reg_300[1]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_w_0_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(out_w_reg_1192[2]),
        .Q(out_w_0_reg_300[2]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_w_0_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(out_w_reg_1192[3]),
        .Q(out_w_0_reg_300[3]),
        .R(indvar_flatten39_reg_254));
  FDRE \out_w_0_reg_300_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .D(out_w_reg_1192[4]),
        .Q(out_w_0_reg_300[4]),
        .R(indvar_flatten39_reg_254));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1192[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[0] ),
        .O(zext_ln35_3_fu_555_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1192[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .O(zext_ln35_3_fu_555_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_1192[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .O(zext_ln35_3_fu_555_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_1192[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1111_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1111_reg_n_5_[3] ),
        .O(zext_ln35_3_fu_555_p1[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_reg_1192[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(out_w_reg_11920));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_reg_1192[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1111_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1111_reg_n_5_[3] ),
        .I4(\out_w_0_mid2_reg_1111_reg_n_5_[4] ),
        .O(zext_ln35_3_fu_555_p1[4]));
  FDRE \out_w_reg_1192_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_11920),
        .D(zext_ln35_3_fu_555_p1[0]),
        .Q(out_w_reg_1192[0]),
        .R(1'b0));
  FDRE \out_w_reg_1192_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_11920),
        .D(zext_ln35_3_fu_555_p1[1]),
        .Q(out_w_reg_1192[1]),
        .R(1'b0));
  FDRE \out_w_reg_1192_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_11920),
        .D(zext_ln35_3_fu_555_p1[2]),
        .Q(out_w_reg_1192[2]),
        .R(1'b0));
  FDRE \out_w_reg_1192_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_11920),
        .D(zext_ln35_3_fu_555_p1[3]),
        .Q(out_w_reg_1192[3]),
        .R(1'b0));
  FDRE \out_w_reg_1192_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_11920),
        .D(zext_ln35_3_fu_555_p1[4]),
        .Q(out_w_reg_1192[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF01EF01EF)) 
    ram_reg_0_i_102__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[1]),
        .I3(P[1]),
        .I4(ram_reg_0_i_36__0_0[1]),
        .I5(Q[0]),
        .O(ram_reg_0_i_102__0_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF01EF01EF)) 
    ram_reg_0_i_105__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[0]),
        .I3(P[0]),
        .I4(ram_reg_0_i_36__0_0[0]),
        .I5(Q[0]),
        .O(ram_reg_0_i_105__0_n_5));
  CARRY4 ram_reg_0_i_108
       (.CI(1'b0),
        .CO({ram_reg_0_i_108_n_5,ram_reg_0_i_108_n_6,ram_reg_0_i_108_n_7,ram_reg_0_i_108_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_116_n_5,ram_reg_0_i_117_n_5,ram_reg_0_i_118_n_5,1'b0}),
        .O(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[3:0]),
        .S({ram_reg_0_i_119_n_5,ram_reg_0_i_120_n_5,ram_reg_0_i_121_n_5,ram_reg_0_i_122_n_5}));
  MUXF7 ram_reg_0_i_10__0
       (.I0(ram_reg_0_i_44__0_n_5),
        .I1(ram_reg_0_31),
        .O(ADDRARDADDR[5]),
        .S(ram_reg_0_25));
  LUT6 #(
    .INIT(64'h00E0000000000000)) 
    ram_reg_0_i_111
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(ram_reg_0),
        .I3(\icmp_ln22_reg_1073_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(\ap_CS_fsm_reg[13]_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_116
       (.I0(add_ln41_1_reg_1359[2]),
        .I1(add_ln41_3_reg_1364[2]),
        .I2(add_ln41_8_reg_1394[2]),
        .O(ram_reg_0_i_116_n_5));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_117
       (.I0(add_ln41_1_reg_1359[1]),
        .I1(add_ln41_3_reg_1364[1]),
        .I2(add_ln41_8_reg_1394[1]),
        .O(ram_reg_0_i_117_n_5));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_118
       (.I0(add_ln41_1_reg_1359[0]),
        .I1(add_ln41_3_reg_1364[0]),
        .I2(add_ln41_8_reg_1394[0]),
        .O(ram_reg_0_i_118_n_5));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_119
       (.I0(add_ln41_1_reg_1359[3]),
        .I1(add_ln41_3_reg_1364[3]),
        .I2(add_ln41_8_reg_1394[3]),
        .I3(ram_reg_0_i_116_n_5),
        .O(ram_reg_0_i_119_n_5));
  MUXF7 ram_reg_0_i_11__0
       (.I0(ram_reg_0_i_46__0_n_5),
        .I1(ram_reg_0_30),
        .O(ADDRARDADDR[4]),
        .S(ram_reg_0_25));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_120
       (.I0(add_ln41_1_reg_1359[2]),
        .I1(add_ln41_3_reg_1364[2]),
        .I2(add_ln41_8_reg_1394[2]),
        .I3(ram_reg_0_i_117_n_5),
        .O(ram_reg_0_i_120_n_5));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_121
       (.I0(add_ln41_1_reg_1359[1]),
        .I1(add_ln41_3_reg_1364[1]),
        .I2(add_ln41_8_reg_1394[1]),
        .I3(ram_reg_0_i_118_n_5),
        .O(ram_reg_0_i_121_n_5));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_122
       (.I0(add_ln41_1_reg_1359[0]),
        .I1(add_ln41_3_reg_1364[0]),
        .I2(add_ln41_8_reg_1394[0]),
        .O(ram_reg_0_i_122_n_5));
  MUXF7 ram_reg_0_i_12__0
       (.I0(ram_reg_0_i_48__0_n_5),
        .I1(ram_reg_0_29),
        .O(ADDRARDADDR[3]),
        .S(ram_reg_0_25));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_135
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(ram_reg_0_i_135_n_5));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    ram_reg_0_i_136
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(p_6_in));
  MUXF7 ram_reg_0_i_13__0
       (.I0(ram_reg_0_i_50__0_n_5),
        .I1(ram_reg_0_28),
        .O(ADDRARDADDR[2]),
        .S(ram_reg_0_25));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_145
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(input_r_address0121_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_146
       (.CI(ram_reg_0_i_161_n_5),
        .CO({NLW_ram_reg_0_i_146_CO_UNCONNECTED[3:1],ram_reg_0_i_146_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_i_197_n_5}),
        .O({NLW_ram_reg_0_i_146_O_UNCONNECTED[3:2],ram_reg_0_i_146_n_11,ram_reg_0_i_146_n_12}),
        .S({1'b0,1'b0,ram_reg_0_i_261_n_5,ram_reg_0_i_262_n_5}));
  MUXF7 ram_reg_0_i_14__0
       (.I0(ram_reg_0_i_52__0_n_5),
        .I1(ram_reg_0_27),
        .O(ADDRARDADDR[1]),
        .S(ram_reg_0_25));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hAA802A00)) 
    ram_reg_0_i_151
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_161_n_9),
        .I4(add_ln35_10_reg_1339_reg_n_99),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h0000011110001111)) 
    ram_reg_0_i_158
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ram_reg_0_i_161_n_10),
        .I5(add_ln35_10_reg_1339_reg_n_100),
        .O(\ap_CS_fsm_reg[29] ));
  MUXF7 ram_reg_0_i_15__0
       (.I0(ram_reg_0_i_54__0_n_5),
        .I1(ram_reg_0_26),
        .O(ADDRARDADDR[0]),
        .S(ram_reg_0_25));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_161
       (.CI(ram_reg_0_i_168_n_5),
        .CO({ram_reg_0_i_161_n_5,ram_reg_0_i_161_n_6,ram_reg_0_i_161_n_7,ram_reg_0_i_161_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_202_n_5,ram_reg_0_i_203_n_5,ram_reg_0_i_204_n_5,ram_reg_0_i_205_n_5}),
        .O({ram_reg_0_i_161_n_9,ram_reg_0_i_161_n_10,ram_reg_0_i_161_n_11,ram_reg_0_i_161_n_12}),
        .S({ram_reg_0_i_272_n_5,ram_reg_0_i_273_n_5,ram_reg_0_i_274_n_5,ram_reg_0_i_275_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_168
       (.CI(ram_reg_0_i_182_n_5),
        .CO({ram_reg_0_i_168_n_5,ram_reg_0_i_168_n_6,ram_reg_0_i_168_n_7,ram_reg_0_i_168_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_290_n_5,ram_reg_0_i_291_n_5,ram_reg_0_i_292_n_5,p_3_in[4]}),
        .O({ram_reg_0_i_168_n_9,ram_reg_0_i_168_n_10,ram_reg_0_i_168_n_11,ram_reg_0_i_168_n_12}),
        .S({ram_reg_0_i_294_n_5,ram_reg_0_i_295_n_5,ram_reg_0_i_296_n_5,ram_reg_0_i_297_n_5}));
  MUXF7 ram_reg_0_i_16__0
       (.I0(ram_reg_0_i_57__0_n_5),
        .I1(ram_reg_0_38),
        .O(d0[1]),
        .S(ram_reg_0_36));
  MUXF7 ram_reg_0_i_17__0
       (.I0(ram_reg_0_i_59__0_n_5),
        .I1(ram_reg_0_37),
        .O(d0[0]),
        .S(ram_reg_0_36));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_182
       (.CI(1'b0),
        .CO({ram_reg_0_i_182_n_5,ram_reg_0_i_182_n_6,ram_reg_0_i_182_n_7,ram_reg_0_i_182_n_8}),
        .CYINIT(1'b0),
        .DI(p_3_in[3:0]),
        .O({ram_reg_0_i_182_n_9,ram_reg_0_i_182_n_10,ram_reg_0_i_182_n_11,ram_reg_0_i_182_n_12}),
        .S({ram_reg_0_i_324_n_5,ram_reg_0_i_325_n_5,ram_reg_0_i_326_n_5,ram_reg_0_i_327_n_5}));
  LUT5 #(
    .INIT(32'h00808080)) 
    ram_reg_0_i_197
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_98),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_197_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_198
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_97),
        .I1(add_ln22_reg_12480),
        .I2(tmp5_0_0_mid2_reg_1135_reg_n_97),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_97),
        .O(ram_reg_0_i_198_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_199
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_98),
        .I1(add_ln22_reg_12480),
        .I2(tmp5_0_0_mid2_reg_1135_reg_n_98),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_98),
        .O(ram_reg_0_i_199_n_5));
  MUXF7 ram_reg_0_i_2
       (.I0(ram_reg_0_i_38_n_5),
        .I1(grp_max_pooling2d_fix16_fu_533_input_r_ce1),
        .O(MemBank_B_ce1),
        .S(MemBank_B_address011_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_201
       (.CI(ram_reg_0_i_235_n_5),
        .CO({ram_reg_0_i_201_n_5,ram_reg_0_i_201_n_6,ram_reg_0_i_201_n_7,ram_reg_0_i_201_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_290_n_5,ram_reg_0_i_291_n_5,ram_reg_0_i_292_n_5,ram_reg_0_i_352_n_5}),
        .O(input_r_address1[7:4]),
        .S({ram_reg_0_i_353_n_5,ram_reg_0_i_354_n_5,ram_reg_0_i_355_n_5,ram_reg_0_i_356_n_5}));
  LUT5 #(
    .INIT(32'h00808080)) 
    ram_reg_0_i_202
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_99),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_202_n_5));
  LUT5 #(
    .INIT(32'h00808080)) 
    ram_reg_0_i_203
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_100),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_203_n_5));
  LUT5 #(
    .INIT(32'h00808080)) 
    ram_reg_0_i_204
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_101),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_204_n_5));
  LUT5 #(
    .INIT(32'h00808080)) 
    ram_reg_0_i_205
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_102),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_205_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_206
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_99),
        .I1(add_ln22_reg_12480),
        .I2(tmp5_0_0_mid2_reg_1135_reg_n_99),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_99),
        .O(ram_reg_0_i_206_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_207
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_100),
        .I1(add_ln22_reg_12480),
        .I2(tmp5_0_0_mid2_reg_1135_reg_n_100),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_100),
        .O(ram_reg_0_i_207_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_208
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_101),
        .I1(add_ln22_reg_12480),
        .I2(tmp5_0_0_mid2_reg_1135_reg_n_101),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_101),
        .O(ram_reg_0_i_208_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_209
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_102),
        .I1(add_ln22_reg_12480),
        .I2(tmp5_0_0_mid2_reg_1135_reg_n_102),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_102),
        .O(ram_reg_0_i_209_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_235
       (.CI(1'b0),
        .CO({ram_reg_0_i_235_n_5,ram_reg_0_i_235_n_6,ram_reg_0_i_235_n_7,ram_reg_0_i_235_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_386_n_5,ram_reg_0_i_387_n_5,ram_reg_0_i_388_n_5,ram_reg_0_i_389_n_5}),
        .O(input_r_address1[3:0]),
        .S({ram_reg_0_i_390_n_5,ram_reg_0_i_391_n_5,ram_reg_0_i_392_n_5,ram_reg_0_i_393_n_5}));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    ram_reg_0_i_251
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_i_135_n_5),
        .I4(input_r_address0121_out),
        .I5(p_6_in),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFCDC80000CDC8)) 
    ram_reg_0_i_261
       (.I0(add_ln22_reg_12480),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_97),
        .I2(input_r_address01),
        .I3(tmp5_0_0_mid2_reg_1135_reg_n_97),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_97),
        .O(ram_reg_0_i_261_n_5));
  LUT6 #(
    .INIT(64'hFFFFCDC80000CDC8)) 
    ram_reg_0_i_262
       (.I0(add_ln22_reg_12480),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_98),
        .I2(input_r_address01),
        .I3(tmp5_0_0_mid2_reg_1135_reg_n_98),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_98),
        .O(ram_reg_0_i_262_n_5));
  LUT6 #(
    .INIT(64'hFFFFCDC80000CDC8)) 
    ram_reg_0_i_272
       (.I0(add_ln22_reg_12480),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_99),
        .I2(input_r_address01),
        .I3(tmp5_0_0_mid2_reg_1135_reg_n_99),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_99),
        .O(ram_reg_0_i_272_n_5));
  LUT6 #(
    .INIT(64'hFFFFCDC80000CDC8)) 
    ram_reg_0_i_273
       (.I0(add_ln22_reg_12480),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_100),
        .I2(input_r_address01),
        .I3(tmp5_0_0_mid2_reg_1135_reg_n_100),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_100),
        .O(ram_reg_0_i_273_n_5));
  LUT6 #(
    .INIT(64'hFFFFCDC80000CDC8)) 
    ram_reg_0_i_274
       (.I0(add_ln22_reg_12480),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_101),
        .I2(input_r_address01),
        .I3(tmp5_0_0_mid2_reg_1135_reg_n_101),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_101),
        .O(ram_reg_0_i_274_n_5));
  LUT6 #(
    .INIT(64'hFFFFCDC80000CDC8)) 
    ram_reg_0_i_275
       (.I0(add_ln22_reg_12480),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_102),
        .I2(input_r_address01),
        .I3(tmp5_0_0_mid2_reg_1135_reg_n_102),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_102),
        .O(ram_reg_0_i_275_n_5));
  LUT5 #(
    .INIT(32'h00808080)) 
    ram_reg_0_i_290
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_103),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_290_n_5));
  LUT5 #(
    .INIT(32'h00808080)) 
    ram_reg_0_i_291
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_104),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_291_n_5));
  LUT5 #(
    .INIT(32'h00808080)) 
    ram_reg_0_i_292
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_105),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_292_n_5));
  LUT6 #(
    .INIT(64'hEF40EF45EF40EA40)) 
    ram_reg_0_i_293
       (.I0(ram_reg_0_i_135_n_5),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_106),
        .I2(add_ln22_reg_12480),
        .I3(\zext_ln35_1_reg_1180_reg_n_5_[4] ),
        .I4(input_r_address01),
        .I5(zext_ln35_3_fu_555_p1[4]),
        .O(p_3_in[4]));
  LUT6 #(
    .INIT(64'hFFFFCDC80000CDC8)) 
    ram_reg_0_i_294
       (.I0(add_ln22_reg_12480),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_103),
        .I2(input_r_address01),
        .I3(tmp5_0_0_mid2_reg_1135_reg_n_103),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_103),
        .O(ram_reg_0_i_294_n_5));
  LUT6 #(
    .INIT(64'hFFFFCDC80000CDC8)) 
    ram_reg_0_i_295
       (.I0(add_ln22_reg_12480),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_104),
        .I2(input_r_address01),
        .I3(tmp5_0_0_mid2_reg_1135_reg_n_104),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_104),
        .O(ram_reg_0_i_295_n_5));
  LUT6 #(
    .INIT(64'hFFFFCDC80000CDC8)) 
    ram_reg_0_i_296
       (.I0(add_ln22_reg_12480),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_105),
        .I2(input_r_address01),
        .I3(tmp5_0_0_mid2_reg_1135_reg_n_105),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_105),
        .O(ram_reg_0_i_296_n_5));
  LUT5 #(
    .INIT(32'h5666A666)) 
    ram_reg_0_i_297
       (.I0(p_3_in[4]),
        .I1(ram_reg_0_i_438_n_5),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(tmp5_2_0_mid2_reg_1173_reg_n_106),
        .O(ram_reg_0_i_297_n_5));
  LUT6 #(
    .INIT(64'hEF40EF45EF40EA40)) 
    ram_reg_0_i_320
       (.I0(ram_reg_0_i_135_n_5),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_107),
        .I2(add_ln22_reg_12480),
        .I3(\zext_ln35_1_reg_1180_reg_n_5_[3] ),
        .I4(input_r_address01),
        .I5(zext_ln35_3_fu_555_p1[3]),
        .O(p_3_in[3]));
  LUT6 #(
    .INIT(64'hEF40EF45EF40EA40)) 
    ram_reg_0_i_321
       (.I0(ram_reg_0_i_135_n_5),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_108),
        .I2(add_ln22_reg_12480),
        .I3(\zext_ln35_1_reg_1180_reg_n_5_[2] ),
        .I4(input_r_address01),
        .I5(zext_ln35_3_fu_555_p1[2]),
        .O(p_3_in[2]));
  LUT6 #(
    .INIT(64'hEF40EF45EF40EA40)) 
    ram_reg_0_i_322
       (.I0(ram_reg_0_i_135_n_5),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_109),
        .I2(add_ln22_reg_12480),
        .I3(\zext_ln35_1_reg_1180_reg_n_5_[1] ),
        .I4(input_r_address01),
        .I5(zext_ln35_3_fu_555_p1[1]),
        .O(p_3_in[1]));
  LUT6 #(
    .INIT(64'hEF40EA40EF40EF45)) 
    ram_reg_0_i_323
       (.I0(ram_reg_0_i_135_n_5),
        .I1(tmp5_1_0_mid2_reg_1142_reg_n_110),
        .I2(add_ln22_reg_12480),
        .I3(\zext_ln35_1_reg_1180_reg_n_5_[0] ),
        .I4(input_r_address01),
        .I5(\out_w_0_mid2_reg_1111_reg_n_5_[0] ),
        .O(p_3_in[0]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    ram_reg_0_i_324
       (.I0(p_3_in[3]),
        .I1(ram_reg_0_i_452_n_5),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(tmp5_2_0_mid2_reg_1173_reg_n_107),
        .O(ram_reg_0_i_324_n_5));
  LUT5 #(
    .INIT(32'h5666A666)) 
    ram_reg_0_i_325
       (.I0(p_3_in[2]),
        .I1(ram_reg_0_i_453_n_5),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(tmp5_2_0_mid2_reg_1173_reg_n_108),
        .O(ram_reg_0_i_325_n_5));
  LUT5 #(
    .INIT(32'h5666A666)) 
    ram_reg_0_i_326
       (.I0(p_3_in[1]),
        .I1(ram_reg_0_i_454_n_5),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(tmp5_2_0_mid2_reg_1173_reg_n_109),
        .O(ram_reg_0_i_326_n_5));
  LUT5 #(
    .INIT(32'h5666A666)) 
    ram_reg_0_i_327
       (.I0(p_3_in[0]),
        .I1(ram_reg_0_i_455_n_5),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(tmp5_2_0_mid2_reg_1173_reg_n_110),
        .O(ram_reg_0_i_327_n_5));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_352
       (.I0(zext_ln35_3_reg_1197_reg[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(tmp5_1_0_mid2_reg_1142_reg_n_106),
        .I4(add_ln22_reg_12480),
        .I5(ram_reg_0_i_470_n_5),
        .O(ram_reg_0_i_352_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_353
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_103),
        .I1(add_ln22_reg_12480),
        .I2(tmp5_0_0_mid2_reg_1135_reg_n_103),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_103),
        .O(ram_reg_0_i_353_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_354
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_104),
        .I1(add_ln22_reg_12480),
        .I2(tmp5_0_0_mid2_reg_1135_reg_n_104),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_104),
        .O(ram_reg_0_i_354_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_355
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_105),
        .I1(add_ln22_reg_12480),
        .I2(tmp5_0_0_mid2_reg_1135_reg_n_105),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_105),
        .O(ram_reg_0_i_355_n_5));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    ram_reg_0_i_356
       (.I0(ram_reg_0_i_352_n_5),
        .I1(tmp5_0_0_mid2_reg_1135_reg_n_106),
        .I2(add_ln22_reg_12480),
        .I3(zext_ln35_3_reg_1197_reg[4]),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_106),
        .O(ram_reg_0_i_356_n_5));
  LUT5 #(
    .INIT(32'h07000707)) 
    ram_reg_0_i_36__0
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_i_78__0_n_5),
        .I2(ram_reg_0_58),
        .I3(ram_reg_0_59),
        .I4(ram_reg_0_41),
        .O(ram_reg_0_i_36__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA8A8A8)) 
    ram_reg_0_i_38
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_135_n_5),
        .I2(p_6_in),
        .I3(ram_reg_0_1),
        .I4(grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1),
        .I5(ram_reg_0_2),
        .O(ram_reg_0_i_38_n_5));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_386
       (.I0(zext_ln35_3_reg_1197_reg[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(tmp5_1_0_mid2_reg_1142_reg_n_107),
        .I4(add_ln22_reg_12480),
        .I5(ram_reg_0_i_499_n_5),
        .O(ram_reg_0_i_386_n_5));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_387
       (.I0(zext_ln35_3_reg_1197_reg[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ram_reg_0_i_500_n_5),
        .O(ram_reg_0_i_387_n_5));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    ram_reg_0_i_388
       (.I0(zext_ln35_3_reg_1197_reg[1]),
        .I1(ram_reg_0_i_135_n_5),
        .I2(tmp5_1_0_mid2_reg_1142_reg_n_109),
        .I3(add_ln22_reg_12480),
        .I4(input_r_address01),
        .I5(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .O(ram_reg_0_i_388_n_5));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_389
       (.I0(zext_ln35_3_reg_1197_reg[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(tmp5_1_0_mid2_reg_1142_reg_n_110),
        .I4(add_ln22_reg_12480),
        .I5(\out_w_0_mid2_reg_1111_reg_n_5_[0] ),
        .O(ram_reg_0_i_389_n_5));
  LUT5 #(
    .INIT(32'h07000707)) 
    ram_reg_0_i_38__0
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_i_81__0_n_5),
        .I2(ram_reg_0_56),
        .I3(ram_reg_0_57),
        .I4(ram_reg_0_41),
        .O(ram_reg_0_i_38__0_n_5));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    ram_reg_0_i_390
       (.I0(ram_reg_0_i_386_n_5),
        .I1(tmp5_0_0_mid2_reg_1135_reg_n_107),
        .I2(add_ln22_reg_12480),
        .I3(zext_ln35_3_reg_1197_reg[3]),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_107),
        .O(ram_reg_0_i_390_n_5));
  LUT6 #(
    .INIT(64'h00FF56A6FF0056A6)) 
    ram_reg_0_i_391
       (.I0(ram_reg_0_i_500_n_5),
        .I1(tmp5_0_0_mid2_reg_1135_reg_n_108),
        .I2(add_ln22_reg_12480),
        .I3(zext_ln35_3_reg_1197_reg[2]),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_108),
        .O(ram_reg_0_i_391_n_5));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    ram_reg_0_i_392
       (.I0(ram_reg_0_i_388_n_5),
        .I1(tmp5_0_0_mid2_reg_1135_reg_n_109),
        .I2(add_ln22_reg_12480),
        .I3(zext_ln35_3_reg_1197_reg[1]),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_109),
        .O(ram_reg_0_i_392_n_5));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    ram_reg_0_i_393
       (.I0(ram_reg_0_i_389_n_5),
        .I1(tmp5_0_0_mid2_reg_1135_reg_n_110),
        .I2(add_ln22_reg_12480),
        .I3(zext_ln35_3_reg_1197_reg[0]),
        .I4(ram_reg_0_i_135_n_5),
        .I5(tmp5_2_0_mid2_reg_1173_reg_n_110),
        .O(ram_reg_0_i_393_n_5));
  LUT5 #(
    .INIT(32'h07000707)) 
    ram_reg_0_i_40
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_i_84__0_n_5),
        .I2(ram_reg_0_54),
        .I3(ram_reg_0_55),
        .I4(ram_reg_0_41),
        .O(ram_reg_0_i_40_n_5));
  LUT6 #(
    .INIT(64'h0202022222022222)) 
    ram_reg_0_i_42
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_24),
        .I2(ram_reg_0),
        .I3(input_r_address0121_out),
        .I4(ram_reg_0_i_146_n_11),
        .I5(add_ln35_10_reg_1339_reg_n_97),
        .O(add_ln35_10_reg_1339_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_427
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .O(input_r_address01));
  LUT5 #(
    .INIT(32'h07000707)) 
    ram_reg_0_i_42__0
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_i_87_n_5),
        .I2(ram_reg_0_52),
        .I3(ram_reg_0_53),
        .I4(ram_reg_0_41),
        .O(ram_reg_0_i_42__0_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_438
       (.I0(C[4]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp5_1_0_mid2_reg_1142_reg_n_106),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(tmp5_0_0_mid2_reg_1135_reg_n_106),
        .O(ram_reg_0_i_438_n_5));
  LUT5 #(
    .INIT(32'h07000707)) 
    ram_reg_0_i_44__0
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_i_90__0_n_5),
        .I2(ram_reg_0_50),
        .I3(ram_reg_0_51),
        .I4(ram_reg_0_41),
        .O(ram_reg_0_i_44__0_n_5));
  LUT6 #(
    .INIT(64'h0202022222022222)) 
    ram_reg_0_i_45
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_24),
        .I2(ram_reg_0),
        .I3(input_r_address0121_out),
        .I4(ram_reg_0_i_146_n_12),
        .I5(add_ln35_10_reg_1339_reg_n_98),
        .O(add_ln35_10_reg_1339_reg_10));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_452
       (.I0(C[3]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp5_1_0_mid2_reg_1142_reg_n_107),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(tmp5_0_0_mid2_reg_1135_reg_n_107),
        .O(ram_reg_0_i_452_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_453
       (.I0(C[2]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp5_1_0_mid2_reg_1142_reg_n_108),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(tmp5_0_0_mid2_reg_1135_reg_n_108),
        .O(ram_reg_0_i_453_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_454
       (.I0(C[1]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp5_1_0_mid2_reg_1142_reg_n_109),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(tmp5_0_0_mid2_reg_1135_reg_n_109),
        .O(ram_reg_0_i_454_n_5));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    ram_reg_0_i_455
       (.I0(C[0]),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp5_1_0_mid2_reg_1142_reg_n_110),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(tmp5_0_0_mid2_reg_1135_reg_n_110),
        .O(ram_reg_0_i_455_n_5));
  LUT5 #(
    .INIT(32'h07000707)) 
    ram_reg_0_i_46__0
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_i_93__0_n_5),
        .I2(ram_reg_0_48),
        .I3(ram_reg_0_49),
        .I4(ram_reg_0_41),
        .O(ram_reg_0_i_46__0_n_5));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram_reg_0_i_470
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1111_reg_n_5_[3] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\out_w_0_mid2_reg_1111_reg_n_5_[4] ),
        .O(ram_reg_0_i_470_n_5));
  LUT5 #(
    .INIT(32'h07000707)) 
    ram_reg_0_i_48__0
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_i_96__0_n_5),
        .I2(ram_reg_0_46),
        .I3(ram_reg_0_47),
        .I4(ram_reg_0_41),
        .O(ram_reg_0_i_48__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_0_i_499
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\out_w_0_mid2_reg_1111_reg_n_5_[3] ),
        .O(ram_reg_0_i_499_n_5));
  LUT6 #(
    .INIT(64'h8FBFBFBFB0808080)) 
    ram_reg_0_i_500
       (.I0(tmp5_1_0_mid2_reg_1142_reg_n_108),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .O(ram_reg_0_i_500_n_5));
  LUT5 #(
    .INIT(32'h07000707)) 
    ram_reg_0_i_50__0
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_i_99__0_n_5),
        .I2(ram_reg_0_44),
        .I3(ram_reg_0_45),
        .I4(ram_reg_0_41),
        .O(ram_reg_0_i_50__0_n_5));
  LUT5 #(
    .INIT(32'h07000707)) 
    ram_reg_0_i_52__0
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_i_102__0_n_5),
        .I2(ram_reg_0_42),
        .I3(ram_reg_0_43),
        .I4(ram_reg_0_41),
        .O(ram_reg_0_i_52__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF028A)) 
    ram_reg_0_i_54
       (.I0(ram_reg_0),
        .I1(input_r_address0121_out),
        .I2(ram_reg_0_i_161_n_11),
        .I3(add_ln35_10_reg_1339_reg_n_101),
        .I4(ram_reg_0_21),
        .I5(ram_reg_0_22),
        .O(add_ln35_10_reg_1339_reg_9));
  LUT5 #(
    .INIT(32'h07000707)) 
    ram_reg_0_i_54__0
       (.I0(ram_reg_0_23),
        .I1(ram_reg_0_i_105__0_n_5),
        .I2(ram_reg_0_39),
        .I3(ram_reg_0_40),
        .I4(ram_reg_0_41),
        .O(ram_reg_0_i_54__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_0_i_57__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[1]),
        .I3(output_r_d0[1]),
        .I4(ram_reg_7_1[1]),
        .I5(Q[0]),
        .O(ram_reg_0_i_57__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF028A)) 
    ram_reg_0_i_58
       (.I0(ram_reg_0),
        .I1(input_r_address0121_out),
        .I2(ram_reg_0_i_161_n_12),
        .I3(add_ln35_10_reg_1339_reg_n_102),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20),
        .O(add_ln35_10_reg_1339_reg_8));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_0_i_59__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[0]),
        .I3(output_r_d0[0]),
        .I4(ram_reg_7_1[0]),
        .I5(Q[0]),
        .O(ram_reg_0_i_59__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF028A)) 
    ram_reg_0_i_62
       (.I0(ram_reg_0),
        .I1(input_r_address0121_out),
        .I2(ram_reg_0_i_168_n_9),
        .I3(add_ln35_10_reg_1339_reg_n_103),
        .I4(ram_reg_0_17),
        .I5(ram_reg_0_18),
        .O(add_ln35_10_reg_1339_reg_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF028A)) 
    ram_reg_0_i_66
       (.I0(ram_reg_0),
        .I1(input_r_address0121_out),
        .I2(ram_reg_0_i_168_n_10),
        .I3(add_ln35_10_reg_1339_reg_n_104),
        .I4(ram_reg_0_15),
        .I5(ram_reg_0_16),
        .O(add_ln35_10_reg_1339_reg_6));
  MUXF7 ram_reg_0_i_6__0
       (.I0(ram_reg_0_i_36__0_n_5),
        .I1(ram_reg_0_35),
        .O(ADDRARDADDR[9]),
        .S(ram_reg_0_25));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF028A)) 
    ram_reg_0_i_70
       (.I0(ram_reg_0),
        .I1(input_r_address0121_out),
        .I2(ram_reg_0_i_168_n_11),
        .I3(add_ln35_10_reg_1339_reg_n_105),
        .I4(ram_reg_0_13),
        .I5(ram_reg_0_14),
        .O(add_ln35_10_reg_1339_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF028A)) 
    ram_reg_0_i_74
       (.I0(ram_reg_0),
        .I1(input_r_address0121_out),
        .I2(ram_reg_0_i_168_n_12),
        .I3(add_ln35_10_reg_1339_reg_n_106),
        .I4(ram_reg_0_11),
        .I5(ram_reg_0_12),
        .O(add_ln35_10_reg_1339_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF028A)) 
    ram_reg_0_i_78
       (.I0(ram_reg_0),
        .I1(input_r_address0121_out),
        .I2(ram_reg_0_i_182_n_9),
        .I3(add_ln35_10_reg_1339_reg_n_107),
        .I4(ram_reg_0_9),
        .I5(ram_reg_0_10),
        .O(add_ln35_10_reg_1339_reg_3));
  LUT6 #(
    .INIT(64'h0000FFFF01EF01EF)) 
    ram_reg_0_i_78__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[9]),
        .I3(P[9]),
        .I4(ram_reg_0_i_36__0_0[9]),
        .I5(Q[0]),
        .O(ram_reg_0_i_78__0_n_5));
  MUXF7 ram_reg_0_i_7__0
       (.I0(ram_reg_0_i_38__0_n_5),
        .I1(ram_reg_0_34),
        .O(ADDRARDADDR[8]),
        .S(ram_reg_0_25));
  LUT6 #(
    .INIT(64'h0000FFFF01EF01EF)) 
    ram_reg_0_i_81__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[8]),
        .I3(P[8]),
        .I4(ram_reg_0_i_36__0_0[8]),
        .I5(Q[0]),
        .O(ram_reg_0_i_81__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF028A)) 
    ram_reg_0_i_82
       (.I0(ram_reg_0),
        .I1(input_r_address0121_out),
        .I2(ram_reg_0_i_182_n_10),
        .I3(add_ln35_10_reg_1339_reg_n_108),
        .I4(ram_reg_0_7),
        .I5(ram_reg_0_8),
        .O(add_ln35_10_reg_1339_reg_2));
  LUT6 #(
    .INIT(64'h0000FFFF01EF01EF)) 
    ram_reg_0_i_84__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[7]),
        .I3(P[7]),
        .I4(ram_reg_0_i_36__0_0[7]),
        .I5(Q[0]),
        .O(ram_reg_0_i_84__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF028A)) 
    ram_reg_0_i_86
       (.I0(ram_reg_0),
        .I1(input_r_address0121_out),
        .I2(ram_reg_0_i_182_n_11),
        .I3(add_ln35_10_reg_1339_reg_n_109),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_6),
        .O(add_ln35_10_reg_1339_reg_1));
  LUT6 #(
    .INIT(64'h0000FFFF01EF01EF)) 
    ram_reg_0_i_87
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[6]),
        .I3(P[6]),
        .I4(ram_reg_0_i_36__0_0[6]),
        .I5(Q[0]),
        .O(ram_reg_0_i_87_n_5));
  MUXF7 ram_reg_0_i_8__0
       (.I0(ram_reg_0_i_40_n_5),
        .I1(ram_reg_0_33),
        .O(ADDRARDADDR[7]),
        .S(ram_reg_0_25));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF028A)) 
    ram_reg_0_i_90
       (.I0(ram_reg_0),
        .I1(input_r_address0121_out),
        .I2(ram_reg_0_i_182_n_12),
        .I3(add_ln35_10_reg_1339_reg_n_110),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_4),
        .O(add_ln35_10_reg_1339_reg_0));
  LUT6 #(
    .INIT(64'h0000FFFF01EF01EF)) 
    ram_reg_0_i_90__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[5]),
        .I3(P[5]),
        .I4(ram_reg_0_i_36__0_0[5]),
        .I5(Q[0]),
        .O(ram_reg_0_i_90__0_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_93
       (.CI(ram_reg_0_i_98_n_5),
        .CO({NLW_ram_reg_0_i_93_CO_UNCONNECTED[3:1],ram_reg_0_i_93_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_i_197_n_5}),
        .O({NLW_ram_reg_0_i_93_O_UNCONNECTED[3:2],input_r_address1[13:12]}),
        .S({1'b0,1'b0,ram_reg_0_i_198_n_5,ram_reg_0_i_199_n_5}));
  LUT6 #(
    .INIT(64'h0000FFFF01EF01EF)) 
    ram_reg_0_i_93__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[4]),
        .I3(P[4]),
        .I4(ram_reg_0_i_36__0_0[4]),
        .I5(Q[0]),
        .O(ram_reg_0_i_93__0_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF01EF01EF)) 
    ram_reg_0_i_96__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[3]),
        .I3(P[3]),
        .I4(ram_reg_0_i_36__0_0[3]),
        .I5(Q[0]),
        .O(ram_reg_0_i_96__0_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_98
       (.CI(ram_reg_0_i_201_n_5),
        .CO({ram_reg_0_i_98_n_5,ram_reg_0_i_98_n_6,ram_reg_0_i_98_n_7,ram_reg_0_i_98_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_202_n_5,ram_reg_0_i_203_n_5,ram_reg_0_i_204_n_5,ram_reg_0_i_205_n_5}),
        .O(input_r_address1[11:8]),
        .S({ram_reg_0_i_206_n_5,ram_reg_0_i_207_n_5,ram_reg_0_i_208_n_5,ram_reg_0_i_209_n_5}));
  LUT6 #(
    .INIT(64'h0000FFFF01EF01EF)) 
    ram_reg_0_i_99__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[2]),
        .I3(P[2]),
        .I4(ram_reg_0_i_36__0_0[2]),
        .I5(Q[0]),
        .O(ram_reg_0_i_99__0_n_5));
  MUXF7 ram_reg_0_i_9__0
       (.I0(ram_reg_0_i_42__0_n_5),
        .I1(ram_reg_0_32),
        .O(ADDRARDADDR[6]),
        .S(ram_reg_0_25));
  MUXF7 ram_reg_1_i_1__0
       (.I0(ram_reg_1_i_3__0_n_5),
        .I1(ram_reg_1_0),
        .O(d0[3]),
        .S(ram_reg_0_36));
  MUXF7 ram_reg_1_i_2__0
       (.I0(ram_reg_1_i_5__0_n_5),
        .I1(ram_reg_1),
        .O(d0[2]),
        .S(ram_reg_0_36));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_1_i_3__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[3]),
        .I3(output_r_d0[3]),
        .I4(ram_reg_7_1[3]),
        .I5(Q[0]),
        .O(ram_reg_1_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_1_i_5__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[2]),
        .I3(output_r_d0[2]),
        .I4(ram_reg_7_1[2]),
        .I5(Q[0]),
        .O(ram_reg_1_i_5__0_n_5));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_2_i_10
       (.I0(add_ln41_1_reg_1359[5]),
        .I1(add_ln41_3_reg_1364[5]),
        .I2(add_ln41_8_reg_1394[5]),
        .O(ram_reg_2_i_10_n_5));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_2_i_11
       (.I0(add_ln41_1_reg_1359[4]),
        .I1(add_ln41_3_reg_1364[4]),
        .I2(add_ln41_8_reg_1394[4]),
        .O(ram_reg_2_i_11_n_5));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_2_i_12
       (.I0(add_ln41_1_reg_1359[3]),
        .I1(add_ln41_3_reg_1364[3]),
        .I2(add_ln41_8_reg_1394[3]),
        .O(ram_reg_2_i_12_n_5));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_2_i_13
       (.I0(add_ln41_1_reg_1359[7]),
        .I1(add_ln41_3_reg_1364[7]),
        .I2(add_ln41_8_reg_1394[7]),
        .I3(ram_reg_2_i_9_n_5),
        .O(ram_reg_2_i_13_n_5));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_2_i_14
       (.I0(add_ln41_1_reg_1359[6]),
        .I1(add_ln41_3_reg_1364[6]),
        .I2(add_ln41_8_reg_1394[6]),
        .I3(ram_reg_2_i_10_n_5),
        .O(ram_reg_2_i_14_n_5));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_2_i_15
       (.I0(add_ln41_1_reg_1359[5]),
        .I1(add_ln41_3_reg_1364[5]),
        .I2(add_ln41_8_reg_1394[5]),
        .I3(ram_reg_2_i_11_n_5),
        .O(ram_reg_2_i_15_n_5));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_2_i_16
       (.I0(add_ln41_1_reg_1359[4]),
        .I1(add_ln41_3_reg_1364[4]),
        .I2(add_ln41_8_reg_1394[4]),
        .I3(ram_reg_2_i_12_n_5),
        .O(ram_reg_2_i_16_n_5));
  MUXF7 ram_reg_2_i_1__0
       (.I0(ram_reg_2_i_3__0_n_5),
        .I1(ram_reg_2_0),
        .O(d0[5]),
        .S(ram_reg_0_36));
  MUXF7 ram_reg_2_i_2__0
       (.I0(ram_reg_2_i_5__0_n_5),
        .I1(ram_reg_2),
        .O(d0[4]),
        .S(ram_reg_0_36));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_2_i_3__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[5]),
        .I3(output_r_d0[5]),
        .I4(ram_reg_7_1[5]),
        .I5(Q[0]),
        .O(ram_reg_2_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_2_i_5__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[4]),
        .I3(output_r_d0[4]),
        .I4(ram_reg_7_1[4]),
        .I5(Q[0]),
        .O(ram_reg_2_i_5__0_n_5));
  CARRY4 ram_reg_2_i_7
       (.CI(ram_reg_0_i_108_n_5),
        .CO({ram_reg_2_i_7_n_5,ram_reg_2_i_7_n_6,ram_reg_2_i_7_n_7,ram_reg_2_i_7_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_2_i_9_n_5,ram_reg_2_i_10_n_5,ram_reg_2_i_11_n_5,ram_reg_2_i_12_n_5}),
        .O(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[7:4]),
        .S({ram_reg_2_i_13_n_5,ram_reg_2_i_14_n_5,ram_reg_2_i_15_n_5,ram_reg_2_i_16_n_5}));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_2_i_9
       (.I0(add_ln41_1_reg_1359[6]),
        .I1(add_ln41_3_reg_1364[6]),
        .I2(add_ln41_8_reg_1394[6]),
        .O(ram_reg_2_i_9_n_5));
  MUXF7 ram_reg_3_i_1__0
       (.I0(ram_reg_3_i_3__0_n_5),
        .I1(ram_reg_3_0),
        .O(d0[7]),
        .S(ram_reg_0_36));
  MUXF7 ram_reg_3_i_2__0
       (.I0(ram_reg_3_i_5__0_n_5),
        .I1(ram_reg_3),
        .O(d0[6]),
        .S(ram_reg_0_36));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_3_i_3__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[7]),
        .I3(output_r_d0[7]),
        .I4(ram_reg_7_1[7]),
        .I5(Q[0]),
        .O(ram_reg_3_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_3_i_5__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[6]),
        .I3(output_r_d0[6]),
        .I4(ram_reg_7_1[6]),
        .I5(Q[0]),
        .O(ram_reg_3_i_5__0_n_5));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_4_i_10
       (.I0(add_ln41_1_reg_1359[9]),
        .I1(add_ln41_3_reg_1364[9]),
        .I2(add_ln41_8_reg_1394[9]),
        .O(ram_reg_4_i_10_n_5));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_4_i_11
       (.I0(add_ln41_1_reg_1359[8]),
        .I1(add_ln41_3_reg_1364[8]),
        .I2(add_ln41_8_reg_1394[8]),
        .O(ram_reg_4_i_11_n_5));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_4_i_12
       (.I0(add_ln41_1_reg_1359[7]),
        .I1(add_ln41_3_reg_1364[7]),
        .I2(add_ln41_8_reg_1394[7]),
        .O(ram_reg_4_i_12_n_5));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_4_i_13
       (.I0(add_ln41_1_reg_1359[11]),
        .I1(add_ln41_3_reg_1364[11]),
        .I2(add_ln41_8_reg_1394[11]),
        .I3(ram_reg_4_i_9_n_5),
        .O(ram_reg_4_i_13_n_5));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_4_i_14
       (.I0(add_ln41_1_reg_1359[10]),
        .I1(add_ln41_3_reg_1364[10]),
        .I2(add_ln41_8_reg_1394[10]),
        .I3(ram_reg_4_i_10_n_5),
        .O(ram_reg_4_i_14_n_5));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_4_i_15
       (.I0(add_ln41_1_reg_1359[9]),
        .I1(add_ln41_3_reg_1364[9]),
        .I2(add_ln41_8_reg_1394[9]),
        .I3(ram_reg_4_i_11_n_5),
        .O(ram_reg_4_i_15_n_5));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_4_i_16
       (.I0(add_ln41_1_reg_1359[8]),
        .I1(add_ln41_3_reg_1364[8]),
        .I2(add_ln41_8_reg_1394[8]),
        .I3(ram_reg_4_i_12_n_5),
        .O(ram_reg_4_i_16_n_5));
  MUXF7 ram_reg_4_i_1__0
       (.I0(ram_reg_4_i_3__0_n_5),
        .I1(ram_reg_4_0),
        .O(d0[9]),
        .S(ram_reg_0_36));
  MUXF7 ram_reg_4_i_2__0
       (.I0(ram_reg_4_i_5__0_n_5),
        .I1(ram_reg_4),
        .O(d0[8]),
        .S(ram_reg_0_36));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_4_i_3__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[9]),
        .I3(output_r_d0[9]),
        .I4(ram_reg_7_1[9]),
        .I5(Q[0]),
        .O(ram_reg_4_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_4_i_5__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[8]),
        .I3(output_r_d0[8]),
        .I4(ram_reg_7_1[8]),
        .I5(Q[0]),
        .O(ram_reg_4_i_5__0_n_5));
  CARRY4 ram_reg_4_i_7
       (.CI(ram_reg_2_i_7_n_5),
        .CO({ram_reg_4_i_7_n_5,ram_reg_4_i_7_n_6,ram_reg_4_i_7_n_7,ram_reg_4_i_7_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_4_i_9_n_5,ram_reg_4_i_10_n_5,ram_reg_4_i_11_n_5,ram_reg_4_i_12_n_5}),
        .O(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[11:8]),
        .S({ram_reg_4_i_13_n_5,ram_reg_4_i_14_n_5,ram_reg_4_i_15_n_5,ram_reg_4_i_16_n_5}));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_4_i_9
       (.I0(add_ln41_1_reg_1359[10]),
        .I1(add_ln41_3_reg_1364[10]),
        .I2(add_ln41_8_reg_1394[10]),
        .O(ram_reg_4_i_9_n_5));
  MUXF7 ram_reg_5_i_1__0
       (.I0(ram_reg_5_i_3__0_n_5),
        .I1(ram_reg_5_0),
        .O(d0[11]),
        .S(ram_reg_0_36));
  MUXF7 ram_reg_5_i_2__0
       (.I0(ram_reg_5_i_5__0_n_5),
        .I1(ram_reg_5),
        .O(d0[10]),
        .S(ram_reg_0_36));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_5_i_3__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[11]),
        .I3(output_r_d0[11]),
        .I4(ram_reg_7_1[11]),
        .I5(Q[0]),
        .O(ram_reg_5_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_5_i_5__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[10]),
        .I3(output_r_d0[10]),
        .I4(ram_reg_7_1[10]),
        .I5(Q[0]),
        .O(ram_reg_5_i_5__0_n_5));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_6_i_10
       (.I0(add_ln41_1_reg_1359[12]),
        .I1(add_ln41_3_reg_1364[12]),
        .I2(add_ln41_8_reg_1394[12]),
        .O(ram_reg_6_i_10_n_5));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_6_i_11
       (.I0(add_ln41_1_reg_1359[11]),
        .I1(add_ln41_3_reg_1364[11]),
        .I2(add_ln41_8_reg_1394[11]),
        .O(ram_reg_6_i_11_n_5));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_6_i_12
       (.I0(add_ln41_8_reg_1394[14]),
        .I1(add_ln41_3_reg_1364[14]),
        .I2(add_ln41_1_reg_1359[14]),
        .I3(add_ln41_3_reg_1364[15]),
        .I4(add_ln41_1_reg_1359[15]),
        .I5(add_ln41_8_reg_1394[15]),
        .O(ram_reg_6_i_12_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_6_i_13
       (.I0(ram_reg_6_i_9_n_5),
        .I1(add_ln41_3_reg_1364[14]),
        .I2(add_ln41_1_reg_1359[14]),
        .I3(add_ln41_8_reg_1394[14]),
        .O(ram_reg_6_i_13_n_5));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_6_i_14
       (.I0(add_ln41_1_reg_1359[13]),
        .I1(add_ln41_3_reg_1364[13]),
        .I2(add_ln41_8_reg_1394[13]),
        .I3(ram_reg_6_i_10_n_5),
        .O(ram_reg_6_i_14_n_5));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_6_i_15
       (.I0(add_ln41_1_reg_1359[12]),
        .I1(add_ln41_3_reg_1364[12]),
        .I2(add_ln41_8_reg_1394[12]),
        .I3(ram_reg_6_i_11_n_5),
        .O(ram_reg_6_i_15_n_5));
  MUXF7 ram_reg_6_i_1__0
       (.I0(ram_reg_6_i_3__0_n_5),
        .I1(ram_reg_6_0),
        .O(d0[13]),
        .S(ram_reg_0_36));
  MUXF7 ram_reg_6_i_2__0
       (.I0(ram_reg_6_i_5__0_n_5),
        .I1(ram_reg_6),
        .O(d0[12]),
        .S(ram_reg_0_36));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_6_i_3__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[13]),
        .I3(output_r_d0[13]),
        .I4(ram_reg_7_1[13]),
        .I5(Q[0]),
        .O(ram_reg_6_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_6_i_5__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[12]),
        .I3(output_r_d0[12]),
        .I4(ram_reg_7_1[12]),
        .I5(Q[0]),
        .O(ram_reg_6_i_5__0_n_5));
  CARRY4 ram_reg_6_i_7
       (.CI(ram_reg_4_i_7_n_5),
        .CO({NLW_ram_reg_6_i_7_CO_UNCONNECTED[3],ram_reg_6_i_7_n_6,ram_reg_6_i_7_n_7,ram_reg_6_i_7_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_6_i_9_n_5,ram_reg_6_i_10_n_5,ram_reg_6_i_11_n_5}),
        .O(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[15:12]),
        .S({ram_reg_6_i_12_n_5,ram_reg_6_i_13_n_5,ram_reg_6_i_14_n_5,ram_reg_6_i_15_n_5}));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_6_i_9
       (.I0(add_ln41_1_reg_1359[13]),
        .I1(add_ln41_3_reg_1364[13]),
        .I2(add_ln41_8_reg_1394[13]),
        .O(ram_reg_6_i_9_n_5));
  MUXF7 ram_reg_7_i_1__0
       (.I0(ram_reg_7_i_3__0_n_5),
        .I1(ram_reg_7_0),
        .O(d0[15]),
        .S(ram_reg_0_36));
  MUXF7 ram_reg_7_i_2__0
       (.I0(ram_reg_7_i_5__0_n_5),
        .I1(ram_reg_7),
        .O(d0[14]),
        .S(ram_reg_0_36));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_7_i_3__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[15]),
        .I3(output_r_d0[15]),
        .I4(ram_reg_7_1[15]),
        .I5(Q[0]),
        .O(ram_reg_7_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000FE10FE10)) 
    ram_reg_7_i_5__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0[14]),
        .I3(output_r_d0[14]),
        .I4(ram_reg_7_1[14]),
        .I5(Q[0]),
        .O(ram_reg_7_i_5__0_n_5));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln23_1_reg_1299[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I3(icmp_ln23_reg_1082),
        .O(select_ln23_1_reg_1299));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln23_1_reg_1299[9]_i_2 
       (.I0(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .O(reg_3112));
  FDSE \select_ln23_1_reg_1299_reg[0] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(add_ln23_5_reg_1130[0]),
        .Q(\select_ln23_1_reg_1299_reg_n_5_[0] ),
        .S(select_ln23_1_reg_1299));
  FDRE \select_ln23_1_reg_1299_reg[1] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(add_ln23_5_reg_1130[1]),
        .Q(\select_ln23_1_reg_1299_reg_n_5_[1] ),
        .R(select_ln23_1_reg_1299));
  FDRE \select_ln23_1_reg_1299_reg[2] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(add_ln23_5_reg_1130[2]),
        .Q(\select_ln23_1_reg_1299_reg_n_5_[2] ),
        .R(select_ln23_1_reg_1299));
  FDRE \select_ln23_1_reg_1299_reg[3] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(add_ln23_5_reg_1130[3]),
        .Q(\select_ln23_1_reg_1299_reg_n_5_[3] ),
        .R(select_ln23_1_reg_1299));
  FDRE \select_ln23_1_reg_1299_reg[4] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(add_ln23_5_reg_1130[4]),
        .Q(\select_ln23_1_reg_1299_reg_n_5_[4] ),
        .R(select_ln23_1_reg_1299));
  FDRE \select_ln23_1_reg_1299_reg[5] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(add_ln23_5_reg_1130[5]),
        .Q(\select_ln23_1_reg_1299_reg_n_5_[5] ),
        .R(select_ln23_1_reg_1299));
  FDRE \select_ln23_1_reg_1299_reg[6] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(add_ln23_5_reg_1130[6]),
        .Q(\select_ln23_1_reg_1299_reg_n_5_[6] ),
        .R(select_ln23_1_reg_1299));
  FDRE \select_ln23_1_reg_1299_reg[7] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(add_ln23_5_reg_1130[7]),
        .Q(\select_ln23_1_reg_1299_reg_n_5_[7] ),
        .R(select_ln23_1_reg_1299));
  FDRE \select_ln23_1_reg_1299_reg[8] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(add_ln23_5_reg_1130[8]),
        .Q(\select_ln23_1_reg_1299_reg_n_5_[8] ),
        .R(select_ln23_1_reg_1299));
  FDRE \select_ln23_1_reg_1299_reg[9] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(add_ln23_5_reg_1130[9]),
        .Q(\select_ln23_1_reg_1299_reg_n_5_[9] ),
        .R(select_ln23_1_reg_1299));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1253[0]_i_1 
       (.I0(out_h_reg_1106[0]),
        .I1(select_ln29_18_reg_1100),
        .I2(select_ln29_reg_1090[0]),
        .O(select_ln23_fu_633_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1253[1]_i_1 
       (.I0(out_h_reg_1106[1]),
        .I1(select_ln29_18_reg_1100),
        .I2(select_ln29_reg_1090[1]),
        .O(select_ln23_fu_633_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1253[2]_i_1 
       (.I0(out_h_reg_1106[2]),
        .I1(select_ln29_18_reg_1100),
        .I2(select_ln29_reg_1090[2]),
        .O(select_ln23_fu_633_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1253[3]_i_1 
       (.I0(out_h_reg_1106[3]),
        .I1(select_ln29_18_reg_1100),
        .I2(select_ln29_reg_1090[3]),
        .O(select_ln23_fu_633_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_reg_1253[4]_i_1 
       (.I0(out_h_reg_1106[4]),
        .I1(select_ln29_18_reg_1100),
        .I2(select_ln29_reg_1090[4]),
        .O(select_ln23_fu_633_p3[4]));
  FDRE \select_ln23_reg_1253_reg[0] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(select_ln23_fu_633_p3[0]),
        .Q(select_ln23_reg_1253[0]),
        .R(1'b0));
  FDRE \select_ln23_reg_1253_reg[1] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(select_ln23_fu_633_p3[1]),
        .Q(select_ln23_reg_1253[1]),
        .R(1'b0));
  FDRE \select_ln23_reg_1253_reg[2] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(select_ln23_fu_633_p3[2]),
        .Q(select_ln23_reg_1253[2]),
        .R(1'b0));
  FDRE \select_ln23_reg_1253_reg[3] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(select_ln23_fu_633_p3[3]),
        .Q(select_ln23_reg_1253[3]),
        .R(1'b0));
  FDRE \select_ln23_reg_1253_reg[4] 
       (.C(ap_clk),
        .CE(reg_3112),
        .D(select_ln23_fu_633_p3[4]),
        .Q(select_ln23_reg_1253[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_13_reg_1208[0]_i_1 
       (.I0(out_d_reg_1077[0]),
        .I1(out_d_0_reg_266[0]),
        .I2(icmp_ln23_reg_1082),
        .O(\select_ln29_13_reg_1208[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_13_reg_1208[1]_i_1 
       (.I0(out_d_reg_1077[1]),
        .I1(out_d_0_reg_266[1]),
        .I2(icmp_ln23_reg_1082),
        .O(\select_ln29_13_reg_1208[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_13_reg_1208[2]_i_1 
       (.I0(out_d_reg_1077[2]),
        .I1(out_d_0_reg_266[2]),
        .I2(icmp_ln23_reg_1082),
        .O(\select_ln29_13_reg_1208[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_13_reg_1208[3]_i_1 
       (.I0(out_d_reg_1077[3]),
        .I1(out_d_0_reg_266[3]),
        .I2(icmp_ln23_reg_1082),
        .O(\select_ln29_13_reg_1208[3]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln29_13_reg_1208[4]_i_1 
       (.I0(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(reg_3111));
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_13_reg_1208[4]_i_2 
       (.I0(out_d_reg_1077[4]),
        .I1(out_d_0_reg_266[4]),
        .I2(icmp_ln23_reg_1082),
        .O(\select_ln29_13_reg_1208[4]_i_2_n_5 ));
  FDRE \select_ln29_13_reg_1208_reg[0] 
       (.C(ap_clk),
        .CE(reg_3111),
        .D(\select_ln29_13_reg_1208[0]_i_1_n_5 ),
        .Q(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln29_13_reg_1208_reg[1] 
       (.C(ap_clk),
        .CE(reg_3111),
        .D(\select_ln29_13_reg_1208[1]_i_1_n_5 ),
        .Q(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln29_13_reg_1208_reg[2] 
       (.C(ap_clk),
        .CE(reg_3111),
        .D(\select_ln29_13_reg_1208[2]_i_1_n_5 ),
        .Q(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln29_13_reg_1208_reg[3] 
       (.C(ap_clk),
        .CE(reg_3111),
        .D(\select_ln29_13_reg_1208[3]_i_1_n_5 ),
        .Q(\select_ln29_13_reg_1208_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln29_13_reg_1208_reg[4] 
       (.C(ap_clk),
        .CE(reg_3111),
        .D(\select_ln29_13_reg_1208[4]_i_2_n_5 ),
        .Q(select_ln29_13_reg_1208),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000009000000)) 
    \select_ln29_18_reg_1100[0]_i_1 
       (.I0(ap_phi_mux_out_w_0_phi_fu_304_p4[4]),
        .I1(tmp_4_reg_1053[13]),
        .I2(ap_phi_mux_out_w_0_phi_fu_304_p4[0]),
        .I3(\select_ln29_18_reg_1100[0]_i_2_n_5 ),
        .I4(ap_phi_mux_out_w_0_phi_fu_304_p4[3]),
        .I5(p_0_in),
        .O(\select_ln29_18_reg_1100[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hA5C3A50000C30000)) 
    \select_ln29_18_reg_1100[0]_i_2 
       (.I0(out_w_reg_1192[1]),
        .I1(out_w_0_reg_300[1]),
        .I2(tmp_4_reg_1053[11]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(out_w_0_reg_300[2]),
        .I5(out_w_reg_1192[2]),
        .O(\select_ln29_18_reg_1100[0]_i_2_n_5 ));
  FDRE \select_ln29_18_reg_1100_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(select_ln29_18_reg_1100),
        .Q(select_ln29_18_reg_1100_pp0_iter1_reg),
        .R(1'b0));
  FDRE \select_ln29_18_reg_1100_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .Q(select_ln29_18_reg_1100),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \select_ln29_reg_1090[0]_i_1 
       (.I0(select_ln23_reg_1253[0]),
        .I1(out_h_0_reg_289[0]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[0]));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \select_ln29_reg_1090[1]_i_1 
       (.I0(select_ln23_reg_1253[1]),
        .I1(out_h_0_reg_289[1]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[1]));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \select_ln29_reg_1090[2]_i_1 
       (.I0(select_ln23_reg_1253[2]),
        .I1(out_h_0_reg_289[2]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[2]));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \select_ln29_reg_1090[3]_i_1 
       (.I0(select_ln23_reg_1253[3]),
        .I1(out_h_0_reg_289[3]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln29_reg_1090[4]_i_1 
       (.I0(p_0_in),
        .I1(icmp_ln22_fu_396_p2),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .O(\select_ln29_reg_1090[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \select_ln29_reg_1090[4]_i_2 
       (.I0(select_ln23_reg_1253[4]),
        .I1(out_h_0_reg_289[4]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(ap_phi_mux_out_h_0_phi_fu_293_p4[4]));
  FDRE \select_ln29_reg_1090_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .Q(select_ln29_reg_1090[0]),
        .R(\select_ln29_reg_1090[4]_i_1_n_5 ));
  FDRE \select_ln29_reg_1090_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .Q(select_ln29_reg_1090[1]),
        .R(\select_ln29_reg_1090[4]_i_1_n_5 ));
  FDRE \select_ln29_reg_1090_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .Q(select_ln29_reg_1090[2]),
        .R(\select_ln29_reg_1090[4]_i_1_n_5 ));
  FDRE \select_ln29_reg_1090_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[3]),
        .Q(select_ln29_reg_1090[3]),
        .R(\select_ln29_reg_1090[4]_i_1_n_5 ));
  FDRE \select_ln29_reg_1090_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[4]),
        .Q(select_ln29_reg_1090[4]),
        .R(\select_ln29_reg_1090[4]_i_1_n_5 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_0_0_mid2_reg_1135_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp5_0_0_mid2_reg_1135_reg_i_3_n_5,tmp5_0_0_mid2_reg_1135_reg_i_4_n_5,tmp5_0_0_mid2_reg_1135_reg_i_5_n_5,tmp5_0_0_mid2_reg_1135_reg_i_6_n_5,tmp5_0_0_mid2_reg_1135_reg_i_7_n_5,tmp5_0_0_mid2_reg_1135_reg_i_8_n_5,tmp5_0_0_mid2_reg_1135_reg_i_9_n_5,tmp5_0_0_mid2_reg_1135_reg_i_10_n_5,tmp5_0_0_mid2_reg_1135_reg_i_11_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_0_0_mid2_reg_1135_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_0_0_mid2_reg_1135_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_0_0_mid2_reg_1135_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_0_0_mid2_reg_1135_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln23_5_reg_11300),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm119_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp5_0_0_mid2_reg_1135_reg_i_2_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_0_0_mid2_reg_1135_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_0_0_mid2_reg_1135_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_0_0_mid2_reg_1135_reg_P_UNCONNECTED[47:14],tmp5_0_0_mid2_reg_1135_reg_n_97,tmp5_0_0_mid2_reg_1135_reg_n_98,tmp5_0_0_mid2_reg_1135_reg_n_99,tmp5_0_0_mid2_reg_1135_reg_n_100,tmp5_0_0_mid2_reg_1135_reg_n_101,tmp5_0_0_mid2_reg_1135_reg_n_102,tmp5_0_0_mid2_reg_1135_reg_n_103,tmp5_0_0_mid2_reg_1135_reg_n_104,tmp5_0_0_mid2_reg_1135_reg_n_105,tmp5_0_0_mid2_reg_1135_reg_n_106,tmp5_0_0_mid2_reg_1135_reg_n_107,tmp5_0_0_mid2_reg_1135_reg_n_108,tmp5_0_0_mid2_reg_1135_reg_n_109,tmp5_0_0_mid2_reg_1135_reg_n_110}),
        .PATTERNBDETECT(NLW_tmp5_0_0_mid2_reg_1135_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_0_0_mid2_reg_1135_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_0_0_mid2_reg_1135_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_0_0_mid2_reg_1135_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp5_0_0_mid2_reg_1135_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm119_out));
  LUT6 #(
    .INIT(64'h7888787778777888)) 
    tmp5_0_0_mid2_reg_1135_reg_i_10
       (.I0(select_ln29_fu_412_p3),
        .I1(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .I2(mul_ln35_1_fu_424_p2[1]),
        .I3(p_0_in),
        .I4(mul_ln35_fu_381_p2[1]),
        .I5(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_10_n_5));
  LUT5 #(
    .INIT(32'h9A9A99AA)) 
    tmp5_0_0_mid2_reg_1135_reg_i_11
       (.I0(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .I1(p_0_in),
        .I2(select_ln23_reg_1253[0]),
        .I3(out_h_0_reg_289[0]),
        .I4(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_11_n_5));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_12
       (.CI(tmp5_0_0_mid2_reg_1135_reg_i_16_n_5),
        .CO({NLW_tmp5_0_0_mid2_reg_1135_reg_i_12_CO_UNCONNECTED[3],tmp5_0_0_mid2_reg_1135_reg_i_12_n_6,tmp5_0_0_mid2_reg_1135_reg_i_12_n_7,tmp5_0_0_mid2_reg_1135_reg_i_12_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_0_0_mid1_fu_481_p2[8:5]),
        .S(select_ln29_14_fu_429_p3));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_13
       (.CI(tmp5_0_0_mid2_reg_1135_reg_i_15_n_5),
        .CO({NLW_tmp5_0_0_mid2_reg_1135_reg_i_13_CO_UNCONNECTED[3:2],tmp5_0_0_mid2_reg_1135_reg_i_13_n_7,tmp5_0_0_mid2_reg_1135_reg_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_0_0_mid2_reg_1135_reg_i_25_n_5,tmp5_0_0_mid2_reg_1135_reg_i_26_n_5}),
        .O({NLW_tmp5_0_0_mid2_reg_1135_reg_i_13_O_UNCONNECTED[3],mul_ln35_1_fu_424_p2[8:6]}),
        .S({1'b0,tmp5_0_0_mid2_reg_1135_reg_i_27_n_5,tmp5_0_0_mid2_reg_1135_reg_i_28_n_5,tmp5_0_0_mid2_reg_1135_reg_i_29_n_5}));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_14
       (.CI(tmp5_0_0_mid2_reg_1135_reg_i_17_n_5),
        .CO({NLW_tmp5_0_0_mid2_reg_1135_reg_i_14_CO_UNCONNECTED[3],tmp5_0_0_mid2_reg_1135_reg_i_14_n_6,tmp5_0_0_mid2_reg_1135_reg_i_14_n_7,tmp5_0_0_mid2_reg_1135_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_0_0_fu_390_p2[8:5]),
        .S(mul_ln35_fu_381_p2[8:5]));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_15
       (.CI(1'b0),
        .CO({tmp5_0_0_mid2_reg_1135_reg_i_15_n_5,tmp5_0_0_mid2_reg_1135_reg_i_15_n_6,tmp5_0_0_mid2_reg_1135_reg_i_15_n_7,tmp5_0_0_mid2_reg_1135_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI({tmp5_0_0_mid2_reg_1135_reg_i_32_n_5,tmp5_0_0_mid2_reg_1135_reg_i_33_n_12,tmp5_0_0_mid2_reg_1135_reg_i_19_n_9,1'b0}),
        .O(mul_ln35_1_fu_424_p2[5:2]),
        .S({tmp5_0_0_mid2_reg_1135_reg_i_34_n_5,tmp5_0_0_mid2_reg_1135_reg_i_35_n_5,tmp5_0_0_mid2_reg_1135_reg_i_19_n_9,tmp5_0_0_mid2_reg_1135_reg_i_19_n_10}));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_16
       (.CI(1'b0),
        .CO({tmp5_0_0_mid2_reg_1135_reg_i_16_n_5,tmp5_0_0_mid2_reg_1135_reg_i_16_n_6,tmp5_0_0_mid2_reg_1135_reg_i_16_n_7,tmp5_0_0_mid2_reg_1135_reg_i_16_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln35_3_cast_mid_fu_477_p1[4:1]),
        .O({tmp_0_0_mid1_fu_481_p2[4:2],NLW_tmp5_0_0_mid2_reg_1135_reg_i_16_O_UNCONNECTED[0]}),
        .S({tmp5_0_0_mid2_reg_1135_reg_i_36_n_5,tmp5_0_0_mid2_reg_1135_reg_i_37_n_5,tmp5_0_0_mid2_reg_1135_reg_i_38_n_5,tmp_0_0_mid1_fu_481_p2[1]}));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_17
       (.CI(1'b0),
        .CO({tmp5_0_0_mid2_reg_1135_reg_i_17_n_5,tmp5_0_0_mid2_reg_1135_reg_i_17_n_6,tmp5_0_0_mid2_reg_1135_reg_i_17_n_7,tmp5_0_0_mid2_reg_1135_reg_i_17_n_8}),
        .CYINIT(1'b0),
        .DI(mul_ln35_fu_381_p2[4:1]),
        .O({tmp_0_0_fu_390_p2[4:2],NLW_tmp5_0_0_mid2_reg_1135_reg_i_17_O_UNCONNECTED[0]}),
        .S({tmp5_0_0_mid2_reg_1135_reg_i_40_n_5,tmp5_0_0_mid2_reg_1135_reg_i_41_n_5,tmp5_0_0_mid2_reg_1135_reg_i_42_n_5,tmp_0_0_fu_390_p2[1]}));
  LUT6 #(
    .INIT(64'h00000000FF40BF00)) 
    tmp5_0_0_mid2_reg_1135_reg_i_18
       (.I0(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(out_h_0_reg_289[0]),
        .I4(select_ln23_reg_1253[0]),
        .I5(p_0_in),
        .O(select_ln29_fu_412_p3));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_19
       (.CI(1'b0),
        .CO({tmp5_0_0_mid2_reg_1135_reg_i_19_n_5,tmp5_0_0_mid2_reg_1135_reg_i_19_n_6,tmp5_0_0_mid2_reg_1135_reg_i_19_n_7,tmp5_0_0_mid2_reg_1135_reg_i_19_n_8}),
        .CYINIT(1'b0),
        .DI({tmp5_0_0_mid2_reg_1135_reg_i_44_n_5,tmp5_0_0_mid2_reg_1135_reg_i_45_n_5,tmp5_0_0_mid2_reg_1135_reg_i_46_n_5,1'b0}),
        .O({tmp5_0_0_mid2_reg_1135_reg_i_19_n_9,tmp5_0_0_mid2_reg_1135_reg_i_19_n_10,mul_ln35_1_fu_424_p2[1],NLW_tmp5_0_0_mid2_reg_1135_reg_i_19_O_UNCONNECTED[0]}),
        .S({tmp5_0_0_mid2_reg_1135_reg_i_47_n_5,tmp5_0_0_mid2_reg_1135_reg_i_48_n_5,tmp5_0_0_mid2_reg_1135_reg_i_49_n_5,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp5_0_0_mid2_reg_1135_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_2_n_5));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_20
       (.CI(1'b0),
        .CO({tmp5_0_0_mid2_reg_1135_reg_i_20_n_5,tmp5_0_0_mid2_reg_1135_reg_i_20_n_6,tmp5_0_0_mid2_reg_1135_reg_i_20_n_7,tmp5_0_0_mid2_reg_1135_reg_i_20_n_8}),
        .CYINIT(1'b0),
        .DI({tmp5_0_0_mid2_reg_1135_reg_i_50_n_5,tmp5_0_0_mid2_reg_1135_reg_i_51_n_5,tmp5_0_0_mid2_reg_1135_reg_i_52_n_5,1'b0}),
        .O({tmp5_0_0_mid2_reg_1135_reg_i_20_n_9,tmp5_0_0_mid2_reg_1135_reg_i_20_n_10,mul_ln35_fu_381_p2[1],NLW_tmp5_0_0_mid2_reg_1135_reg_i_20_O_UNCONNECTED[0]}),
        .S({tmp5_0_0_mid2_reg_1135_reg_i_53_n_5,tmp5_0_0_mid2_reg_1135_reg_i_54_n_5,tmp5_0_0_mid2_reg_1135_reg_i_55_n_5,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp5_0_0_mid2_reg_1135_reg_i_21
       (.I0(mul_ln35_1_fu_424_p2[8]),
        .I1(mul_ln35_fu_381_p2[8]),
        .I2(p_0_in),
        .O(select_ln29_14_fu_429_p3[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp5_0_0_mid2_reg_1135_reg_i_22
       (.I0(mul_ln35_1_fu_424_p2[7]),
        .I1(mul_ln35_fu_381_p2[7]),
        .I2(p_0_in),
        .O(select_ln29_14_fu_429_p3[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp5_0_0_mid2_reg_1135_reg_i_23
       (.I0(mul_ln35_1_fu_424_p2[6]),
        .I1(mul_ln35_fu_381_p2[6]),
        .I2(p_0_in),
        .O(select_ln29_14_fu_429_p3[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    tmp5_0_0_mid2_reg_1135_reg_i_24
       (.I0(mul_ln35_1_fu_424_p2[5]),
        .I1(mul_ln35_fu_381_p2[5]),
        .I2(p_0_in),
        .O(select_ln29_14_fu_429_p3[5]));
  LUT4 #(
    .INIT(16'hA880)) 
    tmp5_0_0_mid2_reg_1135_reg_i_25
       (.I0(tmp_4_reg_1053[13]),
        .I1(B[3]),
        .I2(B[4]),
        .I3(tmp5_0_0_mid2_reg_1135_reg_i_33_n_10),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_25_n_5));
  LUT4 #(
    .INIT(16'hA880)) 
    tmp5_0_0_mid2_reg_1135_reg_i_26
       (.I0(tmp_4_reg_1053[13]),
        .I1(B[3]),
        .I2(B[4]),
        .I3(tmp5_0_0_mid2_reg_1135_reg_i_33_n_11),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_26_n_5));
  LUT4 #(
    .INIT(16'h1788)) 
    tmp5_0_0_mid2_reg_1135_reg_i_27
       (.I0(B[3]),
        .I1(tmp5_0_0_mid2_reg_1135_reg_i_33_n_5),
        .I2(tmp_4_reg_1053[13]),
        .I3(B[4]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_27_n_5));
  LUT5 #(
    .INIT(32'h78878778)) 
    tmp5_0_0_mid2_reg_1135_reg_i_28
       (.I0(tmp_4_reg_1053[13]),
        .I1(B[4]),
        .I2(tmp5_0_0_mid2_reg_1135_reg_i_25_n_5),
        .I3(tmp5_0_0_mid2_reg_1135_reg_i_33_n_5),
        .I4(B[3]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_28_n_5));
  LUT5 #(
    .INIT(32'h28D7D728)) 
    tmp5_0_0_mid2_reg_1135_reg_i_29
       (.I0(tmp_4_reg_1053[13]),
        .I1(B[3]),
        .I2(B[4]),
        .I3(tmp5_0_0_mid2_reg_1135_reg_i_33_n_10),
        .I4(tmp5_0_0_mid2_reg_1135_reg_i_26_n_5),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_29_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp5_0_0_mid2_reg_1135_reg_i_3
       (.I0(tmp_0_0_mid1_fu_481_p2[8]),
        .I1(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .I2(mul_ln35_1_fu_424_p2[8]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_390_p2[8]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_3_n_5));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_30
       (.CI(tmp5_0_0_mid2_reg_1135_reg_i_31_n_5),
        .CO({NLW_tmp5_0_0_mid2_reg_1135_reg_i_30_CO_UNCONNECTED[3:2],tmp5_0_0_mid2_reg_1135_reg_i_30_n_7,tmp5_0_0_mid2_reg_1135_reg_i_30_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp5_0_0_mid2_reg_1135_reg_i_56_n_5,tmp5_0_0_mid2_reg_1135_reg_i_57_n_5}),
        .O({NLW_tmp5_0_0_mid2_reg_1135_reg_i_30_O_UNCONNECTED[3],mul_ln35_fu_381_p2[8:6]}),
        .S({1'b0,tmp5_0_0_mid2_reg_1135_reg_i_58_n_5,tmp5_0_0_mid2_reg_1135_reg_i_59_n_5,tmp5_0_0_mid2_reg_1135_reg_i_60_n_5}));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_31
       (.CI(1'b0),
        .CO({tmp5_0_0_mid2_reg_1135_reg_i_31_n_5,tmp5_0_0_mid2_reg_1135_reg_i_31_n_6,tmp5_0_0_mid2_reg_1135_reg_i_31_n_7,tmp5_0_0_mid2_reg_1135_reg_i_31_n_8}),
        .CYINIT(1'b0),
        .DI({tmp5_0_0_mid2_reg_1135_reg_i_61_n_5,tmp5_0_0_mid2_reg_1135_reg_i_62_n_12,tmp5_0_0_mid2_reg_1135_reg_i_20_n_9,1'b0}),
        .O(mul_ln35_fu_381_p2[5:2]),
        .S({tmp5_0_0_mid2_reg_1135_reg_i_63_n_5,tmp5_0_0_mid2_reg_1135_reg_i_64_n_5,tmp5_0_0_mid2_reg_1135_reg_i_20_n_9,tmp5_0_0_mid2_reg_1135_reg_i_20_n_10}));
  LUT4 #(
    .INIT(16'hD728)) 
    tmp5_0_0_mid2_reg_1135_reg_i_32
       (.I0(tmp_4_reg_1053[13]),
        .I1(B[3]),
        .I2(B[4]),
        .I3(tmp5_0_0_mid2_reg_1135_reg_i_33_n_11),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_32_n_5));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_33
       (.CI(tmp5_0_0_mid2_reg_1135_reg_i_19_n_5),
        .CO({tmp5_0_0_mid2_reg_1135_reg_i_33_n_5,NLW_tmp5_0_0_mid2_reg_1135_reg_i_33_CO_UNCONNECTED[2],tmp5_0_0_mid2_reg_1135_reg_i_33_n_7,tmp5_0_0_mid2_reg_1135_reg_i_33_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp5_0_0_mid2_reg_1135_reg_i_65_n_5,tmp5_0_0_mid2_reg_1135_reg_i_66_n_5,tmp5_0_0_mid2_reg_1135_reg_i_66_n_5}),
        .O({NLW_tmp5_0_0_mid2_reg_1135_reg_i_33_O_UNCONNECTED[3],tmp5_0_0_mid2_reg_1135_reg_i_33_n_10,tmp5_0_0_mid2_reg_1135_reg_i_33_n_11,tmp5_0_0_mid2_reg_1135_reg_i_33_n_12}),
        .S({1'b1,tmp5_0_0_mid2_reg_1135_reg_i_67_n_5,tmp5_0_0_mid2_reg_1135_reg_i_68_n_5,tmp5_0_0_mid2_reg_1135_reg_i_69_n_5}));
  LUT4 #(
    .INIT(16'hD728)) 
    tmp5_0_0_mid2_reg_1135_reg_i_34
       (.I0(tmp_4_reg_1053[13]),
        .I1(B[3]),
        .I2(B[4]),
        .I3(tmp5_0_0_mid2_reg_1135_reg_i_33_n_11),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_34_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    tmp5_0_0_mid2_reg_1135_reg_i_35
       (.I0(tmp_4_reg_1053[13]),
        .I1(B[3]),
        .I2(tmp5_0_0_mid2_reg_1135_reg_i_33_n_12),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_35_n_5));
  LUT4 #(
    .INIT(16'h569A)) 
    tmp5_0_0_mid2_reg_1135_reg_i_36
       (.I0(zext_ln35_3_cast_mid_fu_477_p1[4]),
        .I1(p_0_in),
        .I2(mul_ln35_fu_381_p2[4]),
        .I3(mul_ln35_1_fu_424_p2[4]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_36_n_5));
  LUT4 #(
    .INIT(16'h569A)) 
    tmp5_0_0_mid2_reg_1135_reg_i_37
       (.I0(zext_ln35_3_cast_mid_fu_477_p1[3]),
        .I1(p_0_in),
        .I2(mul_ln35_fu_381_p2[3]),
        .I3(mul_ln35_1_fu_424_p2[3]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_37_n_5));
  LUT4 #(
    .INIT(16'h569A)) 
    tmp5_0_0_mid2_reg_1135_reg_i_38
       (.I0(zext_ln35_3_cast_mid_fu_477_p1[2]),
        .I1(p_0_in),
        .I2(mul_ln35_fu_381_p2[2]),
        .I3(mul_ln35_1_fu_424_p2[2]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_38_n_5));
  LUT4 #(
    .INIT(16'h569A)) 
    tmp5_0_0_mid2_reg_1135_reg_i_39
       (.I0(zext_ln35_3_cast_mid_fu_477_p1[1]),
        .I1(p_0_in),
        .I2(mul_ln35_fu_381_p2[1]),
        .I3(mul_ln35_1_fu_424_p2[1]),
        .O(tmp_0_0_mid1_fu_481_p2[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp5_0_0_mid2_reg_1135_reg_i_4
       (.I0(tmp_0_0_mid1_fu_481_p2[7]),
        .I1(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .I2(mul_ln35_1_fu_424_p2[7]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_390_p2[7]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_4_n_5));
  LUT6 #(
    .INIT(64'h55559AAA6555AAAA)) 
    tmp5_0_0_mid2_reg_1135_reg_i_40
       (.I0(mul_ln35_fu_381_p2[4]),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(out_h_0_reg_289[4]),
        .I5(select_ln23_reg_1253[4]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_40_n_5));
  LUT6 #(
    .INIT(64'h55559AAA6555AAAA)) 
    tmp5_0_0_mid2_reg_1135_reg_i_41
       (.I0(mul_ln35_fu_381_p2[3]),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(out_h_0_reg_289[3]),
        .I5(select_ln23_reg_1253[3]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_41_n_5));
  LUT6 #(
    .INIT(64'h55559AAA6555AAAA)) 
    tmp5_0_0_mid2_reg_1135_reg_i_42
       (.I0(mul_ln35_fu_381_p2[2]),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(out_h_0_reg_289[2]),
        .I5(select_ln23_reg_1253[2]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_42_n_5));
  LUT6 #(
    .INIT(64'h55559AAA6555AAAA)) 
    tmp5_0_0_mid2_reg_1135_reg_i_43
       (.I0(mul_ln35_fu_381_p2[1]),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(out_h_0_reg_289[1]),
        .I5(select_ln23_reg_1253[1]),
        .O(tmp_0_0_fu_390_p2[1]));
  LUT6 #(
    .INIT(64'h220A220A88A0220A)) 
    tmp5_0_0_mid2_reg_1135_reg_i_44
       (.I0(tmp_4_reg_1053[13]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I2(out_d_0_reg_266[2]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(\zext_ln41_1_reg_1063[1]_i_1_n_5 ),
        .I5(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_44_n_5));
  LUT6 #(
    .INIT(64'h353AC5CA00000000)) 
    tmp5_0_0_mid2_reg_1135_reg_i_45
       (.I0(out_d_0_reg_266[0]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(out_d_0_reg_266[1]),
        .I4(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I5(tmp_4_reg_1053[13]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_45_n_5));
  LUT6 #(
    .INIT(64'h0A0A0A0A220A0A0A)) 
    tmp5_0_0_mid2_reg_1135_reg_i_46
       (.I0(tmp_4_reg_1053[13]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .I2(out_d_0_reg_266[0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_46_n_5));
  LUT6 #(
    .INIT(64'h220A220A88A0220A)) 
    tmp5_0_0_mid2_reg_1135_reg_i_47
       (.I0(tmp_4_reg_1053[13]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I2(out_d_0_reg_266[2]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(\zext_ln41_1_reg_1063[1]_i_1_n_5 ),
        .I5(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_47_n_5));
  LUT4 #(
    .INIT(16'h3050)) 
    tmp5_0_0_mid2_reg_1135_reg_i_48
       (.I0(out_d_0_reg_266[1]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I2(tmp_4_reg_1053[13]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_48_n_5));
  LUT6 #(
    .INIT(64'h0A0A0A0A220A0A0A)) 
    tmp5_0_0_mid2_reg_1135_reg_i_49
       (.I0(tmp_4_reg_1053[13]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .I2(out_d_0_reg_266[0]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_49_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp5_0_0_mid2_reg_1135_reg_i_5
       (.I0(tmp_0_0_mid1_fu_481_p2[6]),
        .I1(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .I2(mul_ln35_1_fu_424_p2[6]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_390_p2[6]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_5_n_5));
  LUT6 #(
    .INIT(64'h6363639393639393)) 
    tmp5_0_0_mid2_reg_1135_reg_i_50
       (.I0(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .I1(tmp5_0_0_mid2_reg_1135_reg_i_70_n_5),
        .I2(tmp_4_reg_1053[13]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(out_d_0_reg_266[1]),
        .I5(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_50_n_5));
  LUT6 #(
    .INIT(64'hCCCCACCC00000000)) 
    tmp5_0_0_mid2_reg_1135_reg_i_51
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I1(out_d_0_reg_266[1]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I5(tmp_4_reg_1053[13]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_51_n_5));
  LUT6 #(
    .INIT(64'hCCCCACCC00000000)) 
    tmp5_0_0_mid2_reg_1135_reg_i_52
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .I1(out_d_0_reg_266[0]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I5(tmp_4_reg_1053[13]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_52_n_5));
  LUT6 #(
    .INIT(64'h6363639393639393)) 
    tmp5_0_0_mid2_reg_1135_reg_i_53
       (.I0(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .I1(tmp5_0_0_mid2_reg_1135_reg_i_70_n_5),
        .I2(tmp_4_reg_1053[13]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(out_d_0_reg_266[1]),
        .I5(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_53_n_5));
  LUT6 #(
    .INIT(64'h5A5A33CC00000000)) 
    tmp5_0_0_mid2_reg_1135_reg_i_54
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I1(out_d_0_reg_266[1]),
        .I2(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .I3(out_d_0_reg_266[0]),
        .I4(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I5(tmp_4_reg_1053[13]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_54_n_5));
  LUT6 #(
    .INIT(64'hCCCCACCC00000000)) 
    tmp5_0_0_mid2_reg_1135_reg_i_55
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .I1(out_d_0_reg_266[0]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I5(tmp_4_reg_1053[13]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_55_n_5));
  LUT6 #(
    .INIT(64'hD4D4DD4444444444)) 
    tmp5_0_0_mid2_reg_1135_reg_i_56
       (.I0(tmp5_0_0_mid2_reg_1135_reg_i_71_n_5),
        .I1(tmp5_0_0_mid2_reg_1135_reg_i_62_n_10),
        .I2(\select_ln29_13_reg_1208_reg_n_5_[3] ),
        .I3(out_d_0_reg_266[3]),
        .I4(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I5(tmp_4_reg_1053[13]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_56_n_5));
  LUT6 #(
    .INIT(64'hD4D4DD4444444444)) 
    tmp5_0_0_mid2_reg_1135_reg_i_57
       (.I0(tmp5_0_0_mid2_reg_1135_reg_i_71_n_5),
        .I1(tmp5_0_0_mid2_reg_1135_reg_i_62_n_11),
        .I2(\select_ln29_13_reg_1208_reg_n_5_[3] ),
        .I3(out_d_0_reg_266[3]),
        .I4(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I5(tmp_4_reg_1053[13]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_57_n_5));
  LUT6 #(
    .INIT(64'h1717178888178888)) 
    tmp5_0_0_mid2_reg_1135_reg_i_58
       (.I0(\zext_ln41_1_reg_1063[3]_i_1_n_5 ),
        .I1(tmp5_0_0_mid2_reg_1135_reg_i_62_n_5),
        .I2(tmp_4_reg_1053[13]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(out_d_0_reg_266[4]),
        .I5(select_ln29_13_reg_1208),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_58_n_5));
  LUT6 #(
    .INIT(64'h9669966996966969)) 
    tmp5_0_0_mid2_reg_1135_reg_i_59
       (.I0(tmp5_0_0_mid2_reg_1135_reg_i_56_n_5),
        .I1(tmp5_0_0_mid2_reg_1135_reg_i_71_n_5),
        .I2(tmp5_0_0_mid2_reg_1135_reg_i_62_n_5),
        .I3(\select_ln29_13_reg_1208_reg_n_5_[3] ),
        .I4(out_d_0_reg_266[3]),
        .I5(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_59_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp5_0_0_mid2_reg_1135_reg_i_6
       (.I0(tmp_0_0_mid1_fu_481_p2[5]),
        .I1(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .I2(mul_ln35_1_fu_424_p2[5]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_390_p2[5]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_6_n_5));
  LUT5 #(
    .INIT(32'h96696969)) 
    tmp5_0_0_mid2_reg_1135_reg_i_60
       (.I0(tmp5_0_0_mid2_reg_1135_reg_i_57_n_5),
        .I1(tmp5_0_0_mid2_reg_1135_reg_i_71_n_5),
        .I2(tmp5_0_0_mid2_reg_1135_reg_i_62_n_10),
        .I3(tmp_4_reg_1053[13]),
        .I4(\zext_ln41_1_reg_1063[3]_i_1_n_5 ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_60_n_5));
  LUT6 #(
    .INIT(64'h53FFAC00AC0053FF)) 
    tmp5_0_0_mid2_reg_1135_reg_i_61
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[3] ),
        .I1(out_d_0_reg_266[3]),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(tmp_4_reg_1053[13]),
        .I4(tmp5_0_0_mid2_reg_1135_reg_i_62_n_11),
        .I5(tmp5_0_0_mid2_reg_1135_reg_i_71_n_5),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_61_n_5));
  CARRY4 tmp5_0_0_mid2_reg_1135_reg_i_62
       (.CI(tmp5_0_0_mid2_reg_1135_reg_i_20_n_5),
        .CO({tmp5_0_0_mid2_reg_1135_reg_i_62_n_5,NLW_tmp5_0_0_mid2_reg_1135_reg_i_62_CO_UNCONNECTED[2],tmp5_0_0_mid2_reg_1135_reg_i_62_n_7,tmp5_0_0_mid2_reg_1135_reg_i_62_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp5_0_0_mid2_reg_1135_reg_i_72_n_5,tmp5_0_0_mid2_reg_1135_reg_i_73_n_5,tmp5_0_0_mid2_reg_1135_reg_i_74_n_5}),
        .O({NLW_tmp5_0_0_mid2_reg_1135_reg_i_62_O_UNCONNECTED[3],tmp5_0_0_mid2_reg_1135_reg_i_62_n_10,tmp5_0_0_mid2_reg_1135_reg_i_62_n_11,tmp5_0_0_mid2_reg_1135_reg_i_62_n_12}),
        .S({1'b1,tmp5_0_0_mid2_reg_1135_reg_i_75_n_5,tmp5_0_0_mid2_reg_1135_reg_i_76_n_5,tmp5_0_0_mid2_reg_1135_reg_i_77_n_5}));
  LUT6 #(
    .INIT(64'h53FFAC00AC0053FF)) 
    tmp5_0_0_mid2_reg_1135_reg_i_63
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[3] ),
        .I1(out_d_0_reg_266[3]),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(tmp_4_reg_1053[13]),
        .I4(tmp5_0_0_mid2_reg_1135_reg_i_62_n_11),
        .I5(tmp5_0_0_mid2_reg_1135_reg_i_71_n_5),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_63_n_5));
  LUT5 #(
    .INIT(32'h665AAAAA)) 
    tmp5_0_0_mid2_reg_1135_reg_i_64
       (.I0(tmp5_0_0_mid2_reg_1135_reg_i_62_n_12),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[3] ),
        .I2(out_d_0_reg_266[3]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(tmp_4_reg_1053[13]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_64_n_5));
  LUT6 #(
    .INIT(64'h00000000353AC5CA)) 
    tmp5_0_0_mid2_reg_1135_reg_i_65
       (.I0(out_d_0_reg_266[0]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(out_d_0_reg_266[1]),
        .I4(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I5(tmp5_0_0_mid2_reg_1135_reg_i_78_n_5),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_65_n_5));
  LUT6 #(
    .INIT(64'h00FFE4E400000000)) 
    tmp5_0_0_mid2_reg_1135_reg_i_66
       (.I0(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I1(out_d_0_reg_266[2]),
        .I2(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I3(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .I4(\zext_ln41_1_reg_1063[1]_i_1_n_5 ),
        .I5(tmp_4_reg_1053[13]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_66_n_5));
  LUT6 #(
    .INIT(64'h330F44504450CCF0)) 
    tmp5_0_0_mid2_reg_1135_reg_i_67
       (.I0(tmp_4_reg_1053[13]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I2(out_d_0_reg_266[2]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(\zext_ln41_1_reg_1063[1]_i_1_n_5 ),
        .I5(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_67_n_5));
  LUT6 #(
    .INIT(64'h220AFFFFDDF50000)) 
    tmp5_0_0_mid2_reg_1135_reg_i_68
       (.I0(tmp_4_reg_1053[13]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I2(out_d_0_reg_266[2]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(\zext_ln41_1_reg_1063[1]_i_1_n_5 ),
        .I5(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_68_n_5));
  LUT6 #(
    .INIT(64'h333FF3FF55555555)) 
    tmp5_0_0_mid2_reg_1135_reg_i_69
       (.I0(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .I1(\zext_ln41_1_reg_1063[1]_i_1_n_5 ),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(out_d_0_reg_266[2]),
        .I4(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I5(tmp_4_reg_1053[13]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_69_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp5_0_0_mid2_reg_1135_reg_i_7
       (.I0(tmp_0_0_mid1_fu_481_p2[4]),
        .I1(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .I2(mul_ln35_1_fu_424_p2[4]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_390_p2[4]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_7_n_5));
  LUT6 #(
    .INIT(64'h5555DFFF7555FFFF)) 
    tmp5_0_0_mid2_reg_1135_reg_i_70
       (.I0(tmp_4_reg_1053[13]),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(out_d_0_reg_266[2]),
        .I5(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_70_n_5));
  LUT6 #(
    .INIT(64'h5555DFFF7555FFFF)) 
    tmp5_0_0_mid2_reg_1135_reg_i_71
       (.I0(tmp_4_reg_1053[13]),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(out_d_0_reg_266[4]),
        .I5(select_ln29_13_reg_1208),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_71_n_5));
  LUT6 #(
    .INIT(64'hAC00A0000C000000)) 
    tmp5_0_0_mid2_reg_1135_reg_i_72
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I1(out_d_0_reg_266[1]),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(tmp_4_reg_1053[13]),
        .I4(out_d_0_reg_266[2]),
        .I5(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_72_n_5));
  LUT6 #(
    .INIT(64'hAC00FFFF0000AC00)) 
    tmp5_0_0_mid2_reg_1135_reg_i_73
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I1(out_d_0_reg_266[2]),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(tmp_4_reg_1053[13]),
        .I4(tmp5_0_0_mid2_reg_1135_reg_i_79_n_5),
        .I5(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_73_n_5));
  LUT6 #(
    .INIT(64'hAC00FF000000AC00)) 
    tmp5_0_0_mid2_reg_1135_reg_i_74
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I1(out_d_0_reg_266[2]),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(tmp_4_reg_1053[13]),
        .I4(tmp5_0_0_mid2_reg_1135_reg_i_79_n_5),
        .I5(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_74_n_5));
  LUT6 #(
    .INIT(64'h5F3F5F00003F0000)) 
    tmp5_0_0_mid2_reg_1135_reg_i_75
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I1(out_d_0_reg_266[1]),
        .I2(tmp_4_reg_1053[13]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(out_d_0_reg_266[2]),
        .I5(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_75_n_5));
  LUT6 #(
    .INIT(64'h7E057E057E7E0505)) 
    tmp5_0_0_mid2_reg_1135_reg_i_76
       (.I0(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .I1(tmp_4_reg_1053[13]),
        .I2(tmp5_0_0_mid2_reg_1135_reg_i_70_n_5),
        .I3(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I4(out_d_0_reg_266[1]),
        .I5(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_76_n_5));
  LUT6 #(
    .INIT(64'hFFFF5300AC00FFFF)) 
    tmp5_0_0_mid2_reg_1135_reg_i_77
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I1(out_d_0_reg_266[1]),
        .I2(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I3(tmp_4_reg_1053[13]),
        .I4(tmp5_0_0_mid2_reg_1135_reg_i_70_n_5),
        .I5(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_77_n_5));
  LUT6 #(
    .INIT(64'hDDF5775F775F775F)) 
    tmp5_0_0_mid2_reg_1135_reg_i_78
       (.I0(tmp_4_reg_1053[13]),
        .I1(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I2(out_d_0_reg_266[2]),
        .I3(network_mul_mul_16s_16s_30_1_1_U51_n_41),
        .I4(\zext_ln41_1_reg_1063[1]_i_1_n_5 ),
        .I5(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_78_n_5));
  LUT6 #(
    .INIT(64'h5555DFFF7555FFFF)) 
    tmp5_0_0_mid2_reg_1135_reg_i_79
       (.I0(tmp_4_reg_1053[13]),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(out_d_0_reg_266[1]),
        .I5(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_79_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp5_0_0_mid2_reg_1135_reg_i_8
       (.I0(tmp_0_0_mid1_fu_481_p2[3]),
        .I1(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .I2(mul_ln35_1_fu_424_p2[3]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_390_p2[3]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_8_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp5_0_0_mid2_reg_1135_reg_i_9
       (.I0(tmp_0_0_mid1_fu_481_p2[2]),
        .I1(\select_ln29_18_reg_1100[0]_i_1_n_5 ),
        .I2(mul_ln35_1_fu_424_p2[2]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_390_p2[2]),
        .O(tmp5_0_0_mid2_reg_1135_reg_i_9_n_5));
  FDRE \tmp5_0_0_mid2_v_v_reg_1123_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(tmp5_0_0_mid2_reg_1135_reg_i_11_n_5),
        .Q(tmp5_0_0_mid2_v_v_reg_1123[0]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1123_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(tmp5_0_0_mid2_reg_1135_reg_i_10_n_5),
        .Q(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1123_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(tmp5_0_0_mid2_reg_1135_reg_i_9_n_5),
        .Q(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1123_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(tmp5_0_0_mid2_reg_1135_reg_i_8_n_5),
        .Q(tmp5_0_0_mid2_v_v_reg_1123[3]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1123_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(tmp5_0_0_mid2_reg_1135_reg_i_7_n_5),
        .Q(tmp5_0_0_mid2_v_v_reg_1123[4]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1123_reg[5] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(tmp5_0_0_mid2_reg_1135_reg_i_6_n_5),
        .Q(tmp5_0_0_mid2_v_v_reg_1123[5]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1123_reg[6] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(tmp5_0_0_mid2_reg_1135_reg_i_5_n_5),
        .Q(tmp5_0_0_mid2_v_v_reg_1123[6]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1123_reg[7] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(tmp5_0_0_mid2_reg_1135_reg_i_4_n_5),
        .Q(tmp5_0_0_mid2_v_v_reg_1123[7]),
        .R(1'b0));
  FDRE \tmp5_0_0_mid2_v_v_reg_1123_reg[8] 
       (.C(ap_clk),
        .CE(add_ln23_5_reg_11300),
        .D(tmp5_0_0_mid2_reg_1135_reg_i_3_n_5),
        .Q(tmp5_0_0_mid2_v_v_reg_1123[8]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_1_0_mid2_reg_1142_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp5_1_0_mid2_reg_1142_reg_i_1_n_5,tmp5_1_0_mid2_reg_1142_reg_i_2_n_5,tmp5_1_0_mid2_reg_1142_reg_i_3_n_5,tmp5_1_0_mid2_reg_1142_reg_i_4_n_5,tmp5_1_0_mid2_reg_1142_reg_i_5_n_5,tmp5_1_0_mid2_reg_1142_reg_i_6_n_5,tmp5_1_0_mid2_reg_1142_reg_i_7_n_5,tmp5_1_0_mid2_reg_1142_reg_i_8_n_5,tmp5_1_0_mid2_reg_1142_reg_i_9_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_1_0_mid2_reg_1142_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_1_0_mid2_reg_1142_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_1_0_mid2_reg_1142_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_1_0_mid2_reg_1142_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm119_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp5_0_0_mid2_reg_1135_reg_i_2_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_1_0_mid2_reg_1142_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_1_0_mid2_reg_1142_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_1_0_mid2_reg_1142_reg_P_UNCONNECTED[47:14],tmp5_1_0_mid2_reg_1142_reg_n_97,tmp5_1_0_mid2_reg_1142_reg_n_98,tmp5_1_0_mid2_reg_1142_reg_n_99,tmp5_1_0_mid2_reg_1142_reg_n_100,tmp5_1_0_mid2_reg_1142_reg_n_101,tmp5_1_0_mid2_reg_1142_reg_n_102,tmp5_1_0_mid2_reg_1142_reg_n_103,tmp5_1_0_mid2_reg_1142_reg_n_104,tmp5_1_0_mid2_reg_1142_reg_n_105,tmp5_1_0_mid2_reg_1142_reg_n_106,tmp5_1_0_mid2_reg_1142_reg_n_107,tmp5_1_0_mid2_reg_1142_reg_n_108,tmp5_1_0_mid2_reg_1142_reg_n_109,tmp5_1_0_mid2_reg_1142_reg_n_110}),
        .PATTERNBDETECT(NLW_tmp5_1_0_mid2_reg_1142_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_1_0_mid2_reg_1142_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_1_0_mid2_reg_1142_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_1_0_mid2_reg_1142_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    tmp5_1_0_mid2_reg_1142_reg_i_1
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[8]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[0]),
        .I2(tmp5_0_0_mid2_v_v_reg_1123[7]),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[5]),
        .I4(tmp5_1_0_mid2_reg_1142_reg_i_10_n_5),
        .I5(tmp5_0_0_mid2_v_v_reg_1123[6]),
        .O(tmp5_1_0_mid2_reg_1142_reg_i_1_n_5));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp5_1_0_mid2_reg_1142_reg_i_10
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[4]),
        .O(tmp5_1_0_mid2_reg_1142_reg_i_10_n_5));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    tmp5_1_0_mid2_reg_1142_reg_i_2
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[7]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[6]),
        .I2(tmp5_1_0_mid2_reg_1142_reg_i_10_n_5),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[5]),
        .I4(tmp5_0_0_mid2_v_v_reg_1123[0]),
        .O(tmp5_1_0_mid2_reg_1142_reg_i_2_n_5));
  LUT4 #(
    .INIT(16'hA6AA)) 
    tmp5_1_0_mid2_reg_1142_reg_i_3
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[6]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[0]),
        .I2(tmp5_1_0_mid2_reg_1142_reg_i_10_n_5),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[5]),
        .O(tmp5_1_0_mid2_reg_1142_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    tmp5_1_0_mid2_reg_1142_reg_i_4
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[3]),
        .I2(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .I4(tmp5_0_0_mid2_v_v_reg_1123[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1123[0]),
        .O(tmp5_1_0_mid2_reg_1142_reg_i_4_n_5));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp5_1_0_mid2_reg_1142_reg_i_5
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[3]),
        .I4(tmp5_0_0_mid2_v_v_reg_1123[0]),
        .O(tmp5_1_0_mid2_reg_1142_reg_i_5_n_5));
  LUT4 #(
    .INIT(16'h6AAA)) 
    tmp5_1_0_mid2_reg_1142_reg_i_6
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[0]),
        .O(tmp5_1_0_mid2_reg_1142_reg_i_6_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    tmp5_1_0_mid2_reg_1142_reg_i_7
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1123[0]),
        .O(tmp5_1_0_mid2_reg_1142_reg_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_1_0_mid2_reg_1142_reg_i_8
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[0]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .O(tmp5_1_0_mid2_reg_1142_reg_i_8_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_1_0_mid2_reg_1142_reg_i_9
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[0]),
        .O(tmp5_1_0_mid2_reg_1142_reg_i_9_n_5));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_2_0_mid2_reg_1173_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[8:6],tmp5_2_0_mid2_reg_1173_reg_i_5_n_5,A[4:1],tmp5_0_0_mid2_v_v_reg_1123[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_2_0_mid2_reg_1173_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_2_0_mid2_reg_1173_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_2_0_mid2_reg_1173_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_2_0_mid2_reg_1173_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm119_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_2_0_mid2_reg_1173_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_2_0_mid2_reg_1173_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_2_0_mid2_reg_1173_reg_P_UNCONNECTED[47:14],tmp5_2_0_mid2_reg_1173_reg_n_97,tmp5_2_0_mid2_reg_1173_reg_n_98,tmp5_2_0_mid2_reg_1173_reg_n_99,tmp5_2_0_mid2_reg_1173_reg_n_100,tmp5_2_0_mid2_reg_1173_reg_n_101,tmp5_2_0_mid2_reg_1173_reg_n_102,tmp5_2_0_mid2_reg_1173_reg_n_103,tmp5_2_0_mid2_reg_1173_reg_n_104,tmp5_2_0_mid2_reg_1173_reg_n_105,tmp5_2_0_mid2_reg_1173_reg_n_106,tmp5_2_0_mid2_reg_1173_reg_n_107,tmp5_2_0_mid2_reg_1173_reg_n_108,tmp5_2_0_mid2_reg_1173_reg_n_109,tmp5_2_0_mid2_reg_1173_reg_n_110}),
        .PATTERNBDETECT(NLW_tmp5_2_0_mid2_reg_1173_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_2_0_mid2_reg_1173_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp5_2_0_mid2_reg_1173_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_2_0_mid2_reg_1173_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp5_2_0_mid2_reg_1173_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    tmp5_2_0_mid2_reg_1173_reg_i_2
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[8]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[6]),
        .I2(tmp5_1_0_mid2_reg_1142_reg_i_10_n_5),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[5]),
        .I4(tmp5_0_0_mid2_v_v_reg_1123[7]),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    tmp5_2_0_mid2_reg_1173_reg_i_3
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[7]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[6]),
        .I2(tmp5_1_0_mid2_reg_1142_reg_i_10_n_5),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[5]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    tmp5_2_0_mid2_reg_1173_reg_i_4
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[6]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[3]),
        .I2(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .I4(tmp5_0_0_mid2_v_v_reg_1123[4]),
        .I5(tmp5_0_0_mid2_v_v_reg_1123[5]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp5_2_0_mid2_reg_1173_reg_i_5
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[5]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[4]),
        .I2(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .I4(tmp5_0_0_mid2_v_v_reg_1123[3]),
        .O(tmp5_2_0_mid2_reg_1173_reg_i_5_n_5));
  LUT4 #(
    .INIT(16'h6AAA)) 
    tmp5_2_0_mid2_reg_1173_reg_i_6
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[4]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .I2(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .I3(tmp5_0_0_mid2_v_v_reg_1123[3]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'h6A)) 
    tmp5_2_0_mid2_reg_1173_reg_i_7
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[3]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .I2(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h6)) 
    tmp5_2_0_mid2_reg_1173_reg_i_8
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .I1(tmp5_0_0_mid2_v_v_reg_1123[2]),
        .O(A[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp5_2_0_mid2_reg_1173_reg_i_9
       (.I0(tmp5_0_0_mid2_v_v_reg_1123[1]),
        .O(A[1]));
  FDRE \trunc_ln29_reg_1214_reg[0] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(\select_ln29_13_reg_1208[0]_i_1_n_5 ),
        .Q(trunc_ln29_reg_1214[0]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1214_reg[1] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(\select_ln29_13_reg_1208[1]_i_1_n_5 ),
        .Q(trunc_ln29_reg_1214[1]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_20),
        .Q(trunc_ln41_3_reg_1344[0]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[10] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_10),
        .Q(trunc_ln41_3_reg_1344[10]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[11] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_9),
        .Q(trunc_ln41_3_reg_1344[11]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[12] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_8),
        .Q(trunc_ln41_3_reg_1344[12]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[13] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_7),
        .Q(trunc_ln41_3_reg_1344[13]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[14] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_6),
        .Q(trunc_ln41_3_reg_1344[14]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[15] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_5),
        .Q(trunc_ln41_3_reg_1344[15]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_19),
        .Q(trunc_ln41_3_reg_1344[1]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_18),
        .Q(trunc_ln41_3_reg_1344[2]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_17),
        .Q(trunc_ln41_3_reg_1344[3]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_16),
        .Q(trunc_ln41_3_reg_1344[4]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[5] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_15),
        .Q(trunc_ln41_3_reg_1344[5]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[6] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_14),
        .Q(trunc_ln41_3_reg_1344[6]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[7] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_13),
        .Q(trunc_ln41_3_reg_1344[7]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[8] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_12),
        .Q(trunc_ln41_3_reg_1344[8]),
        .R(1'b0));
  FDRE \trunc_ln41_3_reg_1344_reg[9] 
       (.C(ap_clk),
        .CE(network_mul_mul_16s_16s_30_1_1_U50_n_21),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_11),
        .Q(trunc_ln41_3_reg_1344[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln41_7_reg_1384[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln22_reg_1073_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ));
  FDRE \trunc_ln41_7_reg_1384_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_20),
        .Q(trunc_ln41_7_reg_1384[0]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_10),
        .Q(trunc_ln41_7_reg_1384[10]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_9),
        .Q(trunc_ln41_7_reg_1384[11]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_8),
        .Q(trunc_ln41_7_reg_1384[12]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_7),
        .Q(trunc_ln41_7_reg_1384[13]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_6),
        .Q(trunc_ln41_7_reg_1384[14]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_5),
        .Q(trunc_ln41_7_reg_1384[15]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_19),
        .Q(trunc_ln41_7_reg_1384[1]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_18),
        .Q(trunc_ln41_7_reg_1384[2]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_17),
        .Q(trunc_ln41_7_reg_1384[3]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_16),
        .Q(trunc_ln41_7_reg_1384[4]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_15),
        .Q(trunc_ln41_7_reg_1384[5]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_14),
        .Q(trunc_ln41_7_reg_1384[6]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_13),
        .Q(trunc_ln41_7_reg_1384[7]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_12),
        .Q(trunc_ln41_7_reg_1384[8]),
        .R(1'b0));
  FDRE \trunc_ln41_7_reg_1384_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln41_7_reg_1384[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_30_1_1_U49_n_11),
        .Q(trunc_ln41_7_reg_1384[9]),
        .R(1'b0));
  FDRE \zext_ln35_1_reg_1180_reg[0] 
       (.C(ap_clk),
        .CE(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .D(\out_w_0_mid2_reg_1111_reg_n_5_[0] ),
        .Q(\zext_ln35_1_reg_1180_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \zext_ln35_1_reg_1180_reg[1] 
       (.C(ap_clk),
        .CE(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .D(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .Q(\zext_ln35_1_reg_1180_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln35_1_reg_1180_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .D(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .Q(\zext_ln35_1_reg_1180_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln35_1_reg_1180_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .D(\out_w_0_mid2_reg_1111_reg_n_5_[3] ),
        .Q(\zext_ln35_1_reg_1180_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \zext_ln35_1_reg_1180_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .D(\out_w_0_mid2_reg_1111_reg_n_5_[4] ),
        .Q(\zext_ln35_1_reg_1180_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(out_h_reg_1106[0]),
        .Q(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(out_h_reg_1106[1]),
        .Q(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(out_h_reg_1106[2]),
        .Q(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(out_h_reg_1106[3]),
        .Q(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(out_h_reg_1106[4]),
        .Q(zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(zext_ln35_3_cast_reg_1068_reg[0]),
        .Q(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(zext_ln35_3_cast_reg_1068_reg[1]),
        .Q(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(zext_ln35_3_cast_reg_1068_reg[2]),
        .Q(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(zext_ln35_3_cast_reg_1068_reg[3]),
        .Q(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(zext_ln35_3_cast_reg_1068_reg[4]),
        .Q(zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1068_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[0]),
        .Q(zext_ln35_3_cast_reg_1068_reg[0]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1068_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[1]),
        .Q(zext_ln35_3_cast_reg_1068_reg[1]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1068_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[2]),
        .Q(zext_ln35_3_cast_reg_1068_reg[2]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1068_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[3]),
        .Q(zext_ln35_3_cast_reg_1068_reg[3]),
        .R(1'b0));
  FDRE \zext_ln35_3_cast_reg_1068_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(ap_phi_mux_out_h_0_phi_fu_293_p4[4]),
        .Q(zext_ln35_3_cast_reg_1068_reg[4]),
        .R(1'b0));
  FDRE \zext_ln35_3_reg_1197_reg[0] 
       (.C(ap_clk),
        .CE(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .D(zext_ln35_3_fu_555_p1[0]),
        .Q(zext_ln35_3_reg_1197_reg[0]),
        .R(1'b0));
  FDRE \zext_ln35_3_reg_1197_reg[1] 
       (.C(ap_clk),
        .CE(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .D(zext_ln35_3_fu_555_p1[1]),
        .Q(zext_ln35_3_reg_1197_reg[1]),
        .R(1'b0));
  FDRE \zext_ln35_3_reg_1197_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .D(zext_ln35_3_fu_555_p1[2]),
        .Q(zext_ln35_3_reg_1197_reg[2]),
        .R(1'b0));
  FDRE \zext_ln35_3_reg_1197_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .D(zext_ln35_3_fu_555_p1[3]),
        .Q(zext_ln35_3_reg_1197_reg[3]),
        .R(1'b0));
  FDRE \zext_ln35_3_reg_1197_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_2_0_mid2_reg_1173_reg_i_1_n_5),
        .D(zext_ln35_3_fu_555_p1[4]),
        .Q(zext_ln35_3_reg_1197_reg[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln35_5_reg_1232[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .O(add_ln35_3_fu_589_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln35_5_reg_1232[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .O(add_ln35_3_fu_589_p2[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln35_5_reg_1232[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1111_reg_n_5_[3] ),
        .O(add_ln35_3_fu_589_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln35_5_reg_1232[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(\zext_ln35_5_reg_1232[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \zext_ln35_5_reg_1232[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1111_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1111_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1111_reg_n_5_[3] ),
        .I3(\out_w_0_mid2_reg_1111_reg_n_5_[4] ),
        .O(add_ln35_3_fu_589_p2[4]));
  FDRE \zext_ln35_5_reg_1232_reg[0] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(\out_w_0_mid2_reg_1111_reg_n_5_[0] ),
        .Q(C[0]),
        .R(1'b0));
  FDRE \zext_ln35_5_reg_1232_reg[1] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(add_ln35_3_fu_589_p2[1]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \zext_ln35_5_reg_1232_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(add_ln35_3_fu_589_p2[2]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \zext_ln35_5_reg_1232_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(add_ln35_3_fu_589_p2[3]),
        .Q(C[3]),
        .R(1'b0));
  FDRE \zext_ln35_5_reg_1232_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln35_5_reg_1232[4]_i_1_n_5 ),
        .D(add_ln35_3_fu_589_p2[4]),
        .Q(C[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \zext_ln41_1_reg_1063[0]_i_1 
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[0] ),
        .I1(out_d_0_reg_266[0]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(\zext_ln41_1_reg_1063[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \zext_ln41_1_reg_1063[1]_i_1 
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[1] ),
        .I1(out_d_0_reg_266[1]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(\zext_ln41_1_reg_1063[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln41_1_reg_1063[2]_i_1 
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[2] ),
        .I1(out_d_0_reg_266[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(\zext_ln41_1_reg_1063[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \zext_ln41_1_reg_1063[3]_i_1 
       (.I0(\select_ln29_13_reg_1208_reg_n_5_[3] ),
        .I1(out_d_0_reg_266[3]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(\zext_ln41_1_reg_1063[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \zext_ln41_1_reg_1063[4]_i_1 
       (.I0(select_ln29_13_reg_1208),
        .I1(out_d_0_reg_266[4]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1073_reg_n_5_[0] ),
        .O(\zext_ln41_1_reg_1063[4]_i_1_n_5 ));
  FDRE \zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(zext_ln41_1_reg_1063_reg[0]),
        .Q(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(zext_ln41_1_reg_1063_reg[1]),
        .Q(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(zext_ln41_1_reg_1063_reg[2]),
        .Q(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln41_1_reg_1063_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(zext_ln41_1_reg_1063_reg[3]),
        .Q(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(zext_ln41_1_reg_1063_reg[4]),
        .Q(zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln41_1_reg_1063_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\zext_ln41_1_reg_1063[0]_i_1_n_5 ),
        .Q(zext_ln41_1_reg_1063_reg[0]),
        .R(1'b0));
  FDRE \zext_ln41_1_reg_1063_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\zext_ln41_1_reg_1063[1]_i_1_n_5 ),
        .Q(zext_ln41_1_reg_1063_reg[1]),
        .R(1'b0));
  FDRE \zext_ln41_1_reg_1063_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\zext_ln41_1_reg_1063[2]_i_1_n_5 ),
        .Q(zext_ln41_1_reg_1063_reg[2]),
        .R(1'b0));
  FDRE \zext_ln41_1_reg_1063_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\zext_ln41_1_reg_1063[3]_i_1_n_5 ),
        .Q(zext_ln41_1_reg_1063_reg[3]),
        .R(1'b0));
  FDRE \zext_ln41_1_reg_1063_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\zext_ln41_1_reg_1063[4]_i_1_n_5 ),
        .Q(zext_ln41_1_reg_1063_reg[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "max_pooling2d_fix16" *) 
module design_1_network_0_0_max_pooling2d_fix16
   (P,
    grp_max_pooling2d_fix16_fu_533_input_r_ce1,
    \select_ln29_1_reg_861_reg[13]_0 ,
    \reg_235_reg[15]_0 ,
    S,
    \reg_235_reg[14]_0 ,
    ADDRBWRADDR,
    \select_ln29_2_reg_887_reg[0]_0 ,
    \select_ln29_2_reg_887_reg[1]_0 ,
    \select_ln29_2_reg_887_reg[2]_0 ,
    \select_ln29_2_reg_887_reg[3]_0 ,
    \select_ln29_2_reg_887_reg[4]_0 ,
    \select_ln29_2_reg_887_reg[5]_0 ,
    \select_ln29_2_reg_887_reg[6]_0 ,
    \select_ln29_2_reg_887_reg[7]_0 ,
    \select_ln29_2_reg_887_reg[8]_0 ,
    \select_ln29_2_reg_887_reg[9]_0 ,
    \select_ln29_2_reg_887_reg[11]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \select_ln29_2_reg_887_reg[10]_0 ,
    \select_ln29_2_reg_887_reg[12]_0 ,
    \select_ln29_2_reg_887_reg[13]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    D,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[16] ,
    ap_clk,
    Q,
    SS,
    ap_rst_n,
    grp_max_pooling2d_fix16_fu_533_ap_start_reg,
    q0,
    CO,
    \select_ln29_2_reg_887_reg[13]_1 ,
    MemBank_B_address011_out,
    ram_reg_0,
    ram_reg_0_0,
    input_r_address1,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_i_132,
    ram_reg_0_i_92,
    ram_reg_0_i_88,
    ram_reg_0_i_84,
    ram_reg_0_i_80,
    ram_reg_0_i_76,
    ram_reg_0_i_72,
    ram_reg_0_i_68,
    ram_reg_0_i_64__0,
    ram_reg_0_i_60,
    ram_reg_0_i_56,
    ram_reg_0_i_47,
    ram_reg_0_i_47_0,
    ap_enable_reg_pp1_iter0,
    ram_reg_0_i_21__0,
    ram_reg_0_i_21__0_0,
    ram_reg_0_i_43,
    \reg_235_reg[15]_1 );
  output [11:0]P;
  output grp_max_pooling2d_fix16_fu_533_input_r_ce1;
  output [11:0]\select_ln29_1_reg_861_reg[13]_0 ;
  output [15:0]\reg_235_reg[15]_0 ;
  output [3:0]S;
  output [3:0]\reg_235_reg[14]_0 ;
  output [1:0]ADDRBWRADDR;
  output \select_ln29_2_reg_887_reg[0]_0 ;
  output \select_ln29_2_reg_887_reg[1]_0 ;
  output \select_ln29_2_reg_887_reg[2]_0 ;
  output \select_ln29_2_reg_887_reg[3]_0 ;
  output \select_ln29_2_reg_887_reg[4]_0 ;
  output \select_ln29_2_reg_887_reg[5]_0 ;
  output \select_ln29_2_reg_887_reg[6]_0 ;
  output \select_ln29_2_reg_887_reg[7]_0 ;
  output \select_ln29_2_reg_887_reg[8]_0 ;
  output \select_ln29_2_reg_887_reg[9]_0 ;
  output \select_ln29_2_reg_887_reg[11]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \select_ln29_2_reg_887_reg[10]_0 ;
  output \select_ln29_2_reg_887_reg[12]_0 ;
  output \select_ln29_2_reg_887_reg[13]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output [3:0]D;
  output \ap_CS_fsm_reg[17] ;
  output \ap_CS_fsm_reg[16] ;
  input ap_clk;
  input [5:0]Q;
  input [0:0]SS;
  input ap_rst_n;
  input grp_max_pooling2d_fix16_fu_533_ap_start_reg;
  input [15:0]q0;
  input [0:0]CO;
  input [0:0]\select_ln29_2_reg_887_reg[13]_1 ;
  input MemBank_B_address011_out;
  input ram_reg_0;
  input ram_reg_0_0;
  input [0:0]input_r_address1;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input [0:0]ram_reg_0_3;
  input ram_reg_0_i_132;
  input ram_reg_0_i_92;
  input ram_reg_0_i_88;
  input ram_reg_0_i_84;
  input ram_reg_0_i_80;
  input ram_reg_0_i_76;
  input ram_reg_0_i_72;
  input ram_reg_0_i_68;
  input ram_reg_0_i_64__0;
  input ram_reg_0_i_60;
  input ram_reg_0_i_56;
  input ram_reg_0_i_47;
  input ram_reg_0_i_47_0;
  input ap_enable_reg_pp1_iter0;
  input [0:0]ram_reg_0_i_21__0;
  input ram_reg_0_i_21__0_0;
  input [0:0]ram_reg_0_i_43;
  input [15:0]\reg_235_reg[15]_1 ;

  wire [1:0]ADDRBWRADDR;
  wire [4:0]B;
  wire [0:0]CO;
  wire [3:0]D;
  wire MemBank_B_address011_out;
  wire [11:0]P;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire [12:0]add_ln18_fu_519_p2;
  wire [12:0]add_ln18_reg_820;
  wire add_ln18_reg_8200;
  wire \add_ln18_reg_820_reg[12]_i_2_n_6 ;
  wire \add_ln18_reg_820_reg[12]_i_2_n_7 ;
  wire \add_ln18_reg_820_reg[12]_i_2_n_8 ;
  wire \add_ln18_reg_820_reg[4]_i_1_n_5 ;
  wire \add_ln18_reg_820_reg[4]_i_1_n_6 ;
  wire \add_ln18_reg_820_reg[4]_i_1_n_7 ;
  wire \add_ln18_reg_820_reg[4]_i_1_n_8 ;
  wire \add_ln18_reg_820_reg[8]_i_1_n_5 ;
  wire \add_ln18_reg_820_reg[8]_i_1_n_6 ;
  wire \add_ln18_reg_820_reg[8]_i_1_n_7 ;
  wire \add_ln18_reg_820_reg[8]_i_1_n_8 ;
  wire [7:0]add_ln19_1_fu_557_p2;
  wire add_ln28_1_fu_499_p2_i_16_n_7;
  wire add_ln28_1_fu_499_p2_i_16_n_8;
  wire add_ln28_1_fu_499_p2_i_17_n_5;
  wire add_ln28_1_fu_499_p2_i_17_n_6;
  wire add_ln28_1_fu_499_p2_i_17_n_7;
  wire add_ln28_1_fu_499_p2_i_17_n_8;
  wire add_ln28_1_fu_499_p2_i_18_n_5;
  wire add_ln28_1_fu_499_p2_i_18_n_6;
  wire add_ln28_1_fu_499_p2_i_18_n_7;
  wire add_ln28_1_fu_499_p2_i_18_n_8;
  wire add_ln28_1_fu_499_p2_i_19_n_5;
  wire add_ln28_1_fu_499_p2_i_19_n_6;
  wire add_ln28_1_fu_499_p2_i_19_n_7;
  wire add_ln28_1_fu_499_p2_i_19_n_8;
  wire add_ln28_1_fu_499_p2_i_20_n_5;
  wire add_ln28_1_fu_499_p2_i_20_n_6;
  wire add_ln28_1_fu_499_p2_i_20_n_7;
  wire add_ln28_1_fu_499_p2_i_20_n_8;
  wire add_ln28_1_fu_499_p2_i_21_n_5;
  wire add_ln28_1_fu_499_p2_i_21_n_6;
  wire add_ln28_1_fu_499_p2_i_21_n_7;
  wire add_ln28_1_fu_499_p2_i_21_n_8;
  wire add_ln28_1_fu_499_p2_i_22_n_10;
  wire add_ln28_1_fu_499_p2_i_22_n_5;
  wire add_ln28_1_fu_499_p2_i_22_n_6;
  wire add_ln28_1_fu_499_p2_i_22_n_7;
  wire add_ln28_1_fu_499_p2_i_22_n_8;
  wire add_ln28_1_fu_499_p2_i_22_n_9;
  wire add_ln28_1_fu_499_p2_i_24_n_7;
  wire add_ln28_1_fu_499_p2_i_24_n_8;
  wire add_ln28_1_fu_499_p2_i_25_n_5;
  wire add_ln28_1_fu_499_p2_i_26_n_5;
  wire add_ln28_1_fu_499_p2_i_27_n_5;
  wire add_ln28_1_fu_499_p2_i_28_n_5;
  wire add_ln28_1_fu_499_p2_i_29_n_5;
  wire add_ln28_1_fu_499_p2_i_2_n_5;
  wire add_ln28_1_fu_499_p2_i_33_n_5;
  wire add_ln28_1_fu_499_p2_i_34_n_5;
  wire add_ln28_1_fu_499_p2_i_34_n_6;
  wire add_ln28_1_fu_499_p2_i_34_n_7;
  wire add_ln28_1_fu_499_p2_i_34_n_8;
  wire add_ln28_1_fu_499_p2_i_35_n_5;
  wire add_ln28_1_fu_499_p2_i_36_n_5;
  wire add_ln28_1_fu_499_p2_i_37_n_10;
  wire add_ln28_1_fu_499_p2_i_37_n_11;
  wire add_ln28_1_fu_499_p2_i_37_n_12;
  wire add_ln28_1_fu_499_p2_i_37_n_5;
  wire add_ln28_1_fu_499_p2_i_37_n_7;
  wire add_ln28_1_fu_499_p2_i_37_n_8;
  wire add_ln28_1_fu_499_p2_i_38_n_5;
  wire add_ln28_1_fu_499_p2_i_39_n_5;
  wire add_ln28_1_fu_499_p2_i_3_n_5;
  wire add_ln28_1_fu_499_p2_i_40_n_5;
  wire add_ln28_1_fu_499_p2_i_41_n_5;
  wire add_ln28_1_fu_499_p2_i_42_n_5;
  wire add_ln28_1_fu_499_p2_i_43_n_5;
  wire add_ln28_1_fu_499_p2_i_44_n_5;
  wire add_ln28_1_fu_499_p2_i_45_n_5;
  wire add_ln28_1_fu_499_p2_i_46_n_5;
  wire add_ln28_1_fu_499_p2_i_47_n_5;
  wire add_ln28_1_fu_499_p2_i_48_n_5;
  wire add_ln28_1_fu_499_p2_i_49_n_5;
  wire add_ln28_1_fu_499_p2_i_4_n_5;
  wire add_ln28_1_fu_499_p2_i_50_n_5;
  wire add_ln28_1_fu_499_p2_i_51_n_5;
  wire add_ln28_1_fu_499_p2_i_52_n_5;
  wire add_ln28_1_fu_499_p2_i_53_n_5;
  wire add_ln28_1_fu_499_p2_i_54_n_5;
  wire add_ln28_1_fu_499_p2_i_55_n_5;
  wire add_ln28_1_fu_499_p2_i_56_n_5;
  wire add_ln28_1_fu_499_p2_i_57_n_5;
  wire add_ln28_1_fu_499_p2_i_58_n_5;
  wire add_ln28_1_fu_499_p2_i_59_n_10;
  wire add_ln28_1_fu_499_p2_i_59_n_11;
  wire add_ln28_1_fu_499_p2_i_59_n_12;
  wire add_ln28_1_fu_499_p2_i_59_n_5;
  wire add_ln28_1_fu_499_p2_i_59_n_7;
  wire add_ln28_1_fu_499_p2_i_59_n_8;
  wire add_ln28_1_fu_499_p2_i_5_n_5;
  wire add_ln28_1_fu_499_p2_i_60_n_10;
  wire add_ln28_1_fu_499_p2_i_60_n_5;
  wire add_ln28_1_fu_499_p2_i_60_n_6;
  wire add_ln28_1_fu_499_p2_i_60_n_7;
  wire add_ln28_1_fu_499_p2_i_60_n_8;
  wire add_ln28_1_fu_499_p2_i_60_n_9;
  wire add_ln28_1_fu_499_p2_i_61_n_5;
  wire add_ln28_1_fu_499_p2_i_62_n_5;
  wire add_ln28_1_fu_499_p2_i_63_n_5;
  wire add_ln28_1_fu_499_p2_i_64_n_5;
  wire add_ln28_1_fu_499_p2_i_65_n_5;
  wire add_ln28_1_fu_499_p2_i_66_n_5;
  wire add_ln28_1_fu_499_p2_i_67_n_5;
  wire add_ln28_1_fu_499_p2_i_68_n_5;
  wire add_ln28_1_fu_499_p2_i_69_n_5;
  wire add_ln28_1_fu_499_p2_i_6_n_5;
  wire add_ln28_1_fu_499_p2_i_70_n_5;
  wire add_ln28_1_fu_499_p2_i_71_n_5;
  wire add_ln28_1_fu_499_p2_i_72_n_5;
  wire add_ln28_1_fu_499_p2_i_73_n_5;
  wire add_ln28_1_fu_499_p2_i_74_n_5;
  wire add_ln28_1_fu_499_p2_i_75_n_5;
  wire add_ln28_1_fu_499_p2_i_76_n_5;
  wire add_ln28_1_fu_499_p2_i_77_n_5;
  wire add_ln28_1_fu_499_p2_i_78_n_5;
  wire add_ln28_1_fu_499_p2_i_79_n_5;
  wire add_ln28_1_fu_499_p2_i_7_n_5;
  wire add_ln28_1_fu_499_p2_i_80_n_5;
  wire add_ln28_1_fu_499_p2_i_81_n_5;
  wire add_ln28_1_fu_499_p2_i_8_n_5;
  wire add_ln28_1_fu_499_p2_i_9_n_5;
  wire add_ln28_1_fu_499_p2_n_100;
  wire add_ln28_1_fu_499_p2_n_101;
  wire add_ln28_1_fu_499_p2_n_102;
  wire add_ln28_1_fu_499_p2_n_103;
  wire add_ln28_1_fu_499_p2_n_104;
  wire add_ln28_1_fu_499_p2_n_105;
  wire add_ln28_1_fu_499_p2_n_106;
  wire add_ln28_1_fu_499_p2_n_107;
  wire add_ln28_1_fu_499_p2_n_108;
  wire add_ln28_1_fu_499_p2_n_109;
  wire add_ln28_1_fu_499_p2_n_110;
  wire add_ln28_1_fu_499_p2_n_97;
  wire add_ln28_1_fu_499_p2_n_98;
  wire add_ln28_1_fu_499_p2_n_99;
  wire [13:0]add_ln28_1_reg_798;
  wire add_ln28_1_reg_7980;
  wire add_ln28_2_reg_808_reg_n_100;
  wire add_ln28_2_reg_808_reg_n_101;
  wire add_ln28_2_reg_808_reg_n_102;
  wire add_ln28_2_reg_808_reg_n_103;
  wire add_ln28_2_reg_808_reg_n_104;
  wire add_ln28_2_reg_808_reg_n_105;
  wire add_ln28_2_reg_808_reg_n_106;
  wire add_ln28_2_reg_808_reg_n_107;
  wire add_ln28_2_reg_808_reg_n_108;
  wire add_ln28_2_reg_808_reg_n_109;
  wire add_ln28_2_reg_808_reg_n_110;
  wire add_ln28_2_reg_808_reg_n_97;
  wire add_ln28_2_reg_808_reg_n_98;
  wire add_ln28_2_reg_808_reg_n_99;
  wire [13:0]add_ln28_3_reg_814_pp0_iter1_reg;
  wire [13:0]add_ln28_3_reg_814_pp0_iter2_reg;
  wire add_ln28_3_reg_814_reg_n_100;
  wire add_ln28_3_reg_814_reg_n_101;
  wire add_ln28_3_reg_814_reg_n_102;
  wire add_ln28_3_reg_814_reg_n_103;
  wire add_ln28_3_reg_814_reg_n_104;
  wire add_ln28_3_reg_814_reg_n_105;
  wire add_ln28_3_reg_814_reg_n_106;
  wire add_ln28_3_reg_814_reg_n_107;
  wire add_ln28_3_reg_814_reg_n_108;
  wire add_ln28_3_reg_814_reg_n_109;
  wire add_ln28_3_reg_814_reg_n_110;
  wire add_ln28_3_reg_814_reg_n_97;
  wire add_ln28_3_reg_814_reg_n_98;
  wire add_ln28_3_reg_814_reg_n_99;
  wire add_ln28_fu_479_p2_n_100;
  wire add_ln28_fu_479_p2_n_101;
  wire add_ln28_fu_479_p2_n_102;
  wire add_ln28_fu_479_p2_n_103;
  wire add_ln28_fu_479_p2_n_104;
  wire add_ln28_fu_479_p2_n_105;
  wire add_ln28_fu_479_p2_n_106;
  wire add_ln28_fu_479_p2_n_107;
  wire add_ln28_fu_479_p2_n_108;
  wire add_ln28_fu_479_p2_n_109;
  wire add_ln28_fu_479_p2_n_110;
  wire add_ln28_fu_479_p2_n_97;
  wire add_ln28_fu_479_p2_n_98;
  wire add_ln28_fu_479_p2_n_99;
  wire [13:0]add_ln28_reg_788;
  wire add_ln34_reg_8820;
  wire add_ln34_reg_882_reg_i_11_n_6;
  wire add_ln34_reg_882_reg_i_11_n_7;
  wire add_ln34_reg_882_reg_i_11_n_8;
  wire add_ln34_reg_882_reg_i_12_n_8;
  wire add_ln34_reg_882_reg_i_13_n_6;
  wire add_ln34_reg_882_reg_i_13_n_7;
  wire add_ln34_reg_882_reg_i_13_n_8;
  wire add_ln34_reg_882_reg_i_14_n_5;
  wire add_ln34_reg_882_reg_i_14_n_6;
  wire add_ln34_reg_882_reg_i_14_n_7;
  wire add_ln34_reg_882_reg_i_14_n_8;
  wire add_ln34_reg_882_reg_i_15_n_5;
  wire add_ln34_reg_882_reg_i_15_n_6;
  wire add_ln34_reg_882_reg_i_15_n_7;
  wire add_ln34_reg_882_reg_i_15_n_8;
  wire add_ln34_reg_882_reg_i_16_n_5;
  wire add_ln34_reg_882_reg_i_16_n_6;
  wire add_ln34_reg_882_reg_i_16_n_7;
  wire add_ln34_reg_882_reg_i_16_n_8;
  wire add_ln34_reg_882_reg_i_17_n_10;
  wire add_ln34_reg_882_reg_i_17_n_5;
  wire add_ln34_reg_882_reg_i_17_n_6;
  wire add_ln34_reg_882_reg_i_17_n_7;
  wire add_ln34_reg_882_reg_i_17_n_8;
  wire add_ln34_reg_882_reg_i_17_n_9;
  wire add_ln34_reg_882_reg_i_18_n_5;
  wire add_ln34_reg_882_reg_i_19_n_5;
  wire add_ln34_reg_882_reg_i_20_n_5;
  wire add_ln34_reg_882_reg_i_21_n_5;
  wire add_ln34_reg_882_reg_i_22_n_5;
  wire add_ln34_reg_882_reg_i_23_n_5;
  wire add_ln34_reg_882_reg_i_24_n_5;
  wire add_ln34_reg_882_reg_i_25_n_8;
  wire add_ln34_reg_882_reg_i_26_n_5;
  wire add_ln34_reg_882_reg_i_26_n_6;
  wire add_ln34_reg_882_reg_i_26_n_7;
  wire add_ln34_reg_882_reg_i_26_n_8;
  wire add_ln34_reg_882_reg_i_27_n_5;
  wire add_ln34_reg_882_reg_i_28_n_5;
  wire add_ln34_reg_882_reg_i_29_n_5;
  wire add_ln34_reg_882_reg_i_30_n_5;
  wire add_ln34_reg_882_reg_i_31_n_5;
  wire add_ln34_reg_882_reg_i_32_n_5;
  wire add_ln34_reg_882_reg_i_33_n_5;
  wire add_ln34_reg_882_reg_i_34_n_5;
  wire add_ln34_reg_882_reg_i_35_n_5;
  wire add_ln34_reg_882_reg_i_36_n_5;
  wire add_ln34_reg_882_reg_i_37_n_5;
  wire add_ln34_reg_882_reg_i_38_n_5;
  wire add_ln34_reg_882_reg_i_39_n_5;
  wire add_ln34_reg_882_reg_i_40_n_5;
  wire add_ln34_reg_882_reg_i_41_n_5;
  wire add_ln34_reg_882_reg_i_42_n_5;
  wire add_ln34_reg_882_reg_i_43_n_5;
  wire add_ln34_reg_882_reg_i_44_n_11;
  wire add_ln34_reg_882_reg_i_44_n_12;
  wire add_ln34_reg_882_reg_i_44_n_6;
  wire add_ln34_reg_882_reg_i_44_n_8;
  wire add_ln34_reg_882_reg_i_45_n_5;
  wire add_ln34_reg_882_reg_i_46_n_5;
  wire add_ln34_reg_882_reg_i_47_n_5;
  wire add_ln34_reg_882_reg_i_48_n_5;
  wire add_ln34_reg_882_reg_i_49_n_10;
  wire add_ln34_reg_882_reg_i_49_n_5;
  wire add_ln34_reg_882_reg_i_49_n_6;
  wire add_ln34_reg_882_reg_i_49_n_7;
  wire add_ln34_reg_882_reg_i_49_n_8;
  wire add_ln34_reg_882_reg_i_49_n_9;
  wire add_ln34_reg_882_reg_i_50_n_5;
  wire add_ln34_reg_882_reg_i_51_n_5;
  wire add_ln34_reg_882_reg_i_52_n_5;
  wire add_ln34_reg_882_reg_i_53_n_5;
  wire add_ln34_reg_882_reg_i_54_n_5;
  wire add_ln34_reg_882_reg_i_55_n_5;
  wire add_ln34_reg_882_reg_i_56_n_5;
  wire add_ln34_reg_882_reg_i_57_n_11;
  wire add_ln34_reg_882_reg_i_57_n_12;
  wire add_ln34_reg_882_reg_i_57_n_6;
  wire add_ln34_reg_882_reg_i_57_n_8;
  wire add_ln34_reg_882_reg_i_58_n_5;
  wire add_ln34_reg_882_reg_i_59_n_5;
  wire add_ln34_reg_882_reg_i_60_n_5;
  wire add_ln34_reg_882_reg_i_61_n_5;
  wire add_ln34_reg_882_reg_i_62_n_5;
  wire add_ln34_reg_882_reg_i_63_n_5;
  wire add_ln34_reg_882_reg_i_64_n_5;
  wire add_ln34_reg_882_reg_i_65_n_5;
  wire add_ln34_reg_882_reg_i_66_n_5;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter2_reg_n_5;
  wire ap_enable_reg_pp0_iter3_i_1_n_5;
  wire ap_enable_reg_pp0_iter3_i_2_n_5;
  wire ap_enable_reg_pp0_iter3_reg_n_5;
  wire ap_enable_reg_pp1_iter0;
  wire [3:0]ap_phi_mux_out_h_0_phi_fu_215_p4;
  wire ap_rst_n;
  wire grp_max_pooling2d_fix16_fu_533_ap_done;
  wire grp_max_pooling2d_fix16_fu_533_ap_ready;
  wire grp_max_pooling2d_fix16_fu_533_ap_start_reg;
  wire [10:0]grp_max_pooling2d_fix16_fu_533_input_r_address1;
  wire grp_max_pooling2d_fix16_fu_533_input_r_ce1;
  wire [4:4]grp_max_pooling2d_fix16_fu_533_input_width;
  wire icmp_ln18_fu_340_p2;
  wire \icmp_ln18_reg_727[0]_i_10_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_11_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_12_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_13_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_14_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_15_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_3_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_4_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_5_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_6_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_7_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_8_n_5 ;
  wire \icmp_ln18_reg_727[0]_i_9_n_5 ;
  wire icmp_ln18_reg_727_pp0_iter1_reg;
  wire \icmp_ln18_reg_727_pp0_iter2_reg_reg_n_5_[0] ;
  wire icmp_ln18_reg_727_pp0_iter3_reg;
  wire \icmp_ln18_reg_727_reg[0]_i_2_n_5 ;
  wire \icmp_ln18_reg_727_reg[0]_i_2_n_6 ;
  wire \icmp_ln18_reg_727_reg[0]_i_2_n_7 ;
  wire \icmp_ln18_reg_727_reg[0]_i_2_n_8 ;
  wire \icmp_ln18_reg_727_reg_n_5_[0] ;
  wire icmp_ln19_reg_737;
  wire icmp_ln19_reg_7370;
  wire \icmp_ln19_reg_737[0]_i_3_n_5 ;
  wire \icmp_ln19_reg_737[0]_i_4_n_5 ;
  wire \icmp_ln19_reg_737[0]_i_5_n_5 ;
  wire \icmp_ln19_reg_737[0]_i_6_n_5 ;
  wire \icmp_ln19_reg_737[0]_i_7_n_5 ;
  wire icmp_ln19_reg_737_pp0_iter1_reg;
  wire icmp_ln19_reg_737_pp0_iter2_reg;
  wire indvar_flatten39_reg_1750;
  wire \indvar_flatten39_reg_175[12]_i_1_n_5 ;
  wire \indvar_flatten39_reg_175_reg_n_5_[0] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[10] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[11] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[12] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[1] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[2] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[3] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[4] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[5] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[6] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[7] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[8] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[9] ;
  wire [7:0]indvar_flatten_reg_199;
  wire [0:0]input_r_address1;
  wire [8:1]mul_ln28_1_fu_368_p2;
  wire mul_ln28_2_reg_7700;
  wire [8:1]mul_ln28_fu_317_p2;
  wire [7:0]mul_ln34_1_fu_612_p2;
  wire [7:0]mul_ln34_fu_594_p2;
  wire mul_ln9_1_reg_717_reg_n_100;
  wire mul_ln9_1_reg_717_reg_n_101;
  wire mul_ln9_1_reg_717_reg_n_102;
  wire mul_ln9_1_reg_717_reg_n_103;
  wire mul_ln9_1_reg_717_reg_n_104;
  wire mul_ln9_1_reg_717_reg_n_105;
  wire mul_ln9_1_reg_717_reg_n_106;
  wire mul_ln9_1_reg_717_reg_n_107;
  wire mul_ln9_1_reg_717_reg_n_108;
  wire mul_ln9_1_reg_717_reg_n_109;
  wire mul_ln9_1_reg_717_reg_n_110;
  wire mul_ln9_1_reg_717_reg_n_98;
  wire mul_ln9_1_reg_717_reg_n_99;
  wire [5:2]mul_ln9_reg_712;
  wire \mul_ln9_reg_712[2]_i_1_n_5 ;
  wire \mul_ln9_reg_712[5]_i_1_n_5 ;
  wire [7:0]out;
  wire [4:0]out_d_0_reg_187;
  wire [4:0]out_d_0_reg_187_pp0_iter1_reg;
  wire [4:0]out_d_0_reg_187_pp0_iter2_reg;
  wire [4:0]out_d_reg_731;
  wire \out_d_reg_731[2]_i_1_n_5 ;
  wire \out_d_reg_731[3]_i_2_n_5 ;
  wire \out_d_reg_731[4]_i_2_n_5 ;
  wire \out_d_reg_731[4]_i_3_n_5 ;
  wire \out_d_reg_731[4]_i_4_n_5 ;
  wire \out_d_reg_731[4]_i_5_n_5 ;
  wire [4:0]out_d_reg_731_pp0_iter1_reg;
  wire [4:0]out_d_reg_731_pp0_iter2_reg;
  wire [3:0]out_h_0_reg_211;
  wire [3:0]out_h_0_reg_211_pp0_iter1_reg;
  wire [3:0]out_h_0_reg_211_pp0_iter2_reg;
  wire [3:0]out_h_fu_401_p2;
  wire [3:0]out_h_reg_758;
  wire [3:0]out_h_reg_758_pp0_iter1_reg;
  wire [3:0]out_h_reg_758_pp0_iter2_reg;
  wire [3:0]out_w_0_reg_223;
  wire [3:0]out_w_fu_552_p2;
  wire [3:0]out_w_reg_846;
  wire out_w_reg_8460;
  wire p_0_in;
  wire p_1_in;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire [0:0]ram_reg_0_3;
  wire ram_reg_0_i_132;
  wire [0:0]ram_reg_0_i_21__0;
  wire ram_reg_0_i_21__0_0;
  wire ram_reg_0_i_263_n_5;
  wire ram_reg_0_i_264_n_5;
  wire ram_reg_0_i_265_n_5;
  wire ram_reg_0_i_267_n_5;
  wire ram_reg_0_i_271_n_5;
  wire ram_reg_0_i_283_n_5;
  wire ram_reg_0_i_288_n_5;
  wire ram_reg_0_i_301_n_5;
  wire ram_reg_0_i_305_n_5;
  wire ram_reg_0_i_313_n_5;
  wire ram_reg_0_i_318_n_5;
  wire ram_reg_0_i_331_n_5;
  wire ram_reg_0_i_335_n_5;
  wire ram_reg_0_i_344_n_5;
  wire ram_reg_0_i_348_n_5;
  wire ram_reg_0_i_422_n_5;
  wire ram_reg_0_i_423_n_5;
  wire [0:0]ram_reg_0_i_43;
  wire ram_reg_0_i_47;
  wire ram_reg_0_i_47_0;
  wire ram_reg_0_i_56;
  wire ram_reg_0_i_60;
  wire ram_reg_0_i_64__0;
  wire ram_reg_0_i_68;
  wire ram_reg_0_i_72;
  wire ram_reg_0_i_76;
  wire ram_reg_0_i_80;
  wire ram_reg_0_i_84;
  wire ram_reg_0_i_88;
  wire ram_reg_0_i_92;
  wire \reg_235[15]_i_1_n_5 ;
  wire [3:0]\reg_235_reg[14]_0 ;
  wire [15:0]\reg_235_reg[15]_0 ;
  wire [15:0]\reg_235_reg[15]_1 ;
  wire [4:0]select_ln18_fu_525_p3;
  wire [4:0]select_ln18_reg_825;
  wire select_ln19_1_reg_851;
  wire \select_ln19_1_reg_851[7]_i_4_n_5 ;
  wire \select_ln19_1_reg_851_reg_n_5_[0] ;
  wire \select_ln19_1_reg_851_reg_n_5_[1] ;
  wire \select_ln19_1_reg_851_reg_n_5_[2] ;
  wire \select_ln19_1_reg_851_reg_n_5_[3] ;
  wire \select_ln19_1_reg_851_reg_n_5_[4] ;
  wire \select_ln19_1_reg_851_reg_n_5_[5] ;
  wire \select_ln19_1_reg_851_reg_n_5_[6] ;
  wire \select_ln19_1_reg_851_reg_n_5_[7] ;
  wire [3:0]select_ln19_fu_531_p3;
  wire [3:0]select_ln19_reg_830;
  wire [8:1]select_ln28_1_reg_764;
  wire select_ln28_2_reg_8720;
  wire [3:0]select_ln28_reg_782;
  wire \select_ln28_reg_782[3]_i_1_n_5 ;
  wire [3:0]select_ln28_reg_782_pp0_iter1_reg;
  wire [13:0]select_ln29_1_fu_580_p3;
  wire [13:0]select_ln29_1_reg_861;
  wire select_ln29_1_reg_8610;
  wire \select_ln29_1_reg_861[13]_i_10_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_11_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_12_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_13_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_14_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_15_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_16_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_17_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_18_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_19_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_20_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_5_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_6_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_7_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_8_n_5 ;
  wire \select_ln29_1_reg_861[13]_i_9_n_5 ;
  wire [13:0]select_ln29_1_reg_861_pp0_iter2_reg;
  wire [11:0]\select_ln29_1_reg_861_reg[13]_0 ;
  wire \select_ln29_1_reg_861_reg[13]_i_3_n_5 ;
  wire \select_ln29_1_reg_861_reg[13]_i_3_n_6 ;
  wire \select_ln29_1_reg_861_reg[13]_i_3_n_7 ;
  wire \select_ln29_1_reg_861_reg[13]_i_3_n_8 ;
  wire \select_ln29_1_reg_861_reg[13]_i_4_n_5 ;
  wire \select_ln29_1_reg_861_reg[13]_i_4_n_6 ;
  wire \select_ln29_1_reg_861_reg[13]_i_4_n_7 ;
  wire \select_ln29_1_reg_861_reg[13]_i_4_n_8 ;
  wire [13:0]select_ln29_2_fu_663_p3;
  wire [13:0]select_ln29_2_reg_887;
  wire select_ln29_2_reg_8870;
  wire \select_ln29_2_reg_887_reg[0]_0 ;
  wire \select_ln29_2_reg_887_reg[10]_0 ;
  wire \select_ln29_2_reg_887_reg[11]_0 ;
  wire \select_ln29_2_reg_887_reg[12]_0 ;
  wire \select_ln29_2_reg_887_reg[13]_0 ;
  wire [0:0]\select_ln29_2_reg_887_reg[13]_1 ;
  wire \select_ln29_2_reg_887_reg[1]_0 ;
  wire \select_ln29_2_reg_887_reg[2]_0 ;
  wire \select_ln29_2_reg_887_reg[3]_0 ;
  wire \select_ln29_2_reg_887_reg[4]_0 ;
  wire \select_ln29_2_reg_887_reg[5]_0 ;
  wire \select_ln29_2_reg_887_reg[6]_0 ;
  wire \select_ln29_2_reg_887_reg[7]_0 ;
  wire \select_ln29_2_reg_887_reg[8]_0 ;
  wire \select_ln29_2_reg_887_reg[9]_0 ;
  wire [13:0]select_ln29_fu_542_p3;
  wire [13:0]select_ln29_reg_835;
  wire select_ln29_reg_8350;
  wire select_ln34_12_reg_751;
  wire \select_ln34_12_reg_751[0]_i_2_n_5 ;
  wire \select_ln34_12_reg_751[0]_i_3_n_5 ;
  wire \select_ln34_12_reg_751[0]_i_4_n_5 ;
  wire select_ln34_12_reg_751_pp0_iter1_reg;
  wire select_ln34_12_reg_751_pp0_iter2_reg;
  wire [8:5]select_ln34_8_fu_373_p3;
  wire [3:0]select_ln34_reg_746;
  wire \select_ln34_reg_746[0]_i_1_n_5 ;
  wire \select_ln34_reg_746[1]_i_1_n_5 ;
  wire \select_ln34_reg_746[2]_i_1_n_5 ;
  wire \select_ln34_reg_746[3]_i_1_n_5 ;
  wire [7:0]tmp2_fu_603_p2;
  wire [7:0]tmp2_mid1_fu_634_p2;
  wire [8:1]tmp_0_0_fu_334_p2;
  wire [8:1]tmp_0_0_mid1_fu_419_p2;
  wire [4:1]zext_ln28_7_fu_475_p1;
  wire [3:3]\NLW_add_ln18_reg_820_reg[12]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln28_1_fu_499_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln28_1_fu_499_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln28_1_fu_499_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln28_1_fu_499_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln28_1_fu_499_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln28_1_fu_499_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln28_1_fu_499_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln28_1_fu_499_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln28_1_fu_499_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln28_1_fu_499_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln28_1_fu_499_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln28_1_fu_499_p2_i_14_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln28_1_fu_499_p2_i_14_O_UNCONNECTED;
  wire [3:0]NLW_add_ln28_1_fu_499_p2_i_15_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln28_1_fu_499_p2_i_15_O_UNCONNECTED;
  wire [3:2]NLW_add_ln28_1_fu_499_p2_i_16_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln28_1_fu_499_p2_i_16_O_UNCONNECTED;
  wire [0:0]NLW_add_ln28_1_fu_499_p2_i_20_O_UNCONNECTED;
  wire [0:0]NLW_add_ln28_1_fu_499_p2_i_21_O_UNCONNECTED;
  wire [0:0]NLW_add_ln28_1_fu_499_p2_i_22_O_UNCONNECTED;
  wire [3:2]NLW_add_ln28_1_fu_499_p2_i_24_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln28_1_fu_499_p2_i_24_O_UNCONNECTED;
  wire [2:2]NLW_add_ln28_1_fu_499_p2_i_37_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln28_1_fu_499_p2_i_37_O_UNCONNECTED;
  wire [2:2]NLW_add_ln28_1_fu_499_p2_i_59_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln28_1_fu_499_p2_i_59_O_UNCONNECTED;
  wire [0:0]NLW_add_ln28_1_fu_499_p2_i_60_O_UNCONNECTED;
  wire NLW_add_ln28_2_reg_808_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln28_2_reg_808_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln28_2_reg_808_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln28_2_reg_808_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln28_2_reg_808_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln28_2_reg_808_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln28_2_reg_808_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln28_2_reg_808_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln28_2_reg_808_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln28_2_reg_808_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln28_2_reg_808_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln28_3_reg_814_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln28_3_reg_814_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln28_3_reg_814_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln28_3_reg_814_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln28_3_reg_814_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln28_3_reg_814_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln28_3_reg_814_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln28_3_reg_814_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln28_3_reg_814_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln28_3_reg_814_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln28_3_reg_814_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln28_fu_479_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln28_fu_479_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln28_fu_479_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln28_fu_479_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln28_fu_479_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln28_fu_479_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln28_fu_479_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln28_fu_479_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln28_fu_479_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln28_fu_479_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln28_fu_479_p2_PCOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_882_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_882_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_882_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_reg_882_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_reg_882_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_reg_882_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_reg_882_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_reg_882_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_reg_882_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln34_reg_882_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_reg_882_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln34_reg_882_reg_i_11_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln34_reg_882_reg_i_12_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln34_reg_882_reg_i_12_O_UNCONNECTED;
  wire [3:3]NLW_add_ln34_reg_882_reg_i_13_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln34_reg_882_reg_i_25_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln34_reg_882_reg_i_25_O_UNCONNECTED;
  wire [3:1]NLW_add_ln34_reg_882_reg_i_44_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln34_reg_882_reg_i_44_O_UNCONNECTED;
  wire [3:1]NLW_add_ln34_reg_882_reg_i_57_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln34_reg_882_reg_i_57_O_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln18_reg_727_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln18_reg_727_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln18_reg_727_reg[0]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln9_1_reg_717_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_717_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_717_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_717_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_717_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_717_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln9_1_reg_717_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln9_1_reg_717_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln9_1_reg_717_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_mul_ln9_1_reg_717_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln9_1_reg_717_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_select_ln29_1_reg_861_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln29_1_reg_861_reg[13]_i_4_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln18_reg_820[0]_i_1 
       (.I0(\indvar_flatten39_reg_175_reg_n_5_[0] ),
        .O(add_ln18_fu_519_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln18_reg_820[12]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(add_ln18_reg_8200));
  FDRE \add_ln18_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[0]),
        .Q(add_ln18_reg_820[0]),
        .R(1'b0));
  FDRE \add_ln18_reg_820_reg[10] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[10]),
        .Q(add_ln18_reg_820[10]),
        .R(1'b0));
  FDRE \add_ln18_reg_820_reg[11] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[11]),
        .Q(add_ln18_reg_820[11]),
        .R(1'b0));
  FDRE \add_ln18_reg_820_reg[12] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[12]),
        .Q(add_ln18_reg_820[12]),
        .R(1'b0));
  CARRY4 \add_ln18_reg_820_reg[12]_i_2 
       (.CI(\add_ln18_reg_820_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln18_reg_820_reg[12]_i_2_CO_UNCONNECTED [3],\add_ln18_reg_820_reg[12]_i_2_n_6 ,\add_ln18_reg_820_reg[12]_i_2_n_7 ,\add_ln18_reg_820_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln18_fu_519_p2[12:9]),
        .S({\indvar_flatten39_reg_175_reg_n_5_[12] ,\indvar_flatten39_reg_175_reg_n_5_[11] ,\indvar_flatten39_reg_175_reg_n_5_[10] ,\indvar_flatten39_reg_175_reg_n_5_[9] }));
  FDRE \add_ln18_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[1]),
        .Q(add_ln18_reg_820[1]),
        .R(1'b0));
  FDRE \add_ln18_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[2]),
        .Q(add_ln18_reg_820[2]),
        .R(1'b0));
  FDRE \add_ln18_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[3]),
        .Q(add_ln18_reg_820[3]),
        .R(1'b0));
  FDRE \add_ln18_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[4]),
        .Q(add_ln18_reg_820[4]),
        .R(1'b0));
  CARRY4 \add_ln18_reg_820_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln18_reg_820_reg[4]_i_1_n_5 ,\add_ln18_reg_820_reg[4]_i_1_n_6 ,\add_ln18_reg_820_reg[4]_i_1_n_7 ,\add_ln18_reg_820_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten39_reg_175_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln18_fu_519_p2[4:1]),
        .S({\indvar_flatten39_reg_175_reg_n_5_[4] ,\indvar_flatten39_reg_175_reg_n_5_[3] ,\indvar_flatten39_reg_175_reg_n_5_[2] ,\indvar_flatten39_reg_175_reg_n_5_[1] }));
  FDRE \add_ln18_reg_820_reg[5] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[5]),
        .Q(add_ln18_reg_820[5]),
        .R(1'b0));
  FDRE \add_ln18_reg_820_reg[6] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[6]),
        .Q(add_ln18_reg_820[6]),
        .R(1'b0));
  FDRE \add_ln18_reg_820_reg[7] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[7]),
        .Q(add_ln18_reg_820[7]),
        .R(1'b0));
  FDRE \add_ln18_reg_820_reg[8] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[8]),
        .Q(add_ln18_reg_820[8]),
        .R(1'b0));
  CARRY4 \add_ln18_reg_820_reg[8]_i_1 
       (.CI(\add_ln18_reg_820_reg[4]_i_1_n_5 ),
        .CO({\add_ln18_reg_820_reg[8]_i_1_n_5 ,\add_ln18_reg_820_reg[8]_i_1_n_6 ,\add_ln18_reg_820_reg[8]_i_1_n_7 ,\add_ln18_reg_820_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln18_fu_519_p2[8:5]),
        .S({\indvar_flatten39_reg_175_reg_n_5_[8] ,\indvar_flatten39_reg_175_reg_n_5_[7] ,\indvar_flatten39_reg_175_reg_n_5_[6] ,\indvar_flatten39_reg_175_reg_n_5_[5] }));
  FDRE \add_ln18_reg_820_reg[9] 
       (.C(ap_clk),
        .CE(add_ln18_reg_8200),
        .D(add_ln18_fu_519_p2[9]),
        .Q(add_ln18_reg_820[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln28_1_fu_499_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln28_1_fu_499_p2_i_2_n_5,add_ln28_1_fu_499_p2_i_3_n_5,add_ln28_1_fu_499_p2_i_4_n_5,add_ln28_1_fu_499_p2_i_5_n_5,add_ln28_1_fu_499_p2_i_6_n_5,add_ln28_1_fu_499_p2_i_7_n_5,add_ln28_1_fu_499_p2_i_8_n_5,add_ln28_1_fu_499_p2_i_9_n_5,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln28_1_fu_499_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_533_input_width,1'b1,1'b1,Q[4],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln28_1_fu_499_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln28_7_fu_475_p1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln28_1_fu_499_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln28_1_fu_499_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(icmp_ln19_reg_7370),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln28_2_reg_7700),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln28_1_fu_499_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln28_1_fu_499_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln28_1_fu_499_p2_P_UNCONNECTED[47:14],add_ln28_1_fu_499_p2_n_97,add_ln28_1_fu_499_p2_n_98,add_ln28_1_fu_499_p2_n_99,add_ln28_1_fu_499_p2_n_100,add_ln28_1_fu_499_p2_n_101,add_ln28_1_fu_499_p2_n_102,add_ln28_1_fu_499_p2_n_103,add_ln28_1_fu_499_p2_n_104,add_ln28_1_fu_499_p2_n_105,add_ln28_1_fu_499_p2_n_106,add_ln28_1_fu_499_p2_n_107,add_ln28_1_fu_499_p2_n_108,add_ln28_1_fu_499_p2_n_109,add_ln28_1_fu_499_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln28_1_fu_499_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln28_1_fu_499_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln28_1_fu_499_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln28_1_fu_499_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln28_1_fu_499_p2_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .O(mul_ln28_2_reg_7700));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln28_1_fu_499_p2_i_10
       (.I0(out_w_0_reg_223[3]),
        .I1(select_ln34_12_reg_751),
        .I2(icmp_ln19_reg_737),
        .O(zext_ln28_7_fu_475_p1[4]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln28_1_fu_499_p2_i_11
       (.I0(out_w_0_reg_223[2]),
        .I1(select_ln34_12_reg_751),
        .I2(icmp_ln19_reg_737),
        .O(zext_ln28_7_fu_475_p1[3]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln28_1_fu_499_p2_i_12
       (.I0(out_w_0_reg_223[1]),
        .I1(select_ln34_12_reg_751),
        .I2(icmp_ln19_reg_737),
        .O(zext_ln28_7_fu_475_p1[2]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln28_1_fu_499_p2_i_13
       (.I0(out_w_0_reg_223[0]),
        .I1(select_ln34_12_reg_751),
        .I2(icmp_ln19_reg_737),
        .O(zext_ln28_7_fu_475_p1[1]));
  CARRY4 add_ln28_1_fu_499_p2_i_14
       (.CI(add_ln28_1_fu_499_p2_i_17_n_5),
        .CO(NLW_add_ln28_1_fu_499_p2_i_14_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln28_1_fu_499_p2_i_14_O_UNCONNECTED[3:1],tmp_0_0_mid1_fu_419_p2[8]}),
        .S({1'b0,1'b0,1'b0,select_ln34_8_fu_373_p3[8]}));
  CARRY4 add_ln28_1_fu_499_p2_i_15
       (.CI(add_ln28_1_fu_499_p2_i_18_n_5),
        .CO(NLW_add_ln28_1_fu_499_p2_i_15_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln28_1_fu_499_p2_i_15_O_UNCONNECTED[3:1],tmp_0_0_fu_334_p2[8]}),
        .S({1'b0,1'b0,1'b0,mul_ln28_fu_317_p2[8]}));
  CARRY4 add_ln28_1_fu_499_p2_i_16
       (.CI(add_ln28_1_fu_499_p2_i_19_n_5),
        .CO({NLW_add_ln28_1_fu_499_p2_i_16_CO_UNCONNECTED[3:2],add_ln28_1_fu_499_p2_i_16_n_7,add_ln28_1_fu_499_p2_i_16_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln28_1_fu_499_p2_i_25_n_5,add_ln28_1_fu_499_p2_i_26_n_5}),
        .O({NLW_add_ln28_1_fu_499_p2_i_16_O_UNCONNECTED[3],mul_ln28_1_fu_368_p2[8:6]}),
        .S({1'b0,add_ln28_1_fu_499_p2_i_27_n_5,add_ln28_1_fu_499_p2_i_28_n_5,add_ln28_1_fu_499_p2_i_29_n_5}));
  CARRY4 add_ln28_1_fu_499_p2_i_17
       (.CI(add_ln28_1_fu_499_p2_i_20_n_5),
        .CO({add_ln28_1_fu_499_p2_i_17_n_5,add_ln28_1_fu_499_p2_i_17_n_6,add_ln28_1_fu_499_p2_i_17_n_7,add_ln28_1_fu_499_p2_i_17_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_h_fu_401_p2[3]}),
        .O(tmp_0_0_mid1_fu_419_p2[7:4]),
        .S({select_ln34_8_fu_373_p3[7:5],add_ln28_1_fu_499_p2_i_33_n_5}));
  CARRY4 add_ln28_1_fu_499_p2_i_18
       (.CI(add_ln28_1_fu_499_p2_i_21_n_5),
        .CO({add_ln28_1_fu_499_p2_i_18_n_5,add_ln28_1_fu_499_p2_i_18_n_6,add_ln28_1_fu_499_p2_i_18_n_7,add_ln28_1_fu_499_p2_i_18_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ap_phi_mux_out_h_0_phi_fu_215_p4[3]}),
        .O(tmp_0_0_fu_334_p2[7:4]),
        .S({mul_ln28_fu_317_p2[7:5],add_ln28_1_fu_499_p2_i_35_n_5}));
  CARRY4 add_ln28_1_fu_499_p2_i_19
       (.CI(1'b0),
        .CO({add_ln28_1_fu_499_p2_i_19_n_5,add_ln28_1_fu_499_p2_i_19_n_6,add_ln28_1_fu_499_p2_i_19_n_7,add_ln28_1_fu_499_p2_i_19_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln28_1_fu_499_p2_i_36_n_5,add_ln28_1_fu_499_p2_i_37_n_12,add_ln28_1_fu_499_p2_i_22_n_9,1'b0}),
        .O(mul_ln28_1_fu_368_p2[5:2]),
        .S({add_ln28_1_fu_499_p2_i_38_n_5,add_ln28_1_fu_499_p2_i_39_n_5,add_ln28_1_fu_499_p2_i_22_n_9,add_ln28_1_fu_499_p2_i_22_n_10}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_fu_499_p2_i_2
       (.I0(tmp_0_0_mid1_fu_419_p2[8]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[8]),
        .I3(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln28_1_fu_368_p2[8]),
        .O(add_ln28_1_fu_499_p2_i_2_n_5));
  CARRY4 add_ln28_1_fu_499_p2_i_20
       (.CI(1'b0),
        .CO({add_ln28_1_fu_499_p2_i_20_n_5,add_ln28_1_fu_499_p2_i_20_n_6,add_ln28_1_fu_499_p2_i_20_n_7,add_ln28_1_fu_499_p2_i_20_n_8}),
        .CYINIT(1'b0),
        .DI({out_h_fu_401_p2[2:0],1'b0}),
        .O({tmp_0_0_mid1_fu_419_p2[3:1],NLW_add_ln28_1_fu_499_p2_i_20_O_UNCONNECTED[0]}),
        .S({add_ln28_1_fu_499_p2_i_40_n_5,add_ln28_1_fu_499_p2_i_41_n_5,add_ln28_1_fu_499_p2_i_42_n_5,1'b0}));
  CARRY4 add_ln28_1_fu_499_p2_i_21
       (.CI(1'b0),
        .CO({add_ln28_1_fu_499_p2_i_21_n_5,add_ln28_1_fu_499_p2_i_21_n_6,add_ln28_1_fu_499_p2_i_21_n_7,add_ln28_1_fu_499_p2_i_21_n_8}),
        .CYINIT(1'b0),
        .DI({ap_phi_mux_out_h_0_phi_fu_215_p4[2:0],1'b0}),
        .O({tmp_0_0_fu_334_p2[3:1],NLW_add_ln28_1_fu_499_p2_i_21_O_UNCONNECTED[0]}),
        .S({add_ln28_1_fu_499_p2_i_43_n_5,add_ln28_1_fu_499_p2_i_44_n_5,add_ln28_1_fu_499_p2_i_45_n_5,1'b0}));
  CARRY4 add_ln28_1_fu_499_p2_i_22
       (.CI(1'b0),
        .CO({add_ln28_1_fu_499_p2_i_22_n_5,add_ln28_1_fu_499_p2_i_22_n_6,add_ln28_1_fu_499_p2_i_22_n_7,add_ln28_1_fu_499_p2_i_22_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln28_1_fu_499_p2_i_46_n_5,B[0],add_ln28_1_fu_499_p2_i_47_n_5,1'b0}),
        .O({add_ln28_1_fu_499_p2_i_22_n_9,add_ln28_1_fu_499_p2_i_22_n_10,mul_ln28_1_fu_368_p2[1],NLW_add_ln28_1_fu_499_p2_i_22_O_UNCONNECTED[0]}),
        .S({add_ln28_1_fu_499_p2_i_48_n_5,add_ln28_1_fu_499_p2_i_49_n_5,add_ln28_1_fu_499_p2_i_50_n_5,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln28_1_fu_499_p2_i_23
       (.I0(mul_ln28_fu_317_p2[8]),
        .I1(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I2(mul_ln28_1_fu_368_p2[8]),
        .O(select_ln34_8_fu_373_p3[8]));
  CARRY4 add_ln28_1_fu_499_p2_i_24
       (.CI(add_ln28_1_fu_499_p2_i_34_n_5),
        .CO({NLW_add_ln28_1_fu_499_p2_i_24_CO_UNCONNECTED[3:2],add_ln28_1_fu_499_p2_i_24_n_7,add_ln28_1_fu_499_p2_i_24_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln28_1_fu_499_p2_i_51_n_5,add_ln28_1_fu_499_p2_i_52_n_5}),
        .O({NLW_add_ln28_1_fu_499_p2_i_24_O_UNCONNECTED[3],mul_ln28_fu_317_p2[8:6]}),
        .S({1'b0,add_ln28_1_fu_499_p2_i_53_n_5,add_ln28_1_fu_499_p2_i_54_n_5,add_ln28_1_fu_499_p2_i_55_n_5}));
  LUT6 #(
    .INIT(64'hAAAEFFF30008AAAA)) 
    add_ln28_1_fu_499_p2_i_25
       (.I0(add_ln28_1_fu_499_p2_i_37_n_10),
        .I1(\out_d_reg_731[4]_i_4_n_5 ),
        .I2(B[0]),
        .I3(\out_d_reg_731[4]_i_5_n_5 ),
        .I4(\out_d_reg_731[4]_i_3_n_5 ),
        .I5(\out_d_reg_731[4]_i_2_n_5 ),
        .O(add_ln28_1_fu_499_p2_i_25_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    add_ln28_1_fu_499_p2_i_26
       (.I0(add_ln28_1_fu_499_p2_i_37_n_11),
        .I1(add_ln28_1_fu_499_p2_i_56_n_5),
        .I2(mul_ln9_reg_712[5]),
        .I3(\out_d_reg_731[3]_i_2_n_5 ),
        .O(add_ln28_1_fu_499_p2_i_26_n_5));
  LUT6 #(
    .INIT(64'h510008A6AAA20008)) 
    add_ln28_1_fu_499_p2_i_27
       (.I0(add_ln28_1_fu_499_p2_i_37_n_5),
        .I1(\out_d_reg_731[4]_i_4_n_5 ),
        .I2(add_ln28_1_fu_499_p2_i_57_n_5),
        .I3(\out_d_reg_731[4]_i_3_n_5 ),
        .I4(\out_d_reg_731[4]_i_2_n_5 ),
        .I5(mul_ln9_reg_712[2]),
        .O(add_ln28_1_fu_499_p2_i_27_n_5));
  LUT5 #(
    .INIT(32'h659A9A65)) 
    add_ln28_1_fu_499_p2_i_28
       (.I0(add_ln28_1_fu_499_p2_i_25_n_5),
        .I1(\out_d_reg_731[3]_i_2_n_5 ),
        .I2(mul_ln9_reg_712[2]),
        .I3(add_ln28_1_fu_499_p2_i_37_n_5),
        .I4(add_ln28_1_fu_499_p2_i_56_n_5),
        .O(add_ln28_1_fu_499_p2_i_28_n_5));
  LUT4 #(
    .INIT(16'h9669)) 
    add_ln28_1_fu_499_p2_i_29
       (.I0(add_ln28_1_fu_499_p2_i_26_n_5),
        .I1(add_ln28_1_fu_499_p2_i_37_n_10),
        .I2(B[4]),
        .I3(\out_d_reg_731[3]_i_2_n_5 ),
        .O(add_ln28_1_fu_499_p2_i_29_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_fu_499_p2_i_3
       (.I0(tmp_0_0_mid1_fu_419_p2[7]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[7]),
        .I3(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln28_1_fu_368_p2[7]),
        .O(add_ln28_1_fu_499_p2_i_3_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln28_1_fu_499_p2_i_30
       (.I0(mul_ln28_fu_317_p2[7]),
        .I1(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I2(mul_ln28_1_fu_368_p2[7]),
        .O(select_ln34_8_fu_373_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln28_1_fu_499_p2_i_31
       (.I0(mul_ln28_fu_317_p2[6]),
        .I1(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I2(mul_ln28_1_fu_368_p2[6]),
        .O(select_ln34_8_fu_373_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln28_1_fu_499_p2_i_32
       (.I0(mul_ln28_fu_317_p2[5]),
        .I1(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I2(mul_ln28_1_fu_368_p2[5]),
        .O(select_ln34_8_fu_373_p3[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln28_1_fu_499_p2_i_33
       (.I0(out_h_fu_401_p2[3]),
        .I1(mul_ln28_1_fu_368_p2[4]),
        .I2(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I3(mul_ln28_fu_317_p2[4]),
        .O(add_ln28_1_fu_499_p2_i_33_n_5));
  CARRY4 add_ln28_1_fu_499_p2_i_34
       (.CI(1'b0),
        .CO({add_ln28_1_fu_499_p2_i_34_n_5,add_ln28_1_fu_499_p2_i_34_n_6,add_ln28_1_fu_499_p2_i_34_n_7,add_ln28_1_fu_499_p2_i_34_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln28_1_fu_499_p2_i_58_n_5,add_ln28_1_fu_499_p2_i_59_n_12,add_ln28_1_fu_499_p2_i_60_n_9,1'b0}),
        .O(mul_ln28_fu_317_p2[5:2]),
        .S({add_ln28_1_fu_499_p2_i_61_n_5,add_ln28_1_fu_499_p2_i_62_n_5,add_ln28_1_fu_499_p2_i_60_n_9,add_ln28_1_fu_499_p2_i_60_n_10}));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    add_ln28_1_fu_499_p2_i_35
       (.I0(select_ln19_reg_830[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I4(out_h_0_reg_211[3]),
        .I5(mul_ln28_fu_317_p2[4]),
        .O(add_ln28_1_fu_499_p2_i_35_n_5));
  LUT4 #(
    .INIT(16'hA659)) 
    add_ln28_1_fu_499_p2_i_36
       (.I0(\out_d_reg_731[3]_i_2_n_5 ),
        .I1(mul_ln9_reg_712[5]),
        .I2(add_ln28_1_fu_499_p2_i_56_n_5),
        .I3(add_ln28_1_fu_499_p2_i_37_n_11),
        .O(add_ln28_1_fu_499_p2_i_36_n_5));
  CARRY4 add_ln28_1_fu_499_p2_i_37
       (.CI(add_ln28_1_fu_499_p2_i_22_n_5),
        .CO({add_ln28_1_fu_499_p2_i_37_n_5,NLW_add_ln28_1_fu_499_p2_i_37_CO_UNCONNECTED[2],add_ln28_1_fu_499_p2_i_37_n_7,add_ln28_1_fu_499_p2_i_37_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln28_1_fu_499_p2_i_63_n_5,add_ln28_1_fu_499_p2_i_64_n_5,add_ln28_1_fu_499_p2_i_65_n_5}),
        .O({NLW_add_ln28_1_fu_499_p2_i_37_O_UNCONNECTED[3],add_ln28_1_fu_499_p2_i_37_n_10,add_ln28_1_fu_499_p2_i_37_n_11,add_ln28_1_fu_499_p2_i_37_n_12}),
        .S({1'b1,add_ln28_1_fu_499_p2_i_66_n_5,add_ln28_1_fu_499_p2_i_67_n_5,add_ln28_1_fu_499_p2_i_68_n_5}));
  LUT4 #(
    .INIT(16'h9A65)) 
    add_ln28_1_fu_499_p2_i_38
       (.I0(add_ln28_1_fu_499_p2_i_37_n_11),
        .I1(add_ln28_1_fu_499_p2_i_56_n_5),
        .I2(mul_ln9_reg_712[5]),
        .I3(\out_d_reg_731[3]_i_2_n_5 ),
        .O(add_ln28_1_fu_499_p2_i_38_n_5));
  LUT3 #(
    .INIT(8'h9A)) 
    add_ln28_1_fu_499_p2_i_39
       (.I0(add_ln28_1_fu_499_p2_i_37_n_12),
        .I1(\out_d_reg_731[3]_i_2_n_5 ),
        .I2(mul_ln9_reg_712[5]),
        .O(add_ln28_1_fu_499_p2_i_39_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_fu_499_p2_i_4
       (.I0(tmp_0_0_mid1_fu_419_p2[6]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[6]),
        .I3(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln28_1_fu_368_p2[6]),
        .O(add_ln28_1_fu_499_p2_i_4_n_5));
  LUT6 #(
    .INIT(64'h95953FC06A6A3FC0)) 
    add_ln28_1_fu_499_p2_i_40
       (.I0(ap_phi_mux_out_h_0_phi_fu_215_p4[2]),
        .I1(\select_ln34_reg_746[0]_i_1_n_5 ),
        .I2(ap_phi_mux_out_h_0_phi_fu_215_p4[1]),
        .I3(mul_ln28_1_fu_368_p2[3]),
        .I4(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I5(mul_ln28_fu_317_p2[3]),
        .O(add_ln28_1_fu_499_p2_i_40_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln28_1_fu_499_p2_i_41
       (.I0(out_h_fu_401_p2[1]),
        .I1(mul_ln28_1_fu_368_p2[2]),
        .I2(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I3(mul_ln28_fu_317_p2[2]),
        .O(add_ln28_1_fu_499_p2_i_41_n_5));
  LUT6 #(
    .INIT(64'hB8B800FF474700FF)) 
    add_ln28_1_fu_499_p2_i_42
       (.I0(out_h_0_reg_211[0]),
        .I1(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I2(select_ln19_reg_830[0]),
        .I3(mul_ln28_1_fu_368_p2[1]),
        .I4(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I5(mul_ln28_fu_317_p2[1]),
        .O(add_ln28_1_fu_499_p2_i_42_n_5));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    add_ln28_1_fu_499_p2_i_43
       (.I0(select_ln19_reg_830[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I4(out_h_0_reg_211[2]),
        .I5(mul_ln28_fu_317_p2[3]),
        .O(add_ln28_1_fu_499_p2_i_43_n_5));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    add_ln28_1_fu_499_p2_i_44
       (.I0(select_ln19_reg_830[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I4(out_h_0_reg_211[1]),
        .I5(mul_ln28_fu_317_p2[2]),
        .O(add_ln28_1_fu_499_p2_i_44_n_5));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    add_ln28_1_fu_499_p2_i_45
       (.I0(select_ln19_reg_830[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I4(out_h_0_reg_211[0]),
        .I5(mul_ln28_fu_317_p2[1]),
        .O(add_ln28_1_fu_499_p2_i_45_n_5));
  LUT6 #(
    .INIT(64'hA80857F703F303F3)) 
    add_ln28_1_fu_499_p2_i_46
       (.I0(B[0]),
        .I1(select_ln18_reg_825[1]),
        .I2(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[1]),
        .I4(\out_d_reg_731[4]_i_4_n_5 ),
        .I5(mul_ln9_reg_712[5]),
        .O(add_ln28_1_fu_499_p2_i_46_n_5));
  LUT6 #(
    .INIT(64'h0040FF7F00000000)) 
    add_ln28_1_fu_499_p2_i_47
       (.I0(select_ln18_reg_825[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I4(out_d_0_reg_187[0]),
        .I5(mul_ln9_reg_712[5]),
        .O(add_ln28_1_fu_499_p2_i_47_n_5));
  LUT6 #(
    .INIT(64'hA80857F703F303F3)) 
    add_ln28_1_fu_499_p2_i_48
       (.I0(B[0]),
        .I1(select_ln18_reg_825[1]),
        .I2(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[1]),
        .I4(\out_d_reg_731[4]_i_4_n_5 ),
        .I5(mul_ln9_reg_712[5]),
        .O(add_ln28_1_fu_499_p2_i_48_n_5));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    add_ln28_1_fu_499_p2_i_49
       (.I0(select_ln18_reg_825[1]),
        .I1(out_d_0_reg_187[1]),
        .I2(mul_ln9_reg_712[5]),
        .I3(select_ln18_reg_825[0]),
        .I4(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[0]),
        .O(add_ln28_1_fu_499_p2_i_49_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_fu_499_p2_i_5
       (.I0(tmp_0_0_mid1_fu_419_p2[5]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[5]),
        .I3(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln28_1_fu_368_p2[5]),
        .O(add_ln28_1_fu_499_p2_i_5_n_5));
  LUT6 #(
    .INIT(64'h0040FF7F00000000)) 
    add_ln28_1_fu_499_p2_i_50
       (.I0(select_ln18_reg_825[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I4(out_d_0_reg_187[0]),
        .I5(mul_ln9_reg_712[5]),
        .O(add_ln28_1_fu_499_p2_i_50_n_5));
  LUT6 #(
    .INIT(64'hFFE2EEC0F322E200)) 
    add_ln28_1_fu_499_p2_i_51
       (.I0(select_ln18_reg_825[4]),
        .I1(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I2(out_d_0_reg_187[4]),
        .I3(add_ln28_1_fu_499_p2_i_59_n_10),
        .I4(select_ln18_reg_825[3]),
        .I5(out_d_0_reg_187[3]),
        .O(add_ln28_1_fu_499_p2_i_51_n_5));
  LUT6 #(
    .INIT(64'hFFE2E200E200E200)) 
    add_ln28_1_fu_499_p2_i_52
       (.I0(select_ln18_reg_825[3]),
        .I1(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I2(out_d_0_reg_187[3]),
        .I3(add_ln28_1_fu_499_p2_i_59_n_11),
        .I4(mul_ln9_reg_712[5]),
        .I5(\out_d_reg_731[4]_i_2_n_5 ),
        .O(add_ln28_1_fu_499_p2_i_52_n_5));
  LUT6 #(
    .INIT(64'h4848482828284828)) 
    add_ln28_1_fu_499_p2_i_53
       (.I0(\out_d_reg_731[4]_i_2_n_5 ),
        .I1(add_ln28_1_fu_499_p2_i_59_n_5),
        .I2(mul_ln9_reg_712[2]),
        .I3(select_ln18_reg_825[3]),
        .I4(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[3]),
        .O(add_ln28_1_fu_499_p2_i_53_n_5));
  LUT5 #(
    .INIT(32'h8BED7412)) 
    add_ln28_1_fu_499_p2_i_54
       (.I0(add_ln28_1_fu_499_p2_i_59_n_10),
        .I1(\out_d_reg_731[4]_i_3_n_5 ),
        .I2(mul_ln9_reg_712[2]),
        .I3(\out_d_reg_731[4]_i_2_n_5 ),
        .I4(add_ln28_1_fu_499_p2_i_59_n_5),
        .O(add_ln28_1_fu_499_p2_i_54_n_5));
  LUT6 #(
    .INIT(64'h6969699696966996)) 
    add_ln28_1_fu_499_p2_i_55
       (.I0(add_ln28_1_fu_499_p2_i_52_n_5),
        .I1(add_ln28_1_fu_499_p2_i_59_n_10),
        .I2(\out_d_reg_731[4]_i_2_n_5 ),
        .I3(select_ln18_reg_825[3]),
        .I4(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[3]),
        .O(add_ln28_1_fu_499_p2_i_55_n_5));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h55565555)) 
    add_ln28_1_fu_499_p2_i_56
       (.I0(\out_d_reg_731[4]_i_2_n_5 ),
        .I1(\out_d_reg_731[4]_i_3_n_5 ),
        .I2(\out_d_reg_731[4]_i_5_n_5 ),
        .I3(B[0]),
        .I4(\out_d_reg_731[4]_i_4_n_5 ),
        .O(add_ln28_1_fu_499_p2_i_56_n_5));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    add_ln28_1_fu_499_p2_i_57
       (.I0(select_ln18_reg_825[0]),
        .I1(out_d_0_reg_187[0]),
        .I2(select_ln18_reg_825[1]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(out_d_0_reg_187[1]),
        .O(add_ln28_1_fu_499_p2_i_57_n_5));
  LUT6 #(
    .INIT(64'hB847474747B8B8B8)) 
    add_ln28_1_fu_499_p2_i_58
       (.I0(out_d_0_reg_187[3]),
        .I1(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I2(select_ln18_reg_825[3]),
        .I3(\out_d_reg_731[4]_i_2_n_5 ),
        .I4(mul_ln9_reg_712[5]),
        .I5(add_ln28_1_fu_499_p2_i_59_n_11),
        .O(add_ln28_1_fu_499_p2_i_58_n_5));
  CARRY4 add_ln28_1_fu_499_p2_i_59
       (.CI(add_ln28_1_fu_499_p2_i_60_n_5),
        .CO({add_ln28_1_fu_499_p2_i_59_n_5,NLW_add_ln28_1_fu_499_p2_i_59_CO_UNCONNECTED[2],add_ln28_1_fu_499_p2_i_59_n_7,add_ln28_1_fu_499_p2_i_59_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln28_1_fu_499_p2_i_69_n_5,add_ln28_1_fu_499_p2_i_70_n_5,add_ln28_1_fu_499_p2_i_71_n_5}),
        .O({NLW_add_ln28_1_fu_499_p2_i_59_O_UNCONNECTED[3],add_ln28_1_fu_499_p2_i_59_n_10,add_ln28_1_fu_499_p2_i_59_n_11,add_ln28_1_fu_499_p2_i_59_n_12}),
        .S({1'b1,add_ln28_1_fu_499_p2_i_72_n_5,add_ln28_1_fu_499_p2_i_73_n_5,add_ln28_1_fu_499_p2_i_74_n_5}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_fu_499_p2_i_6
       (.I0(tmp_0_0_mid1_fu_419_p2[4]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[4]),
        .I3(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln28_1_fu_368_p2[4]),
        .O(add_ln28_1_fu_499_p2_i_6_n_5));
  CARRY4 add_ln28_1_fu_499_p2_i_60
       (.CI(1'b0),
        .CO({add_ln28_1_fu_499_p2_i_60_n_5,add_ln28_1_fu_499_p2_i_60_n_6,add_ln28_1_fu_499_p2_i_60_n_7,add_ln28_1_fu_499_p2_i_60_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln28_1_fu_499_p2_i_75_n_5,add_ln28_1_fu_499_p2_i_76_n_5,add_ln28_1_fu_499_p2_i_77_n_5,1'b0}),
        .O({add_ln28_1_fu_499_p2_i_60_n_9,add_ln28_1_fu_499_p2_i_60_n_10,mul_ln28_fu_317_p2[1],NLW_add_ln28_1_fu_499_p2_i_60_O_UNCONNECTED[0]}),
        .S({add_ln28_1_fu_499_p2_i_78_n_5,add_ln28_1_fu_499_p2_i_79_n_5,add_ln28_1_fu_499_p2_i_80_n_5,1'b0}));
  LUT6 #(
    .INIT(64'hB847474747B8B8B8)) 
    add_ln28_1_fu_499_p2_i_61
       (.I0(out_d_0_reg_187[3]),
        .I1(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I2(select_ln18_reg_825[3]),
        .I3(\out_d_reg_731[4]_i_2_n_5 ),
        .I4(mul_ln9_reg_712[5]),
        .I5(add_ln28_1_fu_499_p2_i_59_n_11),
        .O(add_ln28_1_fu_499_p2_i_61_n_5));
  LUT5 #(
    .INIT(32'h56A6AAAA)) 
    add_ln28_1_fu_499_p2_i_62
       (.I0(add_ln28_1_fu_499_p2_i_59_n_12),
        .I1(select_ln18_reg_825[3]),
        .I2(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[3]),
        .I4(mul_ln9_reg_712[5]),
        .O(add_ln28_1_fu_499_p2_i_62_n_5));
  LUT5 #(
    .INIT(32'h0000A808)) 
    add_ln28_1_fu_499_p2_i_63
       (.I0(mul_ln9_reg_712[2]),
        .I1(select_ln18_reg_825[2]),
        .I2(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[2]),
        .I4(add_ln28_1_fu_499_p2_i_81_n_5),
        .O(add_ln28_1_fu_499_p2_i_63_n_5));
  LUT6 #(
    .INIT(64'hEFEA202A8A80202A)) 
    add_ln28_1_fu_499_p2_i_64
       (.I0(\out_d_reg_731[4]_i_4_n_5 ),
        .I1(out_d_0_reg_187[1]),
        .I2(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I3(select_ln18_reg_825[1]),
        .I4(B[0]),
        .I5(mul_ln9_reg_712[2]),
        .O(add_ln28_1_fu_499_p2_i_64_n_5));
  LUT6 #(
    .INIT(64'hF8FFF88808000888)) 
    add_ln28_1_fu_499_p2_i_65
       (.I0(\out_d_reg_731[4]_i_4_n_5 ),
        .I1(mul_ln9_reg_712[5]),
        .I2(out_d_0_reg_187[1]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(select_ln18_reg_825[1]),
        .I5(B[0]),
        .O(add_ln28_1_fu_499_p2_i_65_n_5));
  LUT6 #(
    .INIT(64'h0800088820222000)) 
    add_ln28_1_fu_499_p2_i_66
       (.I0(mul_ln9_reg_712[2]),
        .I1(\out_d_reg_731[4]_i_4_n_5 ),
        .I2(out_d_0_reg_187[1]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(select_ln18_reg_825[1]),
        .I5(B[0]),
        .O(add_ln28_1_fu_499_p2_i_66_n_5));
  LUT5 #(
    .INIT(32'h599AA665)) 
    add_ln28_1_fu_499_p2_i_67
       (.I0(add_ln28_1_fu_499_p2_i_64_n_5),
        .I1(mul_ln9_reg_712[2]),
        .I2(\out_d_reg_731[4]_i_5_n_5 ),
        .I3(B[0]),
        .I4(\out_d_reg_731[4]_i_4_n_5 ),
        .O(add_ln28_1_fu_499_p2_i_67_n_5));
  LUT5 #(
    .INIT(32'hA6596A95)) 
    add_ln28_1_fu_499_p2_i_68
       (.I0(add_ln28_1_fu_499_p2_i_65_n_5),
        .I1(B[0]),
        .I2(\out_d_reg_731[4]_i_5_n_5 ),
        .I3(\out_d_reg_731[4]_i_4_n_5 ),
        .I4(mul_ln9_reg_712[2]),
        .O(add_ln28_1_fu_499_p2_i_68_n_5));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    add_ln28_1_fu_499_p2_i_69
       (.I0(out_d_0_reg_187[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I4(select_ln18_reg_825[2]),
        .I5(mul_ln9_reg_712[2]),
        .O(add_ln28_1_fu_499_p2_i_69_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_fu_499_p2_i_7
       (.I0(tmp_0_0_mid1_fu_419_p2[3]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[3]),
        .I3(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln28_1_fu_368_p2[3]),
        .O(add_ln28_1_fu_499_p2_i_7_n_5));
  LUT6 #(
    .INIT(64'hE200E200FFE2E200)) 
    add_ln28_1_fu_499_p2_i_70
       (.I0(select_ln18_reg_825[1]),
        .I1(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I2(out_d_0_reg_187[1]),
        .I3(\out_d_reg_731[4]_i_4_n_5 ),
        .I4(mul_ln9_reg_712[2]),
        .I5(B[0]),
        .O(add_ln28_1_fu_499_p2_i_70_n_5));
  LUT6 #(
    .INIT(64'h8F8F8F0808088F08)) 
    add_ln28_1_fu_499_p2_i_71
       (.I0(\out_d_reg_731[4]_i_4_n_5 ),
        .I1(mul_ln9_reg_712[5]),
        .I2(B[0]),
        .I3(select_ln18_reg_825[1]),
        .I4(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[1]),
        .O(add_ln28_1_fu_499_p2_i_71_n_5));
  LUT6 #(
    .INIT(64'h3030500000005000)) 
    add_ln28_1_fu_499_p2_i_72
       (.I0(select_ln18_reg_825[1]),
        .I1(out_d_0_reg_187[1]),
        .I2(mul_ln9_reg_712[2]),
        .I3(select_ln18_reg_825[2]),
        .I4(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[2]),
        .O(add_ln28_1_fu_499_p2_i_72_n_5));
  LUT6 #(
    .INIT(64'hCCCBBBCB88800080)) 
    add_ln28_1_fu_499_p2_i_73
       (.I0(B[0]),
        .I1(mul_ln9_reg_712[2]),
        .I2(select_ln18_reg_825[1]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(out_d_0_reg_187[1]),
        .I5(\out_d_reg_731[4]_i_4_n_5 ),
        .O(add_ln28_1_fu_499_p2_i_73_n_5));
  LUT5 #(
    .INIT(32'h69699669)) 
    add_ln28_1_fu_499_p2_i_74
       (.I0(add_ln28_1_fu_499_p2_i_71_n_5),
        .I1(\out_d_reg_731[4]_i_4_n_5 ),
        .I2(\out_d_reg_731[4]_i_5_n_5 ),
        .I3(mul_ln9_reg_712[2]),
        .I4(B[0]),
        .O(add_ln28_1_fu_499_p2_i_74_n_5));
  LUT5 #(
    .INIT(32'hA80857F7)) 
    add_ln28_1_fu_499_p2_i_75
       (.I0(mul_ln9_reg_712[5]),
        .I1(select_ln18_reg_825[2]),
        .I2(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[2]),
        .I4(add_ln28_1_fu_499_p2_i_81_n_5),
        .O(add_ln28_1_fu_499_p2_i_75_n_5));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    add_ln28_1_fu_499_p2_i_76
       (.I0(select_ln18_reg_825[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I4(out_d_0_reg_187[0]),
        .O(add_ln28_1_fu_499_p2_i_76_n_5));
  LUT6 #(
    .INIT(64'hAAAA8AAA00008000)) 
    add_ln28_1_fu_499_p2_i_77
       (.I0(mul_ln9_reg_712[5]),
        .I1(select_ln18_reg_825[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(out_d_0_reg_187[0]),
        .O(add_ln28_1_fu_499_p2_i_77_n_5));
  LUT5 #(
    .INIT(32'hA80857F7)) 
    add_ln28_1_fu_499_p2_i_78
       (.I0(mul_ln9_reg_712[5]),
        .I1(select_ln18_reg_825[2]),
        .I2(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[2]),
        .I4(add_ln28_1_fu_499_p2_i_81_n_5),
        .O(add_ln28_1_fu_499_p2_i_78_n_5));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    add_ln28_1_fu_499_p2_i_79
       (.I0(out_d_0_reg_187[1]),
        .I1(select_ln18_reg_825[1]),
        .I2(mul_ln9_reg_712[5]),
        .I3(select_ln18_reg_825[0]),
        .I4(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[0]),
        .O(add_ln28_1_fu_499_p2_i_79_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_fu_499_p2_i_8
       (.I0(tmp_0_0_mid1_fu_419_p2[2]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[2]),
        .I3(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln28_1_fu_368_p2[2]),
        .O(add_ln28_1_fu_499_p2_i_8_n_5));
  LUT6 #(
    .INIT(64'hAAAA8AAA00008000)) 
    add_ln28_1_fu_499_p2_i_80
       (.I0(mul_ln9_reg_712[5]),
        .I1(select_ln18_reg_825[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(out_d_0_reg_187[0]),
        .O(add_ln28_1_fu_499_p2_i_80_n_5));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    add_ln28_1_fu_499_p2_i_81
       (.I0(select_ln18_reg_825[0]),
        .I1(out_d_0_reg_187[0]),
        .I2(select_ln18_reg_825[1]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(out_d_0_reg_187[1]),
        .O(add_ln28_1_fu_499_p2_i_81_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln28_1_fu_499_p2_i_9
       (.I0(tmp_0_0_mid1_fu_419_p2[1]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[1]),
        .I3(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln28_1_fu_368_p2[1]),
        .O(add_ln28_1_fu_499_p2_i_9_n_5));
  FDRE \add_ln28_1_reg_798_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_110),
        .Q(add_ln28_1_reg_798[0]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_100),
        .Q(add_ln28_1_reg_798[10]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_99),
        .Q(add_ln28_1_reg_798[11]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_98),
        .Q(add_ln28_1_reg_798[12]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_97),
        .Q(add_ln28_1_reg_798[13]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_109),
        .Q(add_ln28_1_reg_798[1]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_108),
        .Q(add_ln28_1_reg_798[2]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_107),
        .Q(add_ln28_1_reg_798[3]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_106),
        .Q(add_ln28_1_reg_798[4]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_105),
        .Q(add_ln28_1_reg_798[5]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_104),
        .Q(add_ln28_1_reg_798[6]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_103),
        .Q(add_ln28_1_reg_798[7]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_102),
        .Q(add_ln28_1_reg_798[8]),
        .R(1'b0));
  FDRE \add_ln28_1_reg_798_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_1_fu_499_p2_n_101),
        .Q(add_ln28_1_reg_798[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln28_2_reg_808_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln28_1_reg_764,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln28_2_reg_808_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_533_input_width,1'b1,1'b1,Q[4],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln28_2_reg_808_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln28_7_fu_475_p1,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln28_2_reg_808_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln28_2_reg_808_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln28_2_reg_7700),
        .CEP(add_ln28_1_reg_7980),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln28_2_reg_808_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln28_2_reg_808_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln28_2_reg_808_reg_P_UNCONNECTED[47:14],add_ln28_2_reg_808_reg_n_97,add_ln28_2_reg_808_reg_n_98,add_ln28_2_reg_808_reg_n_99,add_ln28_2_reg_808_reg_n_100,add_ln28_2_reg_808_reg_n_101,add_ln28_2_reg_808_reg_n_102,add_ln28_2_reg_808_reg_n_103,add_ln28_2_reg_808_reg_n_104,add_ln28_2_reg_808_reg_n_105,add_ln28_2_reg_808_reg_n_106,add_ln28_2_reg_808_reg_n_107,add_ln28_2_reg_808_reg_n_108,add_ln28_2_reg_808_reg_n_109,add_ln28_2_reg_808_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln28_2_reg_808_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln28_2_reg_808_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln28_2_reg_808_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln28_2_reg_808_reg_UNDERFLOW_UNCONNECTED));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_110),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_100),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_99),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_98),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_97),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_109),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_108),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_107),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_106),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_105),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_104),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_103),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_102),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_reg_n_101),
        .Q(add_ln28_3_reg_814_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[0]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[10]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[11]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[12]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[13]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[1]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[2]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[3]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[4]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[5]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[6]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[7]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[8]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln28_3_reg_814_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln28_3_reg_814_pp0_iter1_reg[9]),
        .Q(add_ln28_3_reg_814_pp0_iter2_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln28_3_reg_814_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln28_1_reg_764,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln28_3_reg_814_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_533_input_width,1'b1,1'b1,Q[4],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln28_3_reg_814_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln28_7_fu_475_p1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln28_3_reg_814_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln28_3_reg_814_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln28_2_reg_7700),
        .CEP(add_ln28_1_reg_7980),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln28_3_reg_814_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln28_3_reg_814_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln28_3_reg_814_reg_P_UNCONNECTED[47:14],add_ln28_3_reg_814_reg_n_97,add_ln28_3_reg_814_reg_n_98,add_ln28_3_reg_814_reg_n_99,add_ln28_3_reg_814_reg_n_100,add_ln28_3_reg_814_reg_n_101,add_ln28_3_reg_814_reg_n_102,add_ln28_3_reg_814_reg_n_103,add_ln28_3_reg_814_reg_n_104,add_ln28_3_reg_814_reg_n_105,add_ln28_3_reg_814_reg_n_106,add_ln28_3_reg_814_reg_n_107,add_ln28_3_reg_814_reg_n_108,add_ln28_3_reg_814_reg_n_109,add_ln28_3_reg_814_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln28_3_reg_814_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln28_3_reg_814_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln28_3_reg_814_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln28_3_reg_814_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln28_fu_479_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln28_1_fu_499_p2_i_2_n_5,add_ln28_1_fu_499_p2_i_3_n_5,add_ln28_1_fu_499_p2_i_4_n_5,add_ln28_1_fu_499_p2_i_5_n_5,add_ln28_1_fu_499_p2_i_6_n_5,add_ln28_1_fu_499_p2_i_7_n_5,add_ln28_1_fu_499_p2_i_8_n_5,add_ln28_1_fu_499_p2_i_9_n_5,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln28_fu_479_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_533_input_width,1'b1,1'b1,Q[4],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln28_fu_479_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln28_7_fu_475_p1,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln28_fu_479_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln28_fu_479_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(icmp_ln19_reg_7370),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln28_2_reg_7700),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln28_fu_479_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln28_fu_479_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln28_fu_479_p2_P_UNCONNECTED[47:14],add_ln28_fu_479_p2_n_97,add_ln28_fu_479_p2_n_98,add_ln28_fu_479_p2_n_99,add_ln28_fu_479_p2_n_100,add_ln28_fu_479_p2_n_101,add_ln28_fu_479_p2_n_102,add_ln28_fu_479_p2_n_103,add_ln28_fu_479_p2_n_104,add_ln28_fu_479_p2_n_105,add_ln28_fu_479_p2_n_106,add_ln28_fu_479_p2_n_107,add_ln28_fu_479_p2_n_108,add_ln28_fu_479_p2_n_109,add_ln28_fu_479_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln28_fu_479_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln28_fu_479_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln28_fu_479_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln28_fu_479_p2_UNDERFLOW_UNCONNECTED));
  FDRE \add_ln28_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_110),
        .Q(add_ln28_reg_788[0]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_100),
        .Q(add_ln28_reg_788[10]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_99),
        .Q(add_ln28_reg_788[11]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_98),
        .Q(add_ln28_reg_788[12]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_97),
        .Q(add_ln28_reg_788[13]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_109),
        .Q(add_ln28_reg_788[1]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_108),
        .Q(add_ln28_reg_788[2]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_107),
        .Q(add_ln28_reg_788[3]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_106),
        .Q(add_ln28_reg_788[4]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_105),
        .Q(add_ln28_reg_788[5]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_104),
        .Q(add_ln28_reg_788[6]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_103),
        .Q(add_ln28_reg_788[7]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_102),
        .Q(add_ln28_reg_788[8]),
        .R(1'b0));
  FDRE \add_ln28_reg_788_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(add_ln28_fu_479_p2_n_101),
        .Q(add_ln28_reg_788[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_reg_882_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_reg_882_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_533_input_width,1'b1,1'b1,Q[4]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_reg_882_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln28_reg_782_pp0_iter1_reg}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_reg_882_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_reg_882_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(select_ln28_2_reg_8720),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(ap_CS_fsm_pp0_stage2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln34_reg_8820),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_reg_882_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_reg_882_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_reg_882_reg_P_UNCONNECTED[47:12],P}),
        .PATTERNBDETECT(NLW_add_ln34_reg_882_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_reg_882_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_reg_882_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_reg_882_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln34_reg_882_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln18_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .O(select_ln28_2_reg_8720));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_882_reg_i_10
       (.I0(tmp2_mid1_fu_634_p2[0]),
        .I1(select_ln34_12_reg_751_pp0_iter2_reg),
        .I2(mul_ln34_1_fu_612_p2[0]),
        .I3(icmp_ln19_reg_737_pp0_iter2_reg),
        .I4(tmp2_fu_603_p2[0]),
        .O(out[0]));
  CARRY4 add_ln34_reg_882_reg_i_11
       (.CI(add_ln34_reg_882_reg_i_15_n_5),
        .CO({NLW_add_ln34_reg_882_reg_i_11_CO_UNCONNECTED[3],add_ln34_reg_882_reg_i_11_n_6,add_ln34_reg_882_reg_i_11_n_7,add_ln34_reg_882_reg_i_11_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_mid1_fu_634_p2[7:4]),
        .S({add_ln34_reg_882_reg_i_18_n_5,add_ln34_reg_882_reg_i_19_n_5,add_ln34_reg_882_reg_i_20_n_5,add_ln34_reg_882_reg_i_21_n_5}));
  CARRY4 add_ln34_reg_882_reg_i_12
       (.CI(add_ln34_reg_882_reg_i_14_n_5),
        .CO({NLW_add_ln34_reg_882_reg_i_12_CO_UNCONNECTED[3:1],add_ln34_reg_882_reg_i_12_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln34_reg_882_reg_i_22_n_5}),
        .O({NLW_add_ln34_reg_882_reg_i_12_O_UNCONNECTED[3:2],mul_ln34_1_fu_612_p2[7:6]}),
        .S({1'b0,1'b0,add_ln34_reg_882_reg_i_23_n_5,add_ln34_reg_882_reg_i_24_n_5}));
  CARRY4 add_ln34_reg_882_reg_i_13
       (.CI(add_ln34_reg_882_reg_i_16_n_5),
        .CO({NLW_add_ln34_reg_882_reg_i_13_CO_UNCONNECTED[3],add_ln34_reg_882_reg_i_13_n_6,add_ln34_reg_882_reg_i_13_n_7,add_ln34_reg_882_reg_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_fu_603_p2[7:4]),
        .S(mul_ln34_fu_594_p2[7:4]));
  CARRY4 add_ln34_reg_882_reg_i_14
       (.CI(1'b0),
        .CO({add_ln34_reg_882_reg_i_14_n_5,add_ln34_reg_882_reg_i_14_n_6,add_ln34_reg_882_reg_i_14_n_7,add_ln34_reg_882_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln34_reg_882_reg_i_27_n_5,out_d_reg_731_pp0_iter2_reg[3],add_ln34_reg_882_reg_i_17_n_9,1'b0}),
        .O(mul_ln34_1_fu_612_p2[5:2]),
        .S({add_ln34_reg_882_reg_i_28_n_5,add_ln34_reg_882_reg_i_29_n_5,add_ln34_reg_882_reg_i_30_n_5,add_ln34_reg_882_reg_i_17_n_10}));
  CARRY4 add_ln34_reg_882_reg_i_15
       (.CI(1'b0),
        .CO({add_ln34_reg_882_reg_i_15_n_5,add_ln34_reg_882_reg_i_15_n_6,add_ln34_reg_882_reg_i_15_n_7,add_ln34_reg_882_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI(out_h_reg_758_pp0_iter2_reg),
        .O(tmp2_mid1_fu_634_p2[3:0]),
        .S({add_ln34_reg_882_reg_i_31_n_5,add_ln34_reg_882_reg_i_32_n_5,add_ln34_reg_882_reg_i_33_n_5,add_ln34_reg_882_reg_i_34_n_5}));
  CARRY4 add_ln34_reg_882_reg_i_16
       (.CI(1'b0),
        .CO({add_ln34_reg_882_reg_i_16_n_5,add_ln34_reg_882_reg_i_16_n_6,add_ln34_reg_882_reg_i_16_n_7,add_ln34_reg_882_reg_i_16_n_8}),
        .CYINIT(1'b0),
        .DI(out_h_0_reg_211_pp0_iter2_reg),
        .O(tmp2_fu_603_p2[3:0]),
        .S({add_ln34_reg_882_reg_i_35_n_5,add_ln34_reg_882_reg_i_36_n_5,add_ln34_reg_882_reg_i_37_n_5,add_ln34_reg_882_reg_i_38_n_5}));
  CARRY4 add_ln34_reg_882_reg_i_17
       (.CI(1'b0),
        .CO({add_ln34_reg_882_reg_i_17_n_5,add_ln34_reg_882_reg_i_17_n_6,add_ln34_reg_882_reg_i_17_n_7,add_ln34_reg_882_reg_i_17_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln34_reg_882_reg_i_39_n_5,out_d_reg_731_pp0_iter2_reg[0],out_d_reg_731_pp0_iter2_reg[0],1'b0}),
        .O({add_ln34_reg_882_reg_i_17_n_9,add_ln34_reg_882_reg_i_17_n_10,mul_ln34_1_fu_612_p2[1:0]}),
        .S({add_ln34_reg_882_reg_i_40_n_5,add_ln34_reg_882_reg_i_41_n_5,add_ln34_reg_882_reg_i_42_n_5,add_ln34_reg_882_reg_i_43_n_5}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln34_reg_882_reg_i_18
       (.I0(mul_ln34_1_fu_612_p2[7]),
        .I1(icmp_ln19_reg_737_pp0_iter2_reg),
        .I2(mul_ln34_fu_594_p2[7]),
        .O(add_ln34_reg_882_reg_i_18_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln34_reg_882_reg_i_19
       (.I0(mul_ln34_1_fu_612_p2[6]),
        .I1(icmp_ln19_reg_737_pp0_iter2_reg),
        .I2(mul_ln34_fu_594_p2[6]),
        .O(add_ln34_reg_882_reg_i_19_n_5));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln34_reg_882_reg_i_2
       (.I0(ap_enable_reg_pp0_iter2_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(\icmp_ln18_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln34_reg_8820));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln34_reg_882_reg_i_20
       (.I0(mul_ln34_1_fu_612_p2[5]),
        .I1(icmp_ln19_reg_737_pp0_iter2_reg),
        .I2(mul_ln34_fu_594_p2[5]),
        .O(add_ln34_reg_882_reg_i_20_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln34_reg_882_reg_i_21
       (.I0(mul_ln34_1_fu_612_p2[4]),
        .I1(icmp_ln19_reg_737_pp0_iter2_reg),
        .I2(mul_ln34_fu_594_p2[4]),
        .O(add_ln34_reg_882_reg_i_21_n_5));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln34_reg_882_reg_i_22
       (.I0(out_d_reg_731_pp0_iter2_reg[4]),
        .I1(add_ln34_reg_882_reg_i_44_n_11),
        .I2(out_d_reg_731_pp0_iter2_reg[3]),
        .O(add_ln34_reg_882_reg_i_22_n_5));
  LUT4 #(
    .INIT(16'h3480)) 
    add_ln34_reg_882_reg_i_23
       (.I0(out_d_reg_731_pp0_iter2_reg[3]),
        .I1(mul_ln9_reg_712[2]),
        .I2(add_ln34_reg_882_reg_i_44_n_6),
        .I3(out_d_reg_731_pp0_iter2_reg[4]),
        .O(add_ln34_reg_882_reg_i_23_n_5));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    add_ln34_reg_882_reg_i_24
       (.I0(add_ln34_reg_882_reg_i_22_n_5),
        .I1(mul_ln9_reg_712[2]),
        .I2(out_d_reg_731_pp0_iter2_reg[3]),
        .I3(out_d_reg_731_pp0_iter2_reg[4]),
        .I4(add_ln34_reg_882_reg_i_44_n_6),
        .O(add_ln34_reg_882_reg_i_24_n_5));
  CARRY4 add_ln34_reg_882_reg_i_25
       (.CI(add_ln34_reg_882_reg_i_26_n_5),
        .CO({NLW_add_ln34_reg_882_reg_i_25_CO_UNCONNECTED[3:1],add_ln34_reg_882_reg_i_25_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln34_reg_882_reg_i_45_n_5}),
        .O({NLW_add_ln34_reg_882_reg_i_25_O_UNCONNECTED[3:2],mul_ln34_fu_594_p2[7:6]}),
        .S({1'b0,1'b0,add_ln34_reg_882_reg_i_46_n_5,add_ln34_reg_882_reg_i_47_n_5}));
  CARRY4 add_ln34_reg_882_reg_i_26
       (.CI(1'b0),
        .CO({add_ln34_reg_882_reg_i_26_n_5,add_ln34_reg_882_reg_i_26_n_6,add_ln34_reg_882_reg_i_26_n_7,add_ln34_reg_882_reg_i_26_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln34_reg_882_reg_i_48_n_5,out_d_0_reg_187_pp0_iter2_reg[3],add_ln34_reg_882_reg_i_49_n_9,1'b0}),
        .O(mul_ln34_fu_594_p2[5:2]),
        .S({add_ln34_reg_882_reg_i_50_n_5,add_ln34_reg_882_reg_i_51_n_5,add_ln34_reg_882_reg_i_52_n_5,add_ln34_reg_882_reg_i_49_n_10}));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln34_reg_882_reg_i_27
       (.I0(out_d_reg_731_pp0_iter2_reg[3]),
        .I1(out_d_reg_731_pp0_iter2_reg[4]),
        .I2(add_ln34_reg_882_reg_i_44_n_11),
        .O(add_ln34_reg_882_reg_i_27_n_5));
  (* HLUTNM = "lutpair165" *) 
  LUT5 #(
    .INIT(32'h3C969696)) 
    add_ln34_reg_882_reg_i_28
       (.I0(out_d_reg_731_pp0_iter2_reg[4]),
        .I1(add_ln34_reg_882_reg_i_44_n_11),
        .I2(out_d_reg_731_pp0_iter2_reg[3]),
        .I3(mul_ln9_reg_712[5]),
        .I4(add_ln34_reg_882_reg_i_44_n_12),
        .O(add_ln34_reg_882_reg_i_28_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln34_reg_882_reg_i_29
       (.I0(mul_ln9_reg_712[5]),
        .I1(out_d_reg_731_pp0_iter2_reg[4]),
        .I2(add_ln34_reg_882_reg_i_44_n_12),
        .I3(out_d_reg_731_pp0_iter2_reg[3]),
        .O(add_ln34_reg_882_reg_i_29_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_882_reg_i_3
       (.I0(tmp2_mid1_fu_634_p2[7]),
        .I1(select_ln34_12_reg_751_pp0_iter2_reg),
        .I2(mul_ln34_1_fu_612_p2[7]),
        .I3(icmp_ln19_reg_737_pp0_iter2_reg),
        .I4(tmp2_fu_603_p2[7]),
        .O(out[7]));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln34_reg_882_reg_i_30
       (.I0(add_ln34_reg_882_reg_i_17_n_9),
        .I1(out_d_reg_731_pp0_iter2_reg[3]),
        .I2(mul_ln9_reg_712[5]),
        .O(add_ln34_reg_882_reg_i_30_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln34_reg_882_reg_i_31
       (.I0(out_h_reg_758_pp0_iter2_reg[3]),
        .I1(mul_ln34_fu_594_p2[3]),
        .I2(icmp_ln19_reg_737_pp0_iter2_reg),
        .I3(mul_ln34_1_fu_612_p2[3]),
        .O(add_ln34_reg_882_reg_i_31_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln34_reg_882_reg_i_32
       (.I0(out_h_reg_758_pp0_iter2_reg[2]),
        .I1(mul_ln34_fu_594_p2[2]),
        .I2(icmp_ln19_reg_737_pp0_iter2_reg),
        .I3(mul_ln34_1_fu_612_p2[2]),
        .O(add_ln34_reg_882_reg_i_32_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln34_reg_882_reg_i_33
       (.I0(out_h_reg_758_pp0_iter2_reg[1]),
        .I1(mul_ln34_fu_594_p2[1]),
        .I2(icmp_ln19_reg_737_pp0_iter2_reg),
        .I3(mul_ln34_1_fu_612_p2[1]),
        .O(add_ln34_reg_882_reg_i_33_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln34_reg_882_reg_i_34
       (.I0(out_h_reg_758_pp0_iter2_reg[0]),
        .I1(mul_ln34_fu_594_p2[0]),
        .I2(icmp_ln19_reg_737_pp0_iter2_reg),
        .I3(mul_ln34_1_fu_612_p2[0]),
        .O(add_ln34_reg_882_reg_i_34_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln34_reg_882_reg_i_35
       (.I0(out_h_0_reg_211_pp0_iter2_reg[3]),
        .I1(mul_ln34_fu_594_p2[3]),
        .O(add_ln34_reg_882_reg_i_35_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln34_reg_882_reg_i_36
       (.I0(out_h_0_reg_211_pp0_iter2_reg[2]),
        .I1(mul_ln34_fu_594_p2[2]),
        .O(add_ln34_reg_882_reg_i_36_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln34_reg_882_reg_i_37
       (.I0(out_h_0_reg_211_pp0_iter2_reg[1]),
        .I1(mul_ln34_fu_594_p2[1]),
        .O(add_ln34_reg_882_reg_i_37_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln34_reg_882_reg_i_38
       (.I0(out_h_0_reg_211_pp0_iter2_reg[0]),
        .I1(mul_ln34_fu_594_p2[0]),
        .O(add_ln34_reg_882_reg_i_38_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln34_reg_882_reg_i_39
       (.I0(out_d_reg_731_pp0_iter2_reg[0]),
        .I1(mul_ln9_reg_712[2]),
        .I2(out_d_reg_731_pp0_iter2_reg[2]),
        .I3(out_d_reg_731_pp0_iter2_reg[1]),
        .O(add_ln34_reg_882_reg_i_39_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_882_reg_i_4
       (.I0(tmp2_mid1_fu_634_p2[6]),
        .I1(select_ln34_12_reg_751_pp0_iter2_reg),
        .I2(mul_ln34_1_fu_612_p2[6]),
        .I3(icmp_ln19_reg_737_pp0_iter2_reg),
        .I4(tmp2_fu_603_p2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'h78777788)) 
    add_ln34_reg_882_reg_i_40
       (.I0(mul_ln9_reg_712[2]),
        .I1(out_d_reg_731_pp0_iter2_reg[0]),
        .I2(mul_ln9_reg_712[5]),
        .I3(out_d_reg_731_pp0_iter2_reg[1]),
        .I4(out_d_reg_731_pp0_iter2_reg[2]),
        .O(add_ln34_reg_882_reg_i_40_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln34_reg_882_reg_i_41
       (.I0(mul_ln9_reg_712[5]),
        .I1(out_d_reg_731_pp0_iter2_reg[2]),
        .I2(out_d_reg_731_pp0_iter2_reg[1]),
        .I3(out_d_reg_731_pp0_iter2_reg[0]),
        .O(add_ln34_reg_882_reg_i_41_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln34_reg_882_reg_i_42
       (.I0(out_d_reg_731_pp0_iter2_reg[0]),
        .I1(out_d_reg_731_pp0_iter2_reg[1]),
        .I2(mul_ln9_reg_712[5]),
        .O(add_ln34_reg_882_reg_i_42_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln34_reg_882_reg_i_43
       (.I0(mul_ln9_reg_712[5]),
        .I1(out_d_reg_731_pp0_iter2_reg[0]),
        .O(add_ln34_reg_882_reg_i_43_n_5));
  CARRY4 add_ln34_reg_882_reg_i_44
       (.CI(add_ln34_reg_882_reg_i_17_n_5),
        .CO({NLW_add_ln34_reg_882_reg_i_44_CO_UNCONNECTED[3],add_ln34_reg_882_reg_i_44_n_6,NLW_add_ln34_reg_882_reg_i_44_CO_UNCONNECTED[1],add_ln34_reg_882_reg_i_44_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln34_reg_882_reg_i_53_n_5,add_ln34_reg_882_reg_i_54_n_5}),
        .O({NLW_add_ln34_reg_882_reg_i_44_O_UNCONNECTED[3:2],add_ln34_reg_882_reg_i_44_n_11,add_ln34_reg_882_reg_i_44_n_12}),
        .S({1'b0,1'b1,add_ln34_reg_882_reg_i_55_n_5,add_ln34_reg_882_reg_i_56_n_5}));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln34_reg_882_reg_i_45
       (.I0(out_d_0_reg_187_pp0_iter2_reg[4]),
        .I1(add_ln34_reg_882_reg_i_57_n_11),
        .I2(out_d_0_reg_187_pp0_iter2_reg[3]),
        .O(add_ln34_reg_882_reg_i_45_n_5));
  LUT4 #(
    .INIT(16'h3480)) 
    add_ln34_reg_882_reg_i_46
       (.I0(out_d_0_reg_187_pp0_iter2_reg[3]),
        .I1(mul_ln9_reg_712[2]),
        .I2(add_ln34_reg_882_reg_i_57_n_6),
        .I3(out_d_0_reg_187_pp0_iter2_reg[4]),
        .O(add_ln34_reg_882_reg_i_46_n_5));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    add_ln34_reg_882_reg_i_47
       (.I0(add_ln34_reg_882_reg_i_45_n_5),
        .I1(mul_ln9_reg_712[2]),
        .I2(out_d_0_reg_187_pp0_iter2_reg[3]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[4]),
        .I4(add_ln34_reg_882_reg_i_57_n_6),
        .O(add_ln34_reg_882_reg_i_47_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln34_reg_882_reg_i_48
       (.I0(out_d_0_reg_187_pp0_iter2_reg[3]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[4]),
        .I2(add_ln34_reg_882_reg_i_57_n_11),
        .O(add_ln34_reg_882_reg_i_48_n_5));
  CARRY4 add_ln34_reg_882_reg_i_49
       (.CI(1'b0),
        .CO({add_ln34_reg_882_reg_i_49_n_5,add_ln34_reg_882_reg_i_49_n_6,add_ln34_reg_882_reg_i_49_n_7,add_ln34_reg_882_reg_i_49_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln34_reg_882_reg_i_58_n_5,out_d_0_reg_187_pp0_iter2_reg[0],out_d_0_reg_187_pp0_iter2_reg[0],1'b0}),
        .O({add_ln34_reg_882_reg_i_49_n_9,add_ln34_reg_882_reg_i_49_n_10,mul_ln34_fu_594_p2[1:0]}),
        .S({add_ln34_reg_882_reg_i_59_n_5,add_ln34_reg_882_reg_i_60_n_5,add_ln34_reg_882_reg_i_61_n_5,add_ln34_reg_882_reg_i_62_n_5}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_882_reg_i_5
       (.I0(tmp2_mid1_fu_634_p2[5]),
        .I1(select_ln34_12_reg_751_pp0_iter2_reg),
        .I2(mul_ln34_1_fu_612_p2[5]),
        .I3(icmp_ln19_reg_737_pp0_iter2_reg),
        .I4(tmp2_fu_603_p2[5]),
        .O(out[5]));
  (* HLUTNM = "lutpair164" *) 
  LUT5 #(
    .INIT(32'h3C969696)) 
    add_ln34_reg_882_reg_i_50
       (.I0(out_d_0_reg_187_pp0_iter2_reg[4]),
        .I1(add_ln34_reg_882_reg_i_57_n_11),
        .I2(out_d_0_reg_187_pp0_iter2_reg[3]),
        .I3(mul_ln9_reg_712[5]),
        .I4(add_ln34_reg_882_reg_i_57_n_12),
        .O(add_ln34_reg_882_reg_i_50_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln34_reg_882_reg_i_51
       (.I0(mul_ln9_reg_712[5]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[4]),
        .I2(add_ln34_reg_882_reg_i_57_n_12),
        .I3(out_d_0_reg_187_pp0_iter2_reg[3]),
        .O(add_ln34_reg_882_reg_i_51_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln34_reg_882_reg_i_52
       (.I0(add_ln34_reg_882_reg_i_49_n_9),
        .I1(out_d_0_reg_187_pp0_iter2_reg[3]),
        .I2(mul_ln9_reg_712[5]),
        .O(add_ln34_reg_882_reg_i_52_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln34_reg_882_reg_i_53
       (.I0(mul_ln9_reg_712[2]),
        .I1(out_d_reg_731_pp0_iter2_reg[2]),
        .O(add_ln34_reg_882_reg_i_53_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    add_ln34_reg_882_reg_i_54
       (.I0(out_d_reg_731_pp0_iter2_reg[1]),
        .I1(out_d_reg_731_pp0_iter2_reg[2]),
        .I2(mul_ln9_reg_712[2]),
        .I3(out_d_reg_731_pp0_iter2_reg[0]),
        .O(add_ln34_reg_882_reg_i_54_n_5));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln34_reg_882_reg_i_55
       (.I0(out_d_reg_731_pp0_iter2_reg[1]),
        .I1(out_d_reg_731_pp0_iter2_reg[2]),
        .I2(mul_ln9_reg_712[2]),
        .O(add_ln34_reg_882_reg_i_55_n_5));
  LUT4 #(
    .INIT(16'hC740)) 
    add_ln34_reg_882_reg_i_56
       (.I0(out_d_reg_731_pp0_iter2_reg[0]),
        .I1(mul_ln9_reg_712[2]),
        .I2(out_d_reg_731_pp0_iter2_reg[1]),
        .I3(out_d_reg_731_pp0_iter2_reg[2]),
        .O(add_ln34_reg_882_reg_i_56_n_5));
  CARRY4 add_ln34_reg_882_reg_i_57
       (.CI(add_ln34_reg_882_reg_i_49_n_5),
        .CO({NLW_add_ln34_reg_882_reg_i_57_CO_UNCONNECTED[3],add_ln34_reg_882_reg_i_57_n_6,NLW_add_ln34_reg_882_reg_i_57_CO_UNCONNECTED[1],add_ln34_reg_882_reg_i_57_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln34_reg_882_reg_i_63_n_5,add_ln34_reg_882_reg_i_64_n_5}),
        .O({NLW_add_ln34_reg_882_reg_i_57_O_UNCONNECTED[3:2],add_ln34_reg_882_reg_i_57_n_11,add_ln34_reg_882_reg_i_57_n_12}),
        .S({1'b0,1'b1,add_ln34_reg_882_reg_i_65_n_5,add_ln34_reg_882_reg_i_66_n_5}));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln34_reg_882_reg_i_58
       (.I0(out_d_0_reg_187_pp0_iter2_reg[0]),
        .I1(mul_ln9_reg_712[2]),
        .I2(out_d_0_reg_187_pp0_iter2_reg[2]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[1]),
        .O(add_ln34_reg_882_reg_i_58_n_5));
  LUT5 #(
    .INIT(32'h78777788)) 
    add_ln34_reg_882_reg_i_59
       (.I0(mul_ln9_reg_712[2]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[0]),
        .I2(mul_ln9_reg_712[5]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I4(out_d_0_reg_187_pp0_iter2_reg[2]),
        .O(add_ln34_reg_882_reg_i_59_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_882_reg_i_6
       (.I0(tmp2_mid1_fu_634_p2[4]),
        .I1(select_ln34_12_reg_751_pp0_iter2_reg),
        .I2(mul_ln34_1_fu_612_p2[4]),
        .I3(icmp_ln19_reg_737_pp0_iter2_reg),
        .I4(tmp2_fu_603_p2[4]),
        .O(out[4]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln34_reg_882_reg_i_60
       (.I0(mul_ln9_reg_712[5]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[2]),
        .I2(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[0]),
        .O(add_ln34_reg_882_reg_i_60_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln34_reg_882_reg_i_61
       (.I0(out_d_0_reg_187_pp0_iter2_reg[0]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I2(mul_ln9_reg_712[5]),
        .O(add_ln34_reg_882_reg_i_61_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln34_reg_882_reg_i_62
       (.I0(mul_ln9_reg_712[5]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[0]),
        .O(add_ln34_reg_882_reg_i_62_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln34_reg_882_reg_i_63
       (.I0(mul_ln9_reg_712[2]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[2]),
        .O(add_ln34_reg_882_reg_i_63_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    add_ln34_reg_882_reg_i_64
       (.I0(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[2]),
        .I2(mul_ln9_reg_712[2]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[0]),
        .O(add_ln34_reg_882_reg_i_64_n_5));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln34_reg_882_reg_i_65
       (.I0(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[2]),
        .I2(mul_ln9_reg_712[2]),
        .O(add_ln34_reg_882_reg_i_65_n_5));
  LUT4 #(
    .INIT(16'hC740)) 
    add_ln34_reg_882_reg_i_66
       (.I0(out_d_0_reg_187_pp0_iter2_reg[0]),
        .I1(mul_ln9_reg_712[2]),
        .I2(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[2]),
        .O(add_ln34_reg_882_reg_i_66_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_882_reg_i_7
       (.I0(tmp2_mid1_fu_634_p2[3]),
        .I1(select_ln34_12_reg_751_pp0_iter2_reg),
        .I2(mul_ln34_1_fu_612_p2[3]),
        .I3(icmp_ln19_reg_737_pp0_iter2_reg),
        .I4(tmp2_fu_603_p2[3]),
        .O(out[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_882_reg_i_8
       (.I0(tmp2_mid1_fu_634_p2[2]),
        .I1(select_ln34_12_reg_751_pp0_iter2_reg),
        .I2(mul_ln34_1_fu_612_p2[2]),
        .I3(icmp_ln19_reg_737_pp0_iter2_reg),
        .I4(tmp2_fu_603_p2[2]),
        .O(out[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_882_reg_i_9
       (.I0(tmp2_mid1_fu_634_p2[1]),
        .I1(select_ln34_12_reg_751_pp0_iter2_reg),
        .I2(mul_ln34_1_fu_612_p2[1]),
        .I3(icmp_ln19_reg_737_pp0_iter2_reg),
        .I4(tmp2_fu_603_p2[1]),
        .O(out[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_max_pooling2d_fix16_fu_533_ap_ready),
        .I1(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_max_pooling2d_fix16_fu_533_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .I2(grp_max_pooling2d_fix16_fu_533_ap_ready),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_533_ap_ready),
        .I1(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .I2(grp_max_pooling2d_fix16_fu_533_ap_ready),
        .I3(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_533_ap_ready),
        .I1(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_533_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(grp_max_pooling2d_fix16_fu_533_ap_ready),
        .R(SS));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT6 #(
    .INIT(64'hF051F00000000000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter2_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .I2(ap_enable_reg_pp0_iter3_i_2_n_5),
        .I3(ap_enable_reg_pp0_iter2_reg_n_5),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter3_i_2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ap_enable_reg_pp0_iter3_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter3_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    grp_max_pooling2d_fix16_fu_533_ap_start_reg_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(grp_max_pooling2d_fix16_fu_533_ap_ready),
        .I3(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .O(\ap_CS_fsm_reg[16] ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln18_reg_727[0]_i_10 
       (.I0(mul_ln9_1_reg_717_reg_n_103),
        .I1(add_ln18_reg_820[7]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[7] ),
        .O(\icmp_ln18_reg_727[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln18_reg_727[0]_i_11 
       (.I0(mul_ln9_1_reg_717_reg_n_104),
        .I1(add_ln18_reg_820[6]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[6] ),
        .O(\icmp_ln18_reg_727[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln18_reg_727[0]_i_12 
       (.I0(mul_ln9_1_reg_717_reg_n_106),
        .I1(add_ln18_reg_820[4]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[4] ),
        .O(\icmp_ln18_reg_727[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln18_reg_727[0]_i_13 
       (.I0(mul_ln9_1_reg_717_reg_n_107),
        .I1(add_ln18_reg_820[3]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[3] ),
        .O(\icmp_ln18_reg_727[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln18_reg_727[0]_i_14 
       (.I0(mul_ln9_1_reg_717_reg_n_109),
        .I1(add_ln18_reg_820[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[1] ),
        .O(\icmp_ln18_reg_727[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln18_reg_727[0]_i_15 
       (.I0(mul_ln9_1_reg_717_reg_n_110),
        .I1(add_ln18_reg_820[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[0] ),
        .O(\icmp_ln18_reg_727[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA55559555)) 
    \icmp_ln18_reg_727[0]_i_3 
       (.I0(mul_ln9_1_reg_717_reg_n_98),
        .I1(add_ln18_reg_820[12]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[12] ),
        .O(\icmp_ln18_reg_727[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln18_reg_727[0]_i_4 
       (.I0(\icmp_ln18_reg_727[0]_i_8_n_5 ),
        .I1(mul_ln9_1_reg_717_reg_n_99),
        .I2(add_ln18_reg_820[11]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(\indvar_flatten39_reg_175_reg_n_5_[11] ),
        .I5(\icmp_ln18_reg_727[0]_i_9_n_5 ),
        .O(\icmp_ln18_reg_727[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln18_reg_727[0]_i_5 
       (.I0(\icmp_ln18_reg_727[0]_i_10_n_5 ),
        .I1(mul_ln9_1_reg_717_reg_n_102),
        .I2(add_ln18_reg_820[8]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(\indvar_flatten39_reg_175_reg_n_5_[8] ),
        .I5(\icmp_ln18_reg_727[0]_i_11_n_5 ),
        .O(\icmp_ln18_reg_727[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln18_reg_727[0]_i_6 
       (.I0(\icmp_ln18_reg_727[0]_i_12_n_5 ),
        .I1(mul_ln9_1_reg_717_reg_n_105),
        .I2(add_ln18_reg_820[5]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(\indvar_flatten39_reg_175_reg_n_5_[5] ),
        .I5(\icmp_ln18_reg_727[0]_i_13_n_5 ),
        .O(\icmp_ln18_reg_727[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln18_reg_727[0]_i_7 
       (.I0(\icmp_ln18_reg_727[0]_i_14_n_5 ),
        .I1(mul_ln9_1_reg_717_reg_n_108),
        .I2(add_ln18_reg_820[2]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(\indvar_flatten39_reg_175_reg_n_5_[2] ),
        .I5(\icmp_ln18_reg_727[0]_i_15_n_5 ),
        .O(\icmp_ln18_reg_727[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln18_reg_727[0]_i_8 
       (.I0(mul_ln9_1_reg_717_reg_n_100),
        .I1(add_ln18_reg_820[10]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[10] ),
        .O(\icmp_ln18_reg_727[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln18_reg_727[0]_i_9 
       (.I0(mul_ln9_1_reg_717_reg_n_101),
        .I1(add_ln18_reg_820[9]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[9] ),
        .O(\icmp_ln18_reg_727[0]_i_9_n_5 ));
  FDRE \icmp_ln18_reg_727_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .Q(icmp_ln18_reg_727_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln18_reg_727_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln18_reg_727_pp0_iter1_reg),
        .Q(\icmp_ln18_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln18_reg_727_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln18_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(icmp_ln18_reg_727_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln18_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln18_fu_340_p2),
        .Q(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln18_reg_727_reg[0]_i_1 
       (.CI(\icmp_ln18_reg_727_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln18_reg_727_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln18_fu_340_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln18_reg_727_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln18_reg_727[0]_i_3_n_5 }));
  CARRY4 \icmp_ln18_reg_727_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln18_reg_727_reg[0]_i_2_n_5 ,\icmp_ln18_reg_727_reg[0]_i_2_n_6 ,\icmp_ln18_reg_727_reg[0]_i_2_n_7 ,\icmp_ln18_reg_727_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln18_reg_727_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln18_reg_727[0]_i_4_n_5 ,\icmp_ln18_reg_727[0]_i_5_n_5 ,\icmp_ln18_reg_727[0]_i_6_n_5 ,\icmp_ln18_reg_727[0]_i_7_n_5 }));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln19_reg_737[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln18_fu_340_p2),
        .O(icmp_ln19_reg_7370));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln19_reg_737[0]_i_2 
       (.I0(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFEFEFEFFFEF)) 
    \icmp_ln19_reg_737[0]_i_3 
       (.I0(\icmp_ln19_reg_737[0]_i_4_n_5 ),
        .I1(\icmp_ln19_reg_737[0]_i_5_n_5 ),
        .I2(\icmp_ln19_reg_737[0]_i_6_n_5 ),
        .I3(\select_ln19_1_reg_851_reg_n_5_[3] ),
        .I4(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I5(indvar_flatten_reg_199[3]),
        .O(\icmp_ln19_reg_737[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5F335FFFFAFFFACC)) 
    \icmp_ln19_reg_737[0]_i_4 
       (.I0(indvar_flatten_reg_199[7]),
        .I1(\select_ln19_1_reg_851_reg_n_5_[7] ),
        .I2(indvar_flatten_reg_199[6]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(\select_ln19_1_reg_851_reg_n_5_[6] ),
        .I5(mul_ln9_reg_712[2]),
        .O(\icmp_ln19_reg_737[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    \icmp_ln19_reg_737[0]_i_5 
       (.I0(indvar_flatten_reg_199[0]),
        .I1(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I2(\select_ln19_1_reg_851_reg_n_5_[0] ),
        .I3(mul_ln9_reg_712[5]),
        .I4(\icmp_ln19_reg_737[0]_i_7_n_5 ),
        .O(\icmp_ln19_reg_737[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA0CCA00005000533)) 
    \icmp_ln19_reg_737[0]_i_6 
       (.I0(indvar_flatten_reg_199[5]),
        .I1(\select_ln19_1_reg_851_reg_n_5_[5] ),
        .I2(indvar_flatten_reg_199[4]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(\select_ln19_1_reg_851_reg_n_5_[4] ),
        .I5(mul_ln9_reg_712[5]),
        .O(\icmp_ln19_reg_737[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFF3C5A5AFF3C)) 
    \icmp_ln19_reg_737[0]_i_7 
       (.I0(indvar_flatten_reg_199[2]),
        .I1(\select_ln19_1_reg_851_reg_n_5_[2] ),
        .I2(mul_ln9_reg_712[2]),
        .I3(\select_ln19_1_reg_851_reg_n_5_[1] ),
        .I4(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I5(indvar_flatten_reg_199[1]),
        .O(\icmp_ln19_reg_737[0]_i_7_n_5 ));
  FDRE \icmp_ln19_reg_737_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln19_reg_737),
        .Q(icmp_ln19_reg_737_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln19_reg_737_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln19_reg_737_pp0_iter1_reg),
        .Q(icmp_ln19_reg_737_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln19_reg_737_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(p_0_in),
        .Q(icmp_ln19_reg_737),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \indvar_flatten39_reg_175[12]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .O(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten39_reg_175[12]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .O(indvar_flatten39_reg_1750));
  FDRE \indvar_flatten39_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[0]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[0] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[10]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[10] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[11]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[11] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[12]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[12] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[1]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[1] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[2]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[2] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[3]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[3] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[4]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[4] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[5]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[5] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[6]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[6] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[7]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[7] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[8]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[8] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln18_reg_820[9]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[9] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln19_1_reg_851_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_199[0]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln19_1_reg_851_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_199[1]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln19_1_reg_851_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_199[2]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln19_1_reg_851_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_199[3]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln19_1_reg_851_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_199[4]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln19_1_reg_851_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_199[5]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln19_1_reg_851_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_199[6]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln19_1_reg_851_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_199[7]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln9_1_reg_717_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_533_input_width,grp_max_pooling2d_fix16_fu_533_input_width,Q[4],Q[4],1'b0,grp_max_pooling2d_fix16_fu_533_input_width,1'b0,Q[4]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln9_1_reg_717_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_533_input_width,Q[4],1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln9_1_reg_717_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln9_1_reg_717_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln9_1_reg_717_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln9_1_reg_717_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln9_1_reg_717_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln9_1_reg_717_reg_P_UNCONNECTED[47:13],mul_ln9_1_reg_717_reg_n_98,mul_ln9_1_reg_717_reg_n_99,mul_ln9_1_reg_717_reg_n_100,mul_ln9_1_reg_717_reg_n_101,mul_ln9_1_reg_717_reg_n_102,mul_ln9_1_reg_717_reg_n_103,mul_ln9_1_reg_717_reg_n_104,mul_ln9_1_reg_717_reg_n_105,mul_ln9_1_reg_717_reg_n_106,mul_ln9_1_reg_717_reg_n_107,mul_ln9_1_reg_717_reg_n_108,mul_ln9_1_reg_717_reg_n_109,mul_ln9_1_reg_717_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln9_1_reg_717_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln9_1_reg_717_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln9_1_reg_717_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln9_1_reg_717_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln9_1_reg_717_reg_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln9_1_reg_717_reg_i_2
       (.I0(Q[4]),
        .O(grp_max_pooling2d_fix16_fu_533_input_width));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln9_reg_712[2]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .I3(mul_ln9_reg_712[2]),
        .O(\mul_ln9_reg_712[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln9_reg_712[5]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .I3(mul_ln9_reg_712[5]),
        .O(\mul_ln9_reg_712[5]_i_1_n_5 ));
  FDRE \mul_ln9_reg_712_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln9_reg_712[2]_i_1_n_5 ),
        .Q(mul_ln9_reg_712[2]),
        .R(1'b0));
  FDRE \mul_ln9_reg_712_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln9_reg_712[5]_i_1_n_5 ),
        .Q(mul_ln9_reg_712[5]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187[0]),
        .Q(out_d_0_reg_187_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187[1]),
        .Q(out_d_0_reg_187_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187[2]),
        .Q(out_d_0_reg_187_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187[3]),
        .Q(out_d_0_reg_187_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187[4]),
        .Q(out_d_0_reg_187_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187_pp0_iter1_reg[0]),
        .Q(out_d_0_reg_187_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187_pp0_iter1_reg[1]),
        .Q(out_d_0_reg_187_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187_pp0_iter1_reg[2]),
        .Q(out_d_0_reg_187_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187_pp0_iter1_reg[3]),
        .Q(out_d_0_reg_187_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187_pp0_iter1_reg[4]),
        .Q(out_d_0_reg_187_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln18_reg_825[0]),
        .Q(out_d_0_reg_187[0]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln18_reg_825[1]),
        .Q(out_d_0_reg_187[1]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln18_reg_825[2]),
        .Q(out_d_0_reg_187[2]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln18_reg_825[3]),
        .Q(out_d_0_reg_187[3]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln18_reg_825[4]),
        .Q(out_d_0_reg_187[4]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \out_d_reg_731[0]_i_1 
       (.I0(out_d_0_reg_187[0]),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln18_reg_825[0]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \out_d_reg_731[1]_i_1 
       (.I0(out_d_0_reg_187[1]),
        .I1(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I2(select_ln18_reg_825[1]),
        .I3(out_d_0_reg_187[0]),
        .I4(select_ln18_reg_825[0]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hAACCAACC5A335ACC)) 
    \out_d_reg_731[2]_i_1 
       (.I0(out_d_0_reg_187[2]),
        .I1(select_ln18_reg_825[2]),
        .I2(out_d_0_reg_187[1]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(select_ln18_reg_825[1]),
        .I5(B[0]),
        .O(\out_d_reg_731[2]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_731[3]_i_1 
       (.I0(\out_d_reg_731[3]_i_2_n_5 ),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hFF47FFFF00B80000)) 
    \out_d_reg_731[3]_i_2 
       (.I0(out_d_0_reg_187[1]),
        .I1(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I2(select_ln18_reg_825[1]),
        .I3(B[0]),
        .I4(\out_d_reg_731[4]_i_4_n_5 ),
        .I5(\out_d_reg_731[4]_i_3_n_5 ),
        .O(\out_d_reg_731[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hAAAAAA9A)) 
    \out_d_reg_731[4]_i_1 
       (.I0(\out_d_reg_731[4]_i_2_n_5 ),
        .I1(\out_d_reg_731[4]_i_3_n_5 ),
        .I2(\out_d_reg_731[4]_i_4_n_5 ),
        .I3(B[0]),
        .I4(\out_d_reg_731[4]_i_5_n_5 ),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_d_reg_731[4]_i_2 
       (.I0(out_d_0_reg_187[4]),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln18_reg_825[4]),
        .O(\out_d_reg_731[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \out_d_reg_731[4]_i_3 
       (.I0(select_ln18_reg_825[3]),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_d_0_reg_187[3]),
        .O(\out_d_reg_731[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \out_d_reg_731[4]_i_4 
       (.I0(select_ln18_reg_825[2]),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_d_0_reg_187[2]),
        .O(\out_d_reg_731[4]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \out_d_reg_731[4]_i_5 
       (.I0(out_d_0_reg_187[1]),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln18_reg_825[1]),
        .O(\out_d_reg_731[4]_i_5_n_5 ));
  FDRE \out_d_reg_731_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731[0]),
        .Q(out_d_reg_731_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731[1]),
        .Q(out_d_reg_731_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731[2]),
        .Q(out_d_reg_731_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731[3]),
        .Q(out_d_reg_731_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731[4]),
        .Q(out_d_reg_731_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731_pp0_iter1_reg[0]),
        .Q(out_d_reg_731_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731_pp0_iter1_reg[1]),
        .Q(out_d_reg_731_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731_pp0_iter1_reg[2]),
        .Q(out_d_reg_731_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731_pp0_iter1_reg[3]),
        .Q(out_d_reg_731_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731_pp0_iter1_reg[4]),
        .Q(out_d_reg_731_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \out_d_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(B[0]),
        .Q(out_d_reg_731[0]),
        .R(1'b0));
  FDRE \out_d_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(B[1]),
        .Q(out_d_reg_731[1]),
        .R(1'b0));
  FDRE \out_d_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(\out_d_reg_731[2]_i_1_n_5 ),
        .Q(out_d_reg_731[2]),
        .R(1'b0));
  FDRE \out_d_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(B[3]),
        .Q(out_d_reg_731[3]),
        .R(1'b0));
  FDRE \out_d_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(B[4]),
        .Q(out_d_reg_731[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211[0]),
        .Q(out_h_0_reg_211_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211[1]),
        .Q(out_h_0_reg_211_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211[2]),
        .Q(out_h_0_reg_211_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211[3]),
        .Q(out_h_0_reg_211_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211_pp0_iter1_reg[0]),
        .Q(out_h_0_reg_211_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211_pp0_iter1_reg[1]),
        .Q(out_h_0_reg_211_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211_pp0_iter1_reg[2]),
        .Q(out_h_0_reg_211_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211_pp0_iter1_reg[3]),
        .Q(out_h_0_reg_211_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln19_reg_830[0]),
        .Q(out_h_0_reg_211[0]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_h_0_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln19_reg_830[1]),
        .Q(out_h_0_reg_211[1]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_h_0_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln19_reg_830[2]),
        .Q(out_h_0_reg_211[2]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_h_0_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln19_reg_830[3]),
        .Q(out_h_0_reg_211[3]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h45557555FFFFFFFF)) 
    \out_h_reg_758[0]_i_1 
       (.I0(out_h_0_reg_211[0]),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln19_reg_830[0]),
        .I5(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .O(out_h_fu_401_p2[0]));
  LUT6 #(
    .INIT(64'h5A335ACC00000000)) 
    \out_h_reg_758[1]_i_1 
       (.I0(out_h_0_reg_211[0]),
        .I1(select_ln19_reg_830[0]),
        .I2(out_h_0_reg_211[1]),
        .I3(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I4(select_ln19_reg_830[1]),
        .I5(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .O(out_h_fu_401_p2[1]));
  LUT6 #(
    .INIT(64'h47FFB800B800B800)) 
    \out_h_reg_758[2]_i_1 
       (.I0(out_h_0_reg_211[1]),
        .I1(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I2(select_ln19_reg_830[1]),
        .I3(\select_ln34_reg_746[0]_i_1_n_5 ),
        .I4(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I5(ap_phi_mux_out_h_0_phi_fu_215_p4[2]),
        .O(out_h_fu_401_p2[2]));
  LUT5 #(
    .INIT(32'h7F008000)) 
    \out_h_reg_758[3]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_215_p4[0]),
        .I1(ap_phi_mux_out_h_0_phi_fu_215_p4[1]),
        .I2(ap_phi_mux_out_h_0_phi_fu_215_p4[2]),
        .I3(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I4(ap_phi_mux_out_h_0_phi_fu_215_p4[3]),
        .O(out_h_fu_401_p2[3]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_h_reg_758[3]_i_2 
       (.I0(out_h_0_reg_211[0]),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln19_reg_830[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_215_p4[0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_h_reg_758[3]_i_3 
       (.I0(out_h_0_reg_211[1]),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln19_reg_830[1]),
        .O(ap_phi_mux_out_h_0_phi_fu_215_p4[1]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_h_reg_758[3]_i_4 
       (.I0(out_h_0_reg_211[2]),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln19_reg_830[2]),
        .O(ap_phi_mux_out_h_0_phi_fu_215_p4[2]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_h_reg_758[3]_i_5 
       (.I0(out_h_0_reg_211[3]),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln19_reg_830[3]),
        .O(ap_phi_mux_out_h_0_phi_fu_215_p4[3]));
  FDRE \out_h_reg_758_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758[0]),
        .Q(out_h_reg_758_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758[1]),
        .Q(out_h_reg_758_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758[2]),
        .Q(out_h_reg_758_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758[3]),
        .Q(out_h_reg_758_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758_pp0_iter1_reg[0]),
        .Q(out_h_reg_758_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758_pp0_iter1_reg[1]),
        .Q(out_h_reg_758_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758_pp0_iter1_reg[2]),
        .Q(out_h_reg_758_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758_pp0_iter1_reg[3]),
        .Q(out_h_reg_758_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \out_h_reg_758_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(out_h_fu_401_p2[0]),
        .Q(out_h_reg_758[0]),
        .R(1'b0));
  FDRE \out_h_reg_758_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(out_h_fu_401_p2[1]),
        .Q(out_h_reg_758[1]),
        .R(1'b0));
  FDRE \out_h_reg_758_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(out_h_fu_401_p2[2]),
        .Q(out_h_reg_758[2]),
        .R(1'b0));
  FDRE \out_h_reg_758_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(out_h_fu_401_p2[3]),
        .Q(out_h_reg_758[3]),
        .R(1'b0));
  FDRE \out_w_0_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(out_w_reg_846[0]),
        .Q(out_w_0_reg_223[0]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_w_0_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(out_w_reg_846[1]),
        .Q(out_w_0_reg_223[1]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_w_0_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(out_w_reg_846[2]),
        .Q(out_w_0_reg_223[2]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_w_0_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(out_w_reg_846[3]),
        .Q(out_w_0_reg_223[3]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_846[0]_i_1 
       (.I0(select_ln28_reg_782[0]),
        .O(out_w_fu_552_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_846[1]_i_1 
       (.I0(select_ln28_reg_782[0]),
        .I1(select_ln28_reg_782[1]),
        .O(out_w_fu_552_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_846[2]_i_1 
       (.I0(select_ln28_reg_782[0]),
        .I1(select_ln28_reg_782[1]),
        .I2(select_ln28_reg_782[2]),
        .O(out_w_fu_552_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_846[3]_i_1 
       (.I0(select_ln28_reg_782[1]),
        .I1(select_ln28_reg_782[0]),
        .I2(select_ln28_reg_782[2]),
        .I3(select_ln28_reg_782[3]),
        .O(out_w_fu_552_p2[3]));
  FDRE \out_w_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(out_w_fu_552_p2[0]),
        .Q(out_w_reg_846[0]),
        .R(1'b0));
  FDRE \out_w_reg_846_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(out_w_fu_552_p2[1]),
        .Q(out_w_reg_846[1]),
        .R(1'b0));
  FDRE \out_w_reg_846_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(out_w_fu_552_p2[2]),
        .Q(out_w_reg_846[2]),
        .R(1'b0));
  FDRE \out_w_reg_846_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(out_w_fu_552_p2[3]),
        .Q(out_w_reg_846[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_100
       (.I0(select_ln29_1_reg_861[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_100),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_100),
        .O(grp_max_pooling2d_fix16_fu_533_input_r_address1[10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_104
       (.I0(select_ln29_1_reg_861[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_101),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_101),
        .O(\select_ln29_1_reg_861_reg[13]_0 [8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_106
       (.I0(select_ln29_1_reg_861[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_102),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_102),
        .O(\select_ln29_1_reg_861_reg[13]_0 [7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_108
       (.I0(select_ln29_1_reg_861[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_103),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_103),
        .O(\select_ln29_1_reg_861_reg[13]_0 [6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_110
       (.I0(select_ln29_1_reg_861[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_104),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_104),
        .O(\select_ln29_1_reg_861_reg[13]_0 [5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_112
       (.I0(select_ln29_1_reg_861[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_105),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_105),
        .O(\select_ln29_1_reg_861_reg[13]_0 [4]));
  LUT5 #(
    .INIT(32'h0E000000)) 
    ram_reg_0_i_113__0
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(icmp_ln18_reg_727_pp0_iter3_reg),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(\ap_CS_fsm_reg[17] ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_114
       (.I0(select_ln29_1_reg_861[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_106),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_106),
        .O(\select_ln29_1_reg_861_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_116
       (.I0(select_ln29_1_reg_861[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_107),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_107),
        .O(\select_ln29_1_reg_861_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_118
       (.I0(select_ln29_1_reg_861[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_108),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_108),
        .O(\select_ln29_1_reg_861_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_120
       (.I0(select_ln29_1_reg_861[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_109),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_109),
        .O(\select_ln29_1_reg_861_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_121
       (.I0(select_ln29_1_reg_861[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_110),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_110),
        .O(grp_max_pooling2d_fix16_fu_533_input_r_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_148
       (.I0(select_ln29_2_reg_887[13]),
        .I1(ram_reg_0_i_263_n_5),
        .I2(ram_reg_0_i_264_n_5),
        .I3(ram_reg_0_i_132),
        .I4(Q[5]),
        .I5(ram_reg_0_i_43),
        .O(\select_ln29_2_reg_887_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_150
       (.I0(select_ln29_2_reg_887[12]),
        .I1(ram_reg_0_i_263_n_5),
        .I2(ram_reg_0_i_265_n_5),
        .I3(ram_reg_0_i_132),
        .I4(Q[5]),
        .I5(ram_reg_0_i_43),
        .O(\select_ln29_2_reg_887_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    ram_reg_0_i_152
       (.I0(ram_reg_0_i_47),
        .I1(ram_reg_0_i_132),
        .I2(ram_reg_0_i_267_n_5),
        .I3(ram_reg_0_i_263_n_5),
        .I4(select_ln29_2_reg_887[11]),
        .I5(ram_reg_0_i_47_0),
        .O(\select_ln29_2_reg_887_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    ram_reg_0_i_159
       (.I0(select_ln29_2_reg_887[10]),
        .I1(ram_reg_0_i_263_n_5),
        .I2(ram_reg_0_i_271_n_5),
        .I3(ram_reg_0_i_132),
        .I4(Q[5]),
        .I5(ram_reg_0_i_43),
        .O(\select_ln29_2_reg_887_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    ram_reg_0_i_164
       (.I0(select_ln29_2_reg_887[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_283_n_5),
        .I4(ram_reg_0_i_132),
        .I5(ram_reg_0_i_56),
        .O(\select_ln29_2_reg_887_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    ram_reg_0_i_167
       (.I0(select_ln29_2_reg_887[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_288_n_5),
        .I4(ram_reg_0_i_132),
        .I5(ram_reg_0_i_60),
        .O(\select_ln29_2_reg_887_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    ram_reg_0_i_171
       (.I0(select_ln29_2_reg_887[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_301_n_5),
        .I4(ram_reg_0_i_132),
        .I5(ram_reg_0_i_64__0),
        .O(\select_ln29_2_reg_887_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    ram_reg_0_i_174
       (.I0(select_ln29_2_reg_887[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_305_n_5),
        .I4(ram_reg_0_i_132),
        .I5(ram_reg_0_i_68),
        .O(\select_ln29_2_reg_887_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    ram_reg_0_i_178
       (.I0(select_ln29_2_reg_887[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_313_n_5),
        .I4(ram_reg_0_i_132),
        .I5(ram_reg_0_i_72),
        .O(\select_ln29_2_reg_887_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    ram_reg_0_i_181
       (.I0(select_ln29_2_reg_887[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_318_n_5),
        .I4(ram_reg_0_i_132),
        .I5(ram_reg_0_i_76),
        .O(\select_ln29_2_reg_887_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    ram_reg_0_i_185
       (.I0(select_ln29_2_reg_887[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_331_n_5),
        .I4(ram_reg_0_i_132),
        .I5(ram_reg_0_i_80),
        .O(\select_ln29_2_reg_887_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    ram_reg_0_i_189
       (.I0(select_ln29_2_reg_887[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_335_n_5),
        .I4(ram_reg_0_i_132),
        .I5(ram_reg_0_i_84),
        .O(\select_ln29_2_reg_887_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    ram_reg_0_i_193
       (.I0(select_ln29_2_reg_887[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_344_n_5),
        .I4(ram_reg_0_i_132),
        .I5(ram_reg_0_i_88),
        .O(\select_ln29_2_reg_887_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF800000)) 
    ram_reg_0_i_196
       (.I0(select_ln29_2_reg_887[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_348_n_5),
        .I4(ram_reg_0_i_132),
        .I5(ram_reg_0_i_92),
        .O(\select_ln29_2_reg_887_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    ram_reg_0_i_20
       (.I0(grp_max_pooling2d_fix16_fu_533_input_r_address1[10]),
        .I1(MemBank_B_address011_out),
        .I2(ram_reg_0),
        .I3(ram_reg_0_0),
        .I4(input_r_address1),
        .I5(ram_reg_0_1),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hAAAAA888AAAAAAAA)) 
    ram_reg_0_i_252
       (.I0(ram_reg_0_i_132),
        .I1(ram_reg_0_i_263_n_5),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_0_i_422_n_5),
        .I5(ram_reg_0_i_423_n_5),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_263
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(ram_reg_0_i_263_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_264
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[13]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_97),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[13]),
        .O(ram_reg_0_i_264_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_265
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[12]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_98),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[12]),
        .O(ram_reg_0_i_265_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_267
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[11]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_99),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[11]),
        .O(ram_reg_0_i_267_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_271
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[10]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_100),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[10]),
        .O(ram_reg_0_i_271_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_283
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[9]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_101),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[9]),
        .O(ram_reg_0_i_283_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_288
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[8]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_102),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[8]),
        .O(ram_reg_0_i_288_n_5));
  LUT6 #(
    .INIT(64'hABABABA8ABA8ABA8)) 
    ram_reg_0_i_30
       (.I0(grp_max_pooling2d_fix16_fu_533_input_r_address1[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_0_2),
        .I4(Q[0]),
        .I5(ram_reg_0_3),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_301
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[7]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_103),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[7]),
        .O(ram_reg_0_i_301_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_305
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[6]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_104),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[6]),
        .O(ram_reg_0_i_305_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_313
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[5]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_105),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[5]),
        .O(ram_reg_0_i_313_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_318
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[4]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_106),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[4]),
        .O(ram_reg_0_i_318_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_331
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[3]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_107),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[3]),
        .O(ram_reg_0_i_331_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_335
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[2]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_108),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[2]),
        .O(ram_reg_0_i_335_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_344
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[1]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_109),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[1]),
        .O(ram_reg_0_i_344_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_348
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[0]),
        .I1(ram_reg_0_i_422_n_5),
        .I2(add_ln28_1_fu_499_p2_n_110),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln29_reg_835[0]),
        .O(ram_reg_0_i_348_n_5));
  LUT5 #(
    .INIT(32'hF8F8F888)) 
    ram_reg_0_i_39
       (.I0(ap_enable_reg_pp0_iter2_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(grp_max_pooling2d_fix16_fu_533_input_r_ce1));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_422
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(ram_reg_0_i_422_n_5));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_423
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_0_i_423_n_5));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_0_i_65
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .I2(ram_reg_0_i_132),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_0_i_21__0),
        .I5(ram_reg_0_i_21__0_0),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_96
       (.I0(select_ln29_1_reg_861[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_97),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_97),
        .O(\select_ln29_1_reg_861_reg[13]_0 [11]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_97
       (.I0(select_ln29_1_reg_861[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_98),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_98),
        .O(\select_ln29_1_reg_861_reg[13]_0 [10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_99
       (.I0(select_ln29_1_reg_861[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln28_2_reg_808_reg_n_99),
        .I4(add_ln18_reg_8200),
        .I5(add_ln28_fu_479_p2_n_99),
        .O(\select_ln29_1_reg_861_reg[13]_0 [9]));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \reg_235[15]_i_1 
       (.I0(\icmp_ln18_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .O(\reg_235[15]_i_1_n_5 ));
  FDRE \reg_235_reg[0] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [0]),
        .Q(\reg_235_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \reg_235_reg[10] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [10]),
        .Q(\reg_235_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \reg_235_reg[11] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [11]),
        .Q(\reg_235_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \reg_235_reg[12] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [12]),
        .Q(\reg_235_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \reg_235_reg[13] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [13]),
        .Q(\reg_235_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \reg_235_reg[14] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [14]),
        .Q(\reg_235_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \reg_235_reg[15] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [15]),
        .Q(\reg_235_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \reg_235_reg[1] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [1]),
        .Q(\reg_235_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \reg_235_reg[2] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [2]),
        .Q(\reg_235_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \reg_235_reg[3] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [3]),
        .Q(\reg_235_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \reg_235_reg[4] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [4]),
        .Q(\reg_235_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \reg_235_reg[5] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [5]),
        .Q(\reg_235_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \reg_235_reg[6] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [6]),
        .Q(\reg_235_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \reg_235_reg[7] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [7]),
        .Q(\reg_235_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \reg_235_reg[8] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [8]),
        .Q(\reg_235_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \reg_235_reg[9] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [9]),
        .Q(\reg_235_reg[15]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln18_reg_825[0]_i_1 
       (.I0(out_d_reg_731[0]),
        .I1(icmp_ln19_reg_737),
        .I2(out_d_0_reg_187[0]),
        .O(select_ln18_fu_525_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln18_reg_825[1]_i_1 
       (.I0(out_d_reg_731[1]),
        .I1(icmp_ln19_reg_737),
        .I2(out_d_0_reg_187[1]),
        .O(select_ln18_fu_525_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln18_reg_825[2]_i_1 
       (.I0(out_d_reg_731[2]),
        .I1(icmp_ln19_reg_737),
        .I2(out_d_0_reg_187[2]),
        .O(select_ln18_fu_525_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln18_reg_825[3]_i_1 
       (.I0(out_d_reg_731[3]),
        .I1(icmp_ln19_reg_737),
        .I2(out_d_0_reg_187[3]),
        .O(select_ln18_fu_525_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln18_reg_825[4]_i_1 
       (.I0(out_d_reg_731[4]),
        .I1(icmp_ln19_reg_737),
        .I2(out_d_0_reg_187[4]),
        .O(select_ln18_fu_525_p3[4]));
  FDRE \select_ln18_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln18_fu_525_p3[0]),
        .Q(select_ln18_reg_825[0]),
        .R(1'b0));
  FDRE \select_ln18_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln18_fu_525_p3[1]),
        .Q(select_ln18_reg_825[1]),
        .R(1'b0));
  FDRE \select_ln18_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln18_fu_525_p3[2]),
        .Q(select_ln18_reg_825[2]),
        .R(1'b0));
  FDRE \select_ln18_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln18_fu_525_p3[3]),
        .Q(select_ln18_reg_825[3]),
        .R(1'b0));
  FDRE \select_ln18_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln18_fu_525_p3[4]),
        .Q(select_ln18_reg_825[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln19_1_reg_851[0]_i_1 
       (.I0(indvar_flatten_reg_199[0]),
        .O(add_ln19_1_fu_557_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln19_1_reg_851[1]_i_1 
       (.I0(indvar_flatten_reg_199[0]),
        .I1(indvar_flatten_reg_199[1]),
        .O(add_ln19_1_fu_557_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln19_1_reg_851[2]_i_1 
       (.I0(indvar_flatten_reg_199[2]),
        .I1(indvar_flatten_reg_199[1]),
        .I2(indvar_flatten_reg_199[0]),
        .O(add_ln19_1_fu_557_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \select_ln19_1_reg_851[3]_i_1 
       (.I0(indvar_flatten_reg_199[3]),
        .I1(indvar_flatten_reg_199[0]),
        .I2(indvar_flatten_reg_199[1]),
        .I3(indvar_flatten_reg_199[2]),
        .O(add_ln19_1_fu_557_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \select_ln19_1_reg_851[4]_i_1 
       (.I0(indvar_flatten_reg_199[4]),
        .I1(indvar_flatten_reg_199[2]),
        .I2(indvar_flatten_reg_199[1]),
        .I3(indvar_flatten_reg_199[0]),
        .I4(indvar_flatten_reg_199[3]),
        .O(add_ln19_1_fu_557_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \select_ln19_1_reg_851[5]_i_1 
       (.I0(indvar_flatten_reg_199[5]),
        .I1(indvar_flatten_reg_199[3]),
        .I2(indvar_flatten_reg_199[0]),
        .I3(indvar_flatten_reg_199[1]),
        .I4(indvar_flatten_reg_199[2]),
        .I5(indvar_flatten_reg_199[4]),
        .O(add_ln19_1_fu_557_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln19_1_reg_851[6]_i_1 
       (.I0(indvar_flatten_reg_199[6]),
        .I1(\select_ln19_1_reg_851[7]_i_4_n_5 ),
        .O(add_ln19_1_fu_557_p2[6]));
  LUT4 #(
    .INIT(16'h2000)) 
    \select_ln19_1_reg_851[7]_i_1 
       (.I0(icmp_ln19_reg_737),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(select_ln19_1_reg_851));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln19_1_reg_851[7]_i_2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .O(out_w_reg_8460));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln19_1_reg_851[7]_i_3 
       (.I0(indvar_flatten_reg_199[7]),
        .I1(\select_ln19_1_reg_851[7]_i_4_n_5 ),
        .I2(indvar_flatten_reg_199[6]),
        .O(add_ln19_1_fu_557_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln19_1_reg_851[7]_i_4 
       (.I0(indvar_flatten_reg_199[5]),
        .I1(indvar_flatten_reg_199[3]),
        .I2(indvar_flatten_reg_199[0]),
        .I3(indvar_flatten_reg_199[1]),
        .I4(indvar_flatten_reg_199[2]),
        .I5(indvar_flatten_reg_199[4]),
        .O(\select_ln19_1_reg_851[7]_i_4_n_5 ));
  FDSE \select_ln19_1_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln19_1_fu_557_p2[0]),
        .Q(\select_ln19_1_reg_851_reg_n_5_[0] ),
        .S(select_ln19_1_reg_851));
  FDRE \select_ln19_1_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln19_1_fu_557_p2[1]),
        .Q(\select_ln19_1_reg_851_reg_n_5_[1] ),
        .R(select_ln19_1_reg_851));
  FDRE \select_ln19_1_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln19_1_fu_557_p2[2]),
        .Q(\select_ln19_1_reg_851_reg_n_5_[2] ),
        .R(select_ln19_1_reg_851));
  FDRE \select_ln19_1_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln19_1_fu_557_p2[3]),
        .Q(\select_ln19_1_reg_851_reg_n_5_[3] ),
        .R(select_ln19_1_reg_851));
  FDRE \select_ln19_1_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln19_1_fu_557_p2[4]),
        .Q(\select_ln19_1_reg_851_reg_n_5_[4] ),
        .R(select_ln19_1_reg_851));
  FDRE \select_ln19_1_reg_851_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln19_1_fu_557_p2[5]),
        .Q(\select_ln19_1_reg_851_reg_n_5_[5] ),
        .R(select_ln19_1_reg_851));
  FDRE \select_ln19_1_reg_851_reg[6] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln19_1_fu_557_p2[6]),
        .Q(\select_ln19_1_reg_851_reg_n_5_[6] ),
        .R(select_ln19_1_reg_851));
  FDRE \select_ln19_1_reg_851_reg[7] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln19_1_fu_557_p2[7]),
        .Q(\select_ln19_1_reg_851_reg_n_5_[7] ),
        .R(select_ln19_1_reg_851));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_830[0]_i_1 
       (.I0(out_h_reg_758[0]),
        .I1(select_ln34_12_reg_751),
        .I2(select_ln34_reg_746[0]),
        .O(select_ln19_fu_531_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_830[1]_i_1 
       (.I0(out_h_reg_758[1]),
        .I1(select_ln34_12_reg_751),
        .I2(select_ln34_reg_746[1]),
        .O(select_ln19_fu_531_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_830[2]_i_1 
       (.I0(out_h_reg_758[2]),
        .I1(select_ln34_12_reg_751),
        .I2(select_ln34_reg_746[2]),
        .O(select_ln19_fu_531_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_830[3]_i_1 
       (.I0(out_h_reg_758[3]),
        .I1(select_ln34_12_reg_751),
        .I2(select_ln34_reg_746[3]),
        .O(select_ln19_fu_531_p3[3]));
  FDRE \select_ln19_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln19_fu_531_p3[0]),
        .Q(select_ln19_reg_830[0]),
        .R(1'b0));
  FDRE \select_ln19_reg_830_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln19_fu_531_p3[1]),
        .Q(select_ln19_reg_830[1]),
        .R(1'b0));
  FDRE \select_ln19_reg_830_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln19_fu_531_p3[2]),
        .Q(select_ln19_reg_830[2]),
        .R(1'b0));
  FDRE \select_ln19_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln19_fu_531_p3[3]),
        .Q(select_ln19_reg_830[3]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(add_ln28_1_fu_499_p2_i_9_n_5),
        .Q(select_ln28_1_reg_764[1]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_764_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(add_ln28_1_fu_499_p2_i_8_n_5),
        .Q(select_ln28_1_reg_764[2]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_764_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(add_ln28_1_fu_499_p2_i_7_n_5),
        .Q(select_ln28_1_reg_764[3]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_764_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(add_ln28_1_fu_499_p2_i_6_n_5),
        .Q(select_ln28_1_reg_764[4]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_764_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(add_ln28_1_fu_499_p2_i_5_n_5),
        .Q(select_ln28_1_reg_764[5]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_764_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(add_ln28_1_fu_499_p2_i_4_n_5),
        .Q(select_ln28_1_reg_764[6]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_764_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(add_ln28_1_fu_499_p2_i_3_n_5),
        .Q(select_ln28_1_reg_764[7]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_764_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(add_ln28_1_fu_499_p2_i_2_n_5),
        .Q(select_ln28_1_reg_764[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0E00)) 
    \select_ln28_reg_782[3]_i_1 
       (.I0(select_ln34_12_reg_751),
        .I1(icmp_ln19_reg_737),
        .I2(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\select_ln28_reg_782[3]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln28_reg_782[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .O(add_ln28_1_reg_7980));
  FDRE \select_ln28_reg_782_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln28_reg_782[0]),
        .Q(select_ln28_reg_782_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln28_reg_782_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln28_reg_782[1]),
        .Q(select_ln28_reg_782_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln28_reg_782_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln28_reg_782[2]),
        .Q(select_ln28_reg_782_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln28_reg_782_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln28_reg_782[3]),
        .Q(select_ln28_reg_782_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln28_reg_782_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(out_w_0_reg_223[0]),
        .Q(select_ln28_reg_782[0]),
        .R(\select_ln28_reg_782[3]_i_1_n_5 ));
  FDRE \select_ln28_reg_782_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(out_w_0_reg_223[1]),
        .Q(select_ln28_reg_782[1]),
        .R(\select_ln28_reg_782[3]_i_1_n_5 ));
  FDRE \select_ln28_reg_782_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(out_w_0_reg_223[2]),
        .Q(select_ln28_reg_782[2]),
        .R(\select_ln28_reg_782[3]_i_1_n_5 ));
  FDRE \select_ln28_reg_782_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_1_reg_7980),
        .D(out_w_0_reg_223[3]),
        .Q(select_ln28_reg_782[3]),
        .R(\select_ln28_reg_782[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[0]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_110),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[0]),
        .O(select_ln29_1_fu_580_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[10]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_100),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[10]),
        .O(select_ln29_1_fu_580_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[11]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_99),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[11]),
        .O(select_ln29_1_fu_580_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[12]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_98),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[12]),
        .O(select_ln29_1_fu_580_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_1_reg_861[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln18_reg_727_pp0_iter1_reg),
        .O(select_ln29_1_reg_8610));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_861[13]_i_10 
       (.I0(\reg_235_reg[15]_0 [12]),
        .I1(q0[12]),
        .I2(q0[13]),
        .I3(\reg_235_reg[15]_0 [13]),
        .O(\select_ln29_1_reg_861[13]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_861[13]_i_11 
       (.I0(\reg_235_reg[15]_0 [10]),
        .I1(q0[10]),
        .I2(q0[11]),
        .I3(\reg_235_reg[15]_0 [11]),
        .O(\select_ln29_1_reg_861[13]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_861[13]_i_12 
       (.I0(\reg_235_reg[15]_0 [8]),
        .I1(q0[8]),
        .I2(q0[9]),
        .I3(\reg_235_reg[15]_0 [9]),
        .O(\select_ln29_1_reg_861[13]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_861[13]_i_13 
       (.I0(\reg_235_reg[15]_0 [6]),
        .I1(q0[6]),
        .I2(q0[7]),
        .I3(\reg_235_reg[15]_0 [7]),
        .O(\select_ln29_1_reg_861[13]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_861[13]_i_14 
       (.I0(\reg_235_reg[15]_0 [4]),
        .I1(q0[4]),
        .I2(q0[5]),
        .I3(\reg_235_reg[15]_0 [5]),
        .O(\select_ln29_1_reg_861[13]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_861[13]_i_15 
       (.I0(\reg_235_reg[15]_0 [2]),
        .I1(q0[2]),
        .I2(q0[3]),
        .I3(\reg_235_reg[15]_0 [3]),
        .O(\select_ln29_1_reg_861[13]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_861[13]_i_16 
       (.I0(\reg_235_reg[15]_0 [0]),
        .I1(q0[0]),
        .I2(q0[1]),
        .I3(\reg_235_reg[15]_0 [1]),
        .O(\select_ln29_1_reg_861[13]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_861[13]_i_17 
       (.I0(\reg_235_reg[15]_0 [6]),
        .I1(q0[6]),
        .I2(q0[7]),
        .I3(\reg_235_reg[15]_0 [7]),
        .O(\select_ln29_1_reg_861[13]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_861[13]_i_18 
       (.I0(\reg_235_reg[15]_0 [4]),
        .I1(q0[4]),
        .I2(q0[5]),
        .I3(\reg_235_reg[15]_0 [5]),
        .O(\select_ln29_1_reg_861[13]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_861[13]_i_19 
       (.I0(\reg_235_reg[15]_0 [2]),
        .I1(q0[2]),
        .I2(q0[3]),
        .I3(\reg_235_reg[15]_0 [3]),
        .O(\select_ln29_1_reg_861[13]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[13]_i_2 
       (.I0(add_ln28_2_reg_808_reg_n_97),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[13]),
        .O(select_ln29_1_fu_580_p3[13]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_861[13]_i_20 
       (.I0(\reg_235_reg[15]_0 [0]),
        .I1(q0[0]),
        .I2(q0[1]),
        .I3(\reg_235_reg[15]_0 [1]),
        .O(\select_ln29_1_reg_861[13]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_861[13]_i_5 
       (.I0(\reg_235_reg[15]_0 [14]),
        .I1(q0[14]),
        .I2(\reg_235_reg[15]_0 [15]),
        .I3(q0[15]),
        .O(\select_ln29_1_reg_861[13]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_861[13]_i_6 
       (.I0(\reg_235_reg[15]_0 [12]),
        .I1(q0[12]),
        .I2(q0[13]),
        .I3(\reg_235_reg[15]_0 [13]),
        .O(\select_ln29_1_reg_861[13]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_861[13]_i_7 
       (.I0(\reg_235_reg[15]_0 [10]),
        .I1(q0[10]),
        .I2(q0[11]),
        .I3(\reg_235_reg[15]_0 [11]),
        .O(\select_ln29_1_reg_861[13]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_861[13]_i_8 
       (.I0(\reg_235_reg[15]_0 [8]),
        .I1(q0[8]),
        .I2(q0[9]),
        .I3(\reg_235_reg[15]_0 [9]),
        .O(\select_ln29_1_reg_861[13]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_861[13]_i_9 
       (.I0(\reg_235_reg[15]_0 [14]),
        .I1(q0[14]),
        .I2(\reg_235_reg[15]_0 [15]),
        .I3(q0[15]),
        .O(\select_ln29_1_reg_861[13]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[1]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_109),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[1]),
        .O(select_ln29_1_fu_580_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[2]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_108),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[2]),
        .O(select_ln29_1_fu_580_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[3]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_107),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[3]),
        .O(select_ln29_1_fu_580_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[4]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_106),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[4]),
        .O(select_ln29_1_fu_580_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[5]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_105),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[5]),
        .O(select_ln29_1_fu_580_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[6]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_104),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[6]),
        .O(select_ln29_1_fu_580_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[7]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_103),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[7]),
        .O(select_ln29_1_fu_580_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[8]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_102),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[8]),
        .O(select_ln29_1_fu_580_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_861[9]_i_1 
       (.I0(add_ln28_2_reg_808_reg_n_101),
        .I1(\select_ln29_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_835[9]),
        .O(select_ln29_1_fu_580_p3[9]));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[0]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[10]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[11]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[12]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[13]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[1]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[2]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[3]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[4]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[5]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[6]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[7]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[8]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln29_1_reg_861[9]),
        .Q(select_ln29_1_reg_861_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[0]),
        .Q(select_ln29_1_reg_861[0]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[10] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[10]),
        .Q(select_ln29_1_reg_861[10]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[11] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[11]),
        .Q(select_ln29_1_reg_861[11]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[12] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[12]),
        .Q(select_ln29_1_reg_861[12]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[13] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[13]),
        .Q(select_ln29_1_reg_861[13]),
        .R(1'b0));
  CARRY4 \select_ln29_1_reg_861_reg[13]_i_3 
       (.CI(\select_ln29_1_reg_861_reg[13]_i_4_n_5 ),
        .CO({\select_ln29_1_reg_861_reg[13]_i_3_n_5 ,\select_ln29_1_reg_861_reg[13]_i_3_n_6 ,\select_ln29_1_reg_861_reg[13]_i_3_n_7 ,\select_ln29_1_reg_861_reg[13]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_1_reg_861[13]_i_5_n_5 ,\select_ln29_1_reg_861[13]_i_6_n_5 ,\select_ln29_1_reg_861[13]_i_7_n_5 ,\select_ln29_1_reg_861[13]_i_8_n_5 }),
        .O(\NLW_select_ln29_1_reg_861_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln29_1_reg_861[13]_i_9_n_5 ,\select_ln29_1_reg_861[13]_i_10_n_5 ,\select_ln29_1_reg_861[13]_i_11_n_5 ,\select_ln29_1_reg_861[13]_i_12_n_5 }));
  CARRY4 \select_ln29_1_reg_861_reg[13]_i_4 
       (.CI(1'b0),
        .CO({\select_ln29_1_reg_861_reg[13]_i_4_n_5 ,\select_ln29_1_reg_861_reg[13]_i_4_n_6 ,\select_ln29_1_reg_861_reg[13]_i_4_n_7 ,\select_ln29_1_reg_861_reg[13]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_1_reg_861[13]_i_13_n_5 ,\select_ln29_1_reg_861[13]_i_14_n_5 ,\select_ln29_1_reg_861[13]_i_15_n_5 ,\select_ln29_1_reg_861[13]_i_16_n_5 }),
        .O(\NLW_select_ln29_1_reg_861_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln29_1_reg_861[13]_i_17_n_5 ,\select_ln29_1_reg_861[13]_i_18_n_5 ,\select_ln29_1_reg_861[13]_i_19_n_5 ,\select_ln29_1_reg_861[13]_i_20_n_5 }));
  FDRE \select_ln29_1_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[1]),
        .Q(select_ln29_1_reg_861[1]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[2]),
        .Q(select_ln29_1_reg_861[2]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[3]),
        .Q(select_ln29_1_reg_861[3]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[4]),
        .Q(select_ln29_1_reg_861[4]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[5]),
        .Q(select_ln29_1_reg_861[5]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[6]),
        .Q(select_ln29_1_reg_861[6]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[7]),
        .Q(select_ln29_1_reg_861[7]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[8] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[8]),
        .Q(select_ln29_1_reg_861[8]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_861_reg[9] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8610),
        .D(select_ln29_1_fu_580_p3[9]),
        .Q(select_ln29_1_reg_861[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[0]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[0]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[0]),
        .O(select_ln29_2_fu_663_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[10]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[10]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[10]),
        .O(select_ln29_2_fu_663_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[11]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[11]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[11]),
        .O(select_ln29_2_fu_663_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[12]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[12]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[12]),
        .O(select_ln29_2_fu_663_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_2_reg_887[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln18_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .O(select_ln29_2_reg_8870));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_887[13]_i_10 
       (.I0(\reg_235_reg[15]_0 [12]),
        .I1(q0[12]),
        .I2(q0[13]),
        .I3(\reg_235_reg[15]_0 [13]),
        .O(\reg_235_reg[14]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_887[13]_i_11 
       (.I0(\reg_235_reg[15]_0 [10]),
        .I1(q0[10]),
        .I2(q0[11]),
        .I3(\reg_235_reg[15]_0 [11]),
        .O(\reg_235_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_887[13]_i_12 
       (.I0(\reg_235_reg[15]_0 [8]),
        .I1(q0[8]),
        .I2(q0[9]),
        .I3(\reg_235_reg[15]_0 [9]),
        .O(\reg_235_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_887[13]_i_17 
       (.I0(\reg_235_reg[15]_0 [6]),
        .I1(q0[6]),
        .I2(q0[7]),
        .I3(\reg_235_reg[15]_0 [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_887[13]_i_18 
       (.I0(\reg_235_reg[15]_0 [4]),
        .I1(q0[4]),
        .I2(q0[5]),
        .I3(\reg_235_reg[15]_0 [5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_887[13]_i_19 
       (.I0(\reg_235_reg[15]_0 [2]),
        .I1(q0[2]),
        .I2(q0[3]),
        .I3(\reg_235_reg[15]_0 [3]),
        .O(S[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[13]_i_2 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[13]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[13]),
        .O(select_ln29_2_fu_663_p3[13]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_887[13]_i_20 
       (.I0(\reg_235_reg[15]_0 [0]),
        .I1(q0[0]),
        .I2(q0[1]),
        .I3(\reg_235_reg[15]_0 [1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_887[13]_i_9 
       (.I0(\reg_235_reg[15]_0 [14]),
        .I1(q0[14]),
        .I2(\reg_235_reg[15]_0 [15]),
        .I3(q0[15]),
        .O(\reg_235_reg[14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[1]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[1]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[1]),
        .O(select_ln29_2_fu_663_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[2]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[2]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[2]),
        .O(select_ln29_2_fu_663_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[3]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[3]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[3]),
        .O(select_ln29_2_fu_663_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[4]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[4]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[4]),
        .O(select_ln29_2_fu_663_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[5]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[5]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[5]),
        .O(select_ln29_2_fu_663_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[6]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[6]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[6]),
        .O(select_ln29_2_fu_663_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[7]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[7]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[7]),
        .O(select_ln29_2_fu_663_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[8]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[8]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[8]),
        .O(select_ln29_2_fu_663_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_887[9]_i_1 
       (.I0(add_ln28_3_reg_814_pp0_iter2_reg[9]),
        .I1(\select_ln29_2_reg_887_reg[13]_1 ),
        .I2(select_ln29_1_reg_861_pp0_iter2_reg[9]),
        .O(select_ln29_2_fu_663_p3[9]));
  FDRE \select_ln29_2_reg_887_reg[0] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[0]),
        .Q(select_ln29_2_reg_887[0]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[10] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[10]),
        .Q(select_ln29_2_reg_887[10]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[11] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[11]),
        .Q(select_ln29_2_reg_887[11]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[12] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[12]),
        .Q(select_ln29_2_reg_887[12]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[13] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[13]),
        .Q(select_ln29_2_reg_887[13]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[1] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[1]),
        .Q(select_ln29_2_reg_887[1]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[2] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[2]),
        .Q(select_ln29_2_reg_887[2]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[3] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[3]),
        .Q(select_ln29_2_reg_887[3]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[4] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[4]),
        .Q(select_ln29_2_reg_887[4]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[5] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[5]),
        .Q(select_ln29_2_reg_887[5]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[6] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[6]),
        .Q(select_ln29_2_reg_887[6]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[7] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[7]),
        .Q(select_ln29_2_reg_887[7]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[8] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[8]),
        .Q(select_ln29_2_reg_887[8]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_887_reg[9] 
       (.C(ap_clk),
        .CE(select_ln29_2_reg_8870),
        .D(select_ln29_2_fu_663_p3[9]),
        .Q(select_ln29_2_reg_887[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[0]_i_1 
       (.I0(add_ln28_1_reg_798[0]),
        .I1(CO),
        .I2(add_ln28_reg_788[0]),
        .O(select_ln29_fu_542_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[10]_i_1 
       (.I0(add_ln28_1_reg_798[10]),
        .I1(CO),
        .I2(add_ln28_reg_788[10]),
        .O(select_ln29_fu_542_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[11]_i_1 
       (.I0(add_ln28_1_reg_798[11]),
        .I1(CO),
        .I2(add_ln28_reg_788[11]),
        .O(select_ln29_fu_542_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[12]_i_1 
       (.I0(add_ln28_1_reg_798[12]),
        .I1(CO),
        .I2(add_ln28_reg_788[12]),
        .O(select_ln29_fu_542_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_reg_835[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .O(select_ln29_reg_8350));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[13]_i_2 
       (.I0(add_ln28_1_reg_798[13]),
        .I1(CO),
        .I2(add_ln28_reg_788[13]),
        .O(select_ln29_fu_542_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[1]_i_1 
       (.I0(add_ln28_1_reg_798[1]),
        .I1(CO),
        .I2(add_ln28_reg_788[1]),
        .O(select_ln29_fu_542_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[2]_i_1 
       (.I0(add_ln28_1_reg_798[2]),
        .I1(CO),
        .I2(add_ln28_reg_788[2]),
        .O(select_ln29_fu_542_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[3]_i_1 
       (.I0(add_ln28_1_reg_798[3]),
        .I1(CO),
        .I2(add_ln28_reg_788[3]),
        .O(select_ln29_fu_542_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[4]_i_1 
       (.I0(add_ln28_1_reg_798[4]),
        .I1(CO),
        .I2(add_ln28_reg_788[4]),
        .O(select_ln29_fu_542_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[5]_i_1 
       (.I0(add_ln28_1_reg_798[5]),
        .I1(CO),
        .I2(add_ln28_reg_788[5]),
        .O(select_ln29_fu_542_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[6]_i_1 
       (.I0(add_ln28_1_reg_798[6]),
        .I1(CO),
        .I2(add_ln28_reg_788[6]),
        .O(select_ln29_fu_542_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[7]_i_1 
       (.I0(add_ln28_1_reg_798[7]),
        .I1(CO),
        .I2(add_ln28_reg_788[7]),
        .O(select_ln29_fu_542_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[8]_i_1 
       (.I0(add_ln28_1_reg_798[8]),
        .I1(CO),
        .I2(add_ln28_reg_788[8]),
        .O(select_ln29_fu_542_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_835[9]_i_1 
       (.I0(add_ln28_1_reg_798[9]),
        .I1(CO),
        .I2(add_ln28_reg_788[9]),
        .O(select_ln29_fu_542_p3[9]));
  FDRE \select_ln29_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[0]),
        .Q(select_ln29_reg_835[0]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[10] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[10]),
        .Q(select_ln29_reg_835[10]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[11] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[11]),
        .Q(select_ln29_reg_835[11]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[12] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[12]),
        .Q(select_ln29_reg_835[12]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[13] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[13]),
        .Q(select_ln29_reg_835[13]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[1] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[1]),
        .Q(select_ln29_reg_835[1]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[2] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[2]),
        .Q(select_ln29_reg_835[2]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[3] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[3]),
        .Q(select_ln29_reg_835[3]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[4] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[4]),
        .Q(select_ln29_reg_835[4]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[5] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[5]),
        .Q(select_ln29_reg_835[5]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[6] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[6]),
        .Q(select_ln29_reg_835[6]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[7] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[7]),
        .Q(select_ln29_reg_835[7]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[8] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[8]),
        .Q(select_ln29_reg_835[8]),
        .R(1'b0));
  FDRE \select_ln29_reg_835_reg[9] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8350),
        .D(select_ln29_fu_542_p3[9]),
        .Q(select_ln29_reg_835[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    \select_ln34_12_reg_751[0]_i_1 
       (.I0(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I1(\select_ln34_12_reg_751[0]_i_2_n_5 ),
        .I2(mul_ln9_reg_712[2]),
        .I3(out_w_reg_846[3]),
        .I4(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I5(out_w_0_reg_223[3]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF07F7F7F7)) 
    \select_ln34_12_reg_751[0]_i_2 
       (.I0(out_w_reg_846[2]),
        .I1(out_w_reg_846[1]),
        .I2(\select_ln34_12_reg_751[0]_i_3_n_5 ),
        .I3(out_w_0_reg_223[1]),
        .I4(out_w_0_reg_223[2]),
        .I5(\select_ln34_12_reg_751[0]_i_4_n_5 ),
        .O(\select_ln34_12_reg_751[0]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \select_ln34_12_reg_751[0]_i_3 
       (.I0(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\select_ln34_12_reg_751[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \select_ln34_12_reg_751[0]_i_4 
       (.I0(mul_ln9_reg_712[5]),
        .I1(out_w_reg_846[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(out_w_0_reg_223[0]),
        .O(\select_ln34_12_reg_751[0]_i_4_n_5 ));
  FDRE \select_ln34_12_reg_751_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln34_12_reg_751),
        .Q(select_ln34_12_reg_751_pp0_iter1_reg),
        .R(1'b0));
  FDRE \select_ln34_12_reg_751_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln34_12_reg_751_pp0_iter1_reg),
        .Q(select_ln34_12_reg_751_pp0_iter2_reg),
        .R(1'b0));
  FDRE \select_ln34_12_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(p_1_in),
        .Q(select_ln34_12_reg_751),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA8AAA00008000)) 
    \select_ln34_reg_746[0]_i_1 
       (.I0(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I1(select_ln19_reg_830[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I5(out_h_0_reg_211[0]),
        .O(\select_ln34_reg_746[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \select_ln34_reg_746[1]_i_1 
       (.I0(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .I1(select_ln19_reg_830[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I4(out_h_0_reg_211[1]),
        .O(\select_ln34_reg_746[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \select_ln34_reg_746[2]_i_1 
       (.I0(select_ln19_reg_830[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I3(out_h_0_reg_211[2]),
        .I4(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .O(\select_ln34_reg_746[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \select_ln34_reg_746[3]_i_1 
       (.I0(select_ln19_reg_830[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln18_reg_727_reg_n_5_[0] ),
        .I3(out_h_0_reg_211[3]),
        .I4(\icmp_ln19_reg_737[0]_i_3_n_5 ),
        .O(\select_ln34_reg_746[3]_i_1_n_5 ));
  FDRE \select_ln34_reg_746_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(\select_ln34_reg_746[0]_i_1_n_5 ),
        .Q(select_ln34_reg_746[0]),
        .R(1'b0));
  FDRE \select_ln34_reg_746_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(\select_ln34_reg_746[1]_i_1_n_5 ),
        .Q(select_ln34_reg_746[1]),
        .R(1'b0));
  FDRE \select_ln34_reg_746_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(\select_ln34_reg_746[2]_i_1_n_5 ),
        .Q(select_ln34_reg_746[2]),
        .R(1'b0));
  FDRE \select_ln34_reg_746_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln19_reg_7370),
        .D(\select_ln34_reg_746[3]_i_1_n_5 ),
        .Q(select_ln34_reg_746[3]),
        .R(1'b0));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "network" *) 
(* ap_ST_fsm_pp1_stage0 = "45'b000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp2_stage0 = "45'b001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state1 = "45'b000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "45'b000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "45'b000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "45'b000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "45'b000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "45'b000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "45'b000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "45'b000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "45'b000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "45'b000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "45'b000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "45'b000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "45'b000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "45'b000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "45'b000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "45'b000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "45'b000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "45'b000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "45'b000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "45'b000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "45'b000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "45'b000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "45'b000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "45'b000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "45'b000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "45'b000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "45'b000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "45'b000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "45'b000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "45'b000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "45'b000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "45'b000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "45'b000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "45'b000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "45'b000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "45'b000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "45'b010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state48 = "45'b100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "45'b000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state6 = "45'b000000000000000000000000000000000000000100000" *) 
(* ap_ST_fsm_state7 = "45'b000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "45'b000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "45'b000000000000000000000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module design_1_network_0_0_network
   (ap_clk,
    ap_rst_n,
    input_data_TDATA,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    input_data_TDEST,
    output_data_TDATA,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID,
    output_data_TDEST,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [15:0]input_data_TDATA;
  input input_data_TVALID;
  output input_data_TREADY;
  input [1:0]input_data_TKEEP;
  input [1:0]input_data_TSTRB;
  input [0:0]input_data_TUSER;
  input [0:0]input_data_TLAST;
  input [0:0]input_data_TID;
  input [0:0]input_data_TDEST;
  output [15:0]output_data_TDATA;
  output output_data_TVALID;
  input output_data_TREADY;
  output [1:0]output_data_TKEEP;
  output [1:0]output_data_TSTRB;
  output [0:0]output_data_TUSER;
  output [0:0]output_data_TLAST;
  output [0:0]output_data_TID;
  output [0:0]output_data_TDEST;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire MemBank_A_U_n_10;
  wire MemBank_A_U_n_11;
  wire MemBank_A_U_n_12;
  wire MemBank_A_U_n_13;
  wire MemBank_A_U_n_15;
  wire MemBank_A_U_n_16;
  wire MemBank_A_U_n_17;
  wire MemBank_A_U_n_5;
  wire MemBank_A_U_n_6;
  wire MemBank_A_U_n_7;
  wire MemBank_A_U_n_8;
  wire MemBank_A_U_n_9;
  wire MemBank_A_address01;
  wire [15:0]MemBank_A_d0;
  wire [15:0]MemBank_A_q0;
  wire MemBank_B_U_n_10;
  wire MemBank_B_U_n_100;
  wire MemBank_B_U_n_101;
  wire MemBank_B_U_n_102;
  wire MemBank_B_U_n_103;
  wire MemBank_B_U_n_104;
  wire MemBank_B_U_n_105;
  wire MemBank_B_U_n_106;
  wire MemBank_B_U_n_107;
  wire MemBank_B_U_n_108;
  wire MemBank_B_U_n_109;
  wire MemBank_B_U_n_11;
  wire MemBank_B_U_n_110;
  wire MemBank_B_U_n_111;
  wire MemBank_B_U_n_112;
  wire MemBank_B_U_n_113;
  wire MemBank_B_U_n_114;
  wire MemBank_B_U_n_115;
  wire MemBank_B_U_n_116;
  wire MemBank_B_U_n_117;
  wire MemBank_B_U_n_118;
  wire MemBank_B_U_n_119;
  wire MemBank_B_U_n_12;
  wire MemBank_B_U_n_120;
  wire MemBank_B_U_n_123;
  wire MemBank_B_U_n_124;
  wire MemBank_B_U_n_125;
  wire MemBank_B_U_n_126;
  wire MemBank_B_U_n_127;
  wire MemBank_B_U_n_128;
  wire MemBank_B_U_n_129;
  wire MemBank_B_U_n_13;
  wire MemBank_B_U_n_130;
  wire MemBank_B_U_n_131;
  wire MemBank_B_U_n_132;
  wire MemBank_B_U_n_133;
  wire MemBank_B_U_n_134;
  wire MemBank_B_U_n_135;
  wire MemBank_B_U_n_136;
  wire MemBank_B_U_n_137;
  wire MemBank_B_U_n_138;
  wire MemBank_B_U_n_139;
  wire MemBank_B_U_n_14;
  wire MemBank_B_U_n_141;
  wire MemBank_B_U_n_142;
  wire MemBank_B_U_n_143;
  wire MemBank_B_U_n_144;
  wire MemBank_B_U_n_15;
  wire MemBank_B_U_n_16;
  wire MemBank_B_U_n_17;
  wire MemBank_B_U_n_18;
  wire MemBank_B_U_n_19;
  wire MemBank_B_U_n_20;
  wire MemBank_B_U_n_5;
  wire MemBank_B_U_n_53;
  wire MemBank_B_U_n_54;
  wire MemBank_B_U_n_55;
  wire MemBank_B_U_n_56;
  wire MemBank_B_U_n_57;
  wire MemBank_B_U_n_58;
  wire MemBank_B_U_n_59;
  wire MemBank_B_U_n_6;
  wire MemBank_B_U_n_60;
  wire MemBank_B_U_n_61;
  wire MemBank_B_U_n_62;
  wire MemBank_B_U_n_63;
  wire MemBank_B_U_n_64;
  wire MemBank_B_U_n_65;
  wire MemBank_B_U_n_66;
  wire MemBank_B_U_n_67;
  wire MemBank_B_U_n_68;
  wire MemBank_B_U_n_69;
  wire MemBank_B_U_n_7;
  wire MemBank_B_U_n_70;
  wire MemBank_B_U_n_71;
  wire MemBank_B_U_n_72;
  wire MemBank_B_U_n_73;
  wire MemBank_B_U_n_74;
  wire MemBank_B_U_n_75;
  wire MemBank_B_U_n_76;
  wire MemBank_B_U_n_77;
  wire MemBank_B_U_n_78;
  wire MemBank_B_U_n_79;
  wire MemBank_B_U_n_8;
  wire MemBank_B_U_n_80;
  wire MemBank_B_U_n_81;
  wire MemBank_B_U_n_82;
  wire MemBank_B_U_n_83;
  wire MemBank_B_U_n_84;
  wire MemBank_B_U_n_85;
  wire MemBank_B_U_n_86;
  wire MemBank_B_U_n_87;
  wire MemBank_B_U_n_88;
  wire MemBank_B_U_n_89;
  wire MemBank_B_U_n_9;
  wire MemBank_B_U_n_90;
  wire MemBank_B_U_n_91;
  wire MemBank_B_U_n_92;
  wire MemBank_B_U_n_93;
  wire MemBank_B_U_n_94;
  wire MemBank_B_U_n_95;
  wire MemBank_B_U_n_96;
  wire MemBank_B_U_n_97;
  wire MemBank_B_U_n_98;
  wire MemBank_B_U_n_99;
  wire MemBank_B_address01;
  wire MemBank_B_address010_out;
  wire MemBank_B_address01101_out;
  wire MemBank_B_address011_out;
  wire [13:0]MemBank_B_address1;
  wire MemBank_B_ce1;
  wire [15:0]MemBank_B_q0;
  wire [15:0]MemBank_B_q1;
  wire [15:0]MemBank_Out_q0;
  wire \ap_CS_fsm[41]_i_3_n_5 ;
  wire \ap_CS_fsm[41]_i_4_n_5 ;
  wire \ap_CS_fsm[42]_i_2_n_5 ;
  wire \ap_CS_fsm[43]_i_3_n_5 ;
  wire \ap_CS_fsm[43]_i_4_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage0_2;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp1_stage0_1;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[10] ;
  wire \ap_CS_fsm_reg_n_5_[12] ;
  wire \ap_CS_fsm_reg_n_5_[15] ;
  wire \ap_CS_fsm_reg_n_5_[16] ;
  wire \ap_CS_fsm_reg_n_5_[18] ;
  wire \ap_CS_fsm_reg_n_5_[20] ;
  wire \ap_CS_fsm_reg_n_5_[23] ;
  wire \ap_CS_fsm_reg_n_5_[24] ;
  wire \ap_CS_fsm_reg_n_5_[26] ;
  wire \ap_CS_fsm_reg_n_5_[28] ;
  wire \ap_CS_fsm_reg_n_5_[2] ;
  wire \ap_CS_fsm_reg_n_5_[31] ;
  wire \ap_CS_fsm_reg_n_5_[32] ;
  wire \ap_CS_fsm_reg_n_5_[34] ;
  wire \ap_CS_fsm_reg_n_5_[36] ;
  wire \ap_CS_fsm_reg_n_5_[39] ;
  wire \ap_CS_fsm_reg_n_5_[43] ;
  wire \ap_CS_fsm_reg_n_5_[44] ;
  wire \ap_CS_fsm_reg_n_5_[8] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [44:0]ap_NS_fsm;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1_n_5;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_5;
  wire ap_enable_reg_pp2_iter1_i_1_n_5;
  wire ap_enable_reg_pp2_iter1_reg_n_5;
  wire ap_enable_reg_pp2_iter2_i_1_n_5;
  wire ap_enable_reg_pp2_iter2_reg_n_5;
  wire ap_phi_mux_o_count_3_phi_fu_303_p429_out;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg;
  wire grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_17;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_18;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_19;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_20;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_21;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_22;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_23;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_24;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_25;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_26;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_27;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_28;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_29;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_30;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_35;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_36;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_37;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_38;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_39;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_40;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_41;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_42;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_43;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_44;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_45;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_46;
  wire grp_depthwise_conv2d_fix_1_fu_479_n_47;
  wire [9:0]grp_depthwise_conv2d_fix_1_fu_479_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_479_output_r_d0;
  wire grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg;
  wire [13:0]grp_depthwise_conv2d_fix_2_fu_449_input_r_address1;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_11;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_12;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_13;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_14;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_15;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_16;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_17;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_18;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_19;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_20;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_21;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_22;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_23;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_24;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_25;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_27;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_28;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_29;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_30;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_31;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_32;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_33;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_34;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_35;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_36;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_37;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_5;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_58;
  wire [13:10]grp_depthwise_conv2d_fix_2_fu_449_output_r_address0;
  wire grp_depthwise_conv2d_fix_fu_509_ap_start_reg;
  wire [0:0]grp_depthwise_conv2d_fix_fu_509_input_r_address1;
  wire grp_depthwise_conv2d_fix_fu_509_n_22;
  wire grp_depthwise_conv2d_fix_fu_509_n_23;
  wire grp_depthwise_conv2d_fix_fu_509_n_24;
  wire grp_depthwise_conv2d_fix_fu_509_n_25;
  wire grp_depthwise_conv2d_fix_fu_509_n_26;
  wire grp_depthwise_conv2d_fix_fu_509_n_27;
  wire grp_depthwise_conv2d_fix_fu_509_n_28;
  wire grp_depthwise_conv2d_fix_fu_509_n_29;
  wire grp_depthwise_conv2d_fix_fu_509_n_30;
  wire grp_depthwise_conv2d_fix_fu_509_n_31;
  wire grp_depthwise_conv2d_fix_fu_509_n_32;
  wire grp_depthwise_conv2d_fix_fu_509_n_35;
  wire grp_depthwise_conv2d_fix_fu_509_n_36;
  wire grp_depthwise_conv2d_fix_fu_509_n_37;
  wire grp_depthwise_conv2d_fix_fu_509_n_49;
  wire grp_depthwise_conv2d_fix_fu_509_n_5;
  wire grp_depthwise_conv2d_fix_fu_509_n_50;
  wire grp_depthwise_conv2d_fix_fu_509_n_51;
  wire grp_depthwise_conv2d_fix_fu_509_n_52;
  wire grp_depthwise_conv2d_fix_fu_509_n_7;
  wire grp_depthwise_conv2d_fix_fu_509_n_8;
  wire grp_depthwise_conv2d_fix_fu_509_n_9;
  wire [13:0]grp_depthwise_conv2d_fix_fu_509_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_fu_509_output_r_d0;
  wire grp_max_pooling2d_fix16_fu_533_ap_start_reg;
  wire [13:1]grp_max_pooling2d_fix16_fu_533_input_r_address1;
  wire grp_max_pooling2d_fix16_fu_533_input_r_ce1;
  wire grp_max_pooling2d_fix16_fu_533_n_46;
  wire grp_max_pooling2d_fix16_fu_533_n_47;
  wire grp_max_pooling2d_fix16_fu_533_n_48;
  wire grp_max_pooling2d_fix16_fu_533_n_49;
  wire grp_max_pooling2d_fix16_fu_533_n_50;
  wire grp_max_pooling2d_fix16_fu_533_n_51;
  wire grp_max_pooling2d_fix16_fu_533_n_52;
  wire grp_max_pooling2d_fix16_fu_533_n_53;
  wire grp_max_pooling2d_fix16_fu_533_n_56;
  wire grp_max_pooling2d_fix16_fu_533_n_57;
  wire grp_max_pooling2d_fix16_fu_533_n_58;
  wire grp_max_pooling2d_fix16_fu_533_n_59;
  wire grp_max_pooling2d_fix16_fu_533_n_60;
  wire grp_max_pooling2d_fix16_fu_533_n_61;
  wire grp_max_pooling2d_fix16_fu_533_n_62;
  wire grp_max_pooling2d_fix16_fu_533_n_63;
  wire grp_max_pooling2d_fix16_fu_533_n_64;
  wire grp_max_pooling2d_fix16_fu_533_n_65;
  wire grp_max_pooling2d_fix16_fu_533_n_66;
  wire grp_max_pooling2d_fix16_fu_533_n_67;
  wire grp_max_pooling2d_fix16_fu_533_n_68;
  wire grp_max_pooling2d_fix16_fu_533_n_69;
  wire grp_max_pooling2d_fix16_fu_533_n_70;
  wire grp_max_pooling2d_fix16_fu_533_n_71;
  wire grp_max_pooling2d_fix16_fu_533_n_76;
  wire grp_max_pooling2d_fix16_fu_533_n_77;
  wire [11:0]grp_max_pooling2d_fix16_fu_533_output_r_address0;
  wire grp_padding2d_fix16_fu_515_ap_start_reg;
  wire grp_padding2d_fix16_fu_515_ap_start_reg0;
  wire grp_padding2d_fix16_fu_515_n_10;
  wire grp_padding2d_fix16_fu_515_n_11;
  wire grp_padding2d_fix16_fu_515_n_12;
  wire grp_padding2d_fix16_fu_515_n_13;
  wire grp_padding2d_fix16_fu_515_n_14;
  wire grp_padding2d_fix16_fu_515_n_15;
  wire grp_padding2d_fix16_fu_515_n_16;
  wire grp_padding2d_fix16_fu_515_n_17;
  wire grp_padding2d_fix16_fu_515_n_18;
  wire grp_padding2d_fix16_fu_515_n_19;
  wire grp_padding2d_fix16_fu_515_n_20;
  wire grp_padding2d_fix16_fu_515_n_21;
  wire grp_padding2d_fix16_fu_515_n_23;
  wire grp_padding2d_fix16_fu_515_n_24;
  wire grp_padding2d_fix16_fu_515_n_25;
  wire grp_padding2d_fix16_fu_515_n_26;
  wire grp_padding2d_fix16_fu_515_n_27;
  wire grp_padding2d_fix16_fu_515_n_28;
  wire grp_padding2d_fix16_fu_515_n_29;
  wire grp_padding2d_fix16_fu_515_n_30;
  wire grp_padding2d_fix16_fu_515_n_31;
  wire grp_padding2d_fix16_fu_515_n_32;
  wire grp_padding2d_fix16_fu_515_n_33;
  wire grp_padding2d_fix16_fu_515_n_34;
  wire grp_padding2d_fix16_fu_515_n_35;
  wire grp_padding2d_fix16_fu_515_n_36;
  wire grp_padding2d_fix16_fu_515_n_37;
  wire grp_padding2d_fix16_fu_515_n_5;
  wire grp_padding2d_fix16_fu_515_n_7;
  wire grp_padding2d_fix16_fu_515_n_8;
  wire grp_padding2d_fix16_fu_515_n_9;
  wire grp_padding2d_fix16_fu_515_output_r_we0;
  wire grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg;
  wire [10:0]grp_pointwise_conv2d_fix_1_fu_560_input_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_19;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_30;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_31;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_32;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_33;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_35;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_36;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_37;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_38;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_39;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_40;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_41;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_42;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_43;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_44;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_45;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_46;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_47;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_48;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_49;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_50;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_51;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_52;
  wire grp_pointwise_conv2d_fix_1_fu_560_n_7;
  wire [13:0]grp_pointwise_conv2d_fix_1_fu_560_output_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_560_output_r_ce0;
  wire grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg;
  wire [13:13]grp_pointwise_conv2d_fix_2_fu_576_input_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_10;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_11;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_13;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_14;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_15;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_16;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_17;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_18;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_19;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_20;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_21;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_23;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_24;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_25;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_26;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_27;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_28;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_29;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_30;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_31;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_32;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_5;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_6;
  wire grp_pointwise_conv2d_fix_2_fu_576_n_7;
  wire [13:13]grp_pointwise_conv2d_fix_2_fu_576_output_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_3_fu_568_input_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_568_n_10;
  wire grp_pointwise_conv2d_fix_3_fu_568_n_22;
  wire grp_pointwise_conv2d_fix_3_fu_568_n_23;
  wire grp_pointwise_conv2d_fix_3_fu_568_n_5;
  wire grp_pointwise_conv2d_fix_3_fu_568_n_8;
  wire [10:0]grp_pointwise_conv2d_fix_3_fu_568_output_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_568_output_r_ce0;
  wire grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg;
  wire [11:0]grp_pointwise_conv2d_fix_4_fu_554_input_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_554_input_r_ce0;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_10;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_11;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_12;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_13;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_14;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_15;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_16;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_17;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_18;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_19;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_20;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_21;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_22;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_24;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_25;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_26;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_27;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_28;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_29;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_30;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_31;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_32;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_33;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_36;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_37;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_38;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_5;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_51;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_53;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_7;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_8;
  wire grp_pointwise_conv2d_fix_4_fu_554_n_9;
  wire [13:13]grp_pointwise_conv2d_fix_4_fu_554_output_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_554_output_r_ce0;
  wire grp_pointwise_conv2d_fix_fu_584_ap_start_reg;
  wire [13:13]grp_pointwise_conv2d_fix_fu_584_input_r_address0;
  wire grp_pointwise_conv2d_fix_fu_584_n_10;
  wire grp_pointwise_conv2d_fix_fu_584_n_11;
  wire grp_pointwise_conv2d_fix_fu_584_n_12;
  wire grp_pointwise_conv2d_fix_fu_584_n_13;
  wire grp_pointwise_conv2d_fix_fu_584_n_14;
  wire grp_pointwise_conv2d_fix_fu_584_n_15;
  wire grp_pointwise_conv2d_fix_fu_584_n_16;
  wire grp_pointwise_conv2d_fix_fu_584_n_18;
  wire grp_pointwise_conv2d_fix_fu_584_n_19;
  wire grp_pointwise_conv2d_fix_fu_584_n_20;
  wire grp_pointwise_conv2d_fix_fu_584_n_21;
  wire grp_pointwise_conv2d_fix_fu_584_n_22;
  wire grp_pointwise_conv2d_fix_fu_584_n_23;
  wire grp_pointwise_conv2d_fix_fu_584_n_24;
  wire grp_pointwise_conv2d_fix_fu_584_n_25;
  wire grp_pointwise_conv2d_fix_fu_584_n_26;
  wire grp_pointwise_conv2d_fix_fu_584_n_27;
  wire grp_pointwise_conv2d_fix_fu_584_n_28;
  wire grp_pointwise_conv2d_fix_fu_584_n_29;
  wire grp_pointwise_conv2d_fix_fu_584_n_30;
  wire grp_pointwise_conv2d_fix_fu_584_n_31;
  wire grp_pointwise_conv2d_fix_fu_584_n_32;
  wire grp_pointwise_conv2d_fix_fu_584_n_33;
  wire grp_pointwise_conv2d_fix_fu_584_n_34;
  wire grp_pointwise_conv2d_fix_fu_584_n_35;
  wire grp_pointwise_conv2d_fix_fu_584_n_36;
  wire grp_pointwise_conv2d_fix_fu_584_n_38;
  wire grp_pointwise_conv2d_fix_fu_584_n_39;
  wire grp_pointwise_conv2d_fix_fu_584_n_40;
  wire grp_pointwise_conv2d_fix_fu_584_n_41;
  wire grp_pointwise_conv2d_fix_fu_584_n_42;
  wire grp_pointwise_conv2d_fix_fu_584_n_43;
  wire grp_pointwise_conv2d_fix_fu_584_n_44;
  wire grp_pointwise_conv2d_fix_fu_584_n_45;
  wire grp_pointwise_conv2d_fix_fu_584_n_46;
  wire grp_pointwise_conv2d_fix_fu_584_n_47;
  wire grp_pointwise_conv2d_fix_fu_584_n_48;
  wire grp_pointwise_conv2d_fix_fu_584_n_49;
  wire grp_pointwise_conv2d_fix_fu_584_n_5;
  wire grp_pointwise_conv2d_fix_fu_584_n_6;
  wire grp_pointwise_conv2d_fix_fu_584_n_7;
  wire grp_pointwise_conv2d_fix_fu_584_n_8;
  wire grp_pointwise_conv2d_fix_fu_584_n_9;
  wire [11:11]grp_pointwise_conv2d_fix_fu_584_output_r_address0;
  wire grp_pointwise_conv2d_fix_fu_584_output_r_ce0;
  wire grp_up_sampling2d_fix16_fu_592_ap_start_reg;
  wire [11:0]grp_up_sampling2d_fix16_fu_592_input_r_address0;
  wire grp_up_sampling2d_fix16_fu_592_n_11;
  wire grp_up_sampling2d_fix16_fu_592_n_12;
  wire grp_up_sampling2d_fix16_fu_592_n_26;
  wire grp_up_sampling2d_fix16_fu_592_n_5;
  wire grp_up_sampling2d_fix16_fu_592_n_6;
  wire [13:0]grp_up_sampling2d_fix16_fu_592_output_r_address0;
  wire \i_0_reg_416[0]_i_2_n_5 ;
  wire \i_0_reg_416[0]_i_4_n_5 ;
  wire [13:0]i_0_reg_416_reg;
  wire \i_0_reg_416_reg[0]_i_3_n_10 ;
  wire \i_0_reg_416_reg[0]_i_3_n_11 ;
  wire \i_0_reg_416_reg[0]_i_3_n_12 ;
  wire \i_0_reg_416_reg[0]_i_3_n_5 ;
  wire \i_0_reg_416_reg[0]_i_3_n_6 ;
  wire \i_0_reg_416_reg[0]_i_3_n_7 ;
  wire \i_0_reg_416_reg[0]_i_3_n_8 ;
  wire \i_0_reg_416_reg[0]_i_3_n_9 ;
  wire \i_0_reg_416_reg[12]_i_1_n_11 ;
  wire \i_0_reg_416_reg[12]_i_1_n_12 ;
  wire \i_0_reg_416_reg[12]_i_1_n_8 ;
  wire \i_0_reg_416_reg[4]_i_1_n_10 ;
  wire \i_0_reg_416_reg[4]_i_1_n_11 ;
  wire \i_0_reg_416_reg[4]_i_1_n_12 ;
  wire \i_0_reg_416_reg[4]_i_1_n_5 ;
  wire \i_0_reg_416_reg[4]_i_1_n_6 ;
  wire \i_0_reg_416_reg[4]_i_1_n_7 ;
  wire \i_0_reg_416_reg[4]_i_1_n_8 ;
  wire \i_0_reg_416_reg[4]_i_1_n_9 ;
  wire \i_0_reg_416_reg[8]_i_1_n_10 ;
  wire \i_0_reg_416_reg[8]_i_1_n_11 ;
  wire \i_0_reg_416_reg[8]_i_1_n_12 ;
  wire \i_0_reg_416_reg[8]_i_1_n_5 ;
  wire \i_0_reg_416_reg[8]_i_1_n_6 ;
  wire \i_0_reg_416_reg[8]_i_1_n_7 ;
  wire \i_0_reg_416_reg[8]_i_1_n_8 ;
  wire \i_0_reg_416_reg[8]_i_1_n_9 ;
  wire \i_1_reg_427[9]_i_2_n_5 ;
  wire \i_1_reg_427[9]_i_4_n_5 ;
  wire [9:0]i_1_reg_427_reg;
  wire \i_2_reg_438[9]_i_3_n_5 ;
  wire [9:0]i_2_reg_438_reg;
  wire [9:0]i_3_fu_671_p2;
  wire [9:0]i_4_fu_688_p2;
  wire icmp_ln177_fu_665_p2;
  wire icmp_ln177_reg_713;
  wire \icmp_ln177_reg_713[0]_i_1_n_5 ;
  wire icmp_ln201_fu_682_p2;
  wire \icmp_ln201_reg_732[0]_i_1_n_5 ;
  wire icmp_ln201_reg_732_pp2_iter1_reg;
  wire \icmp_ln201_reg_732_pp2_iter1_reg[0]_i_1_n_5 ;
  wire \icmp_ln201_reg_732_reg_n_5_[0] ;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire input_data_data_V_0_ack_out;
  wire input_data_data_V_0_load_A;
  wire input_data_data_V_0_load_B;
  wire [15:0]input_data_data_V_0_payload_A;
  wire [15:0]input_data_data_V_0_payload_B;
  wire input_data_data_V_0_sel;
  wire input_data_data_V_0_sel_rd_i_1_n_5;
  wire input_data_data_V_0_sel_wr;
  wire input_data_data_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_data_V_0_state;
  wire \input_data_data_V_0_state[0]_i_1_n_5 ;
  wire \input_data_data_V_0_state_reg_n_5_[0] ;
  wire \input_data_data_V_0_state_reg_n_5_[1] ;
  wire input_data_dest_V_0_payload_A;
  wire \input_data_dest_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_dest_V_0_payload_B;
  wire \input_data_dest_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_dest_V_0_sel;
  wire input_data_dest_V_0_sel_rd_i_1_n_5;
  wire input_data_dest_V_0_sel_wr;
  wire input_data_dest_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_dest_V_0_state;
  wire \input_data_dest_V_0_state[0]_i_1_n_5 ;
  wire \input_data_dest_V_0_state_reg_n_5_[0] ;
  wire input_data_id_V_0_payload_A;
  wire \input_data_id_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_id_V_0_payload_B;
  wire \input_data_id_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_id_V_0_sel;
  wire input_data_id_V_0_sel_rd_i_1_n_5;
  wire input_data_id_V_0_sel_wr;
  wire input_data_id_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_id_V_0_state;
  wire \input_data_id_V_0_state[0]_i_1_n_5 ;
  wire \input_data_id_V_0_state_reg_n_5_[0] ;
  wire \input_data_id_V_0_state_reg_n_5_[1] ;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire \input_data_keep_V_0_payload_A[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_payload_A[1]_i_1_n_5 ;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire \input_data_keep_V_0_payload_B[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_payload_B[1]_i_1_n_5 ;
  wire input_data_keep_V_0_sel;
  wire input_data_keep_V_0_sel_rd_i_1_n_5;
  wire input_data_keep_V_0_sel_wr;
  wire input_data_keep_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_keep_V_0_state;
  wire \input_data_keep_V_0_state[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_state_reg_n_5_[0] ;
  wire \input_data_keep_V_0_state_reg_n_5_[1] ;
  wire input_data_last_V_0_payload_A;
  wire \input_data_last_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_last_V_0_payload_B;
  wire \input_data_last_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_last_V_0_sel;
  wire input_data_last_V_0_sel_rd_i_1_n_5;
  wire input_data_last_V_0_sel_wr;
  wire input_data_last_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_last_V_0_state;
  wire \input_data_last_V_0_state[0]_i_1_n_5 ;
  wire \input_data_last_V_0_state_reg_n_5_[0] ;
  wire \input_data_last_V_0_state_reg_n_5_[1] ;
  wire input_data_last_V_tm_fu_644_p1;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire \input_data_strb_V_0_payload_A[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_payload_A[1]_i_1_n_5 ;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire \input_data_strb_V_0_payload_B[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_payload_B[1]_i_1_n_5 ;
  wire input_data_strb_V_0_sel;
  wire input_data_strb_V_0_sel_rd_i_1_n_5;
  wire input_data_strb_V_0_sel_wr;
  wire input_data_strb_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_strb_V_0_state;
  wire \input_data_strb_V_0_state[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_state_reg_n_5_[0] ;
  wire \input_data_strb_V_0_state_reg_n_5_[1] ;
  wire input_data_user_V_0_payload_A;
  wire \input_data_user_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_user_V_0_payload_B;
  wire \input_data_user_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_user_V_0_sel;
  wire input_data_user_V_0_sel_rd_i_1_n_5;
  wire input_data_user_V_0_sel_wr;
  wire input_data_user_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_user_V_0_state;
  wire \input_data_user_V_0_state[0]_i_1_n_5 ;
  wire \input_data_user_V_0_state_reg_n_5_[0] ;
  wire \input_data_user_V_0_state_reg_n_5_[1] ;
  wire interrupt;
  wire \mul_ln13_reg_750[6]_i_11_n_5 ;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire output_data_data_V_1_ack_in;
  wire output_data_data_V_1_load_A;
  wire output_data_data_V_1_load_B;
  wire [15:0]output_data_data_V_1_payload_A;
  wire [15:0]output_data_data_V_1_payload_B;
  wire output_data_data_V_1_sel;
  wire output_data_data_V_1_sel_rd_i_1_n_5;
  wire output_data_data_V_1_sel_wr;
  wire output_data_data_V_1_sel_wr_i_1_n_5;
  wire \output_data_data_V_1_state[0]_i_1_n_5 ;
  wire \output_data_data_V_1_state[1]_i_1_n_5 ;
  wire \output_data_data_V_1_state_reg_n_5_[0] ;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire output_data_dest_V_1_sel;
  wire output_data_dest_V_1_sel_rd_i_1_n_5;
  wire output_data_dest_V_1_sel_wr;
  wire output_data_dest_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_dest_V_1_state;
  wire \output_data_dest_V_1_state[0]_i_1_n_5 ;
  wire \output_data_dest_V_1_state[1]_i_1_n_5 ;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire output_data_id_V_1_sel;
  wire output_data_id_V_1_sel_rd_i_1_n_5;
  wire output_data_id_V_1_sel_wr;
  wire output_data_id_V_1_sel_wr_i_1_n_5;
  wire [1:0]output_data_id_V_1_state;
  wire \output_data_id_V_1_state[0]_i_1_n_5 ;
  wire \output_data_id_V_1_state[1]_i_1_n_5 ;
  wire output_data_keep_V_1_load_A;
  wire output_data_keep_V_1_load_B;
  wire [1:0]output_data_keep_V_1_payload_A;
  wire [1:0]output_data_keep_V_1_payload_B;
  wire output_data_keep_V_1_sel;
  wire output_data_keep_V_1_sel_rd_i_1_n_5;
  wire output_data_keep_V_1_sel_wr;
  wire output_data_keep_V_1_sel_wr_i_1_n_5;
  wire [1:0]output_data_keep_V_1_state;
  wire \output_data_keep_V_1_state[0]_i_1_n_5 ;
  wire \output_data_keep_V_1_state[1]_i_1_n_5 ;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire output_data_last_V_1_sel;
  wire output_data_last_V_1_sel_rd_i_1_n_5;
  wire output_data_last_V_1_sel_wr;
  wire output_data_last_V_1_sel_wr_i_1_n_5;
  wire [1:0]output_data_last_V_1_state;
  wire \output_data_last_V_1_state[0]_i_1_n_5 ;
  wire \output_data_last_V_1_state[1]_i_1_n_5 ;
  wire output_data_strb_V_1_load_A;
  wire output_data_strb_V_1_load_B;
  wire [1:0]output_data_strb_V_1_payload_A;
  wire [1:0]output_data_strb_V_1_payload_B;
  wire output_data_strb_V_1_sel;
  wire output_data_strb_V_1_sel_rd_i_1_n_5;
  wire output_data_strb_V_1_sel_wr;
  wire output_data_strb_V_1_sel_wr_i_1_n_5;
  wire [1:0]output_data_strb_V_1_state;
  wire \output_data_strb_V_1_state[0]_i_1_n_5 ;
  wire \output_data_strb_V_1_state[1]_i_1_n_5 ;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire output_data_user_V_1_sel;
  wire output_data_user_V_1_sel_rd_i_1_n_5;
  wire output_data_user_V_1_sel_wr;
  wire output_data_user_V_1_sel_wr_i_1_n_5;
  wire [1:0]output_data_user_V_1_state;
  wire \output_data_user_V_1_state[0]_i_1_n_5 ;
  wire \output_data_user_V_1_state[1]_i_1_n_5 ;
  wire p_163_in;
  wire [15:0]reg_235;
  wire reg_31112_out;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sel;
  wire sel00;
  wire sig_buffer_dest_V_U_n_13;
  wire sig_buffer_dest_V_U_n_14;
  wire sig_buffer_dest_V_U_n_15;
  wire sig_buffer_dest_V_U_n_16;
  wire sig_buffer_dest_V_U_n_17;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire sig_buffer_id_V_U_n_5;
  wire sig_buffer_id_V_U_n_6;
  wire [1:0]sig_buffer_keep_V_q0;
  wire sig_buffer_last_V_U_n_10;
  wire sig_buffer_last_V_U_n_11;
  wire sig_buffer_last_V_U_n_12;
  wire [1:0]sig_buffer_strb_V_q0;
  wire sig_buffer_user_V_U_n_5;
  wire sig_buffer_user_V_U_n_6;
  wire [15:0]trunc_ln33_fu_1073_p1;
  wire [15:0]trunc_ln33_fu_791_p1;
  wire [9:0]zext_ln180_reg_722_reg;
  wire zext_ln180_reg_722_reg0;
  wire [3:1]\NLW_i_0_reg_416_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_0_reg_416_reg[12]_i_1_O_UNCONNECTED ;

  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7] = \^s_axi_AXILiteS_RDATA [7];
  assign s_axi_AXILiteS_RDATA[6] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[5] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[4] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[3:0] = \^s_axi_AXILiteS_RDATA [3:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_network_0_0_network_MemBank_A MemBank_A_U
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_4_fu_554_n_37,grp_pointwise_conv2d_fix_4_fu_554_n_38,grp_pointwise_conv2d_fix_fu_584_n_35,grp_up_sampling2d_fix16_fu_592_n_12,grp_depthwise_conv2d_fix_2_fu_449_n_28,grp_depthwise_conv2d_fix_2_fu_449_n_29,grp_depthwise_conv2d_fix_2_fu_449_n_30,grp_depthwise_conv2d_fix_2_fu_449_n_31,grp_depthwise_conv2d_fix_2_fu_449_n_32,grp_depthwise_conv2d_fix_2_fu_449_n_33,grp_depthwise_conv2d_fix_2_fu_449_n_34,grp_depthwise_conv2d_fix_2_fu_449_n_35,grp_depthwise_conv2d_fix_2_fu_449_n_36,grp_depthwise_conv2d_fix_2_fu_449_n_37}),
        .D(MemBank_A_U_n_7),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address01(MemBank_B_address01),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state38,ap_CS_fsm_state36,ap_CS_fsm_state34,\ap_CS_fsm_reg_n_5_[31] ,ap_CS_fsm_state30,ap_CS_fsm_state28,ap_CS_fsm_state26,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state22,ap_CS_fsm_state20,ap_CS_fsm_state18,\ap_CS_fsm_reg_n_5_[15] ,ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state10,sel00,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .WEA(grp_depthwise_conv2d_fix_fu_509_n_9),
        .\ap_CS_fsm_reg[11] (MemBank_A_U_n_6),
        .\ap_CS_fsm_reg[15] (MemBank_A_U_n_8),
        .\ap_CS_fsm_reg[15]_0 (MemBank_A_U_n_10),
        .\ap_CS_fsm_reg[15]_1 (MemBank_A_U_n_15),
        .\ap_CS_fsm_reg[21] (MemBank_A_U_n_13),
        .\ap_CS_fsm_reg[25] (MemBank_A_U_n_17),
        .\ap_CS_fsm_reg[31] (MemBank_A_U_n_16),
        .\ap_CS_fsm_reg[39] (MemBank_A_U_n_9),
        .\ap_CS_fsm_reg[9] (MemBank_A_U_n_5),
        .\ap_CS_fsm_reg[9]_0 (MemBank_A_U_n_11),
        .\ap_CS_fsm_reg[9]_1 (MemBank_A_U_n_12),
        .ap_clk(ap_clk),
        .d0(MemBank_A_d0),
        .q0(MemBank_A_q0),
        .ram_reg_0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .ram_reg_0_0(grp_up_sampling2d_fix16_fu_592_n_5));
  design_1_network_0_0_network_MemBank_B MemBank_B_U
       (.A({MemBank_B_U_n_5,MemBank_B_U_n_6,MemBank_B_U_n_7,MemBank_B_U_n_8,MemBank_B_U_n_9,MemBank_B_U_n_10,MemBank_B_U_n_11,MemBank_B_U_n_12,MemBank_B_U_n_13,MemBank_B_U_n_14,MemBank_B_U_n_15,MemBank_B_U_n_16,MemBank_B_U_n_17,MemBank_B_U_n_18,MemBank_B_U_n_19,MemBank_B_U_n_20}),
        .ADDRARDADDR({grp_pointwise_conv2d_fix_fu_584_n_5,grp_pointwise_conv2d_fix_fu_584_n_6,grp_depthwise_conv2d_fix_fu_509_n_7,grp_pointwise_conv2d_fix_2_fu_576_n_5,grp_pointwise_conv2d_fix_fu_584_n_7,grp_pointwise_conv2d_fix_fu_584_n_8,grp_pointwise_conv2d_fix_fu_584_n_9,grp_pointwise_conv2d_fix_fu_584_n_10,grp_pointwise_conv2d_fix_fu_584_n_11,grp_pointwise_conv2d_fix_fu_584_n_12,grp_pointwise_conv2d_fix_fu_584_n_13,grp_pointwise_conv2d_fix_fu_584_n_14,grp_pointwise_conv2d_fix_fu_584_n_15,grp_pointwise_conv2d_fix_fu_584_n_16}),
        .ADDRBWRADDR(MemBank_B_address1),
        .B({MemBank_B_U_n_69,MemBank_B_U_n_70,MemBank_B_U_n_71,MemBank_B_U_n_72,MemBank_B_U_n_73,MemBank_B_U_n_74,MemBank_B_U_n_75,MemBank_B_U_n_76,MemBank_B_U_n_77,MemBank_B_U_n_78,MemBank_B_U_n_79,MemBank_B_U_n_80,MemBank_B_U_n_81,MemBank_B_U_n_82,MemBank_B_U_n_83,MemBank_B_U_n_84}),
        .CO(MemBank_B_U_n_101),
        .MemBank_B_address010_out(MemBank_B_address010_out),
        .MemBank_B_address01101_out(MemBank_B_address01101_out),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .MemBank_B_ce1(MemBank_B_ce1),
        .Q(reg_235),
        .S({grp_max_pooling2d_fix16_fu_533_n_46,grp_max_pooling2d_fix16_fu_533_n_47,grp_max_pooling2d_fix16_fu_533_n_48,grp_max_pooling2d_fix16_fu_533_n_49}),
        .WEA({grp_pointwise_conv2d_fix_1_fu_560_n_32,grp_pointwise_conv2d_fix_1_fu_560_n_33}),
        .\ap_CS_fsm_reg[17] (MemBank_B_U_n_139),
        .\ap_CS_fsm_reg[25] (MemBank_B_U_n_119),
        .\ap_CS_fsm_reg[25]_0 (MemBank_B_U_n_120),
        .\ap_CS_fsm_reg[29] (MemBank_B_U_n_141),
        .\ap_CS_fsm_reg[31] (MemBank_B_U_n_143),
        .\ap_CS_fsm_reg[31]_0 (MemBank_B_U_n_144),
        .\ap_CS_fsm_reg[33] (MemBank_B_U_n_118),
        .\ap_CS_fsm_reg[5] (MemBank_B_U_n_142),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .d0({grp_padding2d_fix16_fu_515_n_5,grp_pointwise_conv2d_fix_fu_584_n_18,grp_pointwise_conv2d_fix_fu_584_n_19,grp_pointwise_conv2d_fix_fu_584_n_20,grp_pointwise_conv2d_fix_fu_584_n_21,grp_pointwise_conv2d_fix_fu_584_n_22,grp_pointwise_conv2d_fix_fu_584_n_23,grp_pointwise_conv2d_fix_fu_584_n_24,grp_pointwise_conv2d_fix_fu_584_n_25,grp_pointwise_conv2d_fix_fu_584_n_26,grp_pointwise_conv2d_fix_fu_584_n_27,grp_pointwise_conv2d_fix_fu_584_n_28,grp_pointwise_conv2d_fix_fu_584_n_29,grp_pointwise_conv2d_fix_fu_584_n_30,grp_pointwise_conv2d_fix_fu_584_n_31,grp_pointwise_conv2d_fix_fu_584_n_32}),
        .input_data_data_V_0_sel(input_data_data_V_0_sel),
        .mul_ln29_2_reg_955_reg(MemBank_B_U_n_103),
        .mul_ln29_2_reg_955_reg_0(MemBank_B_U_n_104),
        .mul_ln29_2_reg_955_reg_1(MemBank_B_U_n_105),
        .mul_ln29_2_reg_955_reg_10(MemBank_B_U_n_114),
        .mul_ln29_2_reg_955_reg_11(MemBank_B_U_n_115),
        .mul_ln29_2_reg_955_reg_12(MemBank_B_U_n_116),
        .mul_ln29_2_reg_955_reg_13(MemBank_B_U_n_117),
        .mul_ln29_2_reg_955_reg_2(MemBank_B_U_n_106),
        .mul_ln29_2_reg_955_reg_3(MemBank_B_U_n_107),
        .mul_ln29_2_reg_955_reg_4(MemBank_B_U_n_108),
        .mul_ln29_2_reg_955_reg_5(MemBank_B_U_n_109),
        .mul_ln29_2_reg_955_reg_6(MemBank_B_U_n_110),
        .mul_ln29_2_reg_955_reg_7(MemBank_B_U_n_111),
        .mul_ln29_2_reg_955_reg_8(MemBank_B_U_n_112),
        .mul_ln29_2_reg_955_reg_9(MemBank_B_U_n_113),
        .p(grp_depthwise_conv2d_fix_fu_509_n_5),
        .q0(MemBank_B_q0),
        .q1(MemBank_B_q1),
        .ram_reg_0(MemBank_B_U_n_123),
        .ram_reg_0_0(MemBank_B_U_n_124),
        .ram_reg_0_1({ap_CS_fsm_pp1_stage0,\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state36,ap_CS_fsm_state34,\ap_CS_fsm_reg_n_5_[31] ,ap_CS_fsm_state30,ap_CS_fsm_state28,ap_CS_fsm_state26,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state22,ap_CS_fsm_state20,ap_CS_fsm_state18,\ap_CS_fsm_reg_n_5_[15] ,ap_CS_fsm_state12,ap_CS_fsm_state10,sel00,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_1_fu_479_n_17),
        .ram_reg_1(MemBank_B_U_n_125),
        .ram_reg_1_0(MemBank_B_U_n_126),
        .ram_reg_2(MemBank_B_U_n_127),
        .ram_reg_2_0(MemBank_B_U_n_128),
        .ram_reg_3(MemBank_B_U_n_129),
        .ram_reg_3_0(MemBank_B_U_n_130),
        .ram_reg_4(MemBank_B_U_n_131),
        .ram_reg_4_0(MemBank_B_U_n_132),
        .ram_reg_5(MemBank_B_U_n_133),
        .ram_reg_5_0(MemBank_B_U_n_134),
        .ram_reg_6(MemBank_B_U_n_135),
        .ram_reg_6_0(MemBank_B_U_n_136),
        .ram_reg_7({MemBank_B_U_n_53,MemBank_B_U_n_54,MemBank_B_U_n_55,MemBank_B_U_n_56,MemBank_B_U_n_57,MemBank_B_U_n_58,MemBank_B_U_n_59,MemBank_B_U_n_60,MemBank_B_U_n_61,MemBank_B_U_n_62,MemBank_B_U_n_63,MemBank_B_U_n_64,MemBank_B_U_n_65,MemBank_B_U_n_66,MemBank_B_U_n_67,MemBank_B_U_n_68}),
        .ram_reg_7_0({MemBank_B_U_n_85,MemBank_B_U_n_86,MemBank_B_U_n_87,MemBank_B_U_n_88,MemBank_B_U_n_89,MemBank_B_U_n_90,MemBank_B_U_n_91,MemBank_B_U_n_92,MemBank_B_U_n_93,MemBank_B_U_n_94,MemBank_B_U_n_95,MemBank_B_U_n_96,MemBank_B_U_n_97,MemBank_B_U_n_98,MemBank_B_U_n_99,MemBank_B_U_n_100}),
        .ram_reg_7_1(MemBank_B_U_n_102),
        .ram_reg_7_2(MemBank_B_U_n_137),
        .ram_reg_7_3(MemBank_B_U_n_138),
        .ram_reg_7_4(MemBank_A_U_n_11),
        .ram_reg_7_5(input_data_data_V_0_payload_A),
        .ram_reg_7_6(input_data_data_V_0_payload_B),
        .ram_reg_7_7({grp_pointwise_conv2d_fix_1_fu_560_n_35,grp_pointwise_conv2d_fix_1_fu_560_n_36}),
        .reg_31112_out(reg_31112_out),
        .\select_ln29_2_reg_887_reg[13] ({grp_max_pooling2d_fix16_fu_533_n_50,grp_max_pooling2d_fix16_fu_533_n_51,grp_max_pooling2d_fix16_fu_533_n_52,grp_max_pooling2d_fix16_fu_533_n_53}),
        .trunc_ln33_fu_1073_p1(trunc_ln33_fu_1073_p1),
        .trunc_ln33_fu_791_p1(trunc_ln33_fu_791_p1));
  design_1_network_0_0_network_MemBank_Out MemBank_Out_U
       (.D(MemBank_Out_q0),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp1_stage0}),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .icmp_ln177_reg_713(icmp_ln177_reg_713),
        .icmp_ln201_reg_732_pp2_iter1_reg(icmp_ln201_reg_732_pp2_iter1_reg),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .q0(MemBank_B_q0),
        .ram_reg(ap_enable_reg_pp2_iter2_reg_n_5),
        .ram_reg_0(ap_enable_reg_pp2_iter1_reg_n_5),
        .ram_reg_1(\icmp_ln201_reg_732_reg_n_5_[0] ),
        .ram_reg_2(i_2_reg_438_reg),
        .ram_reg_3(zext_ln180_reg_722_reg));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(input_data_last_V_0_payload_B),
        .I1(input_data_last_V_0_sel),
        .I2(input_data_last_V_0_payload_A),
        .I3(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln177_fu_665_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[41]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \ap_CS_fsm[41]_i_2 
       (.I0(\ap_CS_fsm[41]_i_3_n_5 ),
        .I1(\ap_CS_fsm[41]_i_4_n_5 ),
        .I2(i_1_reg_427_reg[9]),
        .I3(i_1_reg_427_reg[8]),
        .I4(i_1_reg_427_reg[7]),
        .I5(i_1_reg_427_reg[5]),
        .O(icmp_ln177_fu_665_p2));
  LUT6 #(
    .INIT(64'h0000008A008A008A)) 
    \ap_CS_fsm[41]_i_3 
       (.I0(i_1_reg_427_reg[8]),
        .I1(i_1_reg_427_reg[7]),
        .I2(i_1_reg_427_reg[6]),
        .I3(i_1_reg_427_reg[5]),
        .I4(i_1_reg_427_reg[4]),
        .I5(i_1_reg_427_reg[3]),
        .O(\ap_CS_fsm[41]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[41]_i_4 
       (.I0(i_1_reg_427_reg[1]),
        .I1(i_1_reg_427_reg[0]),
        .I2(i_1_reg_427_reg[2]),
        .I3(i_1_reg_427_reg[4]),
        .O(\ap_CS_fsm[41]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(\ap_CS_fsm[42]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_CS_fsm_state43),
        .O(ap_NS_fsm[42]));
  LUT5 #(
    .INIT(32'h11101010)) 
    \ap_CS_fsm[42]_i_2 
       (.I0(ap_enable_reg_pp2_iter1_reg_n_5),
        .I1(ap_block_pp2_stage0_subdone),
        .I2(ap_enable_reg_pp2_iter2_reg_n_5),
        .I3(icmp_ln201_fu_682_p2),
        .I4(ap_enable_reg_pp2_iter0),
        .O(\ap_CS_fsm[42]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000AA80)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(icmp_ln201_fu_682_p2),
        .I3(ap_enable_reg_pp2_iter2_reg_n_5),
        .I4(ap_block_pp2_stage0_subdone),
        .I5(ap_enable_reg_pp2_iter1_reg_n_5),
        .O(ap_NS_fsm[43]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \ap_CS_fsm[43]_i_2 
       (.I0(\ap_CS_fsm[43]_i_3_n_5 ),
        .I1(\ap_CS_fsm[43]_i_4_n_5 ),
        .I2(i_2_reg_438_reg[9]),
        .I3(i_2_reg_438_reg[8]),
        .I4(i_2_reg_438_reg[7]),
        .I5(i_2_reg_438_reg[5]),
        .O(icmp_ln201_fu_682_p2));
  LUT6 #(
    .INIT(64'h0000008A008A008A)) 
    \ap_CS_fsm[43]_i_3 
       (.I0(i_2_reg_438_reg[8]),
        .I1(i_2_reg_438_reg[7]),
        .I2(i_2_reg_438_reg[6]),
        .I3(i_2_reg_438_reg[5]),
        .I4(i_2_reg_438_reg[4]),
        .I5(i_2_reg_438_reg[3]),
        .O(\ap_CS_fsm[43]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[43]_i_4 
       (.I0(i_2_reg_438_reg[1]),
        .I1(i_2_reg_438_reg[0]),
        .I2(i_2_reg_438_reg[2]),
        .I3(i_2_reg_438_reg[4]),
        .O(\ap_CS_fsm[43]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(ap_done),
        .I1(\ap_CS_fsm_reg_n_5_[44] ),
        .I2(\ap_CS_fsm_reg_n_5_[43] ),
        .O(ap_NS_fsm[44]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(\ap_CS_fsm_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(\ap_CS_fsm_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(\ap_CS_fsm_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(\ap_CS_fsm_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(\ap_CS_fsm_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(\ap_CS_fsm_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(\ap_CS_fsm_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(\ap_CS_fsm_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(\ap_CS_fsm_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(\ap_CS_fsm_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(\ap_CS_fsm_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(\ap_CS_fsm_reg_n_5_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(\ap_CS_fsm_reg_n_5_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(\ap_CS_fsm_reg_n_5_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(\ap_CS_fsm_reg_n_5_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(\ap_CS_fsm_reg_n_5_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(\ap_CS_fsm_reg_n_5_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(sel00),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(\ap_CS_fsm_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_554_n_36),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(icmp_ln177_fu_665_p2),
        .O(ap_enable_reg_pp1_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state43),
        .I2(ap_rst_n),
        .I3(ap_block_pp2_stage0_subdone),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(icmp_ln201_fu_682_p2),
        .O(ap_enable_reg_pp2_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_5),
        .I2(ap_rst_n),
        .I3(icmp_ln201_fu_682_p2),
        .I4(ap_block_pp2_stage0_subdone),
        .O(ap_enable_reg_pp2_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter1_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp2_iter2_i_1
       (.I0(ap_enable_reg_pp2_iter1_reg_n_5),
        .I1(ap_enable_reg_pp2_iter2_reg_n_5),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state43),
        .I4(ap_block_pp2_stage0_subdone),
        .O(ap_enable_reg_pp2_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter2_reg_n_5),
        .R(1'b0));
  design_1_network_0_0_depthwise_conv2d_fix_1 grp_depthwise_conv2d_fix_1_fu_479
       (.A({MemBank_B_U_n_5,MemBank_B_U_n_6,MemBank_B_U_n_7,MemBank_B_U_n_8,MemBank_B_U_n_9,MemBank_B_U_n_10,MemBank_B_U_n_11,MemBank_B_U_n_12,MemBank_B_U_n_13,MemBank_B_U_n_14,MemBank_B_U_n_15,MemBank_B_U_n_16,MemBank_B_U_n_17,MemBank_B_U_n_18,MemBank_B_U_n_19,MemBank_B_U_n_20}),
        .D({ap_NS_fsm[30:29],ap_NS_fsm[22:21]}),
        .MemBank_B_address01(MemBank_B_address01),
        .P(grp_depthwise_conv2d_fix_1_fu_479_output_r_address0),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state30,\ap_CS_fsm_reg_n_5_[28] ,ap_CS_fsm_state22,\ap_CS_fsm_reg_n_5_[20] ,ap_CS_fsm_state6}),
        .SS(ap_rst_n_inv),
        .\add_ln35_20_reg_1334_reg[0]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_20),
        .\add_ln35_20_reg_1334_reg[1]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_21),
        .\add_ln35_20_reg_1334_reg[2]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_22),
        .\add_ln35_20_reg_1334_reg[3]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_23),
        .\add_ln35_20_reg_1334_reg[4]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_24),
        .\add_ln35_20_reg_1334_reg[5]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_25),
        .\add_ln35_20_reg_1334_reg[6]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_26),
        .\add_ln35_20_reg_1334_reg[7]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_27),
        .\add_ln35_20_reg_1334_reg[8]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_28),
        .\add_ln35_20_reg_1334_reg[9]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_29),
        .add_ln41_reg_1389_reg_0(grp_depthwise_conv2d_fix_1_fu_479_n_46),
        .\ap_CS_fsm_reg[25] (grp_depthwise_conv2d_fix_1_fu_479_n_17),
        .\ap_CS_fsm_reg[28] (grp_depthwise_conv2d_fix_1_fu_479_n_47),
        .\ap_CS_fsm_reg[5]_0 (grp_depthwise_conv2d_fix_1_fu_479_n_18),
        .\ap_CS_fsm_reg[5]_1 (grp_depthwise_conv2d_fix_1_fu_479_n_19),
        .\ap_CS_fsm_reg[5]_10 (grp_depthwise_conv2d_fix_1_fu_479_n_42),
        .\ap_CS_fsm_reg[5]_11 (grp_depthwise_conv2d_fix_1_fu_479_n_43),
        .\ap_CS_fsm_reg[5]_12 (grp_depthwise_conv2d_fix_1_fu_479_n_44),
        .\ap_CS_fsm_reg[5]_13 (grp_depthwise_conv2d_fix_1_fu_479_n_45),
        .\ap_CS_fsm_reg[5]_2 (grp_depthwise_conv2d_fix_1_fu_479_n_30),
        .\ap_CS_fsm_reg[5]_3 (grp_depthwise_conv2d_fix_1_fu_479_n_35),
        .\ap_CS_fsm_reg[5]_4 (grp_depthwise_conv2d_fix_1_fu_479_n_36),
        .\ap_CS_fsm_reg[5]_5 (grp_depthwise_conv2d_fix_1_fu_479_n_37),
        .\ap_CS_fsm_reg[5]_6 (grp_depthwise_conv2d_fix_1_fu_479_n_38),
        .\ap_CS_fsm_reg[5]_7 (grp_depthwise_conv2d_fix_1_fu_479_n_39),
        .\ap_CS_fsm_reg[5]_8 (grp_depthwise_conv2d_fix_1_fu_479_n_40),
        .\ap_CS_fsm_reg[5]_9 (grp_depthwise_conv2d_fix_1_fu_479_n_41),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1(grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1),
        .input_r_address1(grp_depthwise_conv2d_fix_2_fu_449_input_r_address1[9:0]),
        .output_r_address0(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[10]),
        .output_r_ce0(grp_pointwise_conv2d_fix_4_fu_554_output_r_ce0),
        .output_r_d0(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0),
        .p({MemBank_B_U_n_53,MemBank_B_U_n_54,MemBank_B_U_n_55,MemBank_B_U_n_56,MemBank_B_U_n_57,MemBank_B_U_n_58,MemBank_B_U_n_59,MemBank_B_U_n_60,MemBank_B_U_n_61,MemBank_B_U_n_62,MemBank_B_U_n_63,MemBank_B_U_n_64,MemBank_B_U_n_65,MemBank_B_U_n_66,MemBank_B_U_n_67,MemBank_B_U_n_68}),
        .ram_reg_0(MemBank_B_U_n_120),
        .ram_reg_0_0(grp_up_sampling2d_fix16_fu_592_n_11),
        .ram_reg_0_1(MemBank_B_U_n_141),
        .ram_reg_0_2(MemBank_A_U_n_9),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_2_fu_449_n_21),
        .ram_reg_0_4(grp_depthwise_conv2d_fix_fu_509_n_8),
        .ram_reg_0_5(MemBank_B_U_n_142),
        .ram_reg_0_6(grp_depthwise_conv2d_fix_fu_509_output_r_address0[13]),
        .ram_reg_0_7(MemBank_A_U_n_8),
        .ram_reg_0_8(grp_padding2d_fix16_fu_515_n_21),
        .ram_reg_0_9(grp_pointwise_conv2d_fix_2_fu_576_n_10),
        .ram_reg_0_i_35__0_0(MemBank_A_U_n_10),
        .ram_reg_0_i_35__0_1(grp_depthwise_conv2d_fix_fu_509_n_32),
        .ram_reg_0_i_35__0_2(grp_depthwise_conv2d_fix_2_fu_449_n_5),
        .ram_reg_0_i_64(ap_CS_fsm_pp0_stage0),
        .ram_reg_0_i_64_0(grp_depthwise_conv2d_fix_2_fu_449_n_27),
        .ram_reg_0_i_64_1(MemBank_A_U_n_13),
        .reg_31112_out(reg_31112_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_1_fu_479_n_47),
        .Q(grp_depthwise_conv2d_fix_1_fu_479_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_depthwise_conv2d_fix_2 grp_depthwise_conv2d_fix_2_fu_449
       (.ADDRARDADDR({grp_depthwise_conv2d_fix_2_fu_449_n_28,grp_depthwise_conv2d_fix_2_fu_449_n_29,grp_depthwise_conv2d_fix_2_fu_449_n_30,grp_depthwise_conv2d_fix_2_fu_449_n_31,grp_depthwise_conv2d_fix_2_fu_449_n_32,grp_depthwise_conv2d_fix_2_fu_449_n_33,grp_depthwise_conv2d_fix_2_fu_449_n_34,grp_depthwise_conv2d_fix_2_fu_449_n_35,grp_depthwise_conv2d_fix_2_fu_449_n_36,grp_depthwise_conv2d_fix_2_fu_449_n_37}),
        .D({ap_NS_fsm[38:37],ap_NS_fsm[14:13]}),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .MemBank_B_ce1(MemBank_B_ce1),
        .P(grp_depthwise_conv2d_fix_1_fu_479_output_r_address0),
        .Q({ap_CS_fsm_state38,\ap_CS_fsm_reg_n_5_[36] ,ap_CS_fsm_state30,ap_CS_fsm_state22,ap_CS_fsm_state14,\ap_CS_fsm_reg_n_5_[12] ,ap_CS_fsm_state6}),
        .SS(ap_rst_n_inv),
        .add_ln35_10_reg_1339_reg_0(grp_depthwise_conv2d_fix_2_fu_449_n_11),
        .add_ln35_10_reg_1339_reg_1(grp_depthwise_conv2d_fix_2_fu_449_n_12),
        .add_ln35_10_reg_1339_reg_10(grp_depthwise_conv2d_fix_2_fu_449_n_23),
        .add_ln35_10_reg_1339_reg_11(grp_depthwise_conv2d_fix_2_fu_449_n_24),
        .add_ln35_10_reg_1339_reg_2(grp_depthwise_conv2d_fix_2_fu_449_n_13),
        .add_ln35_10_reg_1339_reg_3(grp_depthwise_conv2d_fix_2_fu_449_n_14),
        .add_ln35_10_reg_1339_reg_4(grp_depthwise_conv2d_fix_2_fu_449_n_15),
        .add_ln35_10_reg_1339_reg_5(grp_depthwise_conv2d_fix_2_fu_449_n_16),
        .add_ln35_10_reg_1339_reg_6(grp_depthwise_conv2d_fix_2_fu_449_n_17),
        .add_ln35_10_reg_1339_reg_7(grp_depthwise_conv2d_fix_2_fu_449_n_18),
        .add_ln35_10_reg_1339_reg_8(grp_depthwise_conv2d_fix_2_fu_449_n_19),
        .add_ln35_10_reg_1339_reg_9(grp_depthwise_conv2d_fix_2_fu_449_n_20),
        .\ap_CS_fsm_reg[13] (grp_depthwise_conv2d_fix_2_fu_449_n_5),
        .\ap_CS_fsm_reg[13]_0 (grp_depthwise_conv2d_fix_2_fu_449_n_25),
        .\ap_CS_fsm_reg[1]_0 (ap_CS_fsm_pp0_stage0),
        .\ap_CS_fsm_reg[29] (grp_depthwise_conv2d_fix_2_fu_449_n_21),
        .\ap_CS_fsm_reg[36] (grp_depthwise_conv2d_fix_2_fu_449_n_58),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_depthwise_conv2d_fix_2_fu_449_n_22),
        .ap_enable_reg_pp0_iter2_reg_0(grp_depthwise_conv2d_fix_2_fu_449_n_27),
        .ap_rst_n(ap_rst_n),
        .d0(MemBank_A_d0),
        .grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1(grp_depthwise_conv2d_fix_1_fu_479_input_r_ce1),
        .grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_533_input_r_ce1(grp_max_pooling2d_fix16_fu_533_input_r_ce1),
        .input_r_address1(grp_depthwise_conv2d_fix_2_fu_449_input_r_address1),
        .output_r_address0(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0),
        .output_r_d0(grp_depthwise_conv2d_fix_1_fu_479_output_r_d0),
        .p(MemBank_B_q1),
        .q0(MemBank_B_q0),
        .ram_reg_0(MemBank_B_U_n_142),
        .ram_reg_0_0(MemBank_A_U_n_13),
        .ram_reg_0_1(MemBank_B_U_n_141),
        .ram_reg_0_10(grp_depthwise_conv2d_fix_fu_509_n_29),
        .ram_reg_0_11(grp_depthwise_conv2d_fix_1_fu_479_n_24),
        .ram_reg_0_12(grp_depthwise_conv2d_fix_fu_509_n_28),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_1_fu_479_n_25),
        .ram_reg_0_14(grp_depthwise_conv2d_fix_fu_509_n_27),
        .ram_reg_0_15(grp_depthwise_conv2d_fix_1_fu_479_n_26),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_fu_509_n_26),
        .ram_reg_0_17(grp_depthwise_conv2d_fix_1_fu_479_n_27),
        .ram_reg_0_18(grp_depthwise_conv2d_fix_fu_509_n_25),
        .ram_reg_0_19(grp_depthwise_conv2d_fix_1_fu_479_n_28),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_fu_509_n_35),
        .ram_reg_0_20(grp_depthwise_conv2d_fix_fu_509_n_24),
        .ram_reg_0_21(grp_depthwise_conv2d_fix_1_fu_479_n_29),
        .ram_reg_0_22(grp_depthwise_conv2d_fix_fu_509_n_23),
        .ram_reg_0_23(MemBank_A_U_n_10),
        .ram_reg_0_24(grp_depthwise_conv2d_fix_fu_509_n_8),
        .ram_reg_0_25(MemBank_A_U_n_17),
        .ram_reg_0_26(grp_pointwise_conv2d_fix_fu_584_n_36),
        .ram_reg_0_27(grp_pointwise_conv2d_fix_fu_584_n_38),
        .ram_reg_0_28(grp_pointwise_conv2d_fix_fu_584_n_39),
        .ram_reg_0_29(grp_pointwise_conv2d_fix_fu_584_n_40),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_1_fu_479_n_20),
        .ram_reg_0_30(grp_pointwise_conv2d_fix_fu_584_n_41),
        .ram_reg_0_31(grp_pointwise_conv2d_fix_fu_584_n_42),
        .ram_reg_0_32(grp_pointwise_conv2d_fix_fu_584_n_43),
        .ram_reg_0_33(grp_pointwise_conv2d_fix_fu_584_n_44),
        .ram_reg_0_34(grp_pointwise_conv2d_fix_fu_584_n_45),
        .ram_reg_0_35(grp_pointwise_conv2d_fix_fu_584_n_46),
        .ram_reg_0_36(MemBank_A_U_n_12),
        .ram_reg_0_37(MemBank_B_U_n_123),
        .ram_reg_0_38(MemBank_B_U_n_124),
        .ram_reg_0_39(grp_pointwise_conv2d_fix_2_fu_576_n_21),
        .ram_reg_0_4(grp_depthwise_conv2d_fix_fu_509_n_31),
        .ram_reg_0_40(grp_padding2d_fix16_fu_515_n_23),
        .ram_reg_0_41(MemBank_A_U_n_8),
        .ram_reg_0_42(grp_pointwise_conv2d_fix_2_fu_576_n_23),
        .ram_reg_0_43(grp_padding2d_fix16_fu_515_n_24),
        .ram_reg_0_44(grp_pointwise_conv2d_fix_2_fu_576_n_24),
        .ram_reg_0_45(grp_padding2d_fix16_fu_515_n_25),
        .ram_reg_0_46(grp_pointwise_conv2d_fix_2_fu_576_n_25),
        .ram_reg_0_47(grp_padding2d_fix16_fu_515_n_26),
        .ram_reg_0_48(grp_pointwise_conv2d_fix_2_fu_576_n_26),
        .ram_reg_0_49(grp_padding2d_fix16_fu_515_n_27),
        .ram_reg_0_5(grp_depthwise_conv2d_fix_1_fu_479_n_21),
        .ram_reg_0_50(grp_pointwise_conv2d_fix_2_fu_576_n_27),
        .ram_reg_0_51(grp_padding2d_fix16_fu_515_n_28),
        .ram_reg_0_52(grp_pointwise_conv2d_fix_2_fu_576_n_28),
        .ram_reg_0_53(grp_padding2d_fix16_fu_515_n_29),
        .ram_reg_0_54(grp_pointwise_conv2d_fix_2_fu_576_n_29),
        .ram_reg_0_55(grp_padding2d_fix16_fu_515_n_30),
        .ram_reg_0_56(grp_pointwise_conv2d_fix_2_fu_576_n_30),
        .ram_reg_0_57(grp_padding2d_fix16_fu_515_n_31),
        .ram_reg_0_58(grp_pointwise_conv2d_fix_1_fu_560_n_19),
        .ram_reg_0_59(grp_padding2d_fix16_fu_515_n_32),
        .ram_reg_0_6(grp_depthwise_conv2d_fix_fu_509_n_22),
        .ram_reg_0_7(grp_depthwise_conv2d_fix_1_fu_479_n_22),
        .ram_reg_0_8(grp_depthwise_conv2d_fix_fu_509_n_30),
        .ram_reg_0_9(grp_depthwise_conv2d_fix_1_fu_479_n_23),
        .ram_reg_0_i_36__0_0(grp_depthwise_conv2d_fix_fu_509_output_r_address0[9:0]),
        .ram_reg_1(MemBank_B_U_n_125),
        .ram_reg_1_0(MemBank_B_U_n_126),
        .ram_reg_2(MemBank_B_U_n_127),
        .ram_reg_2_0(MemBank_B_U_n_128),
        .ram_reg_3(MemBank_B_U_n_129),
        .ram_reg_3_0(MemBank_B_U_n_130),
        .ram_reg_4(MemBank_B_U_n_131),
        .ram_reg_4_0(MemBank_B_U_n_132),
        .ram_reg_5(MemBank_B_U_n_133),
        .ram_reg_5_0(MemBank_B_U_n_134),
        .ram_reg_6(MemBank_B_U_n_135),
        .ram_reg_6_0(MemBank_B_U_n_136),
        .ram_reg_7(MemBank_B_U_n_137),
        .ram_reg_7_0(MemBank_B_U_n_138),
        .ram_reg_7_1(grp_depthwise_conv2d_fix_fu_509_output_r_d0));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_2_fu_449_n_58),
        .Q(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_depthwise_conv2d_fix grp_depthwise_conv2d_fix_fu_509
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_fu_509_n_7),
        .ADDRBWRADDR({MemBank_B_address1[13:11],MemBank_B_address1[9:1]}),
        .B({MemBank_B_U_n_69,MemBank_B_U_n_70,MemBank_B_U_n_71,MemBank_B_U_n_72,MemBank_B_U_n_73,MemBank_B_U_n_74,MemBank_B_U_n_75,MemBank_B_U_n_76,MemBank_B_U_n_77,MemBank_B_U_n_78,MemBank_B_U_n_79,MemBank_B_U_n_80,MemBank_B_U_n_81,MemBank_B_U_n_82,MemBank_B_U_n_83,MemBank_B_U_n_84}),
        .D(ap_NS_fsm[6:5]),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address01101_out(MemBank_B_address01101_out),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state30,ap_CS_fsm_state22,ap_CS_fsm_state18,ap_CS_fsm_state10,sel00,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .SS(ap_rst_n_inv),
        .WEA(grp_depthwise_conv2d_fix_fu_509_n_9),
        .\add_ln41_8_reg_1441_reg[15]_0 (grp_depthwise_conv2d_fix_fu_509_output_r_d0),
        .\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_0 (grp_depthwise_conv2d_fix_fu_509_n_37),
        .\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_1 ({grp_depthwise_conv2d_fix_fu_509_output_r_address0[13],grp_depthwise_conv2d_fix_fu_509_output_r_address0[9:0]}),
        .\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_2 (grp_depthwise_conv2d_fix_fu_509_n_49),
        .\add_ln41_reg_1290_pp0_iter1_reg_reg[10]_3 (grp_depthwise_conv2d_fix_fu_509_n_50),
        .\ap_CS_fsm_reg[1]_0 (grp_depthwise_conv2d_fix_fu_509_n_8),
        .\ap_CS_fsm_reg[2]_0 (grp_depthwise_conv2d_fix_fu_509_n_32),
        .\ap_CS_fsm_reg[2]_1 (grp_depthwise_conv2d_fix_fu_509_n_35),
        .\ap_CS_fsm_reg[5]_0 (grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .\ap_CS_fsm_reg[5]_1 (grp_depthwise_conv2d_fix_fu_509_n_22),
        .\ap_CS_fsm_reg[5]_10 (grp_depthwise_conv2d_fix_fu_509_n_31),
        .\ap_CS_fsm_reg[5]_11 (grp_depthwise_conv2d_fix_fu_509_n_36),
        .\ap_CS_fsm_reg[5]_2 (grp_depthwise_conv2d_fix_fu_509_n_23),
        .\ap_CS_fsm_reg[5]_3 (grp_depthwise_conv2d_fix_fu_509_n_24),
        .\ap_CS_fsm_reg[5]_4 (grp_depthwise_conv2d_fix_fu_509_n_25),
        .\ap_CS_fsm_reg[5]_5 (grp_depthwise_conv2d_fix_fu_509_n_26),
        .\ap_CS_fsm_reg[5]_6 (grp_depthwise_conv2d_fix_fu_509_n_27),
        .\ap_CS_fsm_reg[5]_7 (grp_depthwise_conv2d_fix_fu_509_n_28),
        .\ap_CS_fsm_reg[5]_8 (grp_depthwise_conv2d_fix_fu_509_n_29),
        .\ap_CS_fsm_reg[5]_9 (grp_depthwise_conv2d_fix_fu_509_n_30),
        .\ap_CS_fsm_reg[6]_0 (grp_depthwise_conv2d_fix_fu_509_n_52),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(grp_depthwise_conv2d_fix_fu_509_n_51),
        .ap_rst_n(ap_rst_n),
        .grp_depthwise_conv2d_fix_fu_509_ap_start_reg(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_533_input_r_address1({grp_max_pooling2d_fix16_fu_533_input_r_address1[13:11],grp_max_pooling2d_fix16_fu_533_input_r_address1[9:1]}),
        .\icmp_ln35_reg_1175_reg[0]_0 (grp_depthwise_conv2d_fix_fu_509_n_5),
        .input_r_address0(grp_up_sampling2d_fix16_fu_592_input_r_address0[11]),
        .input_r_address1(grp_depthwise_conv2d_fix_2_fu_449_input_r_address1[13:11]),
        .input_r_ce0(grp_pointwise_conv2d_fix_4_fu_554_input_r_ce0),
        .output_r_address0(grp_pointwise_conv2d_fix_fu_584_output_r_address0),
        .p({MemBank_B_U_n_85,MemBank_B_U_n_86,MemBank_B_U_n_87,MemBank_B_U_n_88,MemBank_B_U_n_89,MemBank_B_U_n_90,MemBank_B_U_n_91,MemBank_B_U_n_92,MemBank_B_U_n_93,MemBank_B_U_n_94,MemBank_B_U_n_95,MemBank_B_U_n_96,MemBank_B_U_n_97,MemBank_B_U_n_98,MemBank_B_U_n_99,MemBank_B_U_n_100}),
        .ram_reg_0(MemBank_A_U_n_10),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_2_fu_449_n_22),
        .ram_reg_0_1(MemBank_A_U_n_8),
        .ram_reg_0_10(grp_depthwise_conv2d_fix_1_fu_479_n_39),
        .ram_reg_0_11(grp_depthwise_conv2d_fix_1_fu_479_n_40),
        .ram_reg_0_12(grp_depthwise_conv2d_fix_1_fu_479_n_41),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_1_fu_479_n_42),
        .ram_reg_0_14(grp_depthwise_conv2d_fix_1_fu_479_n_43),
        .ram_reg_0_15(grp_depthwise_conv2d_fix_1_fu_479_n_44),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_1_fu_479_n_45),
        .ram_reg_0_17(MemBank_B_U_n_142),
        .ram_reg_0_18(grp_max_pooling2d_fix16_fu_533_n_67),
        .ram_reg_0_19(grp_pointwise_conv2d_fix_2_fu_576_n_6),
        .ram_reg_0_2(grp_max_pooling2d_fix16_fu_533_n_66),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_3_fu_568_n_10),
        .ram_reg_0_4(MemBank_A_U_n_5),
        .ram_reg_0_5(grp_up_sampling2d_fix16_fu_592_n_6),
        .ram_reg_0_6(grp_depthwise_conv2d_fix_2_fu_449_n_25),
        .ram_reg_0_7(grp_depthwise_conv2d_fix_1_fu_479_n_30),
        .ram_reg_0_8(grp_depthwise_conv2d_fix_1_fu_479_n_37),
        .ram_reg_0_9(grp_depthwise_conv2d_fix_1_fu_479_n_38),
        .ram_reg_0_i_21__0_0(grp_depthwise_conv2d_fix_1_fu_479_n_19),
        .ram_reg_0_i_23__0(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[13:11]));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_fu_509_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_509_n_52),
        .Q(grp_depthwise_conv2d_fix_fu_509_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_max_pooling2d_fix16 grp_max_pooling2d_fix16_fu_533
       (.ADDRBWRADDR({MemBank_B_address1[10],MemBank_B_address1[0]}),
        .CO(MemBank_B_U_n_101),
        .D({ap_NS_fsm[18:17],ap_NS_fsm[10:9]}),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .P(grp_max_pooling2d_fix16_fu_533_output_r_address0),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state18,\ap_CS_fsm_reg_n_5_[16] ,ap_CS_fsm_state10,\ap_CS_fsm_reg_n_5_[8] ,ap_CS_fsm_state6}),
        .S({grp_max_pooling2d_fix16_fu_533_n_46,grp_max_pooling2d_fix16_fu_533_n_47,grp_max_pooling2d_fix16_fu_533_n_48,grp_max_pooling2d_fix16_fu_533_n_49}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[16] (grp_max_pooling2d_fix16_fu_533_n_77),
        .\ap_CS_fsm_reg[17] (grp_max_pooling2d_fix16_fu_533_n_76),
        .\ap_CS_fsm_reg[3]_0 (grp_max_pooling2d_fix16_fu_533_n_67),
        .\ap_CS_fsm_reg[3]_1 (grp_max_pooling2d_fix16_fu_533_n_71),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0_0),
        .ap_rst_n(ap_rst_n),
        .grp_max_pooling2d_fix16_fu_533_ap_start_reg(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_533_input_r_ce1(grp_max_pooling2d_fix16_fu_533_input_r_ce1),
        .input_r_address1(grp_depthwise_conv2d_fix_2_fu_449_input_r_address1[10]),
        .q0(MemBank_B_q0),
        .ram_reg_0(grp_depthwise_conv2d_fix_fu_509_n_36),
        .ram_reg_0_0(MemBank_B_U_n_142),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_1_fu_479_n_35),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_1_fu_479_n_36),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_fu_509_input_r_address1),
        .ram_reg_0_i_132(MemBank_B_U_n_139),
        .ram_reg_0_i_21__0(ap_CS_fsm_pp1_stage0_1),
        .ram_reg_0_i_21__0_0(MemBank_A_U_n_6),
        .ram_reg_0_i_43(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0),
        .ram_reg_0_i_47(grp_pointwise_conv2d_fix_4_fu_554_n_51),
        .ram_reg_0_i_47_0(grp_padding2d_fix16_fu_515_n_18),
        .ram_reg_0_i_56(grp_padding2d_fix16_fu_515_n_16),
        .ram_reg_0_i_60(grp_padding2d_fix16_fu_515_n_15),
        .ram_reg_0_i_64__0(grp_padding2d_fix16_fu_515_n_14),
        .ram_reg_0_i_68(grp_padding2d_fix16_fu_515_n_13),
        .ram_reg_0_i_72(grp_padding2d_fix16_fu_515_n_12),
        .ram_reg_0_i_76(grp_padding2d_fix16_fu_515_n_11),
        .ram_reg_0_i_80(grp_padding2d_fix16_fu_515_n_10),
        .ram_reg_0_i_84(grp_padding2d_fix16_fu_515_n_9),
        .ram_reg_0_i_88(grp_padding2d_fix16_fu_515_n_8),
        .ram_reg_0_i_92(grp_padding2d_fix16_fu_515_n_7),
        .\reg_235_reg[14]_0 ({grp_max_pooling2d_fix16_fu_533_n_50,grp_max_pooling2d_fix16_fu_533_n_51,grp_max_pooling2d_fix16_fu_533_n_52,grp_max_pooling2d_fix16_fu_533_n_53}),
        .\reg_235_reg[15]_0 (reg_235),
        .\reg_235_reg[15]_1 (MemBank_B_q1),
        .\select_ln29_1_reg_861_reg[13]_0 ({grp_max_pooling2d_fix16_fu_533_input_r_address1[13:11],grp_max_pooling2d_fix16_fu_533_input_r_address1[9:1]}),
        .\select_ln29_2_reg_887_reg[0]_0 (grp_max_pooling2d_fix16_fu_533_n_56),
        .\select_ln29_2_reg_887_reg[10]_0 (grp_max_pooling2d_fix16_fu_533_n_68),
        .\select_ln29_2_reg_887_reg[11]_0 (grp_max_pooling2d_fix16_fu_533_n_66),
        .\select_ln29_2_reg_887_reg[12]_0 (grp_max_pooling2d_fix16_fu_533_n_69),
        .\select_ln29_2_reg_887_reg[13]_0 (grp_max_pooling2d_fix16_fu_533_n_70),
        .\select_ln29_2_reg_887_reg[13]_1 (MemBank_B_U_n_102),
        .\select_ln29_2_reg_887_reg[1]_0 (grp_max_pooling2d_fix16_fu_533_n_57),
        .\select_ln29_2_reg_887_reg[2]_0 (grp_max_pooling2d_fix16_fu_533_n_58),
        .\select_ln29_2_reg_887_reg[3]_0 (grp_max_pooling2d_fix16_fu_533_n_59),
        .\select_ln29_2_reg_887_reg[4]_0 (grp_max_pooling2d_fix16_fu_533_n_60),
        .\select_ln29_2_reg_887_reg[5]_0 (grp_max_pooling2d_fix16_fu_533_n_61),
        .\select_ln29_2_reg_887_reg[6]_0 (grp_max_pooling2d_fix16_fu_533_n_62),
        .\select_ln29_2_reg_887_reg[7]_0 (grp_max_pooling2d_fix16_fu_533_n_63),
        .\select_ln29_2_reg_887_reg[8]_0 (grp_max_pooling2d_fix16_fu_533_n_64),
        .\select_ln29_2_reg_887_reg[9]_0 (grp_max_pooling2d_fix16_fu_533_n_65));
  FDRE #(
    .INIT(1'b0)) 
    grp_max_pooling2d_fix16_fu_533_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_533_n_77),
        .Q(grp_max_pooling2d_fix16_fu_533_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_padding2d_fix16 grp_padding2d_fix16_fu_515
       (.D({ap_NS_fsm[36:35],ap_NS_fsm[28:27],ap_NS_fsm[20:19],ap_NS_fsm[12:11],ap_NS_fsm[4:3]}),
        .P(grp_max_pooling2d_fix16_fu_533_output_r_address0),
        .Q(ap_CS_fsm_pp1_stage0_1),
        .S(\mul_ln13_reg_750[6]_i_11_n_5 ),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[10]_0 (grp_padding2d_fix16_fu_515_n_7),
        .\ap_CS_fsm_reg[10]_1 (grp_padding2d_fix16_fu_515_n_8),
        .\ap_CS_fsm_reg[10]_10 (grp_padding2d_fix16_fu_515_n_18),
        .\ap_CS_fsm_reg[10]_11 (grp_padding2d_fix16_fu_515_n_19),
        .\ap_CS_fsm_reg[10]_12 (grp_padding2d_fix16_fu_515_n_20),
        .\ap_CS_fsm_reg[10]_13 (grp_padding2d_fix16_fu_515_n_21),
        .\ap_CS_fsm_reg[10]_2 (grp_padding2d_fix16_fu_515_n_9),
        .\ap_CS_fsm_reg[10]_3 (grp_padding2d_fix16_fu_515_n_10),
        .\ap_CS_fsm_reg[10]_4 (grp_padding2d_fix16_fu_515_n_11),
        .\ap_CS_fsm_reg[10]_5 (grp_padding2d_fix16_fu_515_n_12),
        .\ap_CS_fsm_reg[10]_6 (grp_padding2d_fix16_fu_515_n_13),
        .\ap_CS_fsm_reg[10]_7 (grp_padding2d_fix16_fu_515_n_14),
        .\ap_CS_fsm_reg[10]_8 (grp_padding2d_fix16_fu_515_n_15),
        .\ap_CS_fsm_reg[10]_9 (grp_padding2d_fix16_fu_515_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0_0),
        .ap_phi_mux_o_count_3_phi_fu_303_p429_out(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .ap_rst_n(ap_rst_n),
        .d0(grp_padding2d_fix16_fu_515_n_5),
        .grp_padding2d_fix16_fu_515_ap_start_reg(grp_padding2d_fix16_fu_515_ap_start_reg),
        .grp_padding2d_fix16_fu_515_ap_start_reg0(grp_padding2d_fix16_fu_515_ap_start_reg0),
        .grp_padding2d_fix16_fu_515_ap_start_reg_reg(grp_padding2d_fix16_fu_515_n_37),
        .grp_padding2d_fix16_fu_515_output_r_we0(grp_padding2d_fix16_fu_515_output_r_we0),
        .\i_count_2_reg_311_reg[0]_0 (grp_padding2d_fix16_fu_515_n_23),
        .\i_count_2_reg_311_reg[10]_0 (grp_padding2d_fix16_fu_515_n_33),
        .\i_count_2_reg_311_reg[11]_0 (grp_padding2d_fix16_fu_515_n_34),
        .\i_count_2_reg_311_reg[12]_0 (grp_padding2d_fix16_fu_515_n_35),
        .\i_count_2_reg_311_reg[13]_0 (grp_padding2d_fix16_fu_515_n_36),
        .\i_count_2_reg_311_reg[1]_0 (grp_padding2d_fix16_fu_515_n_24),
        .\i_count_2_reg_311_reg[2]_0 (grp_padding2d_fix16_fu_515_n_25),
        .\i_count_2_reg_311_reg[3]_0 (grp_padding2d_fix16_fu_515_n_26),
        .\i_count_2_reg_311_reg[4]_0 (grp_padding2d_fix16_fu_515_n_27),
        .\i_count_2_reg_311_reg[5]_0 (grp_padding2d_fix16_fu_515_n_28),
        .\i_count_2_reg_311_reg[6]_0 (grp_padding2d_fix16_fu_515_n_29),
        .\i_count_2_reg_311_reg[7]_0 (grp_padding2d_fix16_fu_515_n_30),
        .\i_count_2_reg_311_reg[8]_0 (grp_padding2d_fix16_fu_515_n_31),
        .\i_count_2_reg_311_reg[9]_0 (grp_padding2d_fix16_fu_515_n_32),
        .input_depth(MemBank_A_U_n_7),
        .input_r_address0(grp_pointwise_conv2d_fix_4_fu_554_input_r_address0),
        .\o_count_5_reg_331_reg[10]_0 (grp_padding2d_fix16_fu_515_n_17),
        .q0(MemBank_A_q0[15]),
        .ram_reg_0(MemBank_A_U_n_6),
        .ram_reg_0_0(grp_max_pooling2d_fix16_fu_533_n_68),
        .ram_reg_0_1(MemBank_A_U_n_8),
        .ram_reg_0_2(grp_max_pooling2d_fix16_fu_533_n_69),
        .ram_reg_0_3(grp_max_pooling2d_fix16_fu_533_n_70),
        .ram_reg_0_4(MemBank_B_U_n_139),
        .ram_reg_0_i_35__0(grp_max_pooling2d_fix16_fu_533_n_71),
        .ram_reg_7({\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state36,\ap_CS_fsm_reg_n_5_[34] ,ap_CS_fsm_state28,\ap_CS_fsm_reg_n_5_[26] ,ap_CS_fsm_state20,\ap_CS_fsm_reg_n_5_[18] ,\ap_CS_fsm_reg_n_5_[15] ,ap_CS_fsm_state12,\ap_CS_fsm_reg_n_5_[10] ,ap_CS_fsm_state4,\ap_CS_fsm_reg_n_5_[2] }),
        .ram_reg_7_0(MemBank_B_U_n_143));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_padding2d_fix16_fu_515_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[34] ),
        .I1(\ap_CS_fsm_reg_n_5_[10] ),
        .I2(\ap_CS_fsm_reg_n_5_[2] ),
        .I3(\ap_CS_fsm_reg_n_5_[26] ),
        .I4(\ap_CS_fsm_reg_n_5_[18] ),
        .O(grp_padding2d_fix16_fu_515_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_fu_515_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_515_n_37),
        .Q(grp_padding2d_fix16_fu_515_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_pointwise_conv2d_fix_1 grp_pointwise_conv2d_fix_1_fu_560
       (.D(ap_NS_fsm[16:15]),
        .Q({\ap_CS_fsm_reg_n_5_[31] ,\ap_CS_fsm_reg_n_5_[23] ,\ap_CS_fsm_reg_n_5_[15] ,ap_CS_fsm_state15}),
        .SS(ap_rst_n_inv),
        .WEA({grp_pointwise_conv2d_fix_1_fu_560_n_32,grp_pointwise_conv2d_fix_1_fu_560_n_33}),
        .\ap_CS_fsm_reg[14] (grp_pointwise_conv2d_fix_1_fu_560_n_52),
        .\ap_CS_fsm_reg[15] ({grp_pointwise_conv2d_fix_1_fu_560_n_35,grp_pointwise_conv2d_fix_1_fu_560_n_36}),
        .\ap_CS_fsm_reg[15]_0 (grp_pointwise_conv2d_fix_1_fu_560_n_37),
        .\ap_CS_fsm_reg[15]_1 (grp_pointwise_conv2d_fix_1_fu_560_n_38),
        .\ap_CS_fsm_reg[15]_10 (grp_pointwise_conv2d_fix_1_fu_560_n_47),
        .\ap_CS_fsm_reg[15]_11 (grp_pointwise_conv2d_fix_1_fu_560_n_48),
        .\ap_CS_fsm_reg[15]_12 (grp_pointwise_conv2d_fix_1_fu_560_n_49),
        .\ap_CS_fsm_reg[15]_13 (grp_pointwise_conv2d_fix_1_fu_560_n_50),
        .\ap_CS_fsm_reg[15]_14 (grp_pointwise_conv2d_fix_1_fu_560_n_51),
        .\ap_CS_fsm_reg[15]_2 (grp_pointwise_conv2d_fix_1_fu_560_n_39),
        .\ap_CS_fsm_reg[15]_3 (grp_pointwise_conv2d_fix_1_fu_560_n_40),
        .\ap_CS_fsm_reg[15]_4 (grp_pointwise_conv2d_fix_1_fu_560_n_41),
        .\ap_CS_fsm_reg[15]_5 (grp_pointwise_conv2d_fix_1_fu_560_n_42),
        .\ap_CS_fsm_reg[15]_6 (grp_pointwise_conv2d_fix_1_fu_560_n_43),
        .\ap_CS_fsm_reg[15]_7 (grp_pointwise_conv2d_fix_1_fu_560_n_44),
        .\ap_CS_fsm_reg[15]_8 (grp_pointwise_conv2d_fix_1_fu_560_n_45),
        .\ap_CS_fsm_reg[15]_9 (grp_pointwise_conv2d_fix_1_fu_560_n_46),
        .\ap_CS_fsm_reg[23] (grp_pointwise_conv2d_fix_1_fu_560_n_7),
        .\ap_CS_fsm_reg[23]_0 (grp_pointwise_conv2d_fix_1_fu_560_n_19),
        .\ap_CS_fsm_reg[23]_1 (grp_pointwise_conv2d_fix_1_fu_560_n_30),
        .\ap_CS_fsm_reg[3]_0 (ap_CS_fsm_pp0_stage0_2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg(grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg),
        .input_r_address0({grp_pointwise_conv2d_fix_1_fu_560_input_r_address0[10],grp_pointwise_conv2d_fix_1_fu_560_input_r_address0[8:0]}),
        .output_r_address0({grp_pointwise_conv2d_fix_1_fu_560_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_560_output_r_address0[10],grp_pointwise_conv2d_fix_1_fu_560_output_r_address0[8:0]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_1_fu_560_output_r_ce0),
        .p(grp_pointwise_conv2d_fix_1_fu_560_n_31),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_3_fu_568_output_r_address0[9]),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0),
        .ram_reg_0_1({grp_pointwise_conv2d_fix_3_fu_568_input_r_address0[13],grp_pointwise_conv2d_fix_3_fu_568_input_r_address0[9]}),
        .ram_reg_0_2(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_4_fu_554_n_20),
        .ram_reg_0_4(grp_pointwise_conv2d_fix_4_fu_554_n_21),
        .ram_reg_1(grp_pointwise_conv2d_fix_4_fu_554_n_18),
        .ram_reg_1_0(grp_pointwise_conv2d_fix_4_fu_554_n_19),
        .ram_reg_2(grp_pointwise_conv2d_fix_2_fu_576_n_7),
        .ram_reg_2_0(MemBank_B_U_n_143),
        .ram_reg_2_1(grp_pointwise_conv2d_fix_4_fu_554_n_5),
        .ram_reg_2_2(grp_pointwise_conv2d_fix_4_fu_554_n_16),
        .ram_reg_2_3(grp_pointwise_conv2d_fix_4_fu_554_n_17),
        .ram_reg_3(grp_pointwise_conv2d_fix_4_fu_554_n_14),
        .ram_reg_3_0(grp_pointwise_conv2d_fix_4_fu_554_n_15),
        .ram_reg_4(grp_pointwise_conv2d_fix_4_fu_554_n_12),
        .ram_reg_4_0(grp_pointwise_conv2d_fix_4_fu_554_n_13),
        .ram_reg_5(grp_pointwise_conv2d_fix_4_fu_554_n_10),
        .ram_reg_5_0(grp_pointwise_conv2d_fix_4_fu_554_n_11),
        .ram_reg_6(grp_pointwise_conv2d_fix_4_fu_554_n_8),
        .ram_reg_6_0(grp_pointwise_conv2d_fix_4_fu_554_n_9),
        .ram_reg_7(grp_pointwise_conv2d_fix_4_fu_554_n_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_1_fu_560_n_52),
        .Q(grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_pointwise_conv2d_fix_2 grp_pointwise_conv2d_fix_2_fu_576
       (.ADDRARDADDR(grp_pointwise_conv2d_fix_2_fu_576_n_5),
        .D(ap_NS_fsm[24:23]),
        .Q({\ap_CS_fsm_reg_n_5_[31] ,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state23,\ap_CS_fsm_reg_n_5_[15] ,sel00}),
        .SS(ap_rst_n_inv),
        .\add_ln34_1_reg_950_pp0_iter3_reg_reg[0]_0 (grp_pointwise_conv2d_fix_2_fu_576_n_11),
        .\add_ln34_1_reg_950_pp0_iter3_reg_reg[1]_0 (grp_pointwise_conv2d_fix_2_fu_576_n_13),
        .\add_ln34_1_reg_950_pp0_iter3_reg_reg[2]_0 (grp_pointwise_conv2d_fix_2_fu_576_n_14),
        .\add_ln34_1_reg_950_pp0_iter3_reg_reg[3]_0 (grp_pointwise_conv2d_fix_2_fu_576_n_15),
        .\add_ln34_1_reg_950_pp0_iter3_reg_reg[4]_0 (grp_pointwise_conv2d_fix_2_fu_576_n_16),
        .\add_ln34_1_reg_950_pp0_iter3_reg_reg[5]_0 (grp_pointwise_conv2d_fix_2_fu_576_n_17),
        .\add_ln34_1_reg_950_pp0_iter3_reg_reg[6]_0 (grp_pointwise_conv2d_fix_2_fu_576_n_18),
        .\add_ln34_1_reg_950_pp0_iter3_reg_reg[7]_0 (grp_pointwise_conv2d_fix_2_fu_576_n_19),
        .\add_ln34_1_reg_950_pp0_iter3_reg_reg[8]_0 (grp_pointwise_conv2d_fix_2_fu_576_n_20),
        .\ap_CS_fsm_reg[15] (grp_pointwise_conv2d_fix_2_fu_576_n_6),
        .\ap_CS_fsm_reg[22] (grp_pointwise_conv2d_fix_2_fu_576_n_32),
        .\ap_CS_fsm_reg[23] (grp_pointwise_conv2d_fix_2_fu_576_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4_reg_0(grp_pointwise_conv2d_fix_2_fu_576_n_10),
        .ap_rst_n(ap_rst_n),
        .grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg(grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg),
        .input_r_address0(grp_up_sampling2d_fix16_fu_592_input_r_address0[10]),
        .output_r_address0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0),
        .output_r_ce0(grp_pointwise_conv2d_fix_3_fu_568_output_r_ce0),
        .p(grp_pointwise_conv2d_fix_2_fu_576_n_21),
        .p_0(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0),
        .p_1(grp_pointwise_conv2d_fix_2_fu_576_n_23),
        .p_2(grp_pointwise_conv2d_fix_2_fu_576_n_24),
        .p_3(grp_pointwise_conv2d_fix_2_fu_576_n_25),
        .p_4(grp_pointwise_conv2d_fix_2_fu_576_n_26),
        .p_5(grp_pointwise_conv2d_fix_2_fu_576_n_27),
        .p_6(grp_pointwise_conv2d_fix_2_fu_576_n_28),
        .p_7(grp_pointwise_conv2d_fix_2_fu_576_n_29),
        .p_8(grp_pointwise_conv2d_fix_2_fu_576_n_30),
        .p_9(grp_pointwise_conv2d_fix_2_fu_576_n_31),
        .q0(MemBank_A_q0),
        .ram_reg_0(MemBank_B_U_n_144),
        .ram_reg_0_0(MemBank_B_U_n_120),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_1_fu_479_n_18),
        .ram_reg_0_2(MemBank_A_U_n_8),
        .ram_reg_0_3(grp_padding2d_fix16_fu_515_n_17),
        .ram_reg_0_4(grp_pointwise_conv2d_fix_fu_584_n_34),
        .ram_reg_0_5(MemBank_B_U_n_118),
        .ram_reg_0_6({grp_pointwise_conv2d_fix_3_fu_568_input_r_address0[10],grp_pointwise_conv2d_fix_3_fu_568_input_r_address0[8:0]}),
        .ram_reg_0_7({grp_pointwise_conv2d_fix_1_fu_560_input_r_address0[10],grp_pointwise_conv2d_fix_1_fu_560_input_r_address0[8:0]}),
        .ram_reg_0_i_21__0(grp_pointwise_conv2d_fix_3_fu_568_n_5),
        .ram_reg_0_i_35__0(grp_pointwise_conv2d_fix_1_fu_560_output_r_ce0),
        .ram_reg_0_i_49_0({grp_pointwise_conv2d_fix_3_fu_568_output_r_address0[10],grp_pointwise_conv2d_fix_3_fu_568_output_r_address0[8:0]}),
        .ram_reg_0_i_49_1({grp_pointwise_conv2d_fix_1_fu_560_output_r_address0[10],grp_pointwise_conv2d_fix_1_fu_560_output_r_address0[8:0]}),
        .ram_reg_2(grp_pointwise_conv2d_fix_3_fu_568_n_8),
        .ram_reg_2_0(grp_pointwise_conv2d_fix_fu_584_output_r_ce0),
        .trunc_ln33_fu_791_p1(trunc_ln33_fu_791_p1));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_576_n_32),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_pointwise_conv2d_fix_3 grp_pointwise_conv2d_fix_3_fu_568
       (.D(ap_NS_fsm[32:31]),
        .Q({\ap_CS_fsm_reg_n_5_[31] ,ap_CS_fsm_state31,\ap_CS_fsm_reg_n_5_[23] ,\ap_CS_fsm_reg_n_5_[15] ,sel00}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[23] (grp_pointwise_conv2d_fix_3_fu_568_n_10),
        .\ap_CS_fsm_reg[23]_0 (grp_pointwise_conv2d_fix_3_fu_568_n_22),
        .\ap_CS_fsm_reg[30] (grp_pointwise_conv2d_fix_3_fu_568_n_23),
        .\ap_CS_fsm_reg[3]_0 (grp_pointwise_conv2d_fix_3_fu_568_n_5),
        .\ap_CS_fsm_reg[7] (grp_pointwise_conv2d_fix_3_fu_568_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg(grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg),
        .input_r_address0({grp_pointwise_conv2d_fix_3_fu_568_input_r_address0[13],grp_pointwise_conv2d_fix_3_fu_568_input_r_address0[10:0]}),
        .output_r_address0(grp_pointwise_conv2d_fix_3_fu_568_output_r_address0),
        .output_r_ce0(grp_pointwise_conv2d_fix_3_fu_568_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_1_fu_560_output_r_address0[13]),
        .ram_reg_0_i_66__0(MemBank_A_U_n_16),
        .ram_reg_0_i_66__0_0(ap_CS_fsm_pp0_stage0_2),
        .ram_reg_0_i_66__0_1(MemBank_A_U_n_15),
        .trunc_ln33_fu_1073_p1(trunc_ln33_fu_1073_p1));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_3_fu_568_n_23),
        .Q(grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_pointwise_conv2d_fix_4 grp_pointwise_conv2d_fix_4_fu_554
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_4_fu_554_n_37,grp_pointwise_conv2d_fix_4_fu_554_n_38}),
        .D(ap_NS_fsm[40:39]),
        .E(\i_1_reg_427[9]_i_2_n_5 ),
        .MemBank_B_address010_out(MemBank_B_address010_out),
        .Q({ap_CS_fsm_pp1_stage0,\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state39,\ap_CS_fsm_reg_n_5_[15] }),
        .SR(grp_pointwise_conv2d_fix_4_fu_554_n_33),
        .SS(ap_rst_n_inv),
        .\add_ln34_1_reg_820_reg[0]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_22),
        .\add_ln34_1_reg_820_reg[10]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_51),
        .\add_ln34_1_reg_820_reg[1]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_24),
        .\add_ln34_1_reg_820_reg[2]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_25),
        .\add_ln34_1_reg_820_reg[3]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_26),
        .\add_ln34_1_reg_820_reg[4]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_27),
        .\add_ln34_1_reg_820_reg[5]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_28),
        .\add_ln34_1_reg_820_reg[6]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_29),
        .\add_ln34_1_reg_820_reg[7]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_30),
        .\add_ln34_1_reg_820_reg[8]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_31),
        .\add_ln34_1_reg_820_reg[9]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_32),
        .\ap_CS_fsm_reg[2]_0 (grp_pointwise_conv2d_fix_4_fu_554_n_53),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5_reg_0(grp_pointwise_conv2d_fix_4_fu_554_n_5),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(grp_pointwise_conv2d_fix_4_fu_554_n_36),
        .ap_phi_mux_o_count_3_phi_fu_303_p429_out(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .ap_rst_n(ap_rst_n),
        .grp_padding2d_fix16_fu_515_output_r_we0(grp_padding2d_fix16_fu_515_output_r_we0),
        .grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .icmp_ln177_fu_665_p2(icmp_ln177_fu_665_p2),
        .input_r_address0(grp_pointwise_conv2d_fix_4_fu_554_input_r_address0),
        .input_r_ce0(grp_pointwise_conv2d_fix_4_fu_554_input_r_ce0),
        .output_r_address0(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0),
        .output_r_ce0(grp_pointwise_conv2d_fix_4_fu_554_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_4_fu_554_n_20),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_4_fu_554_n_21),
        .ram_reg_0_1(MemBank_A_U_n_8),
        .ram_reg_0_10(grp_max_pooling2d_fix16_fu_533_n_64),
        .ram_reg_0_11(grp_max_pooling2d_fix16_fu_533_n_65),
        .ram_reg_0_12(MemBank_A_U_n_17),
        .ram_reg_0_13(grp_pointwise_conv2d_fix_fu_584_n_47),
        .ram_reg_0_14(grp_pointwise_conv2d_fix_1_fu_560_n_31),
        .ram_reg_0_15(grp_depthwise_conv2d_fix_fu_509_n_49),
        .ram_reg_0_16(grp_padding2d_fix16_fu_515_n_35),
        .ram_reg_0_17(grp_pointwise_conv2d_fix_fu_584_n_48),
        .ram_reg_0_18(grp_depthwise_conv2d_fix_fu_509_n_50),
        .ram_reg_0_19(grp_padding2d_fix16_fu_515_n_36),
        .ram_reg_0_2(grp_max_pooling2d_fix16_fu_533_n_56),
        .ram_reg_0_3(grp_max_pooling2d_fix16_fu_533_n_57),
        .ram_reg_0_4(grp_max_pooling2d_fix16_fu_533_n_58),
        .ram_reg_0_5(grp_max_pooling2d_fix16_fu_533_n_59),
        .ram_reg_0_6(grp_max_pooling2d_fix16_fu_533_n_60),
        .ram_reg_0_7(grp_max_pooling2d_fix16_fu_533_n_61),
        .ram_reg_0_8(grp_max_pooling2d_fix16_fu_533_n_62),
        .ram_reg_0_9(grp_max_pooling2d_fix16_fu_533_n_63),
        .ram_reg_1(grp_pointwise_conv2d_fix_4_fu_554_n_18),
        .ram_reg_1_0(grp_pointwise_conv2d_fix_4_fu_554_n_19),
        .ram_reg_2(grp_pointwise_conv2d_fix_4_fu_554_n_16),
        .ram_reg_2_0(grp_pointwise_conv2d_fix_4_fu_554_n_17),
        .ram_reg_3(grp_pointwise_conv2d_fix_4_fu_554_n_14),
        .ram_reg_3_0(grp_pointwise_conv2d_fix_4_fu_554_n_15),
        .ram_reg_4(grp_pointwise_conv2d_fix_4_fu_554_n_12),
        .ram_reg_4_0(grp_pointwise_conv2d_fix_4_fu_554_n_13),
        .ram_reg_5(grp_pointwise_conv2d_fix_4_fu_554_n_10),
        .ram_reg_5_0(grp_pointwise_conv2d_fix_4_fu_554_n_11),
        .ram_reg_6(grp_pointwise_conv2d_fix_4_fu_554_n_8),
        .ram_reg_6_0(grp_pointwise_conv2d_fix_4_fu_554_n_9),
        .ram_reg_7(grp_pointwise_conv2d_fix_4_fu_554_n_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_554_n_53),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_pointwise_conv2d_fix grp_pointwise_conv2d_fix_fu_584
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_fu_584_n_5,grp_pointwise_conv2d_fix_fu_584_n_6,grp_pointwise_conv2d_fix_fu_584_n_7,grp_pointwise_conv2d_fix_fu_584_n_8,grp_pointwise_conv2d_fix_fu_584_n_9,grp_pointwise_conv2d_fix_fu_584_n_10,grp_pointwise_conv2d_fix_fu_584_n_11,grp_pointwise_conv2d_fix_fu_584_n_12,grp_pointwise_conv2d_fix_fu_584_n_13,grp_pointwise_conv2d_fix_fu_584_n_14,grp_pointwise_conv2d_fix_fu_584_n_15,grp_pointwise_conv2d_fix_fu_584_n_16}),
        .D(ap_NS_fsm[8:7]),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address01101_out(MemBank_B_address01101_out),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state34,ap_CS_fsm_state26,sel00,ap_CS_fsm_state7,ap_CS_fsm_state2}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (grp_pointwise_conv2d_fix_fu_584_n_49),
        .\ap_CS_fsm_reg[25] (grp_pointwise_conv2d_fix_fu_584_n_33),
        .\ap_CS_fsm_reg[25]_0 (grp_pointwise_conv2d_fix_fu_584_n_34),
        .\ap_CS_fsm_reg[7] (grp_pointwise_conv2d_fix_fu_584_n_35),
        .\ap_CS_fsm_reg[7]_0 (grp_pointwise_conv2d_fix_fu_584_n_36),
        .\ap_CS_fsm_reg[7]_1 (grp_pointwise_conv2d_fix_fu_584_n_38),
        .\ap_CS_fsm_reg[7]_10 (grp_pointwise_conv2d_fix_fu_584_n_47),
        .\ap_CS_fsm_reg[7]_11 (grp_pointwise_conv2d_fix_fu_584_n_48),
        .\ap_CS_fsm_reg[7]_2 (grp_pointwise_conv2d_fix_fu_584_n_39),
        .\ap_CS_fsm_reg[7]_3 (grp_pointwise_conv2d_fix_fu_584_n_40),
        .\ap_CS_fsm_reg[7]_4 (grp_pointwise_conv2d_fix_fu_584_n_41),
        .\ap_CS_fsm_reg[7]_5 (grp_pointwise_conv2d_fix_fu_584_n_42),
        .\ap_CS_fsm_reg[7]_6 (grp_pointwise_conv2d_fix_fu_584_n_43),
        .\ap_CS_fsm_reg[7]_7 (grp_pointwise_conv2d_fix_fu_584_n_44),
        .\ap_CS_fsm_reg[7]_8 (grp_pointwise_conv2d_fix_fu_584_n_45),
        .\ap_CS_fsm_reg[7]_9 (grp_pointwise_conv2d_fix_fu_584_n_46),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_rst_n(ap_rst_n),
        .d0({grp_pointwise_conv2d_fix_fu_584_n_18,grp_pointwise_conv2d_fix_fu_584_n_19,grp_pointwise_conv2d_fix_fu_584_n_20,grp_pointwise_conv2d_fix_fu_584_n_21,grp_pointwise_conv2d_fix_fu_584_n_22,grp_pointwise_conv2d_fix_fu_584_n_23,grp_pointwise_conv2d_fix_fu_584_n_24,grp_pointwise_conv2d_fix_fu_584_n_25,grp_pointwise_conv2d_fix_fu_584_n_26,grp_pointwise_conv2d_fix_fu_584_n_27,grp_pointwise_conv2d_fix_fu_584_n_28,grp_pointwise_conv2d_fix_fu_584_n_29,grp_pointwise_conv2d_fix_fu_584_n_30,grp_pointwise_conv2d_fix_fu_584_n_31,grp_pointwise_conv2d_fix_fu_584_n_32}),
        .grp_pointwise_conv2d_fix_fu_584_ap_start_reg(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .i_0_reg_416_reg({i_0_reg_416_reg[13:11],i_0_reg_416_reg[9:0]}),
        .\input_addr_reg_641_reg[10]_0 (grp_pointwise_conv2d_fix_fu_584_input_r_address0),
        .input_r_address0(grp_up_sampling2d_fix16_fu_592_input_r_address0[9:0]),
        .output_r_address0({grp_up_sampling2d_fix16_fu_592_output_r_address0[13:11],grp_up_sampling2d_fix16_fu_592_output_r_address0[9:0]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_fu_584_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0(MemBank_B_U_n_120),
        .ram_reg_0_0(MemBank_A_U_n_10),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_2_fu_449_n_11),
        .ram_reg_0_10(grp_depthwise_conv2d_fix_2_fu_449_n_14),
        .ram_reg_0_11(grp_pointwise_conv2d_fix_2_fu_576_n_15),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_4_fu_554_n_26),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_2_fu_449_n_15),
        .ram_reg_0_14(grp_pointwise_conv2d_fix_2_fu_576_n_16),
        .ram_reg_0_15(grp_pointwise_conv2d_fix_4_fu_554_n_27),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_2_fu_449_n_16),
        .ram_reg_0_17(grp_pointwise_conv2d_fix_2_fu_576_n_17),
        .ram_reg_0_18(grp_pointwise_conv2d_fix_4_fu_554_n_28),
        .ram_reg_0_19(grp_depthwise_conv2d_fix_2_fu_449_n_17),
        .ram_reg_0_2(grp_pointwise_conv2d_fix_2_fu_576_n_11),
        .ram_reg_0_20(grp_pointwise_conv2d_fix_2_fu_576_n_18),
        .ram_reg_0_21(grp_pointwise_conv2d_fix_4_fu_554_n_29),
        .ram_reg_0_22(grp_depthwise_conv2d_fix_2_fu_449_n_18),
        .ram_reg_0_23(grp_pointwise_conv2d_fix_2_fu_576_n_19),
        .ram_reg_0_24(grp_pointwise_conv2d_fix_4_fu_554_n_30),
        .ram_reg_0_25(grp_depthwise_conv2d_fix_2_fu_449_n_19),
        .ram_reg_0_26(grp_pointwise_conv2d_fix_2_fu_576_n_20),
        .ram_reg_0_27(grp_pointwise_conv2d_fix_4_fu_554_n_31),
        .ram_reg_0_28(grp_depthwise_conv2d_fix_2_fu_449_n_20),
        .ram_reg_0_29(grp_pointwise_conv2d_fix_1_fu_560_n_7),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_4_fu_554_n_22),
        .ram_reg_0_30(grp_pointwise_conv2d_fix_4_fu_554_n_32),
        .ram_reg_0_31(MemBank_B_U_n_119),
        .ram_reg_0_32(grp_depthwise_conv2d_fix_2_fu_449_n_23),
        .ram_reg_0_33(grp_padding2d_fix16_fu_515_n_19),
        .ram_reg_0_34(grp_pointwise_conv2d_fix_3_fu_568_n_22),
        .ram_reg_0_35(grp_depthwise_conv2d_fix_2_fu_449_n_24),
        .ram_reg_0_36(grp_padding2d_fix16_fu_515_n_20),
        .ram_reg_0_37(MemBank_B_U_n_104),
        .ram_reg_0_38(grp_pointwise_conv2d_fix_1_fu_560_n_50),
        .ram_reg_0_39(MemBank_B_U_n_103),
        .ram_reg_0_4(grp_depthwise_conv2d_fix_2_fu_449_n_12),
        .ram_reg_0_40(grp_pointwise_conv2d_fix_1_fu_560_n_51),
        .ram_reg_0_41(i_1_reg_427_reg),
        .ram_reg_0_42(MemBank_A_U_n_17),
        .ram_reg_0_43(grp_depthwise_conv2d_fix_fu_509_n_37),
        .ram_reg_0_44(grp_pointwise_conv2d_fix_1_fu_560_n_30),
        .ram_reg_0_45(grp_padding2d_fix16_fu_515_n_34),
        .ram_reg_0_46(MemBank_A_U_n_8),
        .ram_reg_0_5(grp_pointwise_conv2d_fix_2_fu_576_n_13),
        .ram_reg_0_6(grp_pointwise_conv2d_fix_4_fu_554_n_24),
        .ram_reg_0_7(grp_depthwise_conv2d_fix_2_fu_449_n_13),
        .ram_reg_0_8(grp_pointwise_conv2d_fix_2_fu_576_n_14),
        .ram_reg_0_9(grp_pointwise_conv2d_fix_4_fu_554_n_25),
        .ram_reg_1(MemBank_B_U_n_106),
        .ram_reg_1_0(grp_pointwise_conv2d_fix_1_fu_560_n_48),
        .ram_reg_1_1(MemBank_B_U_n_105),
        .ram_reg_1_2(grp_pointwise_conv2d_fix_1_fu_560_n_49),
        .ram_reg_2(MemBank_B_U_n_108),
        .ram_reg_2_0(grp_pointwise_conv2d_fix_1_fu_560_n_46),
        .ram_reg_2_1(MemBank_B_U_n_107),
        .ram_reg_2_2(grp_pointwise_conv2d_fix_1_fu_560_n_47),
        .ram_reg_3(MemBank_B_U_n_110),
        .ram_reg_3_0(grp_pointwise_conv2d_fix_1_fu_560_n_44),
        .ram_reg_3_1(MemBank_B_U_n_109),
        .ram_reg_3_2(grp_pointwise_conv2d_fix_1_fu_560_n_45),
        .ram_reg_4(MemBank_B_U_n_112),
        .ram_reg_4_0(grp_pointwise_conv2d_fix_1_fu_560_n_42),
        .ram_reg_4_1(MemBank_B_U_n_111),
        .ram_reg_4_2(grp_pointwise_conv2d_fix_1_fu_560_n_43),
        .ram_reg_5(MemBank_B_U_n_114),
        .ram_reg_5_0(grp_pointwise_conv2d_fix_1_fu_560_n_40),
        .ram_reg_5_1(MemBank_B_U_n_113),
        .ram_reg_5_2(grp_pointwise_conv2d_fix_1_fu_560_n_41),
        .ram_reg_6(MemBank_B_U_n_116),
        .ram_reg_6_0(grp_pointwise_conv2d_fix_1_fu_560_n_38),
        .ram_reg_6_1(MemBank_B_U_n_115),
        .ram_reg_6_2(grp_pointwise_conv2d_fix_1_fu_560_n_39),
        .ram_reg_7(MemBank_B_U_n_117),
        .ram_reg_7_0(MemBank_B_U_n_143),
        .ram_reg_7_1(grp_pointwise_conv2d_fix_1_fu_560_n_37),
        .zext_ln34_fu_538_p1(grp_pointwise_conv2d_fix_fu_584_output_r_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_fu_584_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_fu_584_n_49),
        .Q(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_up_sampling2d_fix16 grp_up_sampling2d_fix16_fu_592
       (.ADDRARDADDR(grp_up_sampling2d_fix16_fu_592_n_12),
        .D({ap_NS_fsm[34:33],ap_NS_fsm[26:25]}),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address01101_out(MemBank_B_address01101_out),
        .Q({ap_CS_fsm_state34,\ap_CS_fsm_reg_n_5_[32] ,ap_CS_fsm_state26,\ap_CS_fsm_reg_n_5_[24] ,sel00,ap_CS_fsm_state2}),
        .S(i_0_reg_416_reg[10]),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[32] (grp_up_sampling2d_fix16_fu_592_n_26),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_up_sampling2d_fix16_fu_592_n_11),
        .ap_enable_reg_pp0_iter2_reg_0(grp_up_sampling2d_fix16_fu_592_n_5),
        .ap_rst_n(ap_rst_n),
        .grp_up_sampling2d_fix16_fu_592_ap_start_reg(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .\icmp_ln14_reg_569_pp0_iter1_reg_reg[0]_0 (grp_up_sampling2d_fix16_fu_592_n_6),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_r_address0(grp_up_sampling2d_fix16_fu_592_input_r_address0),
        .output_r_address0({grp_up_sampling2d_fix16_fu_592_output_r_address0[13:11],grp_up_sampling2d_fix16_fu_592_output_r_address0[9:0]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_fu_584_output_r_ce0),
        .ram_reg_0(grp_pointwise_conv2d_fix_fu_584_n_33),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_fu_509_n_51),
        .ram_reg_0_1(grp_max_pooling2d_fix16_fu_533_n_76),
        .ram_reg_0_2(MemBank_B_U_n_144),
        .ram_reg_0_3(MemBank_A_U_n_17),
        .ram_reg_0_4(grp_depthwise_conv2d_fix_1_fu_479_n_46),
        .ram_reg_0_5(grp_pointwise_conv2d_fix_2_fu_576_n_31),
        .ram_reg_0_6(grp_padding2d_fix16_fu_515_n_33),
        .ram_reg_0_7(MemBank_A_U_n_8),
        .ram_reg_0_i_32__0_0(grp_pointwise_conv2d_fix_fu_584_input_r_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_up_sampling2d_fix16_fu_592_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_fu_592_n_26),
        .Q(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00088808)) 
    \i_0_reg_416[0]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(input_data_last_V_0_payload_A),
        .I3(input_data_last_V_0_sel),
        .I4(input_data_last_V_0_payload_B),
        .O(\i_0_reg_416[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_416[0]_i_4 
       (.I0(i_0_reg_416_reg[0]),
        .O(\i_0_reg_416[0]_i_4_n_5 ));
  FDRE \i_0_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[0]_i_3_n_12 ),
        .Q(i_0_reg_416_reg[0]),
        .R(clear));
  CARRY4 \i_0_reg_416_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_0_reg_416_reg[0]_i_3_n_5 ,\i_0_reg_416_reg[0]_i_3_n_6 ,\i_0_reg_416_reg[0]_i_3_n_7 ,\i_0_reg_416_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_0_reg_416_reg[0]_i_3_n_9 ,\i_0_reg_416_reg[0]_i_3_n_10 ,\i_0_reg_416_reg[0]_i_3_n_11 ,\i_0_reg_416_reg[0]_i_3_n_12 }),
        .S({i_0_reg_416_reg[3:1],\i_0_reg_416[0]_i_4_n_5 }));
  FDRE \i_0_reg_416_reg[10] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[8]_i_1_n_10 ),
        .Q(i_0_reg_416_reg[10]),
        .R(clear));
  FDRE \i_0_reg_416_reg[11] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[8]_i_1_n_9 ),
        .Q(i_0_reg_416_reg[11]),
        .R(clear));
  FDRE \i_0_reg_416_reg[12] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[12]_i_1_n_12 ),
        .Q(i_0_reg_416_reg[12]),
        .R(clear));
  CARRY4 \i_0_reg_416_reg[12]_i_1 
       (.CI(\i_0_reg_416_reg[8]_i_1_n_5 ),
        .CO({\NLW_i_0_reg_416_reg[12]_i_1_CO_UNCONNECTED [3:1],\i_0_reg_416_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_0_reg_416_reg[12]_i_1_O_UNCONNECTED [3:2],\i_0_reg_416_reg[12]_i_1_n_11 ,\i_0_reg_416_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,i_0_reg_416_reg[13:12]}));
  FDRE \i_0_reg_416_reg[13] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[12]_i_1_n_11 ),
        .Q(i_0_reg_416_reg[13]),
        .R(clear));
  FDRE \i_0_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[0]_i_3_n_11 ),
        .Q(i_0_reg_416_reg[1]),
        .R(clear));
  FDRE \i_0_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[0]_i_3_n_10 ),
        .Q(i_0_reg_416_reg[2]),
        .R(clear));
  FDRE \i_0_reg_416_reg[3] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[0]_i_3_n_9 ),
        .Q(i_0_reg_416_reg[3]),
        .R(clear));
  FDRE \i_0_reg_416_reg[4] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[4]_i_1_n_12 ),
        .Q(i_0_reg_416_reg[4]),
        .R(clear));
  CARRY4 \i_0_reg_416_reg[4]_i_1 
       (.CI(\i_0_reg_416_reg[0]_i_3_n_5 ),
        .CO({\i_0_reg_416_reg[4]_i_1_n_5 ,\i_0_reg_416_reg[4]_i_1_n_6 ,\i_0_reg_416_reg[4]_i_1_n_7 ,\i_0_reg_416_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_416_reg[4]_i_1_n_9 ,\i_0_reg_416_reg[4]_i_1_n_10 ,\i_0_reg_416_reg[4]_i_1_n_11 ,\i_0_reg_416_reg[4]_i_1_n_12 }),
        .S(i_0_reg_416_reg[7:4]));
  FDRE \i_0_reg_416_reg[5] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[4]_i_1_n_11 ),
        .Q(i_0_reg_416_reg[5]),
        .R(clear));
  FDRE \i_0_reg_416_reg[6] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[4]_i_1_n_10 ),
        .Q(i_0_reg_416_reg[6]),
        .R(clear));
  FDRE \i_0_reg_416_reg[7] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[4]_i_1_n_9 ),
        .Q(i_0_reg_416_reg[7]),
        .R(clear));
  FDRE \i_0_reg_416_reg[8] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[8]_i_1_n_12 ),
        .Q(i_0_reg_416_reg[8]),
        .R(clear));
  CARRY4 \i_0_reg_416_reg[8]_i_1 
       (.CI(\i_0_reg_416_reg[4]_i_1_n_5 ),
        .CO({\i_0_reg_416_reg[8]_i_1_n_5 ,\i_0_reg_416_reg[8]_i_1_n_6 ,\i_0_reg_416_reg[8]_i_1_n_7 ,\i_0_reg_416_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_416_reg[8]_i_1_n_9 ,\i_0_reg_416_reg[8]_i_1_n_10 ,\i_0_reg_416_reg[8]_i_1_n_11 ,\i_0_reg_416_reg[8]_i_1_n_12 }),
        .S(i_0_reg_416_reg[11:8]));
  FDRE \i_0_reg_416_reg[9] 
       (.C(ap_clk),
        .CE(\i_0_reg_416[0]_i_2_n_5 ),
        .D(\i_0_reg_416_reg[8]_i_1_n_11 ),
        .Q(i_0_reg_416_reg[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_427[0]_i_1 
       (.I0(i_1_reg_427_reg[0]),
        .O(i_3_fu_671_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_427[1]_i_1 
       (.I0(i_1_reg_427_reg[0]),
        .I1(i_1_reg_427_reg[1]),
        .O(i_3_fu_671_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_427[2]_i_1 
       (.I0(i_1_reg_427_reg[0]),
        .I1(i_1_reg_427_reg[1]),
        .I2(i_1_reg_427_reg[2]),
        .O(i_3_fu_671_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_427[3]_i_1 
       (.I0(i_1_reg_427_reg[1]),
        .I1(i_1_reg_427_reg[0]),
        .I2(i_1_reg_427_reg[2]),
        .I3(i_1_reg_427_reg[3]),
        .O(i_3_fu_671_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_427[4]_i_1 
       (.I0(i_1_reg_427_reg[2]),
        .I1(i_1_reg_427_reg[0]),
        .I2(i_1_reg_427_reg[1]),
        .I3(i_1_reg_427_reg[3]),
        .I4(i_1_reg_427_reg[4]),
        .O(i_3_fu_671_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_427[5]_i_1 
       (.I0(i_1_reg_427_reg[3]),
        .I1(i_1_reg_427_reg[1]),
        .I2(i_1_reg_427_reg[0]),
        .I3(i_1_reg_427_reg[2]),
        .I4(i_1_reg_427_reg[4]),
        .I5(i_1_reg_427_reg[5]),
        .O(i_3_fu_671_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_427[6]_i_1 
       (.I0(\i_1_reg_427[9]_i_4_n_5 ),
        .I1(i_1_reg_427_reg[6]),
        .O(i_3_fu_671_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_427[7]_i_1 
       (.I0(\i_1_reg_427[9]_i_4_n_5 ),
        .I1(i_1_reg_427_reg[6]),
        .I2(i_1_reg_427_reg[7]),
        .O(i_3_fu_671_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_427[8]_i_1 
       (.I0(i_1_reg_427_reg[6]),
        .I1(\i_1_reg_427[9]_i_4_n_5 ),
        .I2(i_1_reg_427_reg[7]),
        .I3(i_1_reg_427_reg[8]),
        .O(i_3_fu_671_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \i_1_reg_427[9]_i_2 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(icmp_ln177_fu_665_p2),
        .O(\i_1_reg_427[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_427[9]_i_3 
       (.I0(i_1_reg_427_reg[7]),
        .I1(\i_1_reg_427[9]_i_4_n_5 ),
        .I2(i_1_reg_427_reg[6]),
        .I3(i_1_reg_427_reg[8]),
        .I4(i_1_reg_427_reg[9]),
        .O(i_3_fu_671_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_427[9]_i_4 
       (.I0(i_1_reg_427_reg[5]),
        .I1(i_1_reg_427_reg[3]),
        .I2(i_1_reg_427_reg[1]),
        .I3(i_1_reg_427_reg[0]),
        .I4(i_1_reg_427_reg[2]),
        .I5(i_1_reg_427_reg[4]),
        .O(\i_1_reg_427[9]_i_4_n_5 ));
  FDRE \i_1_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[0]),
        .Q(i_1_reg_427_reg[0]),
        .R(grp_pointwise_conv2d_fix_4_fu_554_n_33));
  FDRE \i_1_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[1]),
        .Q(i_1_reg_427_reg[1]),
        .R(grp_pointwise_conv2d_fix_4_fu_554_n_33));
  FDRE \i_1_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[2]),
        .Q(i_1_reg_427_reg[2]),
        .R(grp_pointwise_conv2d_fix_4_fu_554_n_33));
  FDRE \i_1_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[3]),
        .Q(i_1_reg_427_reg[3]),
        .R(grp_pointwise_conv2d_fix_4_fu_554_n_33));
  FDRE \i_1_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[4]),
        .Q(i_1_reg_427_reg[4]),
        .R(grp_pointwise_conv2d_fix_4_fu_554_n_33));
  FDRE \i_1_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[5]),
        .Q(i_1_reg_427_reg[5]),
        .R(grp_pointwise_conv2d_fix_4_fu_554_n_33));
  FDRE \i_1_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[6]),
        .Q(i_1_reg_427_reg[6]),
        .R(grp_pointwise_conv2d_fix_4_fu_554_n_33));
  FDRE \i_1_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[7]),
        .Q(i_1_reg_427_reg[7]),
        .R(grp_pointwise_conv2d_fix_4_fu_554_n_33));
  FDRE \i_1_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[8]),
        .Q(i_1_reg_427_reg[8]),
        .R(grp_pointwise_conv2d_fix_4_fu_554_n_33));
  FDRE \i_1_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(\i_1_reg_427[9]_i_2_n_5 ),
        .D(i_3_fu_671_p2[9]),
        .Q(i_1_reg_427_reg[9]),
        .R(grp_pointwise_conv2d_fix_4_fu_554_n_33));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_438[0]_i_1 
       (.I0(i_2_reg_438_reg[0]),
        .O(i_4_fu_688_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_438[1]_i_1 
       (.I0(i_2_reg_438_reg[0]),
        .I1(i_2_reg_438_reg[1]),
        .O(i_4_fu_688_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_438[2]_i_1 
       (.I0(i_2_reg_438_reg[0]),
        .I1(i_2_reg_438_reg[1]),
        .I2(i_2_reg_438_reg[2]),
        .O(i_4_fu_688_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_438[3]_i_1 
       (.I0(i_2_reg_438_reg[1]),
        .I1(i_2_reg_438_reg[0]),
        .I2(i_2_reg_438_reg[2]),
        .I3(i_2_reg_438_reg[3]),
        .O(i_4_fu_688_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_438[4]_i_1 
       (.I0(i_2_reg_438_reg[2]),
        .I1(i_2_reg_438_reg[0]),
        .I2(i_2_reg_438_reg[1]),
        .I3(i_2_reg_438_reg[3]),
        .I4(i_2_reg_438_reg[4]),
        .O(i_4_fu_688_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_438[5]_i_1 
       (.I0(i_2_reg_438_reg[3]),
        .I1(i_2_reg_438_reg[1]),
        .I2(i_2_reg_438_reg[0]),
        .I3(i_2_reg_438_reg[2]),
        .I4(i_2_reg_438_reg[4]),
        .I5(i_2_reg_438_reg[5]),
        .O(i_4_fu_688_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_438[6]_i_1 
       (.I0(\i_2_reg_438[9]_i_3_n_5 ),
        .I1(i_2_reg_438_reg[6]),
        .O(i_4_fu_688_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_438[7]_i_1 
       (.I0(\i_2_reg_438[9]_i_3_n_5 ),
        .I1(i_2_reg_438_reg[6]),
        .I2(i_2_reg_438_reg[7]),
        .O(i_4_fu_688_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_438[8]_i_1 
       (.I0(i_2_reg_438_reg[6]),
        .I1(\i_2_reg_438[9]_i_3_n_5 ),
        .I2(i_2_reg_438_reg[7]),
        .I3(i_2_reg_438_reg[8]),
        .O(i_4_fu_688_p2[8]));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_2_reg_438[9]_i_1 
       (.I0(ap_block_pp2_stage0_subdone),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(icmp_ln201_fu_682_p2),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_438[9]_i_2 
       (.I0(i_2_reg_438_reg[7]),
        .I1(\i_2_reg_438[9]_i_3_n_5 ),
        .I2(i_2_reg_438_reg[6]),
        .I3(i_2_reg_438_reg[8]),
        .I4(i_2_reg_438_reg[9]),
        .O(i_4_fu_688_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_438[9]_i_3 
       (.I0(i_2_reg_438_reg[5]),
        .I1(i_2_reg_438_reg[3]),
        .I2(i_2_reg_438_reg[1]),
        .I3(i_2_reg_438_reg[0]),
        .I4(i_2_reg_438_reg[2]),
        .I5(i_2_reg_438_reg[4]),
        .O(\i_2_reg_438[9]_i_3_n_5 ));
  FDRE \i_2_reg_438_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[0]),
        .Q(i_2_reg_438_reg[0]),
        .R(ap_CS_fsm_state43));
  FDRE \i_2_reg_438_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[1]),
        .Q(i_2_reg_438_reg[1]),
        .R(ap_CS_fsm_state43));
  FDRE \i_2_reg_438_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[2]),
        .Q(i_2_reg_438_reg[2]),
        .R(ap_CS_fsm_state43));
  FDRE \i_2_reg_438_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[3]),
        .Q(i_2_reg_438_reg[3]),
        .R(ap_CS_fsm_state43));
  FDRE \i_2_reg_438_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[4]),
        .Q(i_2_reg_438_reg[4]),
        .R(ap_CS_fsm_state43));
  FDRE \i_2_reg_438_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[5]),
        .Q(i_2_reg_438_reg[5]),
        .R(ap_CS_fsm_state43));
  FDRE \i_2_reg_438_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[6]),
        .Q(i_2_reg_438_reg[6]),
        .R(ap_CS_fsm_state43));
  FDRE \i_2_reg_438_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[7]),
        .Q(i_2_reg_438_reg[7]),
        .R(ap_CS_fsm_state43));
  FDRE \i_2_reg_438_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[8]),
        .Q(i_2_reg_438_reg[8]),
        .R(ap_CS_fsm_state43));
  FDRE \i_2_reg_438_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_688_p2[9]),
        .Q(i_2_reg_438_reg[9]),
        .R(ap_CS_fsm_state43));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln177_reg_713[0]_i_1 
       (.I0(icmp_ln177_fu_665_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln177_reg_713),
        .O(\icmp_ln177_reg_713[0]_i_1_n_5 ));
  FDRE \icmp_ln177_reg_713_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln177_reg_713[0]_i_1_n_5 ),
        .Q(icmp_ln177_reg_713),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln201_reg_732[0]_i_1 
       (.I0(icmp_ln201_fu_682_p2),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_block_pp2_stage0_subdone),
        .I3(\icmp_ln201_reg_732_reg_n_5_[0] ),
        .O(\icmp_ln201_reg_732[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hDDFD8800DDFD8888)) 
    \icmp_ln201_reg_732_pp2_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\icmp_ln201_reg_732_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_5),
        .I3(output_data_data_V_1_ack_in),
        .I4(icmp_ln201_reg_732_pp2_iter1_reg),
        .I5(ap_enable_reg_pp2_iter2_reg_n_5),
        .O(\icmp_ln201_reg_732_pp2_iter1_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln201_reg_732_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln201_reg_732_pp2_iter1_reg[0]_i_1_n_5 ),
        .Q(icmp_ln201_reg_732_pp2_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln201_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln201_reg_732[0]_i_1_n_5 ),
        .Q(\icmp_ln201_reg_732_reg_n_5_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    \input_data_data_V_0_payload_A[15]_i_1 
       (.I0(input_data_data_V_0_sel_wr),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(input_data_data_V_0_load_A));
  FDRE \input_data_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[0]),
        .Q(input_data_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[10]),
        .Q(input_data_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[11]),
        .Q(input_data_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[12]),
        .Q(input_data_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[13]),
        .Q(input_data_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[14]),
        .Q(input_data_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[15]),
        .Q(input_data_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[1]),
        .Q(input_data_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[2]),
        .Q(input_data_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[3]),
        .Q(input_data_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[4]),
        .Q(input_data_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[5]),
        .Q(input_data_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[6]),
        .Q(input_data_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[7]),
        .Q(input_data_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[8]),
        .Q(input_data_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[9]),
        .Q(input_data_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \input_data_data_V_0_payload_B[15]_i_1 
       (.I0(input_data_data_V_0_sel_wr),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(input_data_data_V_0_load_B));
  FDRE \input_data_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[0]),
        .Q(input_data_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[10]),
        .Q(input_data_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[11]),
        .Q(input_data_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[12]),
        .Q(input_data_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[13]),
        .Q(input_data_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[14]),
        .Q(input_data_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[15]),
        .Q(input_data_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[1]),
        .Q(input_data_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[2]),
        .Q(input_data_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[3]),
        .Q(input_data_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[4]),
        .Q(input_data_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[5]),
        .Q(input_data_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[6]),
        .Q(input_data_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[7]),
        .Q(input_data_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[8]),
        .Q(input_data_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[9]),
        .Q(input_data_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_data_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(input_data_data_V_0_sel),
        .O(input_data_data_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_sel_rd_i_1_n_5),
        .Q(input_data_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_data_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(input_data_data_V_0_sel_wr),
        .O(input_data_data_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_sel_wr_i_1_n_5),
        .Q(input_data_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAA882A00)) 
    \input_data_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(ap_CS_fsm_state2),
        .I3(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I4(input_data_TVALID),
        .O(\input_data_data_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hCFEF)) 
    \input_data_data_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I1(ap_CS_fsm_state2),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .O(input_data_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_data_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_data_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_state),
        .Q(\input_data_data_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_dest_V_0_payload_A[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(input_data_dest_V_0_sel_wr),
        .I2(input_data_TREADY),
        .I3(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I4(input_data_dest_V_0_payload_A),
        .O(\input_data_dest_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_dest_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_dest_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_dest_V_0_payload_B[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(input_data_dest_V_0_sel_wr),
        .I2(input_data_TREADY),
        .I3(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I4(input_data_dest_V_0_payload_B),
        .O(\input_data_dest_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_dest_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_dest_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_dest_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I3(input_data_dest_V_0_sel),
        .O(input_data_dest_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_dest_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_sel_rd_i_1_n_5),
        .Q(input_data_dest_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    input_data_dest_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(input_data_TREADY),
        .I2(input_data_dest_V_0_sel_wr),
        .O(input_data_dest_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_dest_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_sel_wr_i_1_n_5),
        .Q(input_data_dest_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(input_data_TVALID),
        .I4(input_data_TREADY),
        .I5(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .O(\input_data_dest_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F88FFFF)) 
    \input_data_dest_V_0_state[1]_i_2 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(input_data_TVALID),
        .I3(input_data_TREADY),
        .I4(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .O(input_data_dest_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_state),
        .Q(input_data_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_id_V_0_payload_A[0]_i_1 
       (.I0(input_data_TID),
        .I1(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I3(input_data_id_V_0_sel_wr),
        .I4(input_data_id_V_0_payload_A),
        .O(\input_data_id_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_id_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_id_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_id_V_0_payload_B[0]_i_1 
       (.I0(input_data_TID),
        .I1(input_data_id_V_0_sel_wr),
        .I2(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I4(input_data_id_V_0_payload_B),
        .O(\input_data_id_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_id_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_id_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_id_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I3(input_data_id_V_0_sel),
        .O(input_data_id_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_id_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_sel_rd_i_1_n_5),
        .Q(input_data_id_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_id_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I2(input_data_id_V_0_sel_wr),
        .O(input_data_id_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_id_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_sel_wr_i_1_n_5),
        .Q(input_data_id_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_id_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(input_data_TVALID),
        .I4(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I5(\input_data_id_V_0_state_reg_n_5_[0] ),
        .O(\input_data_id_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F88FFFF)) 
    \input_data_id_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(input_data_TVALID),
        .I3(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I4(\input_data_id_V_0_state_reg_n_5_[0] ),
        .O(input_data_id_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_id_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_id_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_id_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_state),
        .Q(\input_data_id_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_keep_V_0_payload_A[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(input_data_keep_V_0_sel_wr),
        .I4(input_data_keep_V_0_payload_A[0]),
        .O(\input_data_keep_V_0_payload_A[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_keep_V_0_payload_A[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(input_data_keep_V_0_sel_wr),
        .I4(input_data_keep_V_0_payload_A[1]),
        .O(\input_data_keep_V_0_payload_A[1]_i_1_n_5 ));
  FDRE \input_data_keep_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_keep_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_A[1]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_keep_V_0_payload_B[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I4(input_data_keep_V_0_payload_B[0]),
        .O(\input_data_keep_V_0_payload_B[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_keep_V_0_payload_B[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I4(input_data_keep_V_0_payload_B[1]),
        .O(\input_data_keep_V_0_payload_B[1]_i_1_n_5 ));
  FDRE \input_data_keep_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_keep_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_B[1]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_B[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_keep_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_keep_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_sel_rd_i_1_n_5),
        .Q(input_data_keep_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_keep_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I2(input_data_keep_V_0_sel_wr),
        .O(input_data_keep_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_keep_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_sel_wr_i_1_n_5),
        .Q(input_data_keep_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_keep_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(input_data_TVALID),
        .I4(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I5(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .O(\input_data_keep_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F88FFFF)) 
    \input_data_keep_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(input_data_TVALID),
        .I3(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I4(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .O(input_data_keep_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_keep_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_keep_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_state),
        .Q(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_last_V_0_payload_A[0]_i_1 
       (.I0(input_data_TLAST),
        .I1(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I3(input_data_last_V_0_sel_wr),
        .I4(input_data_last_V_0_payload_A),
        .O(\input_data_last_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_last_V_0_payload_B[0]_i_1 
       (.I0(input_data_TLAST),
        .I1(input_data_last_V_0_sel_wr),
        .I2(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I4(input_data_last_V_0_payload_B),
        .O(\input_data_last_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_last_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_last_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I3(input_data_last_V_0_sel),
        .O(input_data_last_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_sel_rd_i_1_n_5),
        .Q(input_data_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_last_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I2(input_data_last_V_0_sel_wr),
        .O(input_data_last_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_sel_wr_i_1_n_5),
        .Q(input_data_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(input_data_TVALID),
        .I4(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I5(\input_data_last_V_0_state_reg_n_5_[0] ),
        .O(\input_data_last_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F88FFFF)) 
    \input_data_last_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(input_data_TVALID),
        .I3(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I4(\input_data_last_V_0_state_reg_n_5_[0] ),
        .O(input_data_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_last_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_state),
        .Q(\input_data_last_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_strb_V_0_payload_A[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(input_data_strb_V_0_sel_wr),
        .I4(input_data_strb_V_0_payload_A[0]),
        .O(\input_data_strb_V_0_payload_A[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_strb_V_0_payload_A[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(input_data_strb_V_0_sel_wr),
        .I4(input_data_strb_V_0_payload_A[1]),
        .O(\input_data_strb_V_0_payload_A[1]_i_1_n_5 ));
  FDRE \input_data_strb_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_strb_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_A[1]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_strb_V_0_payload_B[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I4(input_data_strb_V_0_payload_B[0]),
        .O(\input_data_strb_V_0_payload_B[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_strb_V_0_payload_B[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I4(input_data_strb_V_0_payload_B[1]),
        .O(\input_data_strb_V_0_payload_B[1]_i_1_n_5 ));
  FDRE \input_data_strb_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_strb_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_B[1]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_B[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_strb_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_strb_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_sel_rd_i_1_n_5),
        .Q(input_data_strb_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_strb_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I2(input_data_strb_V_0_sel_wr),
        .O(input_data_strb_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_strb_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_sel_wr_i_1_n_5),
        .Q(input_data_strb_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_strb_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(input_data_TVALID),
        .I4(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I5(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .O(\input_data_strb_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F88FFFF)) 
    \input_data_strb_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(input_data_TVALID),
        .I3(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I4(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .O(input_data_strb_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_strb_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_strb_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_state),
        .Q(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_user_V_0_payload_A[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I3(input_data_user_V_0_sel_wr),
        .I4(input_data_user_V_0_payload_A),
        .O(\input_data_user_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_user_V_0_payload_B[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(input_data_user_V_0_sel_wr),
        .I2(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I4(input_data_user_V_0_payload_B),
        .O(\input_data_user_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_user_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_user_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I3(input_data_user_V_0_sel),
        .O(input_data_user_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_sel_rd_i_1_n_5),
        .Q(input_data_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_user_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I2(input_data_user_V_0_sel_wr),
        .O(input_data_user_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_sel_wr_i_1_n_5),
        .Q(input_data_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(input_data_TVALID),
        .I4(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I5(\input_data_user_V_0_state_reg_n_5_[0] ),
        .O(\input_data_user_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F88FFFF)) 
    \input_data_user_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(input_data_TVALID),
        .I3(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I4(\input_data_user_V_0_state_reg_n_5_[0] ),
        .O(input_data_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_user_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_state),
        .Q(\input_data_user_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h2)) 
    \mul_ln13_reg_750[6]_i_11 
       (.I0(ap_CS_fsm_state20),
        .O(\mul_ln13_reg_750[6]_i_11_n_5 ));
  design_1_network_0_0_network_AXILiteS_s_axi network_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q({\ap_CS_fsm_reg_n_5_[44] ,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_5_[0] }),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (\input_data_data_V_0_state_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .clear(clear),
        .input_data_last_V_tm_fu_644_p1(input_data_last_V_tm_fu_644_p1),
        .int_ap_ready_i_5_0(output_data_TVALID),
        .int_ap_ready_reg_0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .interrupt(interrupt),
        .output_data_TREADY(output_data_TREADY),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .output_data_dest_V_1_state(output_data_dest_V_1_state),
        .output_data_id_V_1_state(output_data_id_V_1_state),
        .output_data_keep_V_1_state(output_data_keep_V_1_state),
        .output_data_last_V_1_state(output_data_last_V_1_state),
        .output_data_strb_V_1_state(output_data_strb_V_1_state),
        .output_data_user_V_1_state(output_data_user_V_1_state),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA({\^s_axi_AXILiteS_RDATA [7],\^s_axi_AXILiteS_RDATA [3:0]}),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({s_axi_AXILiteS_WDATA[7],s_axi_AXILiteS_WDATA[1:0]}),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[0]_INST_0 
       (.I0(output_data_data_V_1_payload_B[0]),
        .I1(output_data_data_V_1_payload_A[0]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[10]_INST_0 
       (.I0(output_data_data_V_1_payload_B[10]),
        .I1(output_data_data_V_1_payload_A[10]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[11]_INST_0 
       (.I0(output_data_data_V_1_payload_B[11]),
        .I1(output_data_data_V_1_payload_A[11]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[12]_INST_0 
       (.I0(output_data_data_V_1_payload_B[12]),
        .I1(output_data_data_V_1_payload_A[12]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[13]_INST_0 
       (.I0(output_data_data_V_1_payload_B[13]),
        .I1(output_data_data_V_1_payload_A[13]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[14]_INST_0 
       (.I0(output_data_data_V_1_payload_B[14]),
        .I1(output_data_data_V_1_payload_A[14]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[15]_INST_0 
       (.I0(output_data_data_V_1_payload_B[15]),
        .I1(output_data_data_V_1_payload_A[15]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[1]_INST_0 
       (.I0(output_data_data_V_1_payload_B[1]),
        .I1(output_data_data_V_1_payload_A[1]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[2]_INST_0 
       (.I0(output_data_data_V_1_payload_B[2]),
        .I1(output_data_data_V_1_payload_A[2]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[3]_INST_0 
       (.I0(output_data_data_V_1_payload_B[3]),
        .I1(output_data_data_V_1_payload_A[3]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[4]_INST_0 
       (.I0(output_data_data_V_1_payload_B[4]),
        .I1(output_data_data_V_1_payload_A[4]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[5]_INST_0 
       (.I0(output_data_data_V_1_payload_B[5]),
        .I1(output_data_data_V_1_payload_A[5]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[6]_INST_0 
       (.I0(output_data_data_V_1_payload_B[6]),
        .I1(output_data_data_V_1_payload_A[6]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[7]_INST_0 
       (.I0(output_data_data_V_1_payload_B[7]),
        .I1(output_data_data_V_1_payload_A[7]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[8]_INST_0 
       (.I0(output_data_data_V_1_payload_B[8]),
        .I1(output_data_data_V_1_payload_A[8]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[9]_INST_0 
       (.I0(output_data_data_V_1_payload_B[9]),
        .I1(output_data_data_V_1_payload_A[9]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDEST[0]_INST_0 
       (.I0(output_data_dest_V_1_payload_B),
        .I1(output_data_dest_V_1_payload_A),
        .I2(output_data_dest_V_1_sel),
        .O(output_data_TDEST));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TID[0]_INST_0 
       (.I0(output_data_id_V_1_payload_B),
        .I1(output_data_id_V_1_payload_A),
        .I2(output_data_id_V_1_sel),
        .O(output_data_TID));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[0]_INST_0 
       (.I0(output_data_keep_V_1_payload_B[0]),
        .I1(output_data_keep_V_1_payload_A[0]),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[1]_INST_0 
       (.I0(output_data_keep_V_1_payload_B[1]),
        .I1(output_data_keep_V_1_payload_A[1]),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_TKEEP[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TLAST[0]_INST_0 
       (.I0(output_data_last_V_1_payload_B),
        .I1(output_data_last_V_1_payload_A),
        .I2(output_data_last_V_1_sel),
        .O(output_data_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[0]_INST_0 
       (.I0(output_data_strb_V_1_payload_B[0]),
        .I1(output_data_strb_V_1_payload_A[0]),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[1]_INST_0 
       (.I0(output_data_strb_V_1_payload_B[1]),
        .I1(output_data_strb_V_1_payload_A[1]),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_TSTRB[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TUSER[0]_INST_0 
       (.I0(output_data_user_V_1_payload_B),
        .I1(output_data_user_V_1_payload_A),
        .I2(output_data_user_V_1_sel),
        .O(output_data_TUSER));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_data_V_1_payload_A[15]_i_1 
       (.I0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I1(output_data_data_V_1_ack_in),
        .I2(output_data_data_V_1_sel_wr),
        .O(output_data_data_V_1_load_A));
  FDRE \output_data_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[0]),
        .Q(output_data_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[10]),
        .Q(output_data_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[11]),
        .Q(output_data_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[12]),
        .Q(output_data_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[13]),
        .Q(output_data_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[14]),
        .Q(output_data_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[15]),
        .Q(output_data_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[1]),
        .Q(output_data_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[2]),
        .Q(output_data_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[3]),
        .Q(output_data_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[4]),
        .Q(output_data_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[5]),
        .Q(output_data_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[6]),
        .Q(output_data_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[7]),
        .Q(output_data_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[8]),
        .Q(output_data_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[9]),
        .Q(output_data_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \output_data_data_V_1_payload_B[15]_i_1 
       (.I0(output_data_data_V_1_sel_wr),
        .I1(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I2(output_data_data_V_1_ack_in),
        .O(output_data_data_V_1_load_B));
  FDRE \output_data_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[0]),
        .Q(output_data_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[10]),
        .Q(output_data_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[11]),
        .Q(output_data_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[12]),
        .Q(output_data_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[13]),
        .Q(output_data_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[14]),
        .Q(output_data_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[15]),
        .Q(output_data_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[1]),
        .Q(output_data_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[2]),
        .Q(output_data_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[3]),
        .Q(output_data_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[4]),
        .Q(output_data_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[5]),
        .Q(output_data_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[6]),
        .Q(output_data_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[7]),
        .Q(output_data_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[8]),
        .Q(output_data_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[9]),
        .Q(output_data_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_data_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I2(output_data_data_V_1_sel),
        .O(output_data_data_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_sel_rd_i_1_n_5),
        .Q(output_data_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_data_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_ack_in),
        .I1(p_163_in),
        .I2(output_data_data_V_1_sel_wr),
        .O(output_data_data_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_sel_wr_i_1_n_5),
        .Q(output_data_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \output_data_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I2(output_data_data_V_1_ack_in),
        .I3(output_data_TREADY),
        .I4(p_163_in),
        .O(\output_data_data_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \output_data_data_V_1_state[1]_i_1 
       (.I0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I1(output_data_data_V_1_ack_in),
        .I2(output_data_TREADY),
        .I3(p_163_in),
        .O(\output_data_data_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_data_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_data_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_data_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  FDRE \output_data_dest_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_dest_V_U_n_13),
        .Q(output_data_dest_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_dest_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_dest_V_U_n_14),
        .Q(output_data_dest_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_dest_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(output_data_TVALID),
        .I2(output_data_dest_V_1_sel),
        .O(output_data_dest_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_dest_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_sel_rd_i_1_n_5),
        .Q(output_data_dest_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_dest_V_1_sel_wr_i_1
       (.I0(output_data_dest_V_1_state),
        .I1(p_163_in),
        .I2(output_data_dest_V_1_sel_wr),
        .O(output_data_dest_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_dest_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_sel_wr_i_1_n_5),
        .Q(output_data_dest_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \output_data_dest_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_dest_V_1_state),
        .I2(output_data_TVALID),
        .I3(output_data_TREADY),
        .I4(p_163_in),
        .O(\output_data_dest_V_1_state[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \output_data_dest_V_1_state[0]_i_2 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\icmp_ln201_reg_732_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_5),
        .I3(output_data_data_V_1_ack_in),
        .O(p_163_in));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \output_data_dest_V_1_state[1]_i_1 
       (.I0(output_data_dest_V_1_state),
        .I1(output_data_TVALID),
        .I2(output_data_TREADY),
        .I3(p_163_in),
        .O(\output_data_dest_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_dest_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_dest_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_dest_V_1_state),
        .R(ap_rst_n_inv));
  FDRE \output_data_id_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_id_V_U_n_5),
        .Q(output_data_id_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_id_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_id_V_U_n_6),
        .Q(output_data_id_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_id_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(output_data_id_V_1_state[0]),
        .I2(output_data_id_V_1_sel),
        .O(output_data_id_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_id_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_sel_rd_i_1_n_5),
        .Q(output_data_id_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_id_V_1_sel_wr_i_1
       (.I0(output_data_id_V_1_state[1]),
        .I1(p_163_in),
        .I2(output_data_id_V_1_sel_wr),
        .O(output_data_id_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_id_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_sel_wr_i_1_n_5),
        .Q(output_data_id_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \output_data_id_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_id_V_1_state[0]),
        .I2(output_data_id_V_1_state[1]),
        .I3(output_data_TREADY),
        .I4(p_163_in),
        .O(\output_data_id_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \output_data_id_V_1_state[1]_i_1 
       (.I0(output_data_id_V_1_state[0]),
        .I1(output_data_id_V_1_state[1]),
        .I2(output_data_TREADY),
        .I3(p_163_in),
        .O(\output_data_id_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_id_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_id_V_1_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_id_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_id_V_1_state[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_keep_V_1_payload_A[1]_i_1 
       (.I0(output_data_keep_V_1_state[0]),
        .I1(output_data_keep_V_1_state[1]),
        .I2(output_data_keep_V_1_sel_wr),
        .O(output_data_keep_V_1_load_A));
  FDRE \output_data_keep_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_A),
        .D(sig_buffer_keep_V_q0[0]),
        .Q(output_data_keep_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_A),
        .D(sig_buffer_keep_V_q0[1]),
        .Q(output_data_keep_V_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \output_data_keep_V_1_payload_B[1]_i_1 
       (.I0(output_data_keep_V_1_sel_wr),
        .I1(output_data_keep_V_1_state[0]),
        .I2(output_data_keep_V_1_state[1]),
        .O(output_data_keep_V_1_load_B));
  FDRE \output_data_keep_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_B),
        .D(sig_buffer_keep_V_q0[0]),
        .Q(output_data_keep_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_B),
        .D(sig_buffer_keep_V_q0[1]),
        .Q(output_data_keep_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_keep_V_1_sel_rd_i_1
       (.I0(output_data_keep_V_1_state[0]),
        .I1(output_data_TREADY),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_keep_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_keep_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_sel_rd_i_1_n_5),
        .Q(output_data_keep_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_keep_V_1_sel_wr_i_1
       (.I0(output_data_keep_V_1_state[1]),
        .I1(p_163_in),
        .I2(output_data_keep_V_1_sel_wr),
        .O(output_data_keep_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_keep_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_sel_wr_i_1_n_5),
        .Q(output_data_keep_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \output_data_keep_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_keep_V_1_state[0]),
        .I2(output_data_keep_V_1_state[1]),
        .I3(output_data_TREADY),
        .I4(p_163_in),
        .O(\output_data_keep_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \output_data_keep_V_1_state[1]_i_1 
       (.I0(output_data_keep_V_1_state[0]),
        .I1(output_data_keep_V_1_state[1]),
        .I2(output_data_TREADY),
        .I3(p_163_in),
        .O(\output_data_keep_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_keep_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_keep_V_1_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_keep_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_keep_V_1_state[1]),
        .R(ap_rst_n_inv));
  FDRE \output_data_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_last_V_U_n_10),
        .Q(output_data_last_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_last_V_U_n_11),
        .Q(output_data_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_last_V_1_sel_rd_i_1
       (.I0(output_data_last_V_1_state[0]),
        .I1(output_data_TREADY),
        .I2(output_data_last_V_1_sel),
        .O(output_data_last_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_sel_rd_i_1_n_5),
        .Q(output_data_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_last_V_1_sel_wr_i_1
       (.I0(output_data_last_V_1_state[1]),
        .I1(p_163_in),
        .I2(output_data_last_V_1_sel_wr),
        .O(output_data_last_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_sel_wr_i_1_n_5),
        .Q(output_data_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \output_data_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_last_V_1_state[0]),
        .I2(output_data_last_V_1_state[1]),
        .I3(output_data_TREADY),
        .I4(p_163_in),
        .O(\output_data_last_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \output_data_last_V_1_state[1]_i_1 
       (.I0(output_data_last_V_1_state[0]),
        .I1(output_data_last_V_1_state[1]),
        .I2(output_data_TREADY),
        .I3(p_163_in),
        .O(\output_data_last_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_last_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_last_V_1_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_last_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_last_V_1_state[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_strb_V_1_payload_A[1]_i_1 
       (.I0(output_data_strb_V_1_state[0]),
        .I1(output_data_strb_V_1_state[1]),
        .I2(output_data_strb_V_1_sel_wr),
        .O(output_data_strb_V_1_load_A));
  FDRE \output_data_strb_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_A),
        .D(sig_buffer_strb_V_q0[0]),
        .Q(output_data_strb_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_A),
        .D(sig_buffer_strb_V_q0[1]),
        .Q(output_data_strb_V_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \output_data_strb_V_1_payload_B[1]_i_1 
       (.I0(output_data_strb_V_1_sel_wr),
        .I1(output_data_strb_V_1_state[0]),
        .I2(output_data_strb_V_1_state[1]),
        .O(output_data_strb_V_1_load_B));
  FDRE \output_data_strb_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_B),
        .D(sig_buffer_strb_V_q0[0]),
        .Q(output_data_strb_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_B),
        .D(sig_buffer_strb_V_q0[1]),
        .Q(output_data_strb_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_strb_V_1_sel_rd_i_1
       (.I0(output_data_strb_V_1_state[0]),
        .I1(output_data_TREADY),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_strb_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_strb_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_sel_rd_i_1_n_5),
        .Q(output_data_strb_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_strb_V_1_sel_wr_i_1
       (.I0(output_data_strb_V_1_state[1]),
        .I1(p_163_in),
        .I2(output_data_strb_V_1_sel_wr),
        .O(output_data_strb_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_strb_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_sel_wr_i_1_n_5),
        .Q(output_data_strb_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \output_data_strb_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_strb_V_1_state[0]),
        .I2(output_data_strb_V_1_state[1]),
        .I3(output_data_TREADY),
        .I4(p_163_in),
        .O(\output_data_strb_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \output_data_strb_V_1_state[1]_i_1 
       (.I0(output_data_strb_V_1_state[0]),
        .I1(output_data_strb_V_1_state[1]),
        .I2(output_data_TREADY),
        .I3(p_163_in),
        .O(\output_data_strb_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_strb_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_strb_V_1_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_strb_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_strb_V_1_state[1]),
        .R(ap_rst_n_inv));
  FDRE \output_data_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_user_V_U_n_5),
        .Q(output_data_user_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_user_V_U_n_6),
        .Q(output_data_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_user_V_1_sel_rd_i_1
       (.I0(output_data_user_V_1_state[0]),
        .I1(output_data_TREADY),
        .I2(output_data_user_V_1_sel),
        .O(output_data_user_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_sel_rd_i_1_n_5),
        .Q(output_data_user_V_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    output_data_user_V_1_sel_wr_i_1
       (.I0(output_data_user_V_1_state[1]),
        .I1(p_163_in),
        .I2(output_data_user_V_1_sel_wr),
        .O(output_data_user_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_sel_wr_i_1_n_5),
        .Q(output_data_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \output_data_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_data_user_V_1_state[0]),
        .I2(output_data_user_V_1_state[1]),
        .I3(output_data_TREADY),
        .I4(p_163_in),
        .O(\output_data_user_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \output_data_user_V_1_state[1]_i_1 
       (.I0(output_data_user_V_1_state[0]),
        .I1(output_data_user_V_1_state[1]),
        .I2(output_data_TREADY),
        .I3(p_163_in),
        .O(\output_data_user_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_user_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_user_V_1_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_user_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_user_V_1_state[1]),
        .R(ap_rst_n_inv));
  design_1_network_0_0_network_sig_buffer_user_V sig_buffer_dest_V_U
       (.Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state2}),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(sig_buffer_dest_V_U_n_15),
        .ap_enable_reg_pp2_iter0_reg_0(sig_buffer_dest_V_U_n_16),
        .ap_enable_reg_pp2_iter0_reg_1(sig_buffer_dest_V_U_n_17),
        .i_0_reg_416_reg({i_0_reg_416_reg[9:8],i_0_reg_416_reg[3:0]}),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_dest_V_0_payload_A(input_data_dest_V_0_payload_A),
        .input_data_dest_V_0_payload_B(input_data_dest_V_0_payload_B),
        .input_data_dest_V_0_sel(input_data_dest_V_0_sel),
        .output_data_dest_V_1_payload_A(output_data_dest_V_1_payload_A),
        .output_data_dest_V_1_payload_B(output_data_dest_V_1_payload_B),
        .\output_data_dest_V_1_payload_B_reg[0] (output_data_TVALID),
        .output_data_dest_V_1_sel_wr(output_data_dest_V_1_sel_wr),
        .output_data_dest_V_1_state(output_data_dest_V_1_state),
        .\q0[0]_i_2__0 (sig_buffer_last_V_U_n_12),
        .\q0_reg[0] (sig_buffer_dest_V_U_n_13),
        .\q0_reg[0]_0 (sig_buffer_dest_V_U_n_14),
        .\q0_reg[0]_1 (sig_buffer_dest_V_address0[7:4]),
        .ram_reg(\input_data_data_V_0_state_reg_n_5_[0] ),
        .ram_reg_0({i_2_reg_438_reg[9:8],i_2_reg_438_reg[3:0]}),
        .sig_buffer_dest_V_address0({sig_buffer_dest_V_address0[9:8],sig_buffer_dest_V_address0[3:0]}),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  design_1_network_0_0_network_sig_buffer_user_V_0 sig_buffer_id_V_U
       (.ap_clk(ap_clk),
        .input_data_id_V_0_payload_A(input_data_id_V_0_payload_A),
        .input_data_id_V_0_payload_B(input_data_id_V_0_payload_B),
        .input_data_id_V_0_sel(input_data_id_V_0_sel),
        .output_data_id_V_1_payload_A(output_data_id_V_1_payload_A),
        .output_data_id_V_1_payload_B(output_data_id_V_1_payload_B),
        .output_data_id_V_1_sel_wr(output_data_id_V_1_sel_wr),
        .output_data_id_V_1_state(output_data_id_V_1_state),
        .\q0[0]_i_2__1 (sig_buffer_last_V_U_n_12),
        .\q0_reg[0] (sig_buffer_id_V_U_n_5),
        .\q0_reg[0]_0 (sig_buffer_id_V_U_n_6),
        .\q0_reg[0]_1 (sig_buffer_dest_V_U_n_17),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_15),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  design_1_network_0_0_network_sig_buffer_keep_V sig_buffer_keep_V_U
       (.D(sig_buffer_keep_V_q0),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_keep_V_0_payload_A(input_data_keep_V_0_payload_A),
        .input_data_keep_V_0_payload_B(input_data_keep_V_0_payload_B),
        .input_data_keep_V_0_sel(input_data_keep_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  design_1_network_0_0_network_sig_buffer_user_V_1 sig_buffer_last_V_U
       (.Q({i_2_reg_438_reg[9],i_2_reg_438_reg[7:4]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(sig_buffer_last_V_U_n_12),
        .i_0_reg_416_reg({i_0_reg_416_reg[9],i_0_reg_416_reg[7:4]}),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .input_data_last_V_tm_fu_644_p1(input_data_last_V_tm_fu_644_p1),
        .output_data_last_V_1_payload_A(output_data_last_V_1_payload_A),
        .output_data_last_V_1_payload_B(output_data_last_V_1_payload_B),
        .output_data_last_V_1_sel_wr(output_data_last_V_1_sel_wr),
        .output_data_last_V_1_state(output_data_last_V_1_state),
        .\q0_reg[0] (sig_buffer_last_V_U_n_10),
        .\q0_reg[0]_0 (sig_buffer_last_V_U_n_11),
        .\q0_reg[0]_1 ({sig_buffer_dest_V_address0[9:8],sig_buffer_dest_V_address0[3:0]}),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_17),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_4 (sig_buffer_dest_V_U_n_15),
        .ram_reg(ap_CS_fsm_pp2_stage0),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0[7:4]),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  design_1_network_0_0_network_sig_buffer_keep_V_2 sig_buffer_strb_V_U
       (.D(sig_buffer_strb_V_q0),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_strb_V_0_payload_A(input_data_strb_V_0_payload_A),
        .input_data_strb_V_0_payload_B(input_data_strb_V_0_payload_B),
        .input_data_strb_V_0_sel(input_data_strb_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  design_1_network_0_0_network_sig_buffer_user_V_3 sig_buffer_user_V_U
       (.ap_clk(ap_clk),
        .input_data_user_V_0_payload_A(input_data_user_V_0_payload_A),
        .input_data_user_V_0_payload_B(input_data_user_V_0_payload_B),
        .input_data_user_V_0_sel(input_data_user_V_0_sel),
        .output_data_user_V_1_payload_A(output_data_user_V_1_payload_A),
        .output_data_user_V_1_payload_B(output_data_user_V_1_payload_B),
        .output_data_user_V_1_sel_wr(output_data_user_V_1_sel_wr),
        .output_data_user_V_1_state(output_data_user_V_1_state),
        .\q0[0]_i_2 (sig_buffer_last_V_U_n_12),
        .\q0_reg[0] (sig_buffer_user_V_U_n_5),
        .\q0_reg[0]_0 (sig_buffer_user_V_U_n_6),
        .\q0_reg[0]_1 (sig_buffer_dest_V_U_n_17),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_15),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln180_reg_722[9]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln177_fu_665_p2),
        .O(zext_ln180_reg_722_reg0));
  FDRE \zext_ln180_reg_722_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_722_reg0),
        .D(i_1_reg_427_reg[0]),
        .Q(zext_ln180_reg_722_reg[0]),
        .R(1'b0));
  FDRE \zext_ln180_reg_722_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_722_reg0),
        .D(i_1_reg_427_reg[1]),
        .Q(zext_ln180_reg_722_reg[1]),
        .R(1'b0));
  FDRE \zext_ln180_reg_722_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_722_reg0),
        .D(i_1_reg_427_reg[2]),
        .Q(zext_ln180_reg_722_reg[2]),
        .R(1'b0));
  FDRE \zext_ln180_reg_722_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_722_reg0),
        .D(i_1_reg_427_reg[3]),
        .Q(zext_ln180_reg_722_reg[3]),
        .R(1'b0));
  FDRE \zext_ln180_reg_722_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_722_reg0),
        .D(i_1_reg_427_reg[4]),
        .Q(zext_ln180_reg_722_reg[4]),
        .R(1'b0));
  FDRE \zext_ln180_reg_722_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_722_reg0),
        .D(i_1_reg_427_reg[5]),
        .Q(zext_ln180_reg_722_reg[5]),
        .R(1'b0));
  FDRE \zext_ln180_reg_722_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_722_reg0),
        .D(i_1_reg_427_reg[6]),
        .Q(zext_ln180_reg_722_reg[6]),
        .R(1'b0));
  FDRE \zext_ln180_reg_722_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_722_reg0),
        .D(i_1_reg_427_reg[7]),
        .Q(zext_ln180_reg_722_reg[7]),
        .R(1'b0));
  FDRE \zext_ln180_reg_722_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_722_reg0),
        .D(i_1_reg_427_reg[8]),
        .Q(zext_ln180_reg_722_reg[8]),
        .R(1'b0));
  FDRE \zext_ln180_reg_722_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln180_reg_722_reg0),
        .D(i_1_reg_427_reg[9]),
        .Q(zext_ln180_reg_722_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "network_AXILiteS_s_axi" *) 
module design_1_network_0_0_network_AXILiteS_s_axi
   (D,
    ap_done,
    clear,
    SS,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    Q,
    \ap_CS_fsm_reg[1] ,
    input_data_last_V_tm_fu_644_p1,
    ap_rst_n,
    output_data_TREADY,
    output_data_keep_V_1_state,
    output_data_id_V_1_state,
    output_data_data_V_1_ack_in,
    int_ap_ready_reg_0,
    output_data_strb_V_1_state,
    output_data_user_V_1_state,
    output_data_last_V_1_state,
    int_ap_ready_i_5_0,
    output_data_dest_V_1_state,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY);
  output [1:0]D;
  output ap_done;
  output clear;
  output [0:0]SS;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [4:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input [2:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input input_data_last_V_tm_fu_644_p1;
  input ap_rst_n;
  input output_data_TREADY;
  input [1:0]output_data_keep_V_1_state;
  input [1:0]output_data_id_V_1_state;
  input output_data_data_V_1_ack_in;
  input int_ap_ready_reg_0;
  input [1:0]output_data_strb_V_1_state;
  input [1:0]output_data_user_V_1_state;
  input [1:0]output_data_last_V_1_state;
  input int_ap_ready_i_5_0;
  input [0:0]output_data_dest_V_1_state;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input [2:0]s_axi_AXILiteS_WDATA;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_WVALID;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire clear;
  wire [7:1]data0;
  wire input_data_last_V_tm_fu_644_p1;
  wire int_ap_done_i_1_n_5;
  wire int_ap_done_i_2_n_5;
  wire int_ap_ready_i_2_n_5;
  wire int_ap_ready_i_5_0;
  wire int_ap_ready_i_5_n_5;
  wire int_ap_ready_i_8_n_5;
  wire int_ap_ready_i_9_n_5;
  wire int_ap_ready_reg_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_isr;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire interrupt;
  wire output_data_TREADY;
  wire output_data_data_V_1_ack_in;
  wire output_data_data_V_1_state_cmp_full;
  wire [0:0]output_data_dest_V_1_state;
  wire [1:0]output_data_id_V_1_state;
  wire [1:0]output_data_keep_V_1_state;
  wire [1:0]output_data_last_V_1_state;
  wire output_data_last_V_1_state_cmp_full;
  wire [1:0]output_data_strb_V_1_state;
  wire output_data_strb_V_1_state_cmp_full;
  wire [1:0]output_data_user_V_1_state;
  wire p_0_in;
  wire p_0_in37_in;
  wire p_1_in13_in;
  wire p_1_in18_in;
  wire p_1_in23_in;
  wire p_1_in8_in;
  wire p_1_in__0;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [4:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [2:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RVALID),
        .I1(s_axi_AXILiteS_RREADY),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(SS));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(ap_done),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_start),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hFF2A2A2A)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(input_data_last_V_tm_fu_644_p1),
        .I3(Q[0]),
        .I4(ap_start),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_reg_416[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \input_data_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_5),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(ap_done),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .O(int_ap_done_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_5),
        .Q(data0[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000022002202)) 
    int_ap_ready_i_1
       (.I0(Q[2]),
        .I1(int_ap_ready_i_2_n_5),
        .I2(p_1_in18_in),
        .I3(output_data_TREADY),
        .I4(p_0_in37_in),
        .I5(int_ap_ready_i_5_n_5),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_10
       (.I0(output_data_last_V_1_state[1]),
        .I1(output_data_last_V_1_state[0]),
        .O(output_data_last_V_1_state_cmp_full));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_11
       (.I0(output_data_last_V_1_state[0]),
        .I1(output_data_last_V_1_state[1]),
        .O(p_1_in13_in));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_12
       (.I0(output_data_strb_V_1_state[0]),
        .I1(output_data_strb_V_1_state[1]),
        .O(p_1_in8_in));
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_13
       (.I0(output_data_id_V_1_state[0]),
        .I1(output_data_id_V_1_state[1]),
        .O(p_1_in23_in));
  LUT6 #(
    .INIT(64'h4F44FFFFFFFFFFFF)) 
    int_ap_ready_i_2
       (.I0(output_data_keep_V_1_state[1]),
        .I1(output_data_keep_V_1_state[0]),
        .I2(output_data_id_V_1_state[1]),
        .I3(output_data_id_V_1_state[0]),
        .I4(output_data_data_V_1_state_cmp_full),
        .I5(output_data_strb_V_1_state_cmp_full),
        .O(int_ap_ready_i_2_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_3
       (.I0(output_data_keep_V_1_state[0]),
        .I1(output_data_keep_V_1_state[1]),
        .O(p_1_in18_in));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_4
       (.I0(int_ap_ready_reg_0),
        .I1(output_data_data_V_1_ack_in),
        .O(p_0_in37_in));
  LUT6 #(
    .INIT(64'hEEFEFEFEFFFFFFFF)) 
    int_ap_ready_i_5
       (.I0(int_ap_ready_i_8_n_5),
        .I1(int_ap_ready_i_9_n_5),
        .I2(output_data_user_V_1_state[0]),
        .I3(output_data_user_V_1_state[1]),
        .I4(output_data_TREADY),
        .I5(output_data_last_V_1_state_cmp_full),
        .O(int_ap_ready_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_6
       (.I0(output_data_data_V_1_ack_in),
        .I1(int_ap_ready_reg_0),
        .O(output_data_data_V_1_state_cmp_full));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_7
       (.I0(output_data_strb_V_1_state[1]),
        .I1(output_data_strb_V_1_state[0]),
        .O(output_data_strb_V_1_state_cmp_full));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFEA)) 
    int_ap_ready_i_8
       (.I0(p_1_in13_in),
        .I1(output_data_dest_V_1_state),
        .I2(int_ap_ready_i_5_0),
        .I3(p_1_in8_in),
        .I4(output_data_TREADY),
        .I5(p_1_in23_in),
        .O(int_ap_ready_i_8_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_9
       (.I0(int_ap_ready_i_5_0),
        .I1(output_data_dest_V_1_state),
        .O(int_ap_ready_i_9_n_5));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(s_axi_AXILiteS_WDATA[0]),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(SS));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(data0[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[0] ),
        .I1(\waddr_reg_n_5_[1] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_AXILiteS_WVALID),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(p_0_in),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_isr7_out),
        .I5(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(ap_done),
        .I1(\int_ier_reg_n_5_[0] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_isr),
        .I5(p_1_in__0),
        .O(\int_isr[1]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[1]_i_2 
       (.I0(ap_done),
        .I1(p_0_in),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(p_1_in__0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(p_1_in__0),
        .I2(int_gie_reg_n_5),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFF000000CA0000)) 
    \rdata[0]_i_1 
       (.I0(ap_start),
        .I1(\int_ier_reg_n_5_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(\rdata[1]_i_2_n_5 ),
        .I5(\rdata[0]_i_2_n_5 ),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_5),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_isr_reg_n_5_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCE0E0000C2020000)) 
    \rdata[1]_i_1 
       (.I0(data0[1]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(p_1_in__0),
        .I4(\rdata[1]_i_2_n_5 ),
        .I5(p_0_in),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[3]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[7]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "network_MemBank_A" *) 
module design_1_network_0_0_network_MemBank_A
   (\ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[11] ,
    D,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    \ap_CS_fsm_reg[21] ,
    MemBank_B_address01,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[25] ,
    MemBank_A_address01,
    q0,
    Q,
    ram_reg_0,
    MemBank_B_address011_out,
    ap_clk,
    ram_reg_0_0,
    ADDRARDADDR,
    d0,
    WEA);
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[11] ;
  output [0:0]D;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[9]_1 ;
  output \ap_CS_fsm_reg[21] ;
  output MemBank_B_address01;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[25] ;
  output MemBank_A_address01;
  output [15:0]q0;
  input [19:0]Q;
  input ram_reg_0;
  input MemBank_B_address011_out;
  input ap_clk;
  input ram_reg_0_0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [0:0]WEA;

  wire [13:0]ADDRARDADDR;
  wire [0:0]D;
  wire MemBank_A_address01;
  wire MemBank_B_address01;
  wire MemBank_B_address011_out;
  wire [19:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;

  design_1_network_0_0_network_MemBank_A_ram network_MemBank_A_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address01(MemBank_B_address01),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[15]_1 (\ap_CS_fsm_reg[15]_1 ),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[31] (\ap_CS_fsm_reg[31] ),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm_reg[39] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9]_0 ),
        .\ap_CS_fsm_reg[9]_1 (\ap_CS_fsm_reg[9]_1 ),
        .ap_clk(ap_clk),
        .d0(d0),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0));
endmodule

(* ORIG_REF_NAME = "network_MemBank_A_ram" *) 
module design_1_network_0_0_network_MemBank_A_ram
   (\ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[11] ,
    D,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    \ap_CS_fsm_reg[21] ,
    MemBank_B_address01,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[25] ,
    MemBank_A_address01,
    q0,
    Q,
    ram_reg_0_0,
    MemBank_B_address011_out,
    ap_clk,
    ram_reg_0_1,
    ADDRARDADDR,
    d0,
    WEA);
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[11] ;
  output [0:0]D;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[9]_1 ;
  output \ap_CS_fsm_reg[21] ;
  output MemBank_B_address01;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[25] ;
  output MemBank_A_address01;
  output [15:0]q0;
  input [19:0]Q;
  input ram_reg_0_0;
  input MemBank_B_address011_out;
  input ap_clk;
  input ram_reg_0_1;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [0:0]WEA;

  wire [13:0]ADDRARDADDR;
  wire [0:0]D;
  wire MemBank_A_address01;
  wire MemBank_B_address01;
  wire MemBank_B_address011_out;
  wire [19:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \empty_26_reg_807[3]_i_1 
       (.I0(Q[9]),
        .I1(Q[13]),
        .O(D));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_0_i_110__0
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(Q[12]),
        .I3(Q[16]),
        .I4(Q[0]),
        .O(\ap_CS_fsm_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_130__0
       (.I0(Q[15]),
        .I1(Q[11]),
        .O(\ap_CS_fsm_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_131__0
       (.I0(Q[7]),
        .I1(Q[15]),
        .I2(Q[11]),
        .O(\ap_CS_fsm_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    ram_reg_0_i_134
       (.I0(Q[10]),
        .I1(Q[14]),
        .I2(Q[2]),
        .I3(Q[18]),
        .I4(Q[6]),
        .O(\ap_CS_fsm_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_20__0
       (.I0(Q[12]),
        .I1(Q[16]),
        .O(MemBank_A_address01));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_22__0
       (.I0(Q[12]),
        .I1(Q[16]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\ap_CS_fsm_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_31__0
       (.I0(\ap_CS_fsm_reg[39] ),
        .I1(Q[7]),
        .I2(Q[11]),
        .I3(Q[15]),
        .O(\ap_CS_fsm_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_53
       (.I0(Q[7]),
        .I1(Q[11]),
        .I2(Q[15]),
        .I3(\ap_CS_fsm_reg[39] ),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_56__0
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(Q[12]),
        .I3(Q[16]),
        .I4(Q[0]),
        .O(\ap_CS_fsm_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_61
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(Q[12]),
        .I3(Q[16]),
        .I4(Q[0]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    ram_reg_0_i_72__0
       (.I0(Q[5]),
        .I1(D),
        .I2(Q[1]),
        .I3(Q[17]),
        .I4(Q[19]),
        .I5(MemBank_B_address011_out),
        .O(\ap_CS_fsm_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_74__0
       (.I0(Q[19]),
        .I1(MemBank_B_address011_out),
        .I2(Q[5]),
        .I3(D),
        .I4(Q[1]),
        .I5(Q[17]),
        .O(\ap_CS_fsm_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_77__0
       (.I0(Q[10]),
        .I1(Q[14]),
        .O(MemBank_B_address01));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_MemBank_B" *) 
module design_1_network_0_0_network_MemBank_B
   (A,
    q0,
    q1,
    ram_reg_7,
    B,
    ram_reg_7_0,
    CO,
    ram_reg_7_1,
    mul_ln29_2_reg_955_reg,
    mul_ln29_2_reg_955_reg_0,
    mul_ln29_2_reg_955_reg_1,
    mul_ln29_2_reg_955_reg_2,
    mul_ln29_2_reg_955_reg_3,
    mul_ln29_2_reg_955_reg_4,
    mul_ln29_2_reg_955_reg_5,
    mul_ln29_2_reg_955_reg_6,
    mul_ln29_2_reg_955_reg_7,
    mul_ln29_2_reg_955_reg_8,
    mul_ln29_2_reg_955_reg_9,
    mul_ln29_2_reg_955_reg_10,
    mul_ln29_2_reg_955_reg_11,
    mul_ln29_2_reg_955_reg_12,
    mul_ln29_2_reg_955_reg_13,
    \ap_CS_fsm_reg[33] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    MemBank_B_address01101_out,
    MemBank_B_address010_out,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_7_2,
    ram_reg_7_3,
    \ap_CS_fsm_reg[17] ,
    MemBank_B_address011_out,
    \ap_CS_fsm_reg[29] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[31]_0 ,
    reg_31112_out,
    p,
    S,
    \select_ln29_2_reg_887_reg[13] ,
    Q,
    trunc_ln33_fu_791_p1,
    trunc_ln33_fu_1073_p1,
    ram_reg_0_1,
    ap_enable_reg_pp1_iter0,
    ram_reg_7_4,
    ram_reg_7_5,
    ram_reg_7_6,
    input_data_data_V_0_sel,
    ap_clk,
    ram_reg_0_2,
    MemBank_B_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    d0,
    WEA,
    ram_reg_7_7);
  output [15:0]A;
  output [15:0]q0;
  output [15:0]q1;
  output [15:0]ram_reg_7;
  output [15:0]B;
  output [15:0]ram_reg_7_0;
  output [0:0]CO;
  output [0:0]ram_reg_7_1;
  output mul_ln29_2_reg_955_reg;
  output mul_ln29_2_reg_955_reg_0;
  output mul_ln29_2_reg_955_reg_1;
  output mul_ln29_2_reg_955_reg_2;
  output mul_ln29_2_reg_955_reg_3;
  output mul_ln29_2_reg_955_reg_4;
  output mul_ln29_2_reg_955_reg_5;
  output mul_ln29_2_reg_955_reg_6;
  output mul_ln29_2_reg_955_reg_7;
  output mul_ln29_2_reg_955_reg_8;
  output mul_ln29_2_reg_955_reg_9;
  output mul_ln29_2_reg_955_reg_10;
  output mul_ln29_2_reg_955_reg_11;
  output mul_ln29_2_reg_955_reg_12;
  output mul_ln29_2_reg_955_reg_13;
  output \ap_CS_fsm_reg[33] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output MemBank_B_address01101_out;
  output MemBank_B_address010_out;
  output ram_reg_0;
  output ram_reg_0_0;
  output ram_reg_1;
  output ram_reg_1_0;
  output ram_reg_2;
  output ram_reg_2_0;
  output ram_reg_3;
  output ram_reg_3_0;
  output ram_reg_4;
  output ram_reg_4_0;
  output ram_reg_5;
  output ram_reg_5_0;
  output ram_reg_6;
  output ram_reg_6_0;
  output ram_reg_7_2;
  output ram_reg_7_3;
  output \ap_CS_fsm_reg[17] ;
  output MemBank_B_address011_out;
  output \ap_CS_fsm_reg[29] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[31]_0 ;
  input reg_31112_out;
  input p;
  input [3:0]S;
  input [3:0]\select_ln29_2_reg_887_reg[13] ;
  input [15:0]Q;
  input [15:0]trunc_ln33_fu_791_p1;
  input [15:0]trunc_ln33_fu_1073_p1;
  input [18:0]ram_reg_0_1;
  input ap_enable_reg_pp1_iter0;
  input ram_reg_7_4;
  input [15:0]ram_reg_7_5;
  input [15:0]ram_reg_7_6;
  input input_data_data_V_0_sel;
  input ap_clk;
  input ram_reg_0_2;
  input MemBank_B_ce1;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_7;

  wire [15:0]A;
  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [15:0]B;
  wire [0:0]CO;
  wire MemBank_B_address010_out;
  wire MemBank_B_address01101_out;
  wire MemBank_B_address011_out;
  wire MemBank_B_ce1;
  wire [15:0]Q;
  wire [3:0]S;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[31]_0 ;
  wire \ap_CS_fsm_reg[33] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire [15:0]d0;
  wire input_data_data_V_0_sel;
  wire mul_ln29_2_reg_955_reg;
  wire mul_ln29_2_reg_955_reg_0;
  wire mul_ln29_2_reg_955_reg_1;
  wire mul_ln29_2_reg_955_reg_10;
  wire mul_ln29_2_reg_955_reg_11;
  wire mul_ln29_2_reg_955_reg_12;
  wire mul_ln29_2_reg_955_reg_13;
  wire mul_ln29_2_reg_955_reg_2;
  wire mul_ln29_2_reg_955_reg_3;
  wire mul_ln29_2_reg_955_reg_4;
  wire mul_ln29_2_reg_955_reg_5;
  wire mul_ln29_2_reg_955_reg_6;
  wire mul_ln29_2_reg_955_reg_7;
  wire mul_ln29_2_reg_955_reg_8;
  wire mul_ln29_2_reg_955_reg_9;
  wire p;
  wire [15:0]q0;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [18:0]ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire [15:0]ram_reg_7;
  wire [15:0]ram_reg_7_0;
  wire [0:0]ram_reg_7_1;
  wire ram_reg_7_2;
  wire ram_reg_7_3;
  wire ram_reg_7_4;
  wire [15:0]ram_reg_7_5;
  wire [15:0]ram_reg_7_6;
  wire [1:0]ram_reg_7_7;
  wire reg_31112_out;
  wire [3:0]\select_ln29_2_reg_887_reg[13] ;
  wire [15:0]trunc_ln33_fu_1073_p1;
  wire [15:0]trunc_ln33_fu_791_p1;

  design_1_network_0_0_network_MemBank_B_ram network_MemBank_B_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .B(B),
        .CO(CO),
        .MemBank_B_address010_out(MemBank_B_address010_out),
        .MemBank_B_address01101_out(MemBank_B_address01101_out),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .MemBank_B_ce1(MemBank_B_ce1),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_0 ),
        .\ap_CS_fsm_reg[29] (\ap_CS_fsm_reg[29] ),
        .\ap_CS_fsm_reg[31] (\ap_CS_fsm_reg[31] ),
        .\ap_CS_fsm_reg[31]_0 (\ap_CS_fsm_reg[31]_0 ),
        .\ap_CS_fsm_reg[33] (\ap_CS_fsm_reg[33] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .d0(d0),
        .input_data_data_V_0_sel(input_data_data_V_0_sel),
        .mul_ln29_2_reg_955_reg(mul_ln29_2_reg_955_reg),
        .mul_ln29_2_reg_955_reg_0(mul_ln29_2_reg_955_reg_0),
        .mul_ln29_2_reg_955_reg_1(mul_ln29_2_reg_955_reg_1),
        .mul_ln29_2_reg_955_reg_10(mul_ln29_2_reg_955_reg_10),
        .mul_ln29_2_reg_955_reg_11(mul_ln29_2_reg_955_reg_11),
        .mul_ln29_2_reg_955_reg_12(mul_ln29_2_reg_955_reg_12),
        .mul_ln29_2_reg_955_reg_13(mul_ln29_2_reg_955_reg_13),
        .mul_ln29_2_reg_955_reg_2(mul_ln29_2_reg_955_reg_2),
        .mul_ln29_2_reg_955_reg_3(mul_ln29_2_reg_955_reg_3),
        .mul_ln29_2_reg_955_reg_4(mul_ln29_2_reg_955_reg_4),
        .mul_ln29_2_reg_955_reg_5(mul_ln29_2_reg_955_reg_5),
        .mul_ln29_2_reg_955_reg_6(mul_ln29_2_reg_955_reg_6),
        .mul_ln29_2_reg_955_reg_7(mul_ln29_2_reg_955_reg_7),
        .mul_ln29_2_reg_955_reg_8(mul_ln29_2_reg_955_reg_8),
        .mul_ln29_2_reg_955_reg_9(mul_ln29_2_reg_955_reg_9),
        .p(p),
        .q0(q0),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .ram_reg_2_0(ram_reg_2),
        .ram_reg_2_1(ram_reg_2_0),
        .ram_reg_3_0(ram_reg_3),
        .ram_reg_3_1(ram_reg_3_0),
        .ram_reg_4_0(ram_reg_4),
        .ram_reg_4_1(ram_reg_4_0),
        .ram_reg_5_0(ram_reg_5),
        .ram_reg_5_1(ram_reg_5_0),
        .ram_reg_6_0(ram_reg_6),
        .ram_reg_6_1(ram_reg_6_0),
        .ram_reg_7_0(ram_reg_7),
        .ram_reg_7_1(ram_reg_7_0),
        .ram_reg_7_2(ram_reg_7_1),
        .ram_reg_7_3(ram_reg_7_2),
        .ram_reg_7_4(ram_reg_7_3),
        .ram_reg_7_5(ram_reg_7_4),
        .ram_reg_7_6(ram_reg_7_5),
        .ram_reg_7_7(ram_reg_7_6),
        .ram_reg_7_8(ram_reg_7_7),
        .reg_31112_out(reg_31112_out),
        .\select_ln29_2_reg_887_reg[13] (\select_ln29_2_reg_887_reg[13] ),
        .trunc_ln33_fu_1073_p1(trunc_ln33_fu_1073_p1),
        .trunc_ln33_fu_791_p1(trunc_ln33_fu_791_p1));
endmodule

(* ORIG_REF_NAME = "network_MemBank_B_ram" *) 
module design_1_network_0_0_network_MemBank_B_ram
   (A,
    q0,
    q1,
    ram_reg_7_0,
    B,
    ram_reg_7_1,
    CO,
    ram_reg_7_2,
    mul_ln29_2_reg_955_reg,
    mul_ln29_2_reg_955_reg_0,
    mul_ln29_2_reg_955_reg_1,
    mul_ln29_2_reg_955_reg_2,
    mul_ln29_2_reg_955_reg_3,
    mul_ln29_2_reg_955_reg_4,
    mul_ln29_2_reg_955_reg_5,
    mul_ln29_2_reg_955_reg_6,
    mul_ln29_2_reg_955_reg_7,
    mul_ln29_2_reg_955_reg_8,
    mul_ln29_2_reg_955_reg_9,
    mul_ln29_2_reg_955_reg_10,
    mul_ln29_2_reg_955_reg_11,
    mul_ln29_2_reg_955_reg_12,
    mul_ln29_2_reg_955_reg_13,
    \ap_CS_fsm_reg[33] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    MemBank_B_address01101_out,
    MemBank_B_address010_out,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_4_0,
    ram_reg_4_1,
    ram_reg_5_0,
    ram_reg_5_1,
    ram_reg_6_0,
    ram_reg_6_1,
    ram_reg_7_3,
    ram_reg_7_4,
    \ap_CS_fsm_reg[17] ,
    MemBank_B_address011_out,
    \ap_CS_fsm_reg[29] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[31]_0 ,
    reg_31112_out,
    p,
    S,
    \select_ln29_2_reg_887_reg[13] ,
    Q,
    trunc_ln33_fu_791_p1,
    trunc_ln33_fu_1073_p1,
    ram_reg_0_2,
    ap_enable_reg_pp1_iter0,
    ram_reg_7_5,
    ram_reg_7_6,
    ram_reg_7_7,
    input_data_data_V_0_sel,
    ap_clk,
    ram_reg_0_3,
    MemBank_B_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    d0,
    WEA,
    ram_reg_7_8);
  output [15:0]A;
  output [15:0]q0;
  output [15:0]q1;
  output [15:0]ram_reg_7_0;
  output [15:0]B;
  output [15:0]ram_reg_7_1;
  output [0:0]CO;
  output [0:0]ram_reg_7_2;
  output mul_ln29_2_reg_955_reg;
  output mul_ln29_2_reg_955_reg_0;
  output mul_ln29_2_reg_955_reg_1;
  output mul_ln29_2_reg_955_reg_2;
  output mul_ln29_2_reg_955_reg_3;
  output mul_ln29_2_reg_955_reg_4;
  output mul_ln29_2_reg_955_reg_5;
  output mul_ln29_2_reg_955_reg_6;
  output mul_ln29_2_reg_955_reg_7;
  output mul_ln29_2_reg_955_reg_8;
  output mul_ln29_2_reg_955_reg_9;
  output mul_ln29_2_reg_955_reg_10;
  output mul_ln29_2_reg_955_reg_11;
  output mul_ln29_2_reg_955_reg_12;
  output mul_ln29_2_reg_955_reg_13;
  output \ap_CS_fsm_reg[33] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output MemBank_B_address01101_out;
  output MemBank_B_address010_out;
  output ram_reg_0_0;
  output ram_reg_0_1;
  output ram_reg_1_0;
  output ram_reg_1_1;
  output ram_reg_2_0;
  output ram_reg_2_1;
  output ram_reg_3_0;
  output ram_reg_3_1;
  output ram_reg_4_0;
  output ram_reg_4_1;
  output ram_reg_5_0;
  output ram_reg_5_1;
  output ram_reg_6_0;
  output ram_reg_6_1;
  output ram_reg_7_3;
  output ram_reg_7_4;
  output \ap_CS_fsm_reg[17] ;
  output MemBank_B_address011_out;
  output \ap_CS_fsm_reg[29] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[31]_0 ;
  input reg_31112_out;
  input p;
  input [3:0]S;
  input [3:0]\select_ln29_2_reg_887_reg[13] ;
  input [15:0]Q;
  input [15:0]trunc_ln33_fu_791_p1;
  input [15:0]trunc_ln33_fu_1073_p1;
  input [18:0]ram_reg_0_2;
  input ap_enable_reg_pp1_iter0;
  input ram_reg_7_5;
  input [15:0]ram_reg_7_6;
  input [15:0]ram_reg_7_7;
  input input_data_data_V_0_sel;
  input ap_clk;
  input ram_reg_0_3;
  input MemBank_B_ce1;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_8;

  wire [15:0]A;
  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [15:0]B;
  wire [0:0]CO;
  wire MemBank_B_address010_out;
  wire MemBank_B_address01101_out;
  wire MemBank_B_address011_out;
  wire MemBank_B_ce1;
  wire [15:0]Q;
  wire [3:0]S;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[31]_0 ;
  wire \ap_CS_fsm_reg[33] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire [15:0]d0;
  wire input_data_data_V_0_sel;
  wire mul_ln29_2_reg_955_reg;
  wire mul_ln29_2_reg_955_reg_0;
  wire mul_ln29_2_reg_955_reg_1;
  wire mul_ln29_2_reg_955_reg_10;
  wire mul_ln29_2_reg_955_reg_11;
  wire mul_ln29_2_reg_955_reg_12;
  wire mul_ln29_2_reg_955_reg_13;
  wire mul_ln29_2_reg_955_reg_2;
  wire mul_ln29_2_reg_955_reg_3;
  wire mul_ln29_2_reg_955_reg_4;
  wire mul_ln29_2_reg_955_reg_5;
  wire mul_ln29_2_reg_955_reg_6;
  wire mul_ln29_2_reg_955_reg_7;
  wire mul_ln29_2_reg_955_reg_8;
  wire mul_ln29_2_reg_955_reg_9;
  wire p;
  wire [15:0]q0;
  wire [15:0]q1;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [18:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_i_238_n_5;
  wire ram_reg_0_i_241_n_5;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_4_0;
  wire ram_reg_4_1;
  wire ram_reg_5_0;
  wire ram_reg_5_1;
  wire ram_reg_6_0;
  wire ram_reg_6_1;
  wire [15:0]ram_reg_7_0;
  wire [15:0]ram_reg_7_1;
  wire [0:0]ram_reg_7_2;
  wire ram_reg_7_3;
  wire ram_reg_7_4;
  wire ram_reg_7_5;
  wire [15:0]ram_reg_7_6;
  wire [15:0]ram_reg_7_7;
  wire [1:0]ram_reg_7_8;
  wire reg_31112_out;
  wire \select_ln29_2_reg_887[13]_i_13_n_5 ;
  wire \select_ln29_2_reg_887[13]_i_14_n_5 ;
  wire \select_ln29_2_reg_887[13]_i_15_n_5 ;
  wire \select_ln29_2_reg_887[13]_i_16_n_5 ;
  wire \select_ln29_2_reg_887[13]_i_5_n_5 ;
  wire \select_ln29_2_reg_887[13]_i_6_n_5 ;
  wire \select_ln29_2_reg_887[13]_i_7_n_5 ;
  wire \select_ln29_2_reg_887[13]_i_8_n_5 ;
  wire [3:0]\select_ln29_2_reg_887_reg[13] ;
  wire \select_ln29_2_reg_887_reg[13]_i_3_n_6 ;
  wire \select_ln29_2_reg_887_reg[13]_i_3_n_7 ;
  wire \select_ln29_2_reg_887_reg[13]_i_3_n_8 ;
  wire \select_ln29_2_reg_887_reg[13]_i_4_n_5 ;
  wire \select_ln29_2_reg_887_reg[13]_i_4_n_6 ;
  wire \select_ln29_2_reg_887_reg[13]_i_4_n_7 ;
  wire \select_ln29_2_reg_887_reg[13]_i_4_n_8 ;
  wire \select_ln29_reg_835[13]_i_10_n_5 ;
  wire \select_ln29_reg_835[13]_i_11_n_5 ;
  wire \select_ln29_reg_835[13]_i_12_n_5 ;
  wire \select_ln29_reg_835[13]_i_13_n_5 ;
  wire \select_ln29_reg_835[13]_i_14_n_5 ;
  wire \select_ln29_reg_835[13]_i_15_n_5 ;
  wire \select_ln29_reg_835[13]_i_16_n_5 ;
  wire \select_ln29_reg_835[13]_i_17_n_5 ;
  wire \select_ln29_reg_835[13]_i_18_n_5 ;
  wire \select_ln29_reg_835[13]_i_19_n_5 ;
  wire \select_ln29_reg_835[13]_i_20_n_5 ;
  wire \select_ln29_reg_835[13]_i_5_n_5 ;
  wire \select_ln29_reg_835[13]_i_6_n_5 ;
  wire \select_ln29_reg_835[13]_i_7_n_5 ;
  wire \select_ln29_reg_835[13]_i_8_n_5 ;
  wire \select_ln29_reg_835[13]_i_9_n_5 ;
  wire \select_ln29_reg_835_reg[13]_i_3_n_6 ;
  wire \select_ln29_reg_835_reg[13]_i_3_n_7 ;
  wire \select_ln29_reg_835_reg[13]_i_3_n_8 ;
  wire \select_ln29_reg_835_reg[13]_i_4_n_5 ;
  wire \select_ln29_reg_835_reg[13]_i_4_n_6 ;
  wire \select_ln29_reg_835_reg[13]_i_4_n_7 ;
  wire \select_ln29_reg_835_reg[13]_i_4_n_8 ;
  wire [15:0]trunc_ln33_fu_1073_p1;
  wire [15:0]trunc_ln33_fu_791_p1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_select_ln29_2_reg_887_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln29_2_reg_887_reg[13]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln29_reg_835_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln29_reg_835_reg[13]_i_4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    p_i_10
       (.I0(q0[8]),
        .I1(p),
        .I2(q1[8]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_10__0
       (.I0(q1[8]),
        .I1(p),
        .I2(q0[8]),
        .O(ram_reg_7_1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_11__0
       (.I0(q0[7]),
        .I1(p),
        .I2(q1[7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_11__1
       (.I0(q1[7]),
        .I1(p),
        .I2(q0[7]),
        .O(ram_reg_7_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_12
       (.I0(q0[6]),
        .I1(p),
        .I2(q1[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_12__0
       (.I0(q1[6]),
        .I1(p),
        .I2(q0[6]),
        .O(ram_reg_7_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_13
       (.I0(q0[5]),
        .I1(p),
        .I2(q1[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_13__0
       (.I0(q1[5]),
        .I1(p),
        .I2(q0[5]),
        .O(ram_reg_7_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_14__0
       (.I0(q0[4]),
        .I1(p),
        .I2(q1[4]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_14__1
       (.I0(q1[4]),
        .I1(p),
        .I2(q0[4]),
        .O(ram_reg_7_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__1
       (.I0(q0[15]),
        .I1(reg_31112_out),
        .I2(q1[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__2
       (.I0(q1[15]),
        .I1(reg_31112_out),
        .I2(q0[15]),
        .O(ram_reg_7_0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__3
       (.I0(q0[3]),
        .I1(p),
        .I2(q1[3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__4
       (.I0(q1[3]),
        .I1(p),
        .I2(q0[3]),
        .O(ram_reg_7_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16__1
       (.I0(q0[14]),
        .I1(reg_31112_out),
        .I2(q1[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16__2
       (.I0(q1[14]),
        .I1(reg_31112_out),
        .I2(q0[14]),
        .O(ram_reg_7_0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16__3
       (.I0(q0[2]),
        .I1(p),
        .I2(q1[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16__4
       (.I0(q1[2]),
        .I1(p),
        .I2(q0[2]),
        .O(ram_reg_7_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_17__1
       (.I0(q0[13]),
        .I1(reg_31112_out),
        .I2(q1[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_17__2
       (.I0(q1[13]),
        .I1(reg_31112_out),
        .I2(q0[13]),
        .O(ram_reg_7_0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_17__3
       (.I0(q0[1]),
        .I1(p),
        .I2(q1[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_17__4
       (.I0(q1[1]),
        .I1(p),
        .I2(q0[1]),
        .O(ram_reg_7_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_18__1
       (.I0(q0[12]),
        .I1(reg_31112_out),
        .I2(q1[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_18__2
       (.I0(q1[12]),
        .I1(reg_31112_out),
        .I2(q0[12]),
        .O(ram_reg_7_0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_18__3
       (.I0(q0[0]),
        .I1(p),
        .I2(q1[0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_18__4
       (.I0(q1[0]),
        .I1(p),
        .I2(q0[0]),
        .O(ram_reg_7_1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_19__1
       (.I0(q0[11]),
        .I1(reg_31112_out),
        .I2(q1[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_19__2
       (.I0(q1[11]),
        .I1(reg_31112_out),
        .I2(q0[11]),
        .O(ram_reg_7_0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_20__1
       (.I0(q0[10]),
        .I1(reg_31112_out),
        .I2(q1[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_20__2
       (.I0(q1[10]),
        .I1(reg_31112_out),
        .I2(q0[10]),
        .O(ram_reg_7_0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_21__1
       (.I0(q0[9]),
        .I1(reg_31112_out),
        .I2(q1[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_21__2
       (.I0(q1[9]),
        .I1(reg_31112_out),
        .I2(q0[9]),
        .O(ram_reg_7_0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_22__1
       (.I0(q0[8]),
        .I1(reg_31112_out),
        .I2(q1[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_22__2
       (.I0(q1[8]),
        .I1(reg_31112_out),
        .I2(q0[8]),
        .O(ram_reg_7_0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_23__1
       (.I0(q0[7]),
        .I1(reg_31112_out),
        .I2(q1[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_23__2
       (.I0(q1[7]),
        .I1(reg_31112_out),
        .I2(q0[7]),
        .O(ram_reg_7_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_24__1
       (.I0(q0[6]),
        .I1(reg_31112_out),
        .I2(q1[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_24__2
       (.I0(q1[6]),
        .I1(reg_31112_out),
        .I2(q0[6]),
        .O(ram_reg_7_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_25__1
       (.I0(q0[5]),
        .I1(reg_31112_out),
        .I2(q1[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_25__2
       (.I0(q1[5]),
        .I1(reg_31112_out),
        .I2(q0[5]),
        .O(ram_reg_7_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_26__1
       (.I0(q0[4]),
        .I1(reg_31112_out),
        .I2(q1[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_26__2
       (.I0(q1[4]),
        .I1(reg_31112_out),
        .I2(q0[4]),
        .O(ram_reg_7_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_27__1
       (.I0(q0[3]),
        .I1(reg_31112_out),
        .I2(q1[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_27__2
       (.I0(q1[3]),
        .I1(reg_31112_out),
        .I2(q0[3]),
        .O(ram_reg_7_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_28__1
       (.I0(q0[2]),
        .I1(reg_31112_out),
        .I2(q1[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_28__2
       (.I0(q1[2]),
        .I1(reg_31112_out),
        .I2(q0[2]),
        .O(ram_reg_7_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_29__1
       (.I0(q0[1]),
        .I1(reg_31112_out),
        .I2(q1[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_29__2
       (.I0(q1[1]),
        .I1(reg_31112_out),
        .I2(q0[1]),
        .O(ram_reg_7_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_30__1
       (.I0(q0[0]),
        .I1(reg_31112_out),
        .I2(q1[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_30__2
       (.I0(q1[0]),
        .I1(reg_31112_out),
        .I2(q0[0]),
        .O(ram_reg_7_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_3__0
       (.I0(q0[15]),
        .I1(p),
        .I2(q1[15]),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_3__1
       (.I0(q1[15]),
        .I1(p),
        .I2(q0[15]),
        .O(ram_reg_7_1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_4__0
       (.I0(q0[14]),
        .I1(p),
        .I2(q1[14]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_4__1
       (.I0(q1[14]),
        .I1(p),
        .I2(q0[14]),
        .O(ram_reg_7_1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_5
       (.I0(q0[13]),
        .I1(p),
        .I2(q1[13]),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_5__0
       (.I0(q1[13]),
        .I1(p),
        .I2(q0[13]),
        .O(ram_reg_7_1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_6
       (.I0(q0[12]),
        .I1(p),
        .I2(q1[12]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_6__0
       (.I0(q1[12]),
        .I1(p),
        .I2(q0[12]),
        .O(ram_reg_7_1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_7
       (.I0(q0[11]),
        .I1(p),
        .I2(q1[11]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_7__0
       (.I0(q1[11]),
        .I1(p),
        .I2(q0[11]),
        .O(ram_reg_7_1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_8
       (.I0(q0[10]),
        .I1(p),
        .I2(q1[10]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_8__0
       (.I0(q1[10]),
        .I1(p),
        .I2(q0[10]),
        .O(ram_reg_7_1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_9
       (.I0(q0[9]),
        .I1(p),
        .I2(q1[9]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_9__0
       (.I0(q1[9]),
        .I1(p),
        .I2(q0[9]),
        .O(ram_reg_7_1[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],q1[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_3),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_0_i_124
       (.I0(trunc_ln33_fu_791_p1[1]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[1]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_125
       (.I0(ram_reg_0_2[14]),
        .I1(ram_reg_0_2[10]),
        .I2(ram_reg_0_2[3]),
        .O(\ap_CS_fsm_reg[31] ));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_0_i_127
       (.I0(trunc_ln33_fu_791_p1[0]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[0]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_0_i_137
       (.I0(ram_reg_0_2[13]),
        .I1(ram_reg_0_2[9]),
        .I2(ram_reg_0_2[2]),
        .O(\ap_CS_fsm_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    ram_reg_0_i_156
       (.I0(ram_reg_0_2[15]),
        .I1(ram_reg_0_2[11]),
        .I2(ram_reg_0_2[18]),
        .I3(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[33] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_238
       (.I0(ram_reg_0_2[10]),
        .I1(ram_reg_0_2[3]),
        .O(ram_reg_0_i_238_n_5));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_i_241
       (.I0(ram_reg_0_2[10]),
        .I1(ram_reg_0_2[14]),
        .I2(ram_reg_0_2[3]),
        .O(ram_reg_0_i_241_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_247
       (.I0(ram_reg_0_2[16]),
        .I1(ram_reg_0_2[1]),
        .I2(ram_reg_0_2[8]),
        .I3(ram_reg_0_2[12]),
        .I4(ram_reg_0_2[5]),
        .O(MemBank_B_address010_out));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_33
       (.I0(ram_reg_0_2[14]),
        .I1(ram_reg_0_2[10]),
        .I2(ram_reg_0_2[6]),
        .O(\ap_CS_fsm_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_0_i_34
       (.I0(ram_reg_0_2[11]),
        .I1(ram_reg_0_2[15]),
        .I2(ram_reg_0_2[3]),
        .I3(ram_reg_0_2[18]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[25]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_37
       (.I0(ram_reg_0_2[4]),
        .I1(ram_reg_0_2[7]),
        .O(MemBank_B_address011_out));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00101010)) 
    ram_reg_0_i_41
       (.I0(ram_reg_0_2[11]),
        .I1(ram_reg_0_2[15]),
        .I2(ram_reg_0_2[3]),
        .I3(ram_reg_0_2[18]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[25] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_48
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ram_reg_0_2[18]),
        .O(MemBank_B_address01101_out));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_0_i_58__0
       (.I0(ram_reg_7_5),
        .I1(q0[1]),
        .I2(ram_reg_7_6[1]),
        .I3(ram_reg_7_7[1]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_0_1));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_0_i_60__0
       (.I0(ram_reg_7_5),
        .I1(q0[0]),
        .I2(ram_reg_7_6[0]),
        .I3(ram_reg_7_7[0]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_0_0));
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_0_i_73__0
       (.I0(ram_reg_0_2[7]),
        .I1(ram_reg_0_2[4]),
        .I2(ram_reg_0_2[17]),
        .O(\ap_CS_fsm_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_94
       (.I0(ram_reg_0_2[2]),
        .I1(ram_reg_0_2[13]),
        .I2(ram_reg_0_2[9]),
        .O(\ap_CS_fsm_reg[5] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],q1[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_3),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_1_i_3
       (.I0(trunc_ln33_fu_791_p1[3]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[3]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_2));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_1_i_4
       (.I0(ram_reg_7_5),
        .I1(q0[3]),
        .I2(ram_reg_7_6[3]),
        .I3(ram_reg_7_7[3]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_1_1));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_1_i_5
       (.I0(trunc_ln33_fu_791_p1[2]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[2]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_1));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_1_i_6
       (.I0(ram_reg_7_5),
        .I1(q0[2]),
        .I2(ram_reg_7_6[2]),
        .I3(ram_reg_7_7[2]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_1_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],q1[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_3),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_2_i_4
       (.I0(trunc_ln33_fu_791_p1[5]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[5]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_4));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_2_i_4__0
       (.I0(ram_reg_7_5),
        .I1(q0[5]),
        .I2(ram_reg_7_6[5]),
        .I3(ram_reg_7_7[5]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_2_1));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_2_i_6
       (.I0(trunc_ln33_fu_791_p1[4]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[4]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_3));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_2_i_6__0
       (.I0(ram_reg_7_5),
        .I1(q0[4]),
        .I2(ram_reg_7_6[4]),
        .I3(ram_reg_7_7[4]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_2_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],q1[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_3),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_3_i_3
       (.I0(trunc_ln33_fu_791_p1[7]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[7]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_6));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_3_i_4
       (.I0(ram_reg_7_5),
        .I1(q0[7]),
        .I2(ram_reg_7_6[7]),
        .I3(ram_reg_7_7[7]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_3_1));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_3_i_5
       (.I0(trunc_ln33_fu_791_p1[6]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[6]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_5));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_3_i_6
       (.I0(ram_reg_7_5),
        .I1(q0[6]),
        .I2(ram_reg_7_6[6]),
        .I3(ram_reg_7_7[6]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_3_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],q1[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_3),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_4_i_3
       (.I0(trunc_ln33_fu_791_p1[9]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[9]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_8));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_4_i_4
       (.I0(ram_reg_7_5),
        .I1(q0[9]),
        .I2(ram_reg_7_6[9]),
        .I3(ram_reg_7_7[9]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_4_1));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_4_i_5
       (.I0(trunc_ln33_fu_791_p1[8]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[8]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_7));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_4_i_6
       (.I0(ram_reg_7_5),
        .I1(q0[8]),
        .I2(ram_reg_7_6[8]),
        .I3(ram_reg_7_7[8]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_4_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],q1[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_3),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_8[0],ram_reg_7_8[0],ram_reg_7_8[0],ram_reg_7_8[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_5_i_4
       (.I0(trunc_ln33_fu_791_p1[11]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[11]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_10));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_5_i_4__0
       (.I0(ram_reg_7_5),
        .I1(q0[11]),
        .I2(ram_reg_7_6[11]),
        .I3(ram_reg_7_7[11]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_5_1));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_5_i_6
       (.I0(trunc_ln33_fu_791_p1[10]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[10]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_9));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_5_i_6__0
       (.I0(ram_reg_7_5),
        .I1(q0[10]),
        .I2(ram_reg_7_6[10]),
        .I3(ram_reg_7_7[10]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_5_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],q1[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_3),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_8[0],ram_reg_7_8[0],ram_reg_7_8[0],ram_reg_7_8[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_6_i_3
       (.I0(trunc_ln33_fu_791_p1[13]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[13]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_12));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_6_i_4
       (.I0(ram_reg_7_5),
        .I1(q0[13]),
        .I2(ram_reg_7_6[13]),
        .I3(ram_reg_7_7[13]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_6_1));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_6_i_5
       (.I0(trunc_ln33_fu_791_p1[12]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[12]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_11));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_6_i_6
       (.I0(ram_reg_7_5),
        .I1(q0[12]),
        .I2(ram_reg_7_6[12]),
        .I3(ram_reg_7_7[12]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_6_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO({NLW_ram_reg_7_DOBDO_UNCONNECTED[31:2],q1[15:14]}),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_3),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_8[1],ram_reg_7_8,ram_reg_7_8[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    ram_reg_7_i_4
       (.I0(trunc_ln33_fu_791_p1[14]),
        .I1(trunc_ln33_fu_791_p1[15]),
        .I2(ram_reg_0_i_238_n_5),
        .I3(trunc_ln33_fu_1073_p1[14]),
        .I4(trunc_ln33_fu_1073_p1[15]),
        .I5(ram_reg_0_i_241_n_5),
        .O(mul_ln29_2_reg_955_reg_13));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_7_i_4__0
       (.I0(ram_reg_7_5),
        .I1(q0[15]),
        .I2(ram_reg_7_6[15]),
        .I3(ram_reg_7_7[15]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_7_4));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    ram_reg_7_i_6__0
       (.I0(ram_reg_7_5),
        .I1(q0[14]),
        .I2(ram_reg_7_6[14]),
        .I3(ram_reg_7_7[14]),
        .I4(input_data_data_V_0_sel),
        .I5(ram_reg_0_2[0]),
        .O(ram_reg_7_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_2_reg_887[13]_i_13 
       (.I0(q0[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(q0[7]),
        .O(\select_ln29_2_reg_887[13]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_2_reg_887[13]_i_14 
       (.I0(q0[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(q0[5]),
        .O(\select_ln29_2_reg_887[13]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_2_reg_887[13]_i_15 
       (.I0(q0[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(q0[3]),
        .O(\select_ln29_2_reg_887[13]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_2_reg_887[13]_i_16 
       (.I0(q0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q0[1]),
        .O(\select_ln29_2_reg_887[13]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_2_reg_887[13]_i_5 
       (.I0(q0[14]),
        .I1(Q[14]),
        .I2(q0[15]),
        .I3(Q[15]),
        .O(\select_ln29_2_reg_887[13]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_2_reg_887[13]_i_6 
       (.I0(q0[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(q0[13]),
        .O(\select_ln29_2_reg_887[13]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_2_reg_887[13]_i_7 
       (.I0(q0[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(q0[11]),
        .O(\select_ln29_2_reg_887[13]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_2_reg_887[13]_i_8 
       (.I0(q0[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(q0[9]),
        .O(\select_ln29_2_reg_887[13]_i_8_n_5 ));
  CARRY4 \select_ln29_2_reg_887_reg[13]_i_3 
       (.CI(\select_ln29_2_reg_887_reg[13]_i_4_n_5 ),
        .CO({ram_reg_7_2,\select_ln29_2_reg_887_reg[13]_i_3_n_6 ,\select_ln29_2_reg_887_reg[13]_i_3_n_7 ,\select_ln29_2_reg_887_reg[13]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_2_reg_887[13]_i_5_n_5 ,\select_ln29_2_reg_887[13]_i_6_n_5 ,\select_ln29_2_reg_887[13]_i_7_n_5 ,\select_ln29_2_reg_887[13]_i_8_n_5 }),
        .O(\NLW_select_ln29_2_reg_887_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S(\select_ln29_2_reg_887_reg[13] ));
  CARRY4 \select_ln29_2_reg_887_reg[13]_i_4 
       (.CI(1'b0),
        .CO({\select_ln29_2_reg_887_reg[13]_i_4_n_5 ,\select_ln29_2_reg_887_reg[13]_i_4_n_6 ,\select_ln29_2_reg_887_reg[13]_i_4_n_7 ,\select_ln29_2_reg_887_reg[13]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_2_reg_887[13]_i_13_n_5 ,\select_ln29_2_reg_887[13]_i_14_n_5 ,\select_ln29_2_reg_887[13]_i_15_n_5 ,\select_ln29_2_reg_887[13]_i_16_n_5 }),
        .O(\NLW_select_ln29_2_reg_887_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S(S));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_835[13]_i_10 
       (.I0(q1[13]),
        .I1(q0[13]),
        .I2(q1[12]),
        .I3(q0[12]),
        .O(\select_ln29_reg_835[13]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_835[13]_i_11 
       (.I0(q1[11]),
        .I1(q0[11]),
        .I2(q1[10]),
        .I3(q0[10]),
        .O(\select_ln29_reg_835[13]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_835[13]_i_12 
       (.I0(q1[9]),
        .I1(q0[9]),
        .I2(q1[8]),
        .I3(q0[8]),
        .O(\select_ln29_reg_835[13]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_reg_835[13]_i_13 
       (.I0(q0[7]),
        .I1(q1[7]),
        .I2(q0[6]),
        .I3(q1[6]),
        .O(\select_ln29_reg_835[13]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_reg_835[13]_i_14 
       (.I0(q0[5]),
        .I1(q1[5]),
        .I2(q0[4]),
        .I3(q1[4]),
        .O(\select_ln29_reg_835[13]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_reg_835[13]_i_15 
       (.I0(q0[3]),
        .I1(q1[3]),
        .I2(q0[2]),
        .I3(q1[2]),
        .O(\select_ln29_reg_835[13]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_reg_835[13]_i_16 
       (.I0(q0[1]),
        .I1(q1[1]),
        .I2(q0[0]),
        .I3(q1[0]),
        .O(\select_ln29_reg_835[13]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_835[13]_i_17 
       (.I0(q1[7]),
        .I1(q0[7]),
        .I2(q1[6]),
        .I3(q0[6]),
        .O(\select_ln29_reg_835[13]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_835[13]_i_18 
       (.I0(q1[5]),
        .I1(q0[5]),
        .I2(q1[4]),
        .I3(q0[4]),
        .O(\select_ln29_reg_835[13]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_835[13]_i_19 
       (.I0(q1[3]),
        .I1(q0[3]),
        .I2(q1[2]),
        .I3(q0[2]),
        .O(\select_ln29_reg_835[13]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_835[13]_i_20 
       (.I0(q1[1]),
        .I1(q0[1]),
        .I2(q1[0]),
        .I3(q0[0]),
        .O(\select_ln29_reg_835[13]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_reg_835[13]_i_5 
       (.I0(q1[15]),
        .I1(q0[15]),
        .I2(q0[14]),
        .I3(q1[14]),
        .O(\select_ln29_reg_835[13]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_reg_835[13]_i_6 
       (.I0(q0[13]),
        .I1(q1[13]),
        .I2(q0[12]),
        .I3(q1[12]),
        .O(\select_ln29_reg_835[13]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_reg_835[13]_i_7 
       (.I0(q0[11]),
        .I1(q1[11]),
        .I2(q0[10]),
        .I3(q1[10]),
        .O(\select_ln29_reg_835[13]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_reg_835[13]_i_8 
       (.I0(q0[9]),
        .I1(q1[9]),
        .I2(q0[8]),
        .I3(q1[8]),
        .O(\select_ln29_reg_835[13]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_835[13]_i_9 
       (.I0(q0[15]),
        .I1(q1[15]),
        .I2(q1[14]),
        .I3(q0[14]),
        .O(\select_ln29_reg_835[13]_i_9_n_5 ));
  CARRY4 \select_ln29_reg_835_reg[13]_i_3 
       (.CI(\select_ln29_reg_835_reg[13]_i_4_n_5 ),
        .CO({CO,\select_ln29_reg_835_reg[13]_i_3_n_6 ,\select_ln29_reg_835_reg[13]_i_3_n_7 ,\select_ln29_reg_835_reg[13]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_reg_835[13]_i_5_n_5 ,\select_ln29_reg_835[13]_i_6_n_5 ,\select_ln29_reg_835[13]_i_7_n_5 ,\select_ln29_reg_835[13]_i_8_n_5 }),
        .O(\NLW_select_ln29_reg_835_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln29_reg_835[13]_i_9_n_5 ,\select_ln29_reg_835[13]_i_10_n_5 ,\select_ln29_reg_835[13]_i_11_n_5 ,\select_ln29_reg_835[13]_i_12_n_5 }));
  CARRY4 \select_ln29_reg_835_reg[13]_i_4 
       (.CI(1'b0),
        .CO({\select_ln29_reg_835_reg[13]_i_4_n_5 ,\select_ln29_reg_835_reg[13]_i_4_n_6 ,\select_ln29_reg_835_reg[13]_i_4_n_7 ,\select_ln29_reg_835_reg[13]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_reg_835[13]_i_13_n_5 ,\select_ln29_reg_835[13]_i_14_n_5 ,\select_ln29_reg_835[13]_i_15_n_5 ,\select_ln29_reg_835[13]_i_16_n_5 }),
        .O(\NLW_select_ln29_reg_835_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln29_reg_835[13]_i_17_n_5 ,\select_ln29_reg_835[13]_i_18_n_5 ,\select_ln29_reg_835[13]_i_19_n_5 ,\select_ln29_reg_835[13]_i_20_n_5 }));
endmodule

(* ORIG_REF_NAME = "network_MemBank_Out" *) 
module design_1_network_0_0_network_MemBank_Out
   (D,
    ap_block_pp2_stage0_subdone,
    ap_clk,
    q0,
    ap_enable_reg_pp2_iter0,
    Q,
    ap_enable_reg_pp1_iter1,
    ram_reg,
    icmp_ln201_reg_732_pp2_iter1_reg,
    output_data_data_V_1_ack_in,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    icmp_ln177_reg_713);
  output [15:0]D;
  output ap_block_pp2_stage0_subdone;
  input ap_clk;
  input [15:0]q0;
  input ap_enable_reg_pp2_iter0;
  input [1:0]Q;
  input ap_enable_reg_pp1_iter1;
  input ram_reg;
  input icmp_ln201_reg_732_pp2_iter1_reg;
  input output_data_data_V_1_ack_in;
  input ram_reg_0;
  input ram_reg_1;
  input [9:0]ram_reg_2;
  input [9:0]ram_reg_3;
  input icmp_ln177_reg_713;

  wire [15:0]D;
  wire [1:0]Q;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter0;
  wire icmp_ln177_reg_713;
  wire icmp_ln201_reg_732_pp2_iter1_reg;
  wire output_data_data_V_1_ack_in;
  wire [15:0]q0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [9:0]ram_reg_2;
  wire [9:0]ram_reg_3;

  design_1_network_0_0_network_MemBank_Out_ram network_MemBank_Out_ram_U
       (.D(D),
        .Q(Q),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .icmp_ln177_reg_713(icmp_ln177_reg_713),
        .icmp_ln201_reg_732_pp2_iter1_reg(icmp_ln201_reg_732_pp2_iter1_reg),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .q0(q0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "network_MemBank_Out_ram" *) 
module design_1_network_0_0_network_MemBank_Out_ram
   (D,
    ap_block_pp2_stage0_subdone,
    ap_clk,
    q0,
    ap_enable_reg_pp2_iter0,
    Q,
    ap_enable_reg_pp1_iter1,
    ram_reg_0,
    icmp_ln201_reg_732_pp2_iter1_reg,
    output_data_data_V_1_ack_in,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    icmp_ln177_reg_713);
  output [15:0]D;
  output ap_block_pp2_stage0_subdone;
  input ap_clk;
  input [15:0]q0;
  input ap_enable_reg_pp2_iter0;
  input [1:0]Q;
  input ap_enable_reg_pp1_iter1;
  input ram_reg_0;
  input icmp_ln201_reg_732_pp2_iter1_reg;
  input output_data_data_V_1_ack_in;
  input ram_reg_1;
  input ram_reg_2;
  input [9:0]ram_reg_3;
  input [9:0]ram_reg_4;
  input icmp_ln177_reg_713;

  wire [15:0]D;
  wire [9:0]MemBank_Out_address0;
  wire MemBank_Out_ce0;
  wire MemBank_Out_we0;
  wire [1:0]Q;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter0;
  wire icmp_ln177_reg_713;
  wire icmp_ln201_reg_732_pp2_iter1_reg;
  wire output_data_data_V_1_ack_in;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [9:0]ram_reg_3;
  wire [9:0]ram_reg_4;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12544" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({MemBank_Out_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(q0),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(MemBank_Out_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({MemBank_Out_we0,MemBank_Out_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10
       (.I0(ram_reg_3[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(ram_reg_4[1]),
        .O(MemBank_Out_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11
       (.I0(ram_reg_3[0]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(ram_reg_4[0]),
        .O(MemBank_Out_address0[0]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_12
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(icmp_ln177_reg_713),
        .O(MemBank_Out_we0));
  LUT5 #(
    .INIT(32'h02020F02)) 
    ram_reg_i_13
       (.I0(ram_reg_0),
        .I1(icmp_ln201_reg_732_pp2_iter1_reg),
        .I2(output_data_data_V_1_ack_in),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .O(ap_block_pp2_stage0_subdone));
  LUT5 #(
    .INIT(32'hFF404040)) 
    ram_reg_i_1__0
       (.I0(ap_block_pp2_stage0_subdone),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp1_iter1),
        .O(MemBank_Out_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2
       (.I0(ram_reg_3[9]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(ram_reg_4[9]),
        .O(MemBank_Out_address0[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3
       (.I0(ram_reg_3[8]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(ram_reg_4[8]),
        .O(MemBank_Out_address0[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4
       (.I0(ram_reg_3[7]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(ram_reg_4[7]),
        .O(MemBank_Out_address0[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(ram_reg_3[6]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(ram_reg_4[6]),
        .O(MemBank_Out_address0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(ram_reg_3[5]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(ram_reg_4[5]),
        .O(MemBank_Out_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(ram_reg_3[4]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(ram_reg_4[4]),
        .O(MemBank_Out_address0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8
       (.I0(ram_reg_3[3]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(ram_reg_4[3]),
        .O(MemBank_Out_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(ram_reg_3[2]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(ram_reg_4[2]),
        .O(MemBank_Out_address0[2]));
endmodule

(* ORIG_REF_NAME = "network_mac_muladd_11ns_5ns_11s_15_1_1" *) 
module design_1_network_0_0_network_mac_muladd_11ns_5ns_11s_15_1_1
   (input_r_address0,
    icmp_ln34_reg_701,
    \in_d_reg_785_reg[3] ,
    \in_d_reg_785_reg[2] ,
    ADDRARDADDR,
    p_0_in1_out,
    \in_d_reg_785_reg[0] ,
    \icmp_ln20_reg_710_reg[0] ,
    p_0_in4_out,
    \in_d_reg_785_reg[4] ,
    \in_d_0_reg_213_reg[2] ,
    \icmp_ln34_reg_701_pp0_iter1_reg_reg[0] ,
    \in_d_0_reg_213_reg[3] ,
    \in_d_reg_785_reg[1] ,
    ap_clk,
    ram_reg_0,
    ram_reg_0_0,
    Q,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    p,
    p_0,
    icmp_ln34_reg_701_pp0_iter1_reg,
    p_1,
    icmp_ln20_reg_710,
    p_2,
    p_3,
    \and_ln34_2_reg_733_reg[0] ,
    \and_ln34_2_reg_733_reg[0]_0 ,
    \and_ln34_2_reg_733_reg[0]_1 ,
    \and_ln34_2_reg_733_reg[0]_2 ,
    \and_ln34_2_reg_733_reg[0]_3 ,
    \and_ln34_2_reg_733_reg[0]_4 ,
    \and_ln34_2_reg_733_reg[0]_5 ,
    \and_ln34_2_reg_733_reg[0]_6 ,
    \and_ln34_2_reg_733_reg[0]_7 ,
    \and_ln34_2_reg_733_reg[0]_8 ,
    p_4,
    p_5,
    p_6,
    and_ln29_reg_749,
    p_7,
    and_ln34_2_reg_733,
    p_8,
    icmp_ln20_reg_710_pp0_iter1_reg,
    CO);
  output [11:0]input_r_address0;
  output icmp_ln34_reg_701;
  output [1:0]\in_d_reg_785_reg[3] ;
  output \in_d_reg_785_reg[2] ;
  output [1:0]ADDRARDADDR;
  output p_0_in1_out;
  output \in_d_reg_785_reg[0] ;
  output \icmp_ln20_reg_710_reg[0] ;
  output p_0_in4_out;
  output \in_d_reg_785_reg[4] ;
  output \in_d_0_reg_213_reg[2] ;
  output \icmp_ln34_reg_701_pp0_iter1_reg_reg[0] ;
  output \in_d_0_reg_213_reg[3] ;
  output \in_d_reg_785_reg[1] ;
  input ap_clk;
  input ram_reg_0;
  input ram_reg_0_0;
  input [0:0]Q;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input [4:0]p;
  input p_0;
  input icmp_ln34_reg_701_pp0_iter1_reg;
  input [4:0]p_1;
  input icmp_ln20_reg_710;
  input [0:0]p_2;
  input p_3;
  input \and_ln34_2_reg_733_reg[0] ;
  input \and_ln34_2_reg_733_reg[0]_0 ;
  input \and_ln34_2_reg_733_reg[0]_1 ;
  input \and_ln34_2_reg_733_reg[0]_2 ;
  input \and_ln34_2_reg_733_reg[0]_3 ;
  input \and_ln34_2_reg_733_reg[0]_4 ;
  input \and_ln34_2_reg_733_reg[0]_5 ;
  input \and_ln34_2_reg_733_reg[0]_6 ;
  input \and_ln34_2_reg_733_reg[0]_7 ;
  input \and_ln34_2_reg_733_reg[0]_8 ;
  input [6:0]p_4;
  input [2:0]p_5;
  input [0:0]p_6;
  input and_ln29_reg_749;
  input [7:0]p_7;
  input and_ln34_2_reg_733;
  input [10:0]p_8;
  input icmp_ln20_reg_710_pp0_iter1_reg;
  input [0:0]CO;

  wire [1:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [0:0]Q;
  wire and_ln29_reg_749;
  wire and_ln34_2_reg_733;
  wire \and_ln34_2_reg_733_reg[0] ;
  wire \and_ln34_2_reg_733_reg[0]_0 ;
  wire \and_ln34_2_reg_733_reg[0]_1 ;
  wire \and_ln34_2_reg_733_reg[0]_2 ;
  wire \and_ln34_2_reg_733_reg[0]_3 ;
  wire \and_ln34_2_reg_733_reg[0]_4 ;
  wire \and_ln34_2_reg_733_reg[0]_5 ;
  wire \and_ln34_2_reg_733_reg[0]_6 ;
  wire \and_ln34_2_reg_733_reg[0]_7 ;
  wire \and_ln34_2_reg_733_reg[0]_8 ;
  wire ap_clk;
  wire icmp_ln20_reg_710;
  wire icmp_ln20_reg_710_pp0_iter1_reg;
  wire \icmp_ln20_reg_710_reg[0] ;
  wire icmp_ln34_reg_701;
  wire icmp_ln34_reg_701_pp0_iter1_reg;
  wire \icmp_ln34_reg_701_pp0_iter1_reg_reg[0] ;
  wire \in_d_0_reg_213_reg[2] ;
  wire \in_d_0_reg_213_reg[3] ;
  wire \in_d_reg_785_reg[0] ;
  wire \in_d_reg_785_reg[1] ;
  wire \in_d_reg_785_reg[2] ;
  wire [1:0]\in_d_reg_785_reg[3] ;
  wire \in_d_reg_785_reg[4] ;
  wire [11:0]input_r_address0;
  wire [4:0]p;
  wire p_0;
  wire p_0_in1_out;
  wire p_0_in4_out;
  wire [4:0]p_1;
  wire [0:0]p_2;
  wire p_3;
  wire [6:0]p_4;
  wire [2:0]p_5;
  wire [0:0]p_6;
  wire [7:0]p_7;
  wire [10:0]p_8;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;

  design_1_network_0_0_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12 network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U
       (.A({\in_d_reg_785_reg[3] [1],\in_d_reg_785_reg[2] ,\in_d_reg_785_reg[3] [0]}),
        .ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .Q(Q),
        .and_ln29_reg_749(and_ln29_reg_749),
        .and_ln34_2_reg_733(and_ln34_2_reg_733),
        .\and_ln34_2_reg_733_reg[0] (\and_ln34_2_reg_733_reg[0] ),
        .\and_ln34_2_reg_733_reg[0]_0 (\and_ln34_2_reg_733_reg[0]_0 ),
        .\and_ln34_2_reg_733_reg[0]_1 (\and_ln34_2_reg_733_reg[0]_1 ),
        .\and_ln34_2_reg_733_reg[0]_2 (\and_ln34_2_reg_733_reg[0]_2 ),
        .\and_ln34_2_reg_733_reg[0]_3 (\and_ln34_2_reg_733_reg[0]_3 ),
        .\and_ln34_2_reg_733_reg[0]_4 (\and_ln34_2_reg_733_reg[0]_4 ),
        .\and_ln34_2_reg_733_reg[0]_5 (\and_ln34_2_reg_733_reg[0]_5 ),
        .\and_ln34_2_reg_733_reg[0]_6 (\and_ln34_2_reg_733_reg[0]_6 ),
        .\and_ln34_2_reg_733_reg[0]_7 (\and_ln34_2_reg_733_reg[0]_7 ),
        .\and_ln34_2_reg_733_reg[0]_8 (\and_ln34_2_reg_733_reg[0]_8 ),
        .ap_clk(ap_clk),
        .icmp_ln20_reg_710(icmp_ln20_reg_710),
        .icmp_ln20_reg_710_pp0_iter1_reg(icmp_ln20_reg_710_pp0_iter1_reg),
        .\icmp_ln20_reg_710_reg[0] (p_0_in1_out),
        .\icmp_ln20_reg_710_reg[0]_0 (\icmp_ln20_reg_710_reg[0] ),
        .icmp_ln34_reg_701(icmp_ln34_reg_701),
        .icmp_ln34_reg_701_pp0_iter1_reg(icmp_ln34_reg_701_pp0_iter1_reg),
        .\icmp_ln34_reg_701_pp0_iter1_reg_reg[0] (\icmp_ln34_reg_701_pp0_iter1_reg_reg[0] ),
        .\in_d_0_reg_213_reg[2] (\in_d_0_reg_213_reg[2] ),
        .\in_d_0_reg_213_reg[3] (\in_d_0_reg_213_reg[3] ),
        .\in_d_reg_785_reg[0] (\in_d_reg_785_reg[0] ),
        .\in_d_reg_785_reg[1] (\in_d_reg_785_reg[1] ),
        .\in_d_reg_785_reg[4] (\in_d_reg_785_reg[4] ),
        .input_r_address0(input_r_address0),
        .p_0(p),
        .p_0_in4_out(p_0_in4_out),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_4),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7));
endmodule

(* ORIG_REF_NAME = "network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12" *) 
module design_1_network_0_0_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12
   (input_r_address0,
    icmp_ln34_reg_701,
    A,
    ADDRARDADDR,
    \icmp_ln20_reg_710_reg[0] ,
    \in_d_reg_785_reg[0] ,
    \icmp_ln20_reg_710_reg[0]_0 ,
    p_0_in4_out,
    \in_d_reg_785_reg[4] ,
    \in_d_0_reg_213_reg[2] ,
    \icmp_ln34_reg_701_pp0_iter1_reg_reg[0] ,
    \in_d_0_reg_213_reg[3] ,
    \in_d_reg_785_reg[1] ,
    ap_clk,
    ram_reg_0,
    ram_reg_0_0,
    Q,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    p_0,
    p_1,
    icmp_ln34_reg_701_pp0_iter1_reg,
    p_2,
    icmp_ln20_reg_710,
    p_3,
    p_4,
    \and_ln34_2_reg_733_reg[0] ,
    \and_ln34_2_reg_733_reg[0]_0 ,
    \and_ln34_2_reg_733_reg[0]_1 ,
    \and_ln34_2_reg_733_reg[0]_2 ,
    \and_ln34_2_reg_733_reg[0]_3 ,
    \and_ln34_2_reg_733_reg[0]_4 ,
    \and_ln34_2_reg_733_reg[0]_5 ,
    \and_ln34_2_reg_733_reg[0]_6 ,
    \and_ln34_2_reg_733_reg[0]_7 ,
    \and_ln34_2_reg_733_reg[0]_8 ,
    p_5,
    p_6,
    and_ln29_reg_749,
    p_7,
    and_ln34_2_reg_733,
    p_8,
    icmp_ln20_reg_710_pp0_iter1_reg,
    p_9,
    CO);
  output [11:0]input_r_address0;
  output icmp_ln34_reg_701;
  output [2:0]A;
  output [1:0]ADDRARDADDR;
  output \icmp_ln20_reg_710_reg[0] ;
  output \in_d_reg_785_reg[0] ;
  output \icmp_ln20_reg_710_reg[0]_0 ;
  output p_0_in4_out;
  output \in_d_reg_785_reg[4] ;
  output \in_d_0_reg_213_reg[2] ;
  output \icmp_ln34_reg_701_pp0_iter1_reg_reg[0] ;
  output \in_d_0_reg_213_reg[3] ;
  output \in_d_reg_785_reg[1] ;
  input ap_clk;
  input ram_reg_0;
  input ram_reg_0_0;
  input [0:0]Q;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input [4:0]p_0;
  input p_1;
  input icmp_ln34_reg_701_pp0_iter1_reg;
  input [4:0]p_2;
  input icmp_ln20_reg_710;
  input [0:0]p_3;
  input p_4;
  input \and_ln34_2_reg_733_reg[0] ;
  input \and_ln34_2_reg_733_reg[0]_0 ;
  input \and_ln34_2_reg_733_reg[0]_1 ;
  input \and_ln34_2_reg_733_reg[0]_2 ;
  input \and_ln34_2_reg_733_reg[0]_3 ;
  input \and_ln34_2_reg_733_reg[0]_4 ;
  input \and_ln34_2_reg_733_reg[0]_5 ;
  input \and_ln34_2_reg_733_reg[0]_6 ;
  input \and_ln34_2_reg_733_reg[0]_7 ;
  input \and_ln34_2_reg_733_reg[0]_8 ;
  input [2:0]p_5;
  input [0:0]p_6;
  input and_ln29_reg_749;
  input [7:0]p_7;
  input and_ln34_2_reg_733;
  input [10:0]p_8;
  input icmp_ln20_reg_710_pp0_iter1_reg;
  input [6:0]p_9;
  input [0:0]CO;

  wire [2:0]A;
  wire [1:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:2]add_ln29_2_fu_531_p2;
  wire and_ln29_reg_749;
  wire and_ln34_2_reg_733;
  wire \and_ln34_2_reg_733[0]_i_2_n_5 ;
  wire \and_ln34_2_reg_733[0]_i_3_n_5 ;
  wire \and_ln34_2_reg_733_reg[0] ;
  wire \and_ln34_2_reg_733_reg[0]_0 ;
  wire \and_ln34_2_reg_733_reg[0]_1 ;
  wire \and_ln34_2_reg_733_reg[0]_2 ;
  wire \and_ln34_2_reg_733_reg[0]_3 ;
  wire \and_ln34_2_reg_733_reg[0]_4 ;
  wire \and_ln34_2_reg_733_reg[0]_5 ;
  wire \and_ln34_2_reg_733_reg[0]_6 ;
  wire \and_ln34_2_reg_733_reg[0]_7 ;
  wire \and_ln34_2_reg_733_reg[0]_8 ;
  wire ap_clk;
  wire [13:12]grp_pointwise_conv2d_fix_4_fu_554_input_r_address0;
  wire icmp_ln20_reg_710;
  wire icmp_ln20_reg_710_pp0_iter1_reg;
  wire \icmp_ln20_reg_710_reg[0] ;
  wire \icmp_ln20_reg_710_reg[0]_0 ;
  wire icmp_ln34_reg_701;
  wire icmp_ln34_reg_701_pp0_iter1_reg;
  wire \icmp_ln34_reg_701_pp0_iter1_reg_reg[0] ;
  wire \in_d_0_reg_213_reg[2] ;
  wire \in_d_0_reg_213_reg[3] ;
  wire \in_d_reg_785_reg[0] ;
  wire \in_d_reg_785_reg[1] ;
  wire \in_d_reg_785_reg[4] ;
  wire [11:0]input_r_address0;
  wire [4:0]p_0;
  wire p_0_in4_out;
  wire p_1;
  wire [4:0]p_2;
  wire [0:0]p_3;
  wire p_4;
  wire [2:0]p_5;
  wire [0:0]p_6;
  wire [7:0]p_7;
  wire [10:0]p_8;
  wire [6:0]p_9;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_i_23__0_n_5;
  wire ram_reg_0_i_25__0_n_5;
  wire [4:0]select_ln24_1_fu_438_p3;
  wire [10:0]select_ln24_2_fu_536_p3;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000020)) 
    \and_ln34_2_reg_733[0]_i_1 
       (.I0(\and_ln34_2_reg_733[0]_i_2_n_5 ),
        .I1(\and_ln34_2_reg_733_reg[0] ),
        .I2(\and_ln34_2_reg_733_reg[0]_0 ),
        .I3(\and_ln34_2_reg_733_reg[0]_1 ),
        .I4(\and_ln34_2_reg_733[0]_i_3_n_5 ),
        .O(p_0_in4_out));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \and_ln34_2_reg_733[0]_i_2 
       (.I0(\and_ln34_2_reg_733_reg[0]_6 ),
        .I1(\and_ln34_2_reg_733_reg[0]_7 ),
        .I2(\and_ln34_2_reg_733_reg[0]_8 ),
        .I3(icmp_ln20_reg_710),
        .O(\and_ln34_2_reg_733[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \and_ln34_2_reg_733[0]_i_3 
       (.I0(\and_ln34_2_reg_733_reg[0]_2 ),
        .I1(\and_ln34_2_reg_733_reg[0]_3 ),
        .I2(\and_ln34_2_reg_733_reg[0]_4 ),
        .I3(\and_ln34_2_reg_733_reg[0]_5 ),
        .O(\and_ln34_2_reg_733[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \in_d_reg_785[0]_i_1 
       (.I0(\icmp_ln20_reg_710_reg[0] ),
        .I1(p_0[0]),
        .I2(p_1),
        .I3(icmp_ln34_reg_701_pp0_iter1_reg),
        .I4(p_2[0]),
        .O(\in_d_reg_785_reg[0] ));
  LUT4 #(
    .INIT(16'h4575)) 
    \in_d_reg_785[2]_i_3 
       (.I0(p_2[2]),
        .I1(icmp_ln34_reg_701_pp0_iter1_reg),
        .I2(p_1),
        .I3(p_0[2]),
        .O(\in_d_0_reg_213_reg[2] ));
  LUT2 #(
    .INIT(4'h7)) 
    \or_ln24_1_reg_764[0]_i_1 
       (.I0(\icmp_ln20_reg_710_reg[0]_0 ),
        .I1(\in_d_reg_785_reg[4] ),
        .O(\icmp_ln20_reg_710_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln24_1_fu_438_p3[4],A,select_ln24_1_fu_438_p3[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3[10],select_ln24_2_fu_536_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(icmp_ln34_reg_701),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],grp_pointwise_conv2d_fix_4_fu_554_input_r_address0,input_r_address0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    p_i_10__1
       (.I0(p_9[3]),
        .I1(and_ln29_reg_749),
        .I2(p_7[4]),
        .I3(and_ln34_2_reg_733),
        .I4(p_8[6]),
        .I5(icmp_ln20_reg_710_pp0_iter1_reg),
        .O(select_ln24_2_fu_536_p3[6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    p_i_11__2
       (.I0(p_9[2]),
        .I1(and_ln29_reg_749),
        .I2(p_7[3]),
        .I3(and_ln34_2_reg_733),
        .I4(p_8[5]),
        .I5(icmp_ln20_reg_710_pp0_iter1_reg),
        .O(select_ln24_2_fu_536_p3[5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    p_i_12__1
       (.I0(p_9[1]),
        .I1(and_ln29_reg_749),
        .I2(p_7[2]),
        .I3(and_ln34_2_reg_733),
        .I4(p_8[4]),
        .I5(icmp_ln20_reg_710_pp0_iter1_reg),
        .O(select_ln24_2_fu_536_p3[4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    p_i_13__1
       (.I0(p_9[0]),
        .I1(and_ln29_reg_749),
        .I2(p_7[1]),
        .I3(and_ln34_2_reg_733),
        .I4(p_8[3]),
        .I5(icmp_ln20_reg_710_pp0_iter1_reg),
        .O(select_ln24_2_fu_536_p3[3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    p_i_14__2
       (.I0(add_ln29_2_fu_531_p2),
        .I1(and_ln29_reg_749),
        .I2(p_7[0]),
        .I3(and_ln34_2_reg_733),
        .I4(p_8[2]),
        .I5(icmp_ln20_reg_710_pp0_iter1_reg),
        .O(select_ln24_2_fu_536_p3[2]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    p_i_15__5
       (.I0(p_5[1]),
        .I1(and_ln29_reg_749),
        .I2(icmp_ln20_reg_710_pp0_iter1_reg),
        .I3(p_8[1]),
        .I4(and_ln34_2_reg_733),
        .O(select_ln24_2_fu_536_p3[1]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    p_i_16__5
       (.I0(p_5[0]),
        .I1(and_ln29_reg_749),
        .I2(icmp_ln20_reg_710_pp0_iter1_reg),
        .I3(p_8[0]),
        .I4(and_ln34_2_reg_733),
        .O(select_ln24_2_fu_536_p3[0]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    p_i_1__5
       (.I0(p_0[4]),
        .I1(p_1),
        .I2(icmp_ln34_reg_701_pp0_iter1_reg),
        .I3(p_2[4]),
        .I4(\icmp_ln20_reg_710_reg[0] ),
        .O(select_ln24_1_fu_438_p3[4]));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_20__4
       (.I0(p_5[2]),
        .I1(p_6),
        .O(add_ln29_2_fu_531_p2));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    p_i_2__2
       (.I0(\icmp_ln20_reg_710_reg[0]_0 ),
        .I1(p_0[3]),
        .I2(p_1),
        .I3(icmp_ln34_reg_701_pp0_iter1_reg),
        .I4(p_2[3]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    p_i_3__6
       (.I0(p_0[2]),
        .I1(p_1),
        .I2(icmp_ln34_reg_701_pp0_iter1_reg),
        .I3(p_2[2]),
        .I4(\icmp_ln20_reg_710_reg[0] ),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    p_i_4__2
       (.I0(\icmp_ln20_reg_710_reg[0]_0 ),
        .I1(p_0[1]),
        .I2(p_1),
        .I3(icmp_ln34_reg_701_pp0_iter1_reg),
        .I4(p_2[1]),
        .O(A[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_5__1
       (.I0(\in_d_reg_785_reg[0] ),
        .O(select_ln24_1_fu_438_p3[0]));
  LUT5 #(
    .INIT(32'h88888B88)) 
    p_i_6__1
       (.I0(CO),
        .I1(and_ln29_reg_749),
        .I2(icmp_ln20_reg_710_pp0_iter1_reg),
        .I3(p_8[10]),
        .I4(and_ln34_2_reg_733),
        .O(select_ln24_2_fu_536_p3[10]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    p_i_7__1
       (.I0(p_9[6]),
        .I1(and_ln29_reg_749),
        .I2(p_7[7]),
        .I3(and_ln34_2_reg_733),
        .I4(p_8[9]),
        .I5(icmp_ln20_reg_710_pp0_iter1_reg),
        .O(select_ln24_2_fu_536_p3[9]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    p_i_8__1
       (.I0(p_9[5]),
        .I1(and_ln29_reg_749),
        .I2(p_7[6]),
        .I3(and_ln34_2_reg_733),
        .I4(p_8[8]),
        .I5(icmp_ln20_reg_710_pp0_iter1_reg),
        .O(select_ln24_2_fu_536_p3[8]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    p_i_9__1
       (.I0(p_9[4]),
        .I1(and_ln29_reg_749),
        .I2(p_7[5]),
        .I3(and_ln34_2_reg_733),
        .I4(p_8[7]),
        .I5(icmp_ln20_reg_710_pp0_iter1_reg),
        .O(select_ln24_2_fu_536_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF0FFF0)) 
    ram_reg_0_i_23__0
       (.I0(Q),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_input_r_address0[13]),
        .I2(ram_reg_0_1),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_7),
        .I5(ram_reg_0_4),
        .O(ram_reg_0_i_23__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF0FFF0)) 
    ram_reg_0_i_25__0
       (.I0(Q),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_input_r_address0[12]),
        .I2(ram_reg_0_1),
        .I3(ram_reg_0_2),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_4),
        .O(ram_reg_0_i_25__0_n_5));
  MUXF7 ram_reg_0_i_2__0
       (.I0(ram_reg_0_i_23__0_n_5),
        .I1(ram_reg_0_5),
        .O(ADDRARDADDR[1]),
        .S(ram_reg_0));
  MUXF7 ram_reg_0_i_3__0
       (.I0(ram_reg_0_i_25__0_n_5),
        .I1(ram_reg_0_0),
        .O(ADDRARDADDR[0]),
        .S(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln21_reg_774[3]_i_2 
       (.I0(icmp_ln34_reg_701_pp0_iter1_reg),
        .I1(p_1),
        .O(\icmp_ln34_reg_701_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h57F7FFFFFFFFFFFF)) 
    \select_ln21_reg_774[4]_i_3 
       (.I0(\in_d_0_reg_213_reg[2] ),
        .I1(p_0[4]),
        .I2(\icmp_ln34_reg_701_pp0_iter1_reg_reg[0] ),
        .I3(p_2[4]),
        .I4(\in_d_0_reg_213_reg[3] ),
        .I5(\in_d_reg_785_reg[1] ),
        .O(\in_d_reg_785_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln21_reg_774[4]_i_4 
       (.I0(icmp_ln20_reg_710),
        .I1(p_0_in4_out),
        .O(\icmp_ln20_reg_710_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln29_1_reg_738[9]_i_1 
       (.I0(p_3),
        .I1(p_4),
        .O(icmp_ln34_reg_701));
  LUT4 #(
    .INIT(16'h4575)) 
    \tmp_4_reg_780[6]_i_2 
       (.I0(p_2[3]),
        .I1(icmp_ln34_reg_701_pp0_iter1_reg),
        .I2(p_1),
        .I3(p_0[3]),
        .O(\in_d_0_reg_213_reg[3] ));
  LUT6 #(
    .INIT(64'h0000050033330533)) 
    \tmp_4_reg_780[7]_i_2 
       (.I0(p_0[1]),
        .I1(p_2[1]),
        .I2(p_0[0]),
        .I3(p_1),
        .I4(icmp_ln34_reg_701_pp0_iter1_reg),
        .I5(p_2[0]),
        .O(\in_d_reg_785_reg[1] ));
endmodule

(* ORIG_REF_NAME = "network_mac_muladd_4ns_7ns_7s_10_1_1" *) 
module design_1_network_0_0_network_mac_muladd_4ns_7ns_7s_10_1_1
   (p,
    \ap_CS_fsm_reg[3] ,
    D,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    icmp_ln21_fu_419_p2,
    p_1_in,
    icmp_ln20_fu_401_p2,
    in_d_0_reg_3200,
    \out_w_0_reg_299_reg[1] ,
    \out_h_0_reg_277_reg[1] ,
    select_ln29_fu_425_p3,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_0_0,
    zext_ln29_12_fu_381_p1,
    \out_w_0_reg_299_reg[0] ,
    \icmp_ln20_reg_874_reg[0] ,
    \and_ln29_reg_893_reg[0] ,
    \and_ln29_reg_893_reg[0]_0 ,
    p_i_25__5,
    p_i_25__5_0,
    ap_enable_reg_pp0_iter1,
    \out_w_0_reg_299_reg[0]_0 ,
    \icmp_ln21_reg_883_reg[0] );
  output [0:0]p;
  output \ap_CS_fsm_reg[3] ;
  output [3:0]D;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output icmp_ln21_fu_419_p2;
  output p_1_in;
  output icmp_ln20_fu_401_p2;
  output in_d_0_reg_3200;
  output \out_w_0_reg_299_reg[1] ;
  output [0:0]\out_h_0_reg_277_reg[1] ;
  output [0:0]select_ln29_fu_425_p3;
  input ap_clk;
  input [2:0]Q;
  input [9:0]ram_reg_0;
  input [9:0]ram_reg_0_0;
  input [2:0]zext_ln29_12_fu_381_p1;
  input [0:0]\out_w_0_reg_299_reg[0] ;
  input [8:0]\icmp_ln20_reg_874_reg[0] ;
  input [3:0]\and_ln29_reg_893_reg[0] ;
  input [3:0]\and_ln29_reg_893_reg[0]_0 ;
  input [2:0]p_i_25__5;
  input [2:0]p_i_25__5_0;
  input ap_enable_reg_pp0_iter1;
  input \out_w_0_reg_299_reg[0]_0 ;
  input [6:0]\icmp_ln21_reg_883_reg[0] ;

  wire [3:0]D;
  wire [2:0]Q;
  wire [3:0]\and_ln29_reg_893_reg[0] ;
  wire [3:0]\and_ln29_reg_893_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire icmp_ln20_fu_401_p2;
  wire [8:0]\icmp_ln20_reg_874_reg[0] ;
  wire icmp_ln21_fu_419_p2;
  wire [6:0]\icmp_ln21_reg_883_reg[0] ;
  wire in_d_0_reg_3200;
  wire [0:0]\out_h_0_reg_277_reg[1] ;
  wire [0:0]\out_w_0_reg_299_reg[0] ;
  wire \out_w_0_reg_299_reg[0]_0 ;
  wire \out_w_0_reg_299_reg[1] ;
  wire [0:0]p;
  wire p_0;
  wire p_1;
  wire p_1_in;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [2:0]p_i_25__5;
  wire [2:0]p_i_25__5_0;
  wire [9:0]ram_reg_0;
  wire [9:0]ram_reg_0_0;
  wire [0:0]select_ln29_fu_425_p3;
  wire [2:0]zext_ln29_12_fu_381_p1;

  design_1_network_0_0_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7 network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7_U
       (.D(D),
        .Q(Q),
        .\and_ln29_reg_893_reg[0] (\and_ln29_reg_893_reg[0] ),
        .\and_ln29_reg_893_reg[0]_0 (\and_ln29_reg_893_reg[0]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (in_d_0_reg_3200),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .icmp_ln20_fu_401_p2(icmp_ln20_fu_401_p2),
        .\icmp_ln20_reg_874_reg[0] (\icmp_ln20_reg_874_reg[0] ),
        .\icmp_ln21_reg_883_reg[0] (\icmp_ln21_reg_883_reg[0] ),
        .\in_d_0_reg_320_reg[3] (p_1_in),
        .\indvar_flatten_reg_288_reg[0] (icmp_ln21_fu_419_p2),
        .\out_h_0_reg_277_reg[1] (\out_h_0_reg_277_reg[1] ),
        .\out_w_0_reg_299_reg[0] (\out_w_0_reg_299_reg[0] ),
        .\out_w_0_reg_299_reg[0]_0 (\out_w_0_reg_299_reg[0]_0 ),
        .\out_w_0_reg_299_reg[1] (\out_w_0_reg_299_reg[1] ),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .p_i_25__5_0(p_i_25__5),
        .p_i_25__5_1(p_i_25__5_0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .select_ln29_fu_425_p3(select_ln29_fu_425_p3),
        .zext_ln29_12_fu_381_p1(zext_ln29_12_fu_381_p1));
endmodule

(* ORIG_REF_NAME = "network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7" *) 
module design_1_network_0_0_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7
   (p_0,
    \ap_CS_fsm_reg[3] ,
    D,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    \indvar_flatten_reg_288_reg[0] ,
    \in_d_0_reg_320_reg[3] ,
    icmp_ln20_fu_401_p2,
    \ap_CS_fsm_reg[3]_0 ,
    \out_w_0_reg_299_reg[1] ,
    \out_h_0_reg_277_reg[1] ,
    select_ln29_fu_425_p3,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_0_0,
    zext_ln29_12_fu_381_p1,
    \out_w_0_reg_299_reg[0] ,
    \icmp_ln20_reg_874_reg[0] ,
    \and_ln29_reg_893_reg[0] ,
    \and_ln29_reg_893_reg[0]_0 ,
    p_i_25__5_0,
    p_i_25__5_1,
    ap_enable_reg_pp0_iter1,
    \out_w_0_reg_299_reg[0]_0 ,
    \icmp_ln21_reg_883_reg[0] );
  output [0:0]p_0;
  output \ap_CS_fsm_reg[3] ;
  output [3:0]D;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output \indvar_flatten_reg_288_reg[0] ;
  output \in_d_0_reg_320_reg[3] ;
  output icmp_ln20_fu_401_p2;
  output \ap_CS_fsm_reg[3]_0 ;
  output \out_w_0_reg_299_reg[1] ;
  output [0:0]\out_h_0_reg_277_reg[1] ;
  output [0:0]select_ln29_fu_425_p3;
  input ap_clk;
  input [2:0]Q;
  input [9:0]ram_reg_0;
  input [9:0]ram_reg_0_0;
  input [2:0]zext_ln29_12_fu_381_p1;
  input [0:0]\out_w_0_reg_299_reg[0] ;
  input [8:0]\icmp_ln20_reg_874_reg[0] ;
  input [3:0]\and_ln29_reg_893_reg[0] ;
  input [3:0]\and_ln29_reg_893_reg[0]_0 ;
  input [2:0]p_i_25__5_0;
  input [2:0]p_i_25__5_1;
  input ap_enable_reg_pp0_iter1;
  input \out_w_0_reg_299_reg[0]_0 ;
  input [6:0]\icmp_ln21_reg_883_reg[0] ;

  wire [3:0]D;
  wire [2:0]Q;
  wire \and_ln29_reg_893[0]_i_2_n_5 ;
  wire [3:0]\and_ln29_reg_893_reg[0] ;
  wire [3:0]\and_ln29_reg_893_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [1:1]ap_phi_mux_in_d_0_phi_fu_324_p4;
  wire [8:0]grp_pointwise_conv2d_fix_2_fu_576_input_r_address0;
  wire icmp_ln20_fu_401_p2;
  wire \icmp_ln20_reg_874[0]_i_2_n_5 ;
  wire [8:0]\icmp_ln20_reg_874_reg[0] ;
  wire \icmp_ln21_reg_883[0]_i_2_n_5 ;
  wire [6:0]\icmp_ln21_reg_883_reg[0] ;
  wire \in_d_0_reg_320_reg[3] ;
  wire \indvar_flatten_reg_288_reg[0] ;
  wire [0:0]\out_h_0_reg_277_reg[1] ;
  wire [0:0]\out_w_0_reg_299_reg[0] ;
  wire \out_w_0_reg_299_reg[0]_0 ;
  wire \out_w_0_reg_299_reg[1] ;
  wire [0:0]p_0;
  wire p_1;
  wire p_10;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_i_13__3_n_5;
  wire p_i_14__4_n_5;
  wire p_i_17__6_n_5;
  wire p_i_20__6_n_5;
  wire p_i_21__6_n_5;
  wire p_i_22__6_n_5;
  wire [2:0]p_i_25__5_0;
  wire [2:0]p_i_25__5_1;
  wire p_i_26__3_n_5;
  wire p_i_30__4_n_5;
  wire [9:0]ram_reg_0;
  wire [9:0]ram_reg_0_0;
  wire [6:0]select_ln24_8_fu_535_p3;
  wire [2:2]select_ln29_8_fu_463_p3;
  wire [0:0]select_ln29_fu_425_p3;
  wire [5:3]sub_ln29_3_fu_449_p2;
  wire [5:3]sub_ln29_fu_385_p2;
  wire [2:0]zext_ln24_3_fu_391_p1;
  wire [2:0]zext_ln29_12_fu_381_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000000000000A808)) 
    \and_ln29_reg_893[0]_i_1 
       (.I0(\and_ln29_reg_893[0]_i_2_n_5 ),
        .I1(\and_ln29_reg_893_reg[0] [3]),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(\and_ln29_reg_893_reg[0]_0 [3]),
        .I4(ap_phi_mux_in_d_0_phi_fu_324_p4),
        .I5(\indvar_flatten_reg_288_reg[0] ),
        .O(\in_d_0_reg_320_reg[3] ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \and_ln29_reg_893[0]_i_2 
       (.I0(\and_ln29_reg_893_reg[0] [2]),
        .I1(\and_ln29_reg_893_reg[0]_0 [2]),
        .I2(\and_ln29_reg_893_reg[0] [0]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\and_ln29_reg_893_reg[0]_0 [0]),
        .O(\and_ln29_reg_893[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \and_ln29_reg_893[0]_i_3 
       (.I0(\and_ln29_reg_893_reg[0]_0 [1]),
        .I1(\out_w_0_reg_299_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\out_w_0_reg_299_reg[0]_0 ),
        .I4(\and_ln29_reg_893_reg[0] [1]),
        .O(ap_phi_mux_in_d_0_phi_fu_324_p4));
  LUT4 #(
    .INIT(16'h0002)) 
    \icmp_ln20_reg_874[0]_i_1 
       (.I0(\icmp_ln20_reg_874[0]_i_2_n_5 ),
        .I1(\icmp_ln20_reg_874_reg[0] [0]),
        .I2(\icmp_ln20_reg_874_reg[0] [1]),
        .I3(\icmp_ln20_reg_874_reg[0] [2]),
        .O(icmp_ln20_fu_401_p2));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \icmp_ln20_reg_874[0]_i_2 
       (.I0(\icmp_ln20_reg_874_reg[0] [3]),
        .I1(\icmp_ln20_reg_874_reg[0] [4]),
        .I2(\icmp_ln20_reg_874_reg[0] [5]),
        .I3(\icmp_ln20_reg_874_reg[0] [6]),
        .I4(\icmp_ln20_reg_874_reg[0] [8]),
        .I5(\icmp_ln20_reg_874_reg[0] [7]),
        .O(\icmp_ln20_reg_874[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \icmp_ln21_reg_883[0]_i_1 
       (.I0(\icmp_ln21_reg_883[0]_i_2_n_5 ),
        .I1(\icmp_ln21_reg_883_reg[0] [0]),
        .I2(\icmp_ln21_reg_883_reg[0] [1]),
        .I3(\icmp_ln21_reg_883_reg[0] [2]),
        .O(\indvar_flatten_reg_288_reg[0] ));
  LUT4 #(
    .INIT(16'h4000)) 
    \icmp_ln21_reg_883[0]_i_2 
       (.I0(\icmp_ln21_reg_883_reg[0] [6]),
        .I1(\icmp_ln21_reg_883_reg[0] [5]),
        .I2(\icmp_ln21_reg_883_reg[0] [4]),
        .I3(\icmp_ln21_reg_883_reg[0] [3]),
        .O(\icmp_ln21_reg_883[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \in_d_0_reg_320[3]_i_2 
       (.I0(\out_w_0_reg_299_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\out_w_0_reg_299_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3[6],select_ln24_8_fu_535_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[3] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(\ap_CS_fsm_reg[3] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:10],p_0,grp_pointwise_conv2d_fix_2_fu_576_input_r_address0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hC33CAAAA)) 
    p_i_10__4
       (.I0(select_ln29_8_fu_463_p3),
        .I1(p_i_26__3_n_5),
        .I2(\out_w_0_reg_299_reg[1] ),
        .I3(\out_h_0_reg_277_reg[1] ),
        .I4(\in_d_0_reg_320_reg[3] ),
        .O(select_ln24_8_fu_535_p3[2]));
  LUT6 #(
    .INIT(64'h0F0F3C69A5A5963C)) 
    p_i_11__5
       (.I0(\in_d_0_reg_320_reg[3] ),
        .I1(zext_ln24_3_fu_391_p1[1]),
        .I2(zext_ln29_12_fu_381_p1[1]),
        .I3(zext_ln24_3_fu_391_p1[0]),
        .I4(\indvar_flatten_reg_288_reg[0] ),
        .I5(zext_ln29_12_fu_381_p1[0]),
        .O(select_ln24_8_fu_535_p3[1]));
  LUT6 #(
    .INIT(64'hAAAA55559A95656A)) 
    p_i_12__4
       (.I0(\in_d_0_reg_320_reg[3] ),
        .I1(p_i_25__5_0[0]),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(p_i_25__5_1[0]),
        .I4(zext_ln29_12_fu_381_p1[0]),
        .I5(\indvar_flatten_reg_288_reg[0] ),
        .O(select_ln24_8_fu_535_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    p_i_13__3
       (.I0(zext_ln29_12_fu_381_p1[0]),
        .I1(zext_ln29_12_fu_381_p1[1]),
        .I2(zext_ln29_12_fu_381_p1[2]),
        .I3(p_i_21__6_n_5),
        .O(p_i_13__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hA400)) 
    p_i_14__4
       (.I0(zext_ln29_12_fu_381_p1[1]),
        .I1(zext_ln29_12_fu_381_p1[2]),
        .I2(zext_ln29_12_fu_381_p1[0]),
        .I3(p_i_13__3_n_5),
        .O(p_i_14__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_i_15__6
       (.I0(zext_ln29_12_fu_381_p1[2]),
        .I1(zext_ln29_12_fu_381_p1[1]),
        .I2(zext_ln29_12_fu_381_p1[0]),
        .O(sub_ln29_3_fu_449_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    p_i_16__6
       (.I0(zext_ln29_12_fu_381_p1[1]),
        .I1(zext_ln29_12_fu_381_p1[0]),
        .I2(zext_ln29_12_fu_381_p1[2]),
        .O(sub_ln29_fu_385_p2[5]));
  LUT6 #(
    .INIT(64'h0000000EE0000000)) 
    p_i_17__6
       (.I0(p_i_26__3_n_5),
        .I1(\out_w_0_reg_299_reg[1] ),
        .I2(\indvar_flatten_reg_288_reg[0] ),
        .I3(zext_ln29_12_fu_381_p1[1]),
        .I4(zext_ln29_12_fu_381_p1[0]),
        .I5(zext_ln29_12_fu_381_p1[2]),
        .O(p_i_17__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h70)) 
    p_i_18__6
       (.I0(zext_ln29_12_fu_381_p1[2]),
        .I1(zext_ln29_12_fu_381_p1[0]),
        .I2(zext_ln29_12_fu_381_p1[1]),
        .O(sub_ln29_3_fu_449_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    p_i_19__7
       (.I0(zext_ln29_12_fu_381_p1[0]),
        .I1(zext_ln29_12_fu_381_p1[2]),
        .I2(zext_ln29_12_fu_381_p1[1]),
        .O(sub_ln29_fu_385_p2[4]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__6
       (.I0(\out_w_0_reg_299_reg[0] ),
        .I1(icmp_ln20_fu_401_p2),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h4C32441244120000)) 
    p_i_20__6
       (.I0(zext_ln29_12_fu_381_p1[2]),
        .I1(zext_ln29_12_fu_381_p1[0]),
        .I2(zext_ln29_12_fu_381_p1[1]),
        .I3(\indvar_flatten_reg_288_reg[0] ),
        .I4(\out_w_0_reg_299_reg[1] ),
        .I5(p_i_26__3_n_5),
        .O(p_i_20__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h888EEEE8)) 
    p_i_21__6
       (.I0(p_i_30__4_n_5),
        .I1(zext_ln24_3_fu_391_p1[2]),
        .I2(zext_ln29_12_fu_381_p1[1]),
        .I3(zext_ln29_12_fu_381_p1[0]),
        .I4(zext_ln29_12_fu_381_p1[2]),
        .O(p_i_21__6_n_5));
  LUT6 #(
    .INIT(64'h8888888EEEEEEEE8)) 
    p_i_22__6
       (.I0(p_i_26__3_n_5),
        .I1(\out_w_0_reg_299_reg[1] ),
        .I2(\indvar_flatten_reg_288_reg[0] ),
        .I3(zext_ln29_12_fu_381_p1[1]),
        .I4(zext_ln29_12_fu_381_p1[0]),
        .I5(zext_ln29_12_fu_381_p1[2]),
        .O(p_i_22__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    p_i_23__6
       (.I0(zext_ln29_12_fu_381_p1[2]),
        .I1(zext_ln29_12_fu_381_p1[1]),
        .I2(zext_ln29_12_fu_381_p1[0]),
        .O(sub_ln29_fu_385_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h70)) 
    p_i_24__4
       (.I0(zext_ln29_12_fu_381_p1[1]),
        .I1(zext_ln29_12_fu_381_p1[2]),
        .I2(zext_ln29_12_fu_381_p1[0]),
        .O(sub_ln29_3_fu_449_p2[3]));
  LUT6 #(
    .INIT(64'h06F906F906F909F6)) 
    p_i_25__5
       (.I0(zext_ln24_3_fu_391_p1[2]),
        .I1(p_i_30__4_n_5),
        .I2(\indvar_flatten_reg_288_reg[0] ),
        .I3(zext_ln29_12_fu_381_p1[2]),
        .I4(zext_ln29_12_fu_381_p1[1]),
        .I5(zext_ln29_12_fu_381_p1[0]),
        .O(select_ln29_8_fu_463_p3));
  LUT5 #(
    .INIT(32'h109B12CC)) 
    p_i_26__3
       (.I0(select_ln29_fu_425_p3),
        .I1(\indvar_flatten_reg_288_reg[0] ),
        .I2(zext_ln24_3_fu_391_p1[1]),
        .I3(zext_ln29_12_fu_381_p1[1]),
        .I4(zext_ln29_12_fu_381_p1[0]),
        .O(p_i_26__3_n_5));
  LUT6 #(
    .INIT(64'h000057F70000A808)) 
    p_i_27__5
       (.I0(select_ln29_fu_425_p3),
        .I1(p_i_25__5_1[1]),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(p_i_25__5_0[1]),
        .I4(\indvar_flatten_reg_288_reg[0] ),
        .I5(zext_ln24_3_fu_391_p1[2]),
        .O(\out_w_0_reg_299_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_28__3
       (.I0(p_i_25__5_0[1]),
        .I1(\out_w_0_reg_299_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\out_w_0_reg_299_reg[0]_0 ),
        .I4(p_i_25__5_1[1]),
        .O(zext_ln24_3_fu_391_p1[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_29__5
       (.I0(p_i_25__5_0[0]),
        .I1(\out_w_0_reg_299_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\out_w_0_reg_299_reg[0]_0 ),
        .I4(p_i_25__5_1[0]),
        .O(zext_ln24_3_fu_391_p1[0]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_2__5
       (.I0(\and_ln29_reg_893_reg[0] [3]),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(\and_ln29_reg_893_reg[0]_0 [3]),
        .I3(\in_d_0_reg_320_reg[3] ),
        .I4(\indvar_flatten_reg_288_reg[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB800FFB8FF000000)) 
    p_i_30__4
       (.I0(p_i_25__5_0[0]),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(p_i_25__5_1[0]),
        .I3(zext_ln24_3_fu_391_p1[1]),
        .I4(zext_ln29_12_fu_381_p1[1]),
        .I5(zext_ln29_12_fu_381_p1[0]),
        .O(p_i_30__4_n_5));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_31__4
       (.I0(p_i_25__5_0[2]),
        .I1(\out_w_0_reg_299_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\out_w_0_reg_299_reg[0]_0 ),
        .I4(p_i_25__5_1[2]),
        .O(zext_ln24_3_fu_391_p1[2]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_3__4
       (.I0(\and_ln29_reg_893_reg[0] [2]),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(\and_ln29_reg_893_reg[0]_0 [2]),
        .I3(\in_d_0_reg_320_reg[3] ),
        .I4(\indvar_flatten_reg_288_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_4__5
       (.I0(\and_ln29_reg_893_reg[0] [1]),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(\and_ln29_reg_893_reg[0]_0 [1]),
        .I3(\in_d_0_reg_320_reg[3] ),
        .I4(\indvar_flatten_reg_288_reg[0] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_5__4
       (.I0(\and_ln29_reg_893_reg[0] [0]),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(\and_ln29_reg_893_reg[0]_0 [0]),
        .I3(\in_d_0_reg_320_reg[3] ),
        .I4(\indvar_flatten_reg_288_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    p_i_6__8
       (.I0(p_i_13__3_n_5),
        .I1(zext_ln29_12_fu_381_p1[0]),
        .I2(zext_ln29_12_fu_381_p1[2]),
        .I3(zext_ln29_12_fu_381_p1[1]),
        .I4(\indvar_flatten_reg_288_reg[0] ),
        .I5(\in_d_0_reg_320_reg[3] ),
        .O(select_ln24_8_fu_535_p3[6]));
  LUT6 #(
    .INIT(64'h303FC5CACFC0C5CA)) 
    p_i_7__4
       (.I0(p_i_14__4_n_5),
        .I1(sub_ln29_3_fu_449_p2[5]),
        .I2(\indvar_flatten_reg_288_reg[0] ),
        .I3(sub_ln29_fu_385_p2[5]),
        .I4(\in_d_0_reg_320_reg[3] ),
        .I5(p_i_17__6_n_5),
        .O(select_ln24_8_fu_535_p3[5]));
  LUT6 #(
    .INIT(64'h303FC5CACFC0C5CA)) 
    p_i_8__4
       (.I0(p_i_13__3_n_5),
        .I1(sub_ln29_3_fu_449_p2[4]),
        .I2(\indvar_flatten_reg_288_reg[0] ),
        .I3(sub_ln29_fu_385_p2[4]),
        .I4(\in_d_0_reg_320_reg[3] ),
        .I5(p_i_20__6_n_5),
        .O(select_ln24_8_fu_535_p3[4]));
  LUT6 #(
    .INIT(64'h333CCC3CFF5A005A)) 
    p_i_9__4
       (.I0(p_i_21__6_n_5),
        .I1(p_i_22__6_n_5),
        .I2(sub_ln29_fu_385_p2[3]),
        .I3(\indvar_flatten_reg_288_reg[0] ),
        .I4(sub_ln29_3_fu_449_p2[3]),
        .I5(\in_d_0_reg_320_reg[3] ),
        .O(select_ln24_8_fu_535_p3[3]));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_100__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0[2]),
        .I1(Q[1]),
        .I2(ram_reg_0[2]),
        .I3(ram_reg_0_0[2]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_3));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_103__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0[1]),
        .I1(Q[1]),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_0_0[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_2));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_106__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0[0]),
        .I1(Q[1]),
        .I2(ram_reg_0[0]),
        .I3(ram_reg_0_0[0]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_1));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    ram_reg_0_i_35
       (.I0(p_0),
        .I1(ram_reg_0[9]),
        .I2(ram_reg_0_0[9]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(p_10));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_82__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg_0[8]),
        .I3(ram_reg_0_0[8]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_9));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_85__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg_0[7]),
        .I3(ram_reg_0_0[7]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_8));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_88__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg_0[6]),
        .I3(ram_reg_0_0[6]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_7));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_91__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg_0[5]),
        .I3(ram_reg_0_0[5]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_6));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_94__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg_0[4]),
        .I3(ram_reg_0_0[4]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_5));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_97__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_input_r_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg_0[3]),
        .I3(ram_reg_0_0[3]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_4));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \select_ln24_7_reg_909[1]_i_2 
       (.I0(p_i_25__5_1[0]),
        .I1(\out_w_0_reg_299_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\out_w_0_reg_299_reg[0] ),
        .I4(p_i_25__5_0[0]),
        .I5(\indvar_flatten_reg_288_reg[0] ),
        .O(select_ln29_fu_425_p3));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \select_ln29_7_reg_888[2]_i_1 
       (.I0(\indvar_flatten_reg_288_reg[0] ),
        .I1(zext_ln29_12_fu_381_p1[1]),
        .I2(zext_ln29_12_fu_381_p1[0]),
        .I3(zext_ln29_12_fu_381_p1[2]),
        .O(\out_h_0_reg_277_reg[1] ));
endmodule

(* ORIG_REF_NAME = "network_mac_muladd_4ns_9ns_9s_12_1_1" *) 
module design_1_network_0_0_network_mac_muladd_4ns_9ns_9s_12_1_1
   (input_r_address0,
    E,
    \in_d_reg_1202_reg[1] ,
    icmp_ln21_fu_565_p2,
    in_d_0_reg_4580,
    ap_enable_reg_pp0_iter1_reg,
    DI,
    \select_ln24_4_reg_1191_reg[1] ,
    icmp_ln20_fu_547_p2,
    ap_phi_mux_in_d_0_phi_fu_462_p4,
    ap_clk,
    Q,
    p_i_32__0,
    p,
    p_0,
    \icmp_ln20_reg_1156_reg[0] ,
    ap_enable_reg_pp0_iter1_0,
    \out_w_0_reg_437_reg[0] ,
    \select_ln24_3_reg_1185_reg[3] ,
    \select_ln24_3_reg_1185_reg[3]_0 ,
    \icmp_ln21_reg_1165_reg[0] );
  output [11:0]input_r_address0;
  output [0:0]E;
  output \in_d_reg_1202_reg[1] ;
  output icmp_ln21_fu_565_p2;
  output in_d_0_reg_4580;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]DI;
  output \select_ln24_4_reg_1191_reg[1] ;
  output icmp_ln20_fu_547_p2;
  output [3:0]ap_phi_mux_in_d_0_phi_fu_462_p4;
  input ap_clk;
  input [3:0]Q;
  input [3:0]p_i_32__0;
  input [3:0]p;
  input [0:0]p_0;
  input [10:0]\icmp_ln20_reg_1156_reg[0] ;
  input ap_enable_reg_pp0_iter1_0;
  input \out_w_0_reg_437_reg[0] ;
  input [3:0]\select_ln24_3_reg_1185_reg[3] ;
  input [3:0]\select_ln24_3_reg_1185_reg[3]_0 ;
  input [7:0]\icmp_ln21_reg_1165_reg[0] ;

  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire [3:0]ap_phi_mux_in_d_0_phi_fu_462_p4;
  wire icmp_ln20_fu_547_p2;
  wire [10:0]\icmp_ln20_reg_1156_reg[0] ;
  wire icmp_ln21_fu_565_p2;
  wire [7:0]\icmp_ln21_reg_1165_reg[0] ;
  wire in_d_0_reg_4580;
  wire \in_d_reg_1202_reg[1] ;
  wire [11:0]input_r_address0;
  wire \out_w_0_reg_437_reg[0] ;
  wire [3:0]p;
  wire [0:0]p_0;
  wire [3:0]p_i_32__0;
  wire [3:0]\select_ln24_3_reg_1185_reg[3] ;
  wire [3:0]\select_ln24_3_reg_1185_reg[3]_0 ;
  wire \select_ln24_4_reg_1191_reg[1] ;

  design_1_network_0_0_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11 network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11_U
       (.DI(DI),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_phi_mux_in_d_0_phi_fu_462_p4(ap_phi_mux_in_d_0_phi_fu_462_p4),
        .icmp_ln20_fu_547_p2(icmp_ln20_fu_547_p2),
        .\icmp_ln20_reg_1156_reg[0] (in_d_0_reg_4580),
        .\icmp_ln20_reg_1156_reg[0]_0 (\icmp_ln20_reg_1156_reg[0] ),
        .\icmp_ln21_reg_1165_reg[0] (\icmp_ln21_reg_1165_reg[0] ),
        .\in_d_reg_1202_reg[1] (\in_d_reg_1202_reg[1] ),
        .\indvar_flatten_reg_426_reg[0] (icmp_ln21_fu_565_p2),
        .input_r_address0(input_r_address0),
        .\out_w_0_reg_437_reg[0] (\out_w_0_reg_437_reg[0] ),
        .p_0(p),
        .p_1(p_0),
        .p_i_32__0_0(p_i_32__0),
        .\select_ln24_3_reg_1185_reg[3] (\select_ln24_3_reg_1185_reg[3] ),
        .\select_ln24_3_reg_1185_reg[3]_0 (\select_ln24_3_reg_1185_reg[3]_0 ),
        .\select_ln24_4_reg_1191_reg[1] (\select_ln24_4_reg_1191_reg[1] ));
endmodule

(* ORIG_REF_NAME = "network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11" *) 
module design_1_network_0_0_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11
   (input_r_address0,
    E,
    \in_d_reg_1202_reg[1] ,
    \indvar_flatten_reg_426_reg[0] ,
    \icmp_ln20_reg_1156_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    DI,
    \select_ln24_4_reg_1191_reg[1] ,
    icmp_ln20_fu_547_p2,
    ap_phi_mux_in_d_0_phi_fu_462_p4,
    ap_clk,
    Q,
    p_i_32__0_0,
    p_0,
    p_1,
    \icmp_ln20_reg_1156_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_0,
    \out_w_0_reg_437_reg[0] ,
    \select_ln24_3_reg_1185_reg[3] ,
    \select_ln24_3_reg_1185_reg[3]_0 ,
    \icmp_ln21_reg_1165_reg[0] );
  output [11:0]input_r_address0;
  output [0:0]E;
  output \in_d_reg_1202_reg[1] ;
  output \indvar_flatten_reg_426_reg[0] ;
  output \icmp_ln20_reg_1156_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]DI;
  output \select_ln24_4_reg_1191_reg[1] ;
  output icmp_ln20_fu_547_p2;
  output [3:0]ap_phi_mux_in_d_0_phi_fu_462_p4;
  input ap_clk;
  input [3:0]Q;
  input [3:0]p_i_32__0_0;
  input [3:0]p_0;
  input [0:0]p_1;
  input [10:0]\icmp_ln20_reg_1156_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1_0;
  input \out_w_0_reg_437_reg[0] ;
  input [3:0]\select_ln24_3_reg_1185_reg[3] ;
  input [3:0]\select_ln24_3_reg_1185_reg[3]_0 ;
  input [7:0]\icmp_ln21_reg_1165_reg[0] ;

  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire [8:0]add_ln29_fu_541_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire [3:0]ap_phi_mux_in_d_0_phi_fu_462_p4;
  wire icmp_ln20_fu_547_p2;
  wire \icmp_ln20_reg_1156[0]_i_2__0_n_5 ;
  wire \icmp_ln20_reg_1156_reg[0] ;
  wire [10:0]\icmp_ln20_reg_1156_reg[0]_0 ;
  wire \icmp_ln21_reg_1165[0]_i_2__0_n_5 ;
  wire [7:0]\icmp_ln21_reg_1165_reg[0] ;
  wire \in_d_reg_1202_reg[1] ;
  wire \indvar_flatten_reg_426_reg[0] ;
  wire [11:0]input_r_address0;
  wire \out_w_0_reg_437_reg[0] ;
  wire [3:0]p_0;
  wire [0:0]p_1;
  wire p_i_10__3_n_5;
  wire p_i_11__4_n_5;
  wire p_i_12__3_n_5;
  wire p_i_13__7_n_5;
  wire p_i_15__8_n_5;
  wire p_i_16__8_n_5;
  wire p_i_17__9_n_5;
  wire p_i_18__9_n_5;
  wire p_i_19__6_n_5;
  wire p_i_20__5_n_5;
  wire p_i_21__5_n_5;
  wire p_i_22__5_n_6;
  wire p_i_22__5_n_7;
  wire p_i_22__5_n_8;
  wire p_i_23__5_n_5;
  wire p_i_24__6_n_5;
  wire p_i_25__4_n_5;
  wire p_i_26__6_n_5;
  wire p_i_27__4_n_5;
  wire p_i_28__6_n_5;
  wire [3:0]p_i_32__0_0;
  wire p_i_32__0_n_5;
  wire p_i_32__0_n_6;
  wire p_i_32__0_n_7;
  wire p_i_32__0_n_8;
  wire p_i_33__1_n_5;
  wire p_i_37__0_n_5;
  wire p_i_38__1_n_5;
  wire p_i_39__0_n_5;
  wire p_i_40_n_5;
  wire p_i_41__0_n_5;
  wire p_i_6__3_n_12;
  wire p_i_7__3_n_10;
  wire p_i_7__3_n_11;
  wire p_i_7__3_n_12;
  wire p_i_7__3_n_5;
  wire p_i_7__3_n_6;
  wire p_i_7__3_n_7;
  wire p_i_7__3_n_8;
  wire p_i_7__3_n_9;
  wire p_i_8__3_n_10;
  wire p_i_8__3_n_11;
  wire p_i_8__3_n_12;
  wire p_i_8__3_n_5;
  wire p_i_8__3_n_6;
  wire p_i_8__3_n_7;
  wire p_i_8__3_n_8;
  wire p_i_8__3_n_9;
  wire p_i_9__3_n_5;
  wire [3:0]select_ln24_3_fu_663_p3;
  wire [3:0]\select_ln24_3_reg_1185_reg[3] ;
  wire [3:0]\select_ln24_3_reg_1185_reg[3]_0 ;
  wire \select_ln24_4_reg_1191_reg[1] ;
  wire [3:2]select_ln29_fu_571_p3;
  wire [7:4]sub_ln29_fu_531_p2;
  wire [0:0]zext_ln24_fu_537_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_i_6__3_CO_UNCONNECTED;
  wire [3:1]NLW_p_i_6__3_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000004)) 
    \and_ln29_reg_1175[0]_i_1__0 
       (.I0(ap_phi_mux_in_d_0_phi_fu_462_p4[1]),
        .I1(ap_phi_mux_in_d_0_phi_fu_462_p4[3]),
        .I2(ap_phi_mux_in_d_0_phi_fu_462_p4[2]),
        .I3(ap_phi_mux_in_d_0_phi_fu_462_p4[0]),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(\in_d_reg_1202_reg[1] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \icmp_ln20_reg_1156[0]_i_1 
       (.I0(\icmp_ln20_reg_1156_reg[0]_0 [10]),
        .I1(\icmp_ln20_reg_1156_reg[0]_0 [6]),
        .I2(\icmp_ln20_reg_1156[0]_i_2__0_n_5 ),
        .I3(\icmp_ln20_reg_1156_reg[0]_0 [8]),
        .I4(\icmp_ln20_reg_1156_reg[0]_0 [7]),
        .I5(\icmp_ln20_reg_1156_reg[0]_0 [9]),
        .O(icmp_ln20_fu_547_p2));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \icmp_ln20_reg_1156[0]_i_2__0 
       (.I0(\icmp_ln20_reg_1156_reg[0]_0 [3]),
        .I1(\icmp_ln20_reg_1156_reg[0]_0 [0]),
        .I2(\icmp_ln20_reg_1156_reg[0]_0 [1]),
        .I3(\icmp_ln20_reg_1156_reg[0]_0 [2]),
        .I4(\icmp_ln20_reg_1156_reg[0]_0 [5]),
        .I5(\icmp_ln20_reg_1156_reg[0]_0 [4]),
        .O(\icmp_ln20_reg_1156[0]_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln21_reg_1165[0]_i_1__0 
       (.I0(\icmp_ln21_reg_1165_reg[0] [0]),
        .I1(\icmp_ln21_reg_1165_reg[0] [1]),
        .I2(\icmp_ln21_reg_1165_reg[0] [2]),
        .I3(\icmp_ln21_reg_1165_reg[0] [7]),
        .I4(\icmp_ln21_reg_1165[0]_i_2__0_n_5 ),
        .O(\indvar_flatten_reg_426_reg[0] ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \icmp_ln21_reg_1165[0]_i_2__0 
       (.I0(\icmp_ln21_reg_1165_reg[0] [6]),
        .I1(\icmp_ln21_reg_1165_reg[0] [3]),
        .I2(\icmp_ln21_reg_1165_reg[0] [5]),
        .I3(\icmp_ln21_reg_1165_reg[0] [4]),
        .O(\icmp_ln21_reg_1165[0]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \in_d_0_reg_458[3]_i_2 
       (.I0(\out_w_0_reg_437_reg[0] ),
        .I1(p_1),
        .I2(ap_enable_reg_pp0_iter1_0),
        .O(\icmp_ln20_reg_1156_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln24_3_fu_663_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_6__3_n_12,p_i_7__3_n_9,p_i_7__3_n_10,p_i_7__3_n_11,p_i_7__3_n_12,p_i_8__3_n_9,p_i_8__3_n_10,p_i_8__3_n_11,p_i_8__3_n_12}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:12],input_r_address0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_10__3
       (.I0(p_i_23__5_n_5),
        .I1(\in_d_reg_1202_reg[1] ),
        .I2(p_i_24__6_n_5),
        .I3(add_ln29_fu_541_p2[7]),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(p_i_10__3_n_5));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_11__4
       (.I0(p_i_25__4_n_5),
        .I1(\in_d_reg_1202_reg[1] ),
        .I2(p_i_26__6_n_5),
        .I3(add_ln29_fu_541_p2[6]),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(p_i_11__4_n_5));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_12__3
       (.I0(p_i_27__4_n_5),
        .I1(\in_d_reg_1202_reg[1] ),
        .I2(p_i_28__6_n_5),
        .I3(add_ln29_fu_541_p2[5]),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(p_i_12__3_n_5));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    p_i_13__7
       (.I0(p_0[3]),
        .I1(p_0[0]),
        .I2(\indvar_flatten_reg_426_reg[0] ),
        .I3(sub_ln29_fu_531_p2[4]),
        .I4(\in_d_reg_1202_reg[1] ),
        .I5(add_ln29_fu_541_p2[4]),
        .O(p_i_13__7_n_5));
  LUT4 #(
    .INIT(16'h6A00)) 
    p_i_14__6
       (.I0(select_ln29_fu_571_p3[3]),
        .I1(select_ln29_fu_571_p3[2]),
        .I2(\select_ln24_4_reg_1191_reg[1] ),
        .I3(\in_d_reg_1202_reg[1] ),
        .O(DI));
  LUT6 #(
    .INIT(64'hFF1B00E400000000)) 
    p_i_15__8
       (.I0(\icmp_ln20_reg_1156_reg[0] ),
        .I1(p_i_32__0_0[2]),
        .I2(Q[2]),
        .I3(\indvar_flatten_reg_426_reg[0] ),
        .I4(\select_ln24_4_reg_1191_reg[1] ),
        .I5(\in_d_reg_1202_reg[1] ),
        .O(p_i_15__8_n_5));
  LUT6 #(
    .INIT(64'hFF1B00E400000000)) 
    p_i_16__8
       (.I0(\icmp_ln20_reg_1156_reg[0] ),
        .I1(p_i_32__0_0[1]),
        .I2(Q[1]),
        .I3(\indvar_flatten_reg_426_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(\in_d_reg_1202_reg[1] ),
        .O(p_i_16__8_n_5));
  LUT5 #(
    .INIT(32'h8A8A88AA)) 
    p_i_17__9
       (.I0(\in_d_reg_1202_reg[1] ),
        .I1(\indvar_flatten_reg_426_reg[0] ),
        .I2(Q[0]),
        .I3(p_i_32__0_0[0]),
        .I4(\icmp_ln20_reg_1156_reg[0] ),
        .O(p_i_17__9_n_5));
  LUT6 #(
    .INIT(64'h878787B4B4B487B4)) 
    p_i_18__9
       (.I0(p_0[2]),
        .I1(\indvar_flatten_reg_426_reg[0] ),
        .I2(DI),
        .I3(add_ln29_fu_541_p2[3]),
        .I4(\in_d_reg_1202_reg[1] ),
        .I5(p_i_33__1_n_5),
        .O(p_i_18__9_n_5));
  LUT6 #(
    .INIT(64'hAA9955669A9A5656)) 
    p_i_19__6
       (.I0(p_i_15__8_n_5),
        .I1(\indvar_flatten_reg_426_reg[0] ),
        .I2(add_ln29_fu_541_p2[2]),
        .I3(p_0[0]),
        .I4(p_0[1]),
        .I5(\in_d_reg_1202_reg[1] ),
        .O(p_i_19__6_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__10
       (.I0(p_1),
        .I1(icmp_ln20_fu_547_p2),
        .O(E));
  LUT5 #(
    .INIT(32'h99669A56)) 
    p_i_20__5
       (.I0(p_i_16__8_n_5),
        .I1(\indvar_flatten_reg_426_reg[0] ),
        .I2(add_ln29_fu_541_p2[1]),
        .I3(p_0[0]),
        .I4(\in_d_reg_1202_reg[1] ),
        .O(p_i_20__5_n_5));
  LUT6 #(
    .INIT(64'hFF00FF001BFF1B00)) 
    p_i_21__5
       (.I0(\icmp_ln20_reg_1156_reg[0] ),
        .I1(p_i_32__0_0[0]),
        .I2(Q[0]),
        .I3(\in_d_reg_1202_reg[1] ),
        .I4(add_ln29_fu_541_p2[0]),
        .I5(\indvar_flatten_reg_426_reg[0] ),
        .O(p_i_21__5_n_5));
  CARRY4 p_i_22__5
       (.CI(p_i_32__0_n_5),
        .CO({add_ln29_fu_541_p2[8],p_i_22__5_n_6,p_i_22__5_n_7,p_i_22__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln29_fu_541_p2[7:4]),
        .S({sub_ln29_fu_531_p2[7:5],p_i_37__0_n_5}));
  LUT3 #(
    .INIT(8'h1F)) 
    p_i_23__5
       (.I0(p_0[2]),
        .I1(p_0[1]),
        .I2(p_0[3]),
        .O(p_i_23__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h81FFFFFF)) 
    p_i_24__6
       (.I0(p_0[1]),
        .I1(p_0[0]),
        .I2(p_0[2]),
        .I3(p_0[3]),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(p_i_24__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h45BB)) 
    p_i_25__4
       (.I0(p_0[1]),
        .I1(p_0[3]),
        .I2(p_0[0]),
        .I3(p_0[2]),
        .O(p_i_25__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h9E0FFFFF)) 
    p_i_26__6
       (.I0(p_0[0]),
        .I1(p_0[1]),
        .I2(p_0[2]),
        .I3(p_0[3]),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(p_i_26__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hF30D)) 
    p_i_27__4
       (.I0(p_0[2]),
        .I1(p_0[0]),
        .I2(p_0[3]),
        .I3(p_0[1]),
        .O(p_i_27__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hE363FFFF)) 
    p_i_28__6
       (.I0(p_0[0]),
        .I1(p_0[1]),
        .I2(p_0[3]),
        .I3(p_0[2]),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(p_i_28__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    p_i_29__4
       (.I0(p_0[2]),
        .I1(p_0[1]),
        .I2(p_0[3]),
        .I3(p_0[0]),
        .O(sub_ln29_fu_531_p2[4]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_2__4
       (.I0(\select_ln24_3_reg_1185_reg[3] [3]),
        .I1(\icmp_ln20_reg_1156_reg[0] ),
        .I2(\select_ln24_3_reg_1185_reg[3]_0 [3]),
        .I3(\in_d_reg_1202_reg[1] ),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(select_ln24_3_fu_663_p3[3]));
  LUT6 #(
    .INIT(64'h00000000FF08F700)) 
    p_i_30__3
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(p_1),
        .I2(\out_w_0_reg_437_reg[0] ),
        .I3(p_i_32__0_0[3]),
        .I4(Q[3]),
        .I5(\indvar_flatten_reg_426_reg[0] ),
        .O(select_ln29_fu_571_p3[3]));
  LUT6 #(
    .INIT(64'h00000000FF08F700)) 
    p_i_31__3
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(p_1),
        .I2(\out_w_0_reg_437_reg[0] ),
        .I3(p_i_32__0_0[2]),
        .I4(Q[2]),
        .I5(\indvar_flatten_reg_426_reg[0] ),
        .O(select_ln29_fu_571_p3[2]));
  CARRY4 p_i_32__0
       (.CI(1'b0),
        .CO({p_i_32__0_n_5,p_i_32__0_n_6,p_i_32__0_n_7,p_i_32__0_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_33__1_n_5,p_i_38__1_n_5,p_0[0],1'b0}),
        .O(add_ln29_fu_541_p2[3:0]),
        .S({p_i_39__0_n_5,p_i_40_n_5,p_i_41__0_n_5,zext_ln24_fu_537_p1}));
  LUT3 #(
    .INIT(8'h1E)) 
    p_i_33__1
       (.I0(p_0[0]),
        .I1(p_0[1]),
        .I2(p_0[2]),
        .O(p_i_33__1_n_5));
  LUT3 #(
    .INIT(8'hA8)) 
    p_i_34__0
       (.I0(p_0[3]),
        .I1(p_0[1]),
        .I2(p_0[2]),
        .O(sub_ln29_fu_531_p2[7]));
  LUT4 #(
    .INIT(16'hAA58)) 
    p_i_35
       (.I0(p_0[2]),
        .I1(p_0[0]),
        .I2(p_0[3]),
        .I3(p_0[1]),
        .O(sub_ln29_fu_531_p2[6]));
  LUT4 #(
    .INIT(16'h6564)) 
    p_i_36__0
       (.I0(p_0[1]),
        .I1(p_0[3]),
        .I2(p_0[0]),
        .I3(p_0[2]),
        .O(sub_ln29_fu_531_p2[5]));
  LUT4 #(
    .INIT(16'hF01E)) 
    p_i_37__0
       (.I0(p_0[2]),
        .I1(p_0[1]),
        .I2(p_0[3]),
        .I3(p_0[0]),
        .O(p_i_37__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_38__1
       (.I0(p_0[0]),
        .I1(p_0[1]),
        .O(p_i_38__1_n_5));
  LUT6 #(
    .INIT(64'hA9A9A95656A95656)) 
    p_i_39__0
       (.I0(p_0[2]),
        .I1(p_0[1]),
        .I2(p_0[0]),
        .I3(\icmp_ln20_reg_1156_reg[0] ),
        .I4(p_i_32__0_0[3]),
        .I5(Q[3]),
        .O(p_i_39__0_n_5));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_3__3
       (.I0(\select_ln24_3_reg_1185_reg[3] [2]),
        .I1(\icmp_ln20_reg_1156_reg[0] ),
        .I2(\select_ln24_3_reg_1185_reg[3]_0 [2]),
        .I3(\in_d_reg_1202_reg[1] ),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(select_ln24_3_fu_663_p3[2]));
  LUT5 #(
    .INIT(32'h99966966)) 
    p_i_40
       (.I0(p_0[1]),
        .I1(p_0[0]),
        .I2(\icmp_ln20_reg_1156_reg[0] ),
        .I3(p_i_32__0_0[2]),
        .I4(Q[2]),
        .O(p_i_40_n_5));
  LUT6 #(
    .INIT(64'h5555AA6A5595AAAA)) 
    p_i_41__0
       (.I0(p_0[0]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(p_1),
        .I3(\out_w_0_reg_437_reg[0] ),
        .I4(p_i_32__0_0[1]),
        .I5(Q[1]),
        .O(p_i_41__0_n_5));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_42__0
       (.I0(Q[0]),
        .I1(p_i_32__0_0[0]),
        .I2(\out_w_0_reg_437_reg[0] ),
        .I3(p_1),
        .I4(ap_enable_reg_pp0_iter1_0),
        .O(zext_ln24_fu_537_p1));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_4__4
       (.I0(\select_ln24_3_reg_1185_reg[3] [1]),
        .I1(\icmp_ln20_reg_1156_reg[0] ),
        .I2(\select_ln24_3_reg_1185_reg[3]_0 [1]),
        .I3(\in_d_reg_1202_reg[1] ),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(select_ln24_3_fu_663_p3[1]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_5__3
       (.I0(\select_ln24_3_reg_1185_reg[3] [0]),
        .I1(\icmp_ln20_reg_1156_reg[0] ),
        .I2(\select_ln24_3_reg_1185_reg[3]_0 [0]),
        .I3(\in_d_reg_1202_reg[1] ),
        .I4(\indvar_flatten_reg_426_reg[0] ),
        .O(select_ln24_3_fu_663_p3[0]));
  CARRY4 p_i_6__3
       (.CI(p_i_7__3_n_5),
        .CO(NLW_p_i_6__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_i_6__3_O_UNCONNECTED[3:1],p_i_6__3_n_12}),
        .S({1'b0,1'b0,1'b0,p_i_9__3_n_5}));
  CARRY4 p_i_7__3
       (.CI(p_i_8__3_n_5),
        .CO({p_i_7__3_n_5,p_i_7__3_n_6,p_i_7__3_n_7,p_i_7__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({p_i_7__3_n_9,p_i_7__3_n_10,p_i_7__3_n_11,p_i_7__3_n_12}),
        .S({p_i_10__3_n_5,p_i_11__4_n_5,p_i_12__3_n_5,p_i_13__7_n_5}));
  CARRY4 p_i_8__3
       (.CI(1'b0),
        .CO({p_i_8__3_n_5,p_i_8__3_n_6,p_i_8__3_n_7,p_i_8__3_n_8}),
        .CYINIT(1'b0),
        .DI({DI,p_i_15__8_n_5,p_i_16__8_n_5,p_i_17__9_n_5}),
        .O({p_i_8__3_n_9,p_i_8__3_n_10,p_i_8__3_n_11,p_i_8__3_n_12}),
        .S({p_i_18__9_n_5,p_i_19__6_n_5,p_i_20__5_n_5,p_i_21__5_n_5}));
  LUT3 #(
    .INIT(8'h04)) 
    p_i_9__3
       (.I0(\in_d_reg_1202_reg[1] ),
        .I1(add_ln29_fu_541_p2[8]),
        .I2(\indvar_flatten_reg_426_reg[0] ),
        .O(p_i_9__3_n_5));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln24_3_reg_1185[0]_i_1 
       (.I0(\select_ln24_3_reg_1185_reg[3]_0 [0]),
        .I1(\out_w_0_reg_437_reg[0] ),
        .I2(p_1),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(\select_ln24_3_reg_1185_reg[3] [0]),
        .O(ap_phi_mux_in_d_0_phi_fu_462_p4[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln24_3_reg_1185[1]_i_1 
       (.I0(\select_ln24_3_reg_1185_reg[3]_0 [1]),
        .I1(\out_w_0_reg_437_reg[0] ),
        .I2(p_1),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(\select_ln24_3_reg_1185_reg[3] [1]),
        .O(ap_phi_mux_in_d_0_phi_fu_462_p4[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln24_3_reg_1185[2]_i_1 
       (.I0(\select_ln24_3_reg_1185_reg[3]_0 [2]),
        .I1(\out_w_0_reg_437_reg[0] ),
        .I2(p_1),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(\select_ln24_3_reg_1185_reg[3] [2]),
        .O(ap_phi_mux_in_d_0_phi_fu_462_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln24_3_reg_1185[3]_i_2 
       (.I0(\select_ln24_3_reg_1185_reg[3]_0 [3]),
        .I1(\out_w_0_reg_437_reg[0] ),
        .I2(p_1),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(\select_ln24_3_reg_1185_reg[3] [3]),
        .O(ap_phi_mux_in_d_0_phi_fu_462_p4[3]));
  LUT6 #(
    .INIT(64'h00000000FF08F700)) 
    \select_ln24_4_reg_1191[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(p_1),
        .I2(\out_w_0_reg_437_reg[0] ),
        .I3(p_i_32__0_0[0]),
        .I4(Q[0]),
        .I5(\indvar_flatten_reg_426_reg[0] ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h0A000A000C0C0000)) 
    \select_ln24_4_reg_1191[2]_i_2 
       (.I0(Q[1]),
        .I1(p_i_32__0_0[1]),
        .I2(\indvar_flatten_reg_426_reg[0] ),
        .I3(Q[0]),
        .I4(p_i_32__0_0[0]),
        .I5(\icmp_ln20_reg_1156_reg[0] ),
        .O(\select_ln24_4_reg_1191_reg[1] ));
endmodule

(* ORIG_REF_NAME = "network_mac_muladd_5ns_9ns_9s_13_1_1" *) 
module design_1_network_0_0_network_mac_muladd_5ns_9ns_9s_13_1_1
   (input_r_address0,
    E,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[23]_0 ,
    p,
    p_1_in,
    icmp_ln21_fu_565_p2,
    in_d_0_reg_4580,
    ap_enable_reg_pp0_iter1_reg,
    DI,
    \select_ln24_10_reg_1191_reg[1] ,
    indvar_flatten20_reg_404_reg_9_sp_1,
    p_0_in0_out,
    ap_phi_mux_in_d_0_phi_fu_462_p4,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_0_0,
    p_i_34,
    p_i_34_0,
    p_0,
    p_1,
    indvar_flatten20_reg_404_reg,
    p_2,
    \out_w_0_reg_437_reg[0] ,
    \select_ln24_9_reg_1185_reg[4] ,
    \select_ln24_9_reg_1185_reg[4]_0 ,
    \icmp_ln21_reg_1165_reg[0] );
  output [9:0]input_r_address0;
  output [0:0]E;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[23]_0 ;
  output p;
  output p_1_in;
  output icmp_ln21_fu_565_p2;
  output in_d_0_reg_4580;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]DI;
  output \select_ln24_10_reg_1191_reg[1] ;
  output indvar_flatten20_reg_404_reg_9_sp_1;
  output p_0_in0_out;
  output [4:0]ap_phi_mux_in_d_0_phi_fu_462_p4;
  input ap_clk;
  input [2:0]Q;
  input [1:0]ram_reg_0;
  input [0:0]ram_reg_0_0;
  input [3:0]p_i_34;
  input [3:0]p_i_34_0;
  input [3:0]p_0;
  input [0:0]p_1;
  input [11:0]indvar_flatten20_reg_404_reg;
  input p_2;
  input \out_w_0_reg_437_reg[0] ;
  input [4:0]\select_ln24_9_reg_1185_reg[4] ;
  input [4:0]\select_ln24_9_reg_1185_reg[4]_0 ;
  input [8:0]\icmp_ln21_reg_1165_reg[0] ;

  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire [4:0]ap_phi_mux_in_d_0_phi_fu_462_p4;
  wire icmp_ln21_fu_565_p2;
  wire [8:0]\icmp_ln21_reg_1165_reg[0] ;
  wire in_d_0_reg_4580;
  wire [11:0]indvar_flatten20_reg_404_reg;
  wire indvar_flatten20_reg_404_reg_9_sn_1;
  wire [9:0]input_r_address0;
  wire \out_w_0_reg_437_reg[0] ;
  wire p;
  wire [3:0]p_0;
  wire p_0_in0_out;
  wire [0:0]p_1;
  wire p_1_in;
  wire p_2;
  wire [3:0]p_i_34;
  wire [3:0]p_i_34_0;
  wire [1:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire \select_ln24_10_reg_1191_reg[1] ;
  wire [4:0]\select_ln24_9_reg_1185_reg[4] ;
  wire [4:0]\select_ln24_9_reg_1185_reg[4]_0 ;

  assign indvar_flatten20_reg_404_reg_9_sp_1 = indvar_flatten20_reg_404_reg_9_sn_1;
  design_1_network_0_0_network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5 network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5_U
       (.DI(DI),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23] ),
        .\ap_CS_fsm_reg[23]_0 (\ap_CS_fsm_reg[23]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_phi_mux_in_d_0_phi_fu_462_p4(ap_phi_mux_in_d_0_phi_fu_462_p4),
        .\icmp_ln20_reg_1156_reg[0] (in_d_0_reg_4580),
        .\icmp_ln21_reg_1165_reg[0] (\icmp_ln21_reg_1165_reg[0] ),
        .\in_d_reg_1202_reg[0] (p_1_in),
        .indvar_flatten20_reg_404_reg(indvar_flatten20_reg_404_reg),
        .indvar_flatten20_reg_404_reg_9_sp_1(indvar_flatten20_reg_404_reg_9_sn_1),
        .\indvar_flatten_reg_426_reg[6] (icmp_ln21_fu_565_p2),
        .\indvar_flatten_reg_426_reg[6]_0 (p_0_in0_out),
        .input_r_address0(input_r_address0),
        .\out_w_0_reg_437_reg[0] (\out_w_0_reg_437_reg[0] ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_i_34_0(p_i_34),
        .p_i_34_1(p_i_34_0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .\select_ln24_10_reg_1191_reg[1] (\select_ln24_10_reg_1191_reg[1] ),
        .\select_ln24_9_reg_1185_reg[4] (\select_ln24_9_reg_1185_reg[4] ),
        .\select_ln24_9_reg_1185_reg[4]_0 (\select_ln24_9_reg_1185_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5" *) 
module design_1_network_0_0_network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5
   (input_r_address0,
    E,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[23]_0 ,
    p_0,
    \in_d_reg_1202_reg[0] ,
    \indvar_flatten_reg_426_reg[6] ,
    \icmp_ln20_reg_1156_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    DI,
    \select_ln24_10_reg_1191_reg[1] ,
    indvar_flatten20_reg_404_reg_9_sp_1,
    \indvar_flatten_reg_426_reg[6]_0 ,
    ap_phi_mux_in_d_0_phi_fu_462_p4,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_0_0,
    p_i_34_0,
    p_i_34_1,
    p_1,
    p_2,
    indvar_flatten20_reg_404_reg,
    p_3,
    \out_w_0_reg_437_reg[0] ,
    \select_ln24_9_reg_1185_reg[4] ,
    \select_ln24_9_reg_1185_reg[4]_0 ,
    \icmp_ln21_reg_1165_reg[0] );
  output [9:0]input_r_address0;
  output [0:0]E;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[23]_0 ;
  output p_0;
  output \in_d_reg_1202_reg[0] ;
  output \indvar_flatten_reg_426_reg[6] ;
  output \icmp_ln20_reg_1156_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]DI;
  output \select_ln24_10_reg_1191_reg[1] ;
  output indvar_flatten20_reg_404_reg_9_sp_1;
  output \indvar_flatten_reg_426_reg[6]_0 ;
  output [4:0]ap_phi_mux_in_d_0_phi_fu_462_p4;
  input ap_clk;
  input [2:0]Q;
  input [1:0]ram_reg_0;
  input [0:0]ram_reg_0_0;
  input [3:0]p_i_34_0;
  input [3:0]p_i_34_1;
  input [3:0]p_1;
  input [0:0]p_2;
  input [11:0]indvar_flatten20_reg_404_reg;
  input p_3;
  input \out_w_0_reg_437_reg[0] ;
  input [4:0]\select_ln24_9_reg_1185_reg[4] ;
  input [4:0]\select_ln24_9_reg_1185_reg[4]_0 ;
  input [8:0]\icmp_ln21_reg_1165_reg[0] ;

  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [8:0]add_ln29_fu_541_p2;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire [4:0]ap_phi_mux_in_d_0_phi_fu_462_p4;
  wire [13:9]grp_pointwise_conv2d_fix_1_fu_560_input_r_address0;
  wire \icmp_ln20_reg_1156[0]_i_2_n_5 ;
  wire \icmp_ln20_reg_1156[0]_i_3_n_5 ;
  wire \icmp_ln20_reg_1156_reg[0] ;
  wire \icmp_ln21_reg_1165[0]_i_2_n_5 ;
  wire [8:0]\icmp_ln21_reg_1165_reg[0] ;
  wire \in_d_reg_1202_reg[0] ;
  wire [11:0]indvar_flatten20_reg_404_reg;
  wire indvar_flatten20_reg_404_reg_9_sn_1;
  wire \indvar_flatten_reg_426_reg[6] ;
  wire \indvar_flatten_reg_426_reg[6]_0 ;
  wire [9:0]input_r_address0;
  wire \out_w_0_reg_437_reg[0] ;
  wire p_0;
  wire [3:0]p_1;
  wire [0:0]p_2;
  wire p_3;
  wire p_i_11__3_n_5;
  wire p_i_12__2_n_5;
  wire p_i_13__2_n_5;
  wire p_i_14__3_n_5;
  wire p_i_15__9_n_5;
  wire p_i_17__8_n_5;
  wire p_i_18__8_n_5;
  wire p_i_19__9_n_5;
  wire p_i_20__9_n_5;
  wire p_i_21__4_n_5;
  wire p_i_22__4_n_5;
  wire p_i_23__4_n_5;
  wire p_i_24__3_n_6;
  wire p_i_24__3_n_7;
  wire p_i_24__3_n_8;
  wire p_i_25__3_n_5;
  wire p_i_26__5_n_5;
  wire p_i_27__3_n_5;
  wire p_i_28__5_n_5;
  wire p_i_29__3_n_5;
  wire p_i_30__5_n_5;
  wire [3:0]p_i_34_0;
  wire [3:0]p_i_34_1;
  wire p_i_34_n_5;
  wire p_i_34_n_6;
  wire p_i_34_n_7;
  wire p_i_34_n_8;
  wire p_i_35__0_n_5;
  wire p_i_39_n_5;
  wire p_i_40__1_n_5;
  wire p_i_41_n_5;
  wire p_i_42_n_5;
  wire p_i_43_n_5;
  wire p_i_7__2_n_12;
  wire p_i_8__2_n_10;
  wire p_i_8__2_n_11;
  wire p_i_8__2_n_12;
  wire p_i_8__2_n_5;
  wire p_i_8__2_n_6;
  wire p_i_8__2_n_7;
  wire p_i_8__2_n_8;
  wire p_i_8__2_n_9;
  wire p_i_9__2_n_10;
  wire p_i_9__2_n_11;
  wire p_i_9__2_n_12;
  wire p_i_9__2_n_5;
  wire p_i_9__2_n_6;
  wire p_i_9__2_n_7;
  wire p_i_9__2_n_8;
  wire p_i_9__2_n_9;
  wire [1:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire \select_ln24_10_reg_1191_reg[1] ;
  wire [4:0]select_ln24_9_fu_663_p3;
  wire [4:0]\select_ln24_9_reg_1185_reg[4] ;
  wire [4:0]\select_ln24_9_reg_1185_reg[4]_0 ;
  wire [3:2]select_ln29_fu_571_p3;
  wire [7:4]sub_ln29_fu_531_p2;
  wire [0:0]zext_ln24_2_fu_537_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_i_7__2_CO_UNCONNECTED;
  wire [3:1]NLW_p_i_7__2_O_UNCONNECTED;

  assign indvar_flatten20_reg_404_reg_9_sp_1 = indvar_flatten20_reg_404_reg_9_sn_1;
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \and_ln29_reg_1175[0]_i_1 
       (.I0(ap_phi_mux_in_d_0_phi_fu_462_p4[0]),
        .I1(ap_phi_mux_in_d_0_phi_fu_462_p4[3]),
        .I2(ap_phi_mux_in_d_0_phi_fu_462_p4[1]),
        .I3(ap_phi_mux_in_d_0_phi_fu_462_p4[2]),
        .I4(ap_phi_mux_in_d_0_phi_fu_462_p4[4]),
        .I5(\indvar_flatten_reg_426_reg[6] ),
        .O(\in_d_reg_1202_reg[0] ));
  LUT4 #(
    .INIT(16'h4000)) 
    \icmp_ln20_reg_1156[0]_i_1__0 
       (.I0(indvar_flatten20_reg_404_reg[9]),
        .I1(\icmp_ln20_reg_1156[0]_i_2_n_5 ),
        .I2(indvar_flatten20_reg_404_reg[11]),
        .I3(indvar_flatten20_reg_404_reg[10]),
        .O(indvar_flatten20_reg_404_reg_9_sn_1));
  LUT4 #(
    .INIT(16'h0008)) 
    \icmp_ln20_reg_1156[0]_i_2 
       (.I0(\icmp_ln20_reg_1156[0]_i_3_n_5 ),
        .I1(indvar_flatten20_reg_404_reg[6]),
        .I2(indvar_flatten20_reg_404_reg[8]),
        .I3(indvar_flatten20_reg_404_reg[7]),
        .O(\icmp_ln20_reg_1156[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln20_reg_1156[0]_i_3 
       (.I0(indvar_flatten20_reg_404_reg[3]),
        .I1(indvar_flatten20_reg_404_reg[0]),
        .I2(indvar_flatten20_reg_404_reg[1]),
        .I3(indvar_flatten20_reg_404_reg[2]),
        .I4(indvar_flatten20_reg_404_reg[5]),
        .I5(indvar_flatten20_reg_404_reg[4]),
        .O(\icmp_ln20_reg_1156[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln21_reg_1165[0]_i_1 
       (.I0(\icmp_ln21_reg_1165_reg[0] [6]),
        .I1(\icmp_ln21_reg_1165[0]_i_2_n_5 ),
        .I2(\icmp_ln21_reg_1165_reg[0] [8]),
        .I3(\icmp_ln21_reg_1165_reg[0] [2]),
        .I4(\icmp_ln21_reg_1165_reg[0] [1]),
        .I5(\icmp_ln21_reg_1165_reg[0] [0]),
        .O(\indvar_flatten_reg_426_reg[6] ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \icmp_ln21_reg_1165[0]_i_2 
       (.I0(\icmp_ln21_reg_1165_reg[0] [3]),
        .I1(\icmp_ln21_reg_1165_reg[0] [4]),
        .I2(\icmp_ln21_reg_1165_reg[0] [5]),
        .I3(\icmp_ln21_reg_1165_reg[0] [7]),
        .O(\icmp_ln21_reg_1165[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \in_d_0_reg_458[4]_i_2 
       (.I0(\out_w_0_reg_437_reg[0] ),
        .I1(p_2),
        .I2(p_3),
        .O(\icmp_ln20_reg_1156_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln24_9_fu_663_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_7__2_n_12,p_i_8__2_n_9,p_i_8__2_n_10,p_i_8__2_n_11,p_i_8__2_n_12,p_i_9__2_n_9,p_i_9__2_n_10,p_i_9__2_n_11,p_i_9__2_n_12}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:13],grp_pointwise_conv2d_fix_1_fu_560_input_r_address0[13],grp_pointwise_conv2d_fix_1_fu_560_input_r_address0[11],input_r_address0[9],grp_pointwise_conv2d_fix_1_fu_560_input_r_address0[9],input_r_address0[8:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    p_i_10__2
       (.I0(\indvar_flatten_reg_426_reg[6] ),
        .I1(\in_d_reg_1202_reg[0] ),
        .O(\indvar_flatten_reg_426_reg[6]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    p_i_11__3
       (.I0(\in_d_reg_1202_reg[0] ),
        .I1(add_ln29_fu_541_p2[8]),
        .I2(\indvar_flatten_reg_426_reg[6] ),
        .O(p_i_11__3_n_5));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_12__2
       (.I0(p_i_25__3_n_5),
        .I1(\in_d_reg_1202_reg[0] ),
        .I2(p_i_26__5_n_5),
        .I3(add_ln29_fu_541_p2[7]),
        .I4(\indvar_flatten_reg_426_reg[6] ),
        .O(p_i_12__2_n_5));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_13__2
       (.I0(p_i_27__3_n_5),
        .I1(\in_d_reg_1202_reg[0] ),
        .I2(p_i_28__5_n_5),
        .I3(add_ln29_fu_541_p2[6]),
        .I4(\indvar_flatten_reg_426_reg[6] ),
        .O(p_i_13__2_n_5));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_14__3
       (.I0(p_i_29__3_n_5),
        .I1(\in_d_reg_1202_reg[0] ),
        .I2(p_i_30__5_n_5),
        .I3(add_ln29_fu_541_p2[5]),
        .I4(\indvar_flatten_reg_426_reg[6] ),
        .O(p_i_14__3_n_5));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    p_i_15__9
       (.I0(p_1[3]),
        .I1(p_1[0]),
        .I2(\indvar_flatten_reg_426_reg[6] ),
        .I3(sub_ln29_fu_531_p2[4]),
        .I4(\in_d_reg_1202_reg[0] ),
        .I5(add_ln29_fu_541_p2[4]),
        .O(p_i_15__9_n_5));
  LUT4 #(
    .INIT(16'h6A00)) 
    p_i_16__7
       (.I0(select_ln29_fu_571_p3[3]),
        .I1(select_ln29_fu_571_p3[2]),
        .I2(\select_ln24_10_reg_1191_reg[1] ),
        .I3(\in_d_reg_1202_reg[0] ),
        .O(DI));
  LUT6 #(
    .INIT(64'hFF1B00E400000000)) 
    p_i_17__8
       (.I0(\icmp_ln20_reg_1156_reg[0] ),
        .I1(p_i_34_1[2]),
        .I2(p_i_34_0[2]),
        .I3(\indvar_flatten_reg_426_reg[6] ),
        .I4(\select_ln24_10_reg_1191_reg[1] ),
        .I5(\in_d_reg_1202_reg[0] ),
        .O(p_i_17__8_n_5));
  LUT6 #(
    .INIT(64'hFF1B00E400000000)) 
    p_i_18__8
       (.I0(\icmp_ln20_reg_1156_reg[0] ),
        .I1(p_i_34_1[1]),
        .I2(p_i_34_0[1]),
        .I3(\indvar_flatten_reg_426_reg[6] ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(\in_d_reg_1202_reg[0] ),
        .O(p_i_18__8_n_5));
  LUT5 #(
    .INIT(32'h8A8A88AA)) 
    p_i_19__9
       (.I0(\in_d_reg_1202_reg[0] ),
        .I1(\indvar_flatten_reg_426_reg[6] ),
        .I2(p_i_34_0[0]),
        .I3(p_i_34_1[0]),
        .I4(\icmp_ln20_reg_1156_reg[0] ),
        .O(p_i_19__9_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__9
       (.I0(p_2),
        .I1(indvar_flatten20_reg_404_reg_9_sn_1),
        .O(E));
  LUT6 #(
    .INIT(64'h878787B4B4B487B4)) 
    p_i_20__9
       (.I0(p_1[2]),
        .I1(\indvar_flatten_reg_426_reg[6] ),
        .I2(DI),
        .I3(add_ln29_fu_541_p2[3]),
        .I4(\in_d_reg_1202_reg[0] ),
        .I5(p_i_35__0_n_5),
        .O(p_i_20__9_n_5));
  LUT6 #(
    .INIT(64'hAA9955669A9A5656)) 
    p_i_21__4
       (.I0(p_i_17__8_n_5),
        .I1(\indvar_flatten_reg_426_reg[6] ),
        .I2(add_ln29_fu_541_p2[2]),
        .I3(p_1[0]),
        .I4(p_1[1]),
        .I5(\in_d_reg_1202_reg[0] ),
        .O(p_i_21__4_n_5));
  LUT5 #(
    .INIT(32'h99669A56)) 
    p_i_22__4
       (.I0(p_i_18__8_n_5),
        .I1(\indvar_flatten_reg_426_reg[6] ),
        .I2(add_ln29_fu_541_p2[1]),
        .I3(p_1[0]),
        .I4(\in_d_reg_1202_reg[0] ),
        .O(p_i_22__4_n_5));
  LUT6 #(
    .INIT(64'hFF00FF001BFF1B00)) 
    p_i_23__4
       (.I0(\icmp_ln20_reg_1156_reg[0] ),
        .I1(p_i_34_1[0]),
        .I2(p_i_34_0[0]),
        .I3(\in_d_reg_1202_reg[0] ),
        .I4(add_ln29_fu_541_p2[0]),
        .I5(\indvar_flatten_reg_426_reg[6] ),
        .O(p_i_23__4_n_5));
  CARRY4 p_i_24__3
       (.CI(p_i_34_n_5),
        .CO({add_ln29_fu_541_p2[8],p_i_24__3_n_6,p_i_24__3_n_7,p_i_24__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln29_fu_541_p2[7:4]),
        .S({sub_ln29_fu_531_p2[7:5],p_i_39_n_5}));
  LUT3 #(
    .INIT(8'h1F)) 
    p_i_25__3
       (.I0(p_1[2]),
        .I1(p_1[1]),
        .I2(p_1[3]),
        .O(p_i_25__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h81FFFFFF)) 
    p_i_26__5
       (.I0(p_1[1]),
        .I1(p_1[0]),
        .I2(p_1[2]),
        .I3(p_1[3]),
        .I4(\indvar_flatten_reg_426_reg[6] ),
        .O(p_i_26__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h45BB)) 
    p_i_27__3
       (.I0(p_1[1]),
        .I1(p_1[3]),
        .I2(p_1[0]),
        .I3(p_1[2]),
        .O(p_i_27__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h9E0FFFFF)) 
    p_i_28__5
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(p_1[3]),
        .I4(\indvar_flatten_reg_426_reg[6] ),
        .O(p_i_28__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hF30D)) 
    p_i_29__3
       (.I0(p_1[2]),
        .I1(p_1[0]),
        .I2(p_1[3]),
        .I3(p_1[1]),
        .O(p_i_29__3_n_5));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    p_i_2__3
       (.I0(\select_ln24_9_reg_1185_reg[4] [4]),
        .I1(p_3),
        .I2(p_2),
        .I3(\out_w_0_reg_437_reg[0] ),
        .I4(\select_ln24_9_reg_1185_reg[4]_0 [4]),
        .I5(\indvar_flatten_reg_426_reg[6]_0 ),
        .O(select_ln24_9_fu_663_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hE363FFFF)) 
    p_i_30__5
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[3]),
        .I3(p_1[2]),
        .I4(\indvar_flatten_reg_426_reg[6] ),
        .O(p_i_30__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    p_i_31__2
       (.I0(p_1[2]),
        .I1(p_1[1]),
        .I2(p_1[3]),
        .I3(p_1[0]),
        .O(sub_ln29_fu_531_p2[4]));
  LUT6 #(
    .INIT(64'h00000000FF08F700)) 
    p_i_32
       (.I0(p_3),
        .I1(p_2),
        .I2(\out_w_0_reg_437_reg[0] ),
        .I3(p_i_34_1[3]),
        .I4(p_i_34_0[3]),
        .I5(\indvar_flatten_reg_426_reg[6] ),
        .O(select_ln29_fu_571_p3[3]));
  LUT6 #(
    .INIT(64'h00000000FF08F700)) 
    p_i_33
       (.I0(p_3),
        .I1(p_2),
        .I2(\out_w_0_reg_437_reg[0] ),
        .I3(p_i_34_1[2]),
        .I4(p_i_34_0[2]),
        .I5(\indvar_flatten_reg_426_reg[6] ),
        .O(select_ln29_fu_571_p3[2]));
  CARRY4 p_i_34
       (.CI(1'b0),
        .CO({p_i_34_n_5,p_i_34_n_6,p_i_34_n_7,p_i_34_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_35__0_n_5,p_i_40__1_n_5,p_1[0],1'b0}),
        .O(add_ln29_fu_541_p2[3:0]),
        .S({p_i_41_n_5,p_i_42_n_5,p_i_43_n_5,zext_ln24_2_fu_537_p1}));
  LUT3 #(
    .INIT(8'h1E)) 
    p_i_35__0
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .O(p_i_35__0_n_5));
  LUT3 #(
    .INIT(8'hA8)) 
    p_i_36
       (.I0(p_1[3]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .O(sub_ln29_fu_531_p2[7]));
  LUT4 #(
    .INIT(16'hAA58)) 
    p_i_37
       (.I0(p_1[2]),
        .I1(p_1[0]),
        .I2(p_1[3]),
        .I3(p_1[1]),
        .O(sub_ln29_fu_531_p2[6]));
  LUT4 #(
    .INIT(16'h6564)) 
    p_i_38
       (.I0(p_1[1]),
        .I1(p_1[3]),
        .I2(p_1[0]),
        .I3(p_1[2]),
        .O(sub_ln29_fu_531_p2[5]));
  LUT4 #(
    .INIT(16'hF01E)) 
    p_i_39
       (.I0(p_1[2]),
        .I1(p_1[1]),
        .I2(p_1[3]),
        .I3(p_1[0]),
        .O(p_i_39_n_5));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    p_i_3__2
       (.I0(\select_ln24_9_reg_1185_reg[4] [3]),
        .I1(p_3),
        .I2(p_2),
        .I3(\out_w_0_reg_437_reg[0] ),
        .I4(\select_ln24_9_reg_1185_reg[4]_0 [3]),
        .I5(\indvar_flatten_reg_426_reg[6]_0 ),
        .O(select_ln24_9_fu_663_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_40__1
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .O(p_i_40__1_n_5));
  LUT6 #(
    .INIT(64'hA9A9A95656A95656)) 
    p_i_41
       (.I0(p_1[2]),
        .I1(p_1[1]),
        .I2(p_1[0]),
        .I3(\icmp_ln20_reg_1156_reg[0] ),
        .I4(p_i_34_1[3]),
        .I5(p_i_34_0[3]),
        .O(p_i_41_n_5));
  LUT5 #(
    .INIT(32'h99966966)) 
    p_i_42
       (.I0(p_1[1]),
        .I1(p_1[0]),
        .I2(\icmp_ln20_reg_1156_reg[0] ),
        .I3(p_i_34_1[2]),
        .I4(p_i_34_0[2]),
        .O(p_i_42_n_5));
  LUT6 #(
    .INIT(64'h5555AA6A5595AAAA)) 
    p_i_43
       (.I0(p_1[0]),
        .I1(p_3),
        .I2(p_2),
        .I3(\out_w_0_reg_437_reg[0] ),
        .I4(p_i_34_1[1]),
        .I5(p_i_34_0[1]),
        .O(p_i_43_n_5));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_44
       (.I0(p_i_34_0[0]),
        .I1(p_i_34_1[0]),
        .I2(\out_w_0_reg_437_reg[0] ),
        .I3(p_2),
        .I4(p_3),
        .O(zext_ln24_2_fu_537_p1));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    p_i_4__3
       (.I0(\select_ln24_9_reg_1185_reg[4] [2]),
        .I1(p_3),
        .I2(p_2),
        .I3(\out_w_0_reg_437_reg[0] ),
        .I4(\select_ln24_9_reg_1185_reg[4]_0 [2]),
        .I5(\indvar_flatten_reg_426_reg[6]_0 ),
        .O(select_ln24_9_fu_663_p3[2]));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    p_i_5__2
       (.I0(\select_ln24_9_reg_1185_reg[4] [1]),
        .I1(p_3),
        .I2(p_2),
        .I3(\out_w_0_reg_437_reg[0] ),
        .I4(\select_ln24_9_reg_1185_reg[4]_0 [1]),
        .I5(\indvar_flatten_reg_426_reg[6]_0 ),
        .O(select_ln24_9_fu_663_p3[1]));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    p_i_6__2
       (.I0(\select_ln24_9_reg_1185_reg[4] [0]),
        .I1(p_3),
        .I2(p_2),
        .I3(\out_w_0_reg_437_reg[0] ),
        .I4(\select_ln24_9_reg_1185_reg[4]_0 [0]),
        .I5(\indvar_flatten_reg_426_reg[6]_0 ),
        .O(select_ln24_9_fu_663_p3[0]));
  CARRY4 p_i_7__2
       (.CI(p_i_8__2_n_5),
        .CO(NLW_p_i_7__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_i_7__2_O_UNCONNECTED[3:1],p_i_7__2_n_12}),
        .S({1'b0,1'b0,1'b0,p_i_11__3_n_5}));
  CARRY4 p_i_8__2
       (.CI(p_i_9__2_n_5),
        .CO({p_i_8__2_n_5,p_i_8__2_n_6,p_i_8__2_n_7,p_i_8__2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({p_i_8__2_n_9,p_i_8__2_n_10,p_i_8__2_n_11,p_i_8__2_n_12}),
        .S({p_i_12__2_n_5,p_i_13__2_n_5,p_i_14__3_n_5,p_i_15__9_n_5}));
  CARRY4 p_i_9__2
       (.CI(1'b0),
        .CO({p_i_9__2_n_5,p_i_9__2_n_6,p_i_9__2_n_7,p_i_9__2_n_8}),
        .CYINIT(1'b0),
        .DI({DI,p_i_17__8_n_5,p_i_18__8_n_5,p_i_19__9_n_5}),
        .O({p_i_9__2_n_9,p_i_9__2_n_10,p_i_9__2_n_11,p_i_9__2_n_12}),
        .S({p_i_20__9_n_5,p_i_21__4_n_5,p_i_22__4_n_5,p_i_23__4_n_5}));
  LUT6 #(
    .INIT(64'h0010AABA4454EEFE)) 
    ram_reg_0_i_29__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(grp_pointwise_conv2d_fix_1_fu_560_input_r_address0[11]),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0[1]),
        .O(\ap_CS_fsm_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hCCCCF0F0CCCCAA00)) 
    ram_reg_0_i_67__0
       (.I0(grp_pointwise_conv2d_fix_1_fu_560_input_r_address0[13]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(p_0));
  LUT6 #(
    .INIT(64'h00104454AABAEEFE)) 
    ram_reg_0_i_79__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(grp_pointwise_conv2d_fix_1_fu_560_input_r_address0[9]),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[23] ));
  LUT6 #(
    .INIT(64'h00000000FF08F700)) 
    \select_ln24_10_reg_1191[1]_i_2 
       (.I0(p_3),
        .I1(p_2),
        .I2(\out_w_0_reg_437_reg[0] ),
        .I3(p_i_34_1[0]),
        .I4(p_i_34_0[0]),
        .I5(\indvar_flatten_reg_426_reg[6] ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h0A000A000C0C0000)) 
    \select_ln24_10_reg_1191[2]_i_2 
       (.I0(p_i_34_0[1]),
        .I1(p_i_34_1[1]),
        .I2(\indvar_flatten_reg_426_reg[6] ),
        .I3(p_i_34_0[0]),
        .I4(p_i_34_1[0]),
        .I5(\icmp_ln20_reg_1156_reg[0] ),
        .O(\select_ln24_10_reg_1191_reg[1] ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln24_9_reg_1185[0]_i_1 
       (.I0(\select_ln24_9_reg_1185_reg[4]_0 [0]),
        .I1(\out_w_0_reg_437_reg[0] ),
        .I2(p_2),
        .I3(p_3),
        .I4(\select_ln24_9_reg_1185_reg[4] [0]),
        .O(ap_phi_mux_in_d_0_phi_fu_462_p4[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln24_9_reg_1185[1]_i_1 
       (.I0(\select_ln24_9_reg_1185_reg[4]_0 [1]),
        .I1(\out_w_0_reg_437_reg[0] ),
        .I2(p_2),
        .I3(p_3),
        .I4(\select_ln24_9_reg_1185_reg[4] [1]),
        .O(ap_phi_mux_in_d_0_phi_fu_462_p4[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln24_9_reg_1185[2]_i_1 
       (.I0(\select_ln24_9_reg_1185_reg[4]_0 [2]),
        .I1(\out_w_0_reg_437_reg[0] ),
        .I2(p_2),
        .I3(p_3),
        .I4(\select_ln24_9_reg_1185_reg[4] [2]),
        .O(ap_phi_mux_in_d_0_phi_fu_462_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln24_9_reg_1185[3]_i_1 
       (.I0(\select_ln24_9_reg_1185_reg[4]_0 [3]),
        .I1(\out_w_0_reg_437_reg[0] ),
        .I2(p_2),
        .I3(p_3),
        .I4(\select_ln24_9_reg_1185_reg[4] [3]),
        .O(ap_phi_mux_in_d_0_phi_fu_462_p4[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln24_9_reg_1185[4]_i_2 
       (.I0(\select_ln24_9_reg_1185_reg[4]_0 [4]),
        .I1(\out_w_0_reg_437_reg[0] ),
        .I2(p_2),
        .I3(p_3),
        .I4(\select_ln24_9_reg_1185_reg[4] [4]),
        .O(ap_phi_mux_in_d_0_phi_fu_462_p4[4]));
endmodule

(* ORIG_REF_NAME = "network_mac_muladd_8ns_5ns_4ns_12_1_1" *) 
module design_1_network_0_0_network_mac_muladd_8ns_5ns_4ns_12_1_1
   (input_r_address0,
    \ap_CS_fsm_reg[2] ,
    B,
    C,
    D,
    \out_w_0_reg_159_reg[3] ,
    CO,
    mul_ln21_2_fu_308_p2,
    Q,
    ap_clk,
    p,
    zext_ln21_reg_537_reg,
    \out_d_0_reg_126_reg[4] ,
    p_0,
    p_1,
    \indvar_flatten_reg_137_reg[9]_i_4 ,
    mul_ln6_reg_531,
    \indvar_flatten_reg_137_reg[9]_i_4_0 ,
    \indvar_flatten_reg_137_reg[9]_i_4_1 ,
    \indvar_flatten_reg_137_reg[9]_i_4_2 ,
    \indvar_flatten_reg_137_reg[9]_i_4_3 ,
    \indvar_flatten_reg_137_reg[9]_i_4_4 ,
    \indvar_flatten_reg_137_reg[9]_i_4_5 ,
    \indvar_flatten_reg_137_reg[9]_i_4_6 ,
    \indvar_flatten_reg_137_reg[9]_i_4_7 ,
    \indvar_flatten_reg_137_reg[9]_i_4_8 ,
    tmp_mid1_fu_408_p2,
    tmp_fu_258_p2);
  output [11:0]input_r_address0;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]B;
  output [3:0]C;
  output [2:0]D;
  output \out_w_0_reg_159_reg[3] ;
  output [0:0]CO;
  output [7:0]mul_ln21_2_fu_308_p2;
  input [1:0]Q;
  input ap_clk;
  input [0:0]p;
  input [1:0]zext_ln21_reg_537_reg;
  input [4:0]\out_d_0_reg_126_reg[4] ;
  input [4:0]p_0;
  input [0:0]p_1;
  input \indvar_flatten_reg_137_reg[9]_i_4 ;
  input [1:0]mul_ln6_reg_531;
  input \indvar_flatten_reg_137_reg[9]_i_4_0 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_1 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_2 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_3 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_4 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_5 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_6 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_7 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_8 ;
  input [7:0]tmp_mid1_fu_408_p2;
  input [7:0]tmp_fu_258_p2;

  wire [0:0]B;
  wire [3:0]C;
  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire \indvar_flatten_reg_137_reg[9]_i_4 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_0 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_1 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_2 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_3 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_4 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_5 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_6 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_7 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_8 ;
  wire [11:0]input_r_address0;
  wire [7:0]mul_ln21_2_fu_308_p2;
  wire [1:0]mul_ln6_reg_531;
  wire [4:0]\out_d_0_reg_126_reg[4] ;
  wire \out_w_0_reg_159_reg[3] ;
  wire [0:0]p;
  wire [4:0]p_0;
  wire [0:0]p_1;
  wire [7:0]tmp_fu_258_p2;
  wire [7:0]tmp_mid1_fu_408_p2;
  wire [1:0]zext_ln21_reg_537_reg;

  design_1_network_0_0_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9 network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U
       (.B(B),
        .C(C),
        .CO(CO),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\indvar_flatten_reg_137_reg[9]_i_4_0 (\indvar_flatten_reg_137_reg[9]_i_4 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_1 (\indvar_flatten_reg_137_reg[9]_i_4_0 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_2 (\indvar_flatten_reg_137_reg[9]_i_4_1 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_3 (\indvar_flatten_reg_137_reg[9]_i_4_2 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_4 (\indvar_flatten_reg_137_reg[9]_i_4_3 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_5 (\indvar_flatten_reg_137_reg[9]_i_4_4 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_6 (\indvar_flatten_reg_137_reg[9]_i_4_5 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_7 (\indvar_flatten_reg_137_reg[9]_i_4_6 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_8 (\indvar_flatten_reg_137_reg[9]_i_4_7 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_9 (\indvar_flatten_reg_137_reg[9]_i_4_8 ),
        .input_r_address0(input_r_address0),
        .mul_ln21_2_fu_308_p2(mul_ln21_2_fu_308_p2),
        .mul_ln6_reg_531(mul_ln6_reg_531),
        .\out_d_0_reg_126_reg[4] (\out_d_0_reg_126_reg[4] ),
        .\out_w_0_reg_159_reg[3] (\out_w_0_reg_159_reg[3] ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .tmp_fu_258_p2(tmp_fu_258_p2),
        .tmp_mid1_fu_408_p2(tmp_mid1_fu_408_p2),
        .zext_ln21_reg_537_reg(zext_ln21_reg_537_reg));
endmodule

(* ORIG_REF_NAME = "network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9" *) 
module design_1_network_0_0_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9
   (input_r_address0,
    \ap_CS_fsm_reg[2] ,
    B,
    C,
    D,
    \out_w_0_reg_159_reg[3] ,
    CO,
    mul_ln21_2_fu_308_p2,
    Q,
    ap_clk,
    p_0,
    zext_ln21_reg_537_reg,
    \out_d_0_reg_126_reg[4] ,
    p_1,
    p_2,
    \indvar_flatten_reg_137_reg[9]_i_4_0 ,
    mul_ln6_reg_531,
    \indvar_flatten_reg_137_reg[9]_i_4_1 ,
    \indvar_flatten_reg_137_reg[9]_i_4_2 ,
    \indvar_flatten_reg_137_reg[9]_i_4_3 ,
    \indvar_flatten_reg_137_reg[9]_i_4_4 ,
    \indvar_flatten_reg_137_reg[9]_i_4_5 ,
    \indvar_flatten_reg_137_reg[9]_i_4_6 ,
    \indvar_flatten_reg_137_reg[9]_i_4_7 ,
    \indvar_flatten_reg_137_reg[9]_i_4_8 ,
    \indvar_flatten_reg_137_reg[9]_i_4_9 ,
    tmp_mid1_fu_408_p2,
    tmp_fu_258_p2);
  output [11:0]input_r_address0;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]B;
  output [3:0]C;
  output [2:0]D;
  output \out_w_0_reg_159_reg[3] ;
  output [0:0]CO;
  output [7:0]mul_ln21_2_fu_308_p2;
  input [1:0]Q;
  input ap_clk;
  input [0:0]p_0;
  input [1:0]zext_ln21_reg_537_reg;
  input [4:0]\out_d_0_reg_126_reg[4] ;
  input [4:0]p_1;
  input [0:0]p_2;
  input \indvar_flatten_reg_137_reg[9]_i_4_0 ;
  input [1:0]mul_ln6_reg_531;
  input \indvar_flatten_reg_137_reg[9]_i_4_1 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_2 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_3 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_4 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_5 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_6 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_7 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_8 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_9 ;
  input [7:0]tmp_mid1_fu_408_p2;
  input [7:0]tmp_fu_258_p2;

  wire [0:0]B;
  wire [3:0]C;
  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire \indvar_flatten_reg_137[9]_i_6_n_5 ;
  wire \indvar_flatten_reg_137[9]_i_7_n_5 ;
  wire \indvar_flatten_reg_137[9]_i_8_n_5 ;
  wire \indvar_flatten_reg_137[9]_i_9_n_5 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_0 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_1 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_2 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_3 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_4 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_5 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_6 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_7 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_8 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_9 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_n_6 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_n_7 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_n_8 ;
  wire [11:0]input_r_address0;
  wire [7:0]mul_ln21_2_fu_308_p2;
  wire [1:0]mul_ln6_reg_531;
  wire [7:0]out;
  wire [4:0]\out_d_0_reg_126_reg[4] ;
  wire \out_w_0_reg_159_reg[3] ;
  wire [0:0]p_0;
  wire [4:0]p_1;
  wire [0:0]p_2;
  wire p_i_17__7_n_8;
  wire p_i_19__8_n_5;
  wire p_i_19__8_n_6;
  wire p_i_19__8_n_7;
  wire p_i_19__8_n_8;
  wire p_i_22__7_n_10;
  wire p_i_22__7_n_5;
  wire p_i_22__7_n_6;
  wire p_i_22__7_n_7;
  wire p_i_22__7_n_8;
  wire p_i_22__7_n_9;
  wire p_i_27__6_n_5;
  wire p_i_28__4_n_5;
  wire p_i_29__6_n_5;
  wire p_i_30__6_n_5;
  wire p_i_33__0_n_5;
  wire p_i_34__1_n_10;
  wire p_i_34__1_n_11;
  wire p_i_34__1_n_12;
  wire p_i_34__1_n_5;
  wire p_i_34__1_n_7;
  wire p_i_34__1_n_8;
  wire p_i_35__1_n_5;
  wire p_i_36__1_n_5;
  wire p_i_37__1_n_5;
  wire p_i_51_n_5;
  wire p_i_52_n_5;
  wire p_i_53_n_5;
  wire p_i_54_n_5;
  wire p_i_55_n_5;
  wire p_i_56_n_5;
  wire p_i_57_n_5;
  wire p_i_66_n_5;
  wire p_i_67_n_5;
  wire p_i_68_n_5;
  wire p_i_69_n_5;
  wire p_i_70_n_5;
  wire p_i_71_n_5;
  wire [7:0]tmp_fu_258_p2;
  wire [7:0]tmp_mid1_fu_408_p2;
  wire [1:0]zext_ln21_reg_537_reg;
  wire [3:0]\NLW_indvar_flatten_reg_137_reg[9]_i_4_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:1]NLW_p_i_17__7_CO_UNCONNECTED;
  wire [3:2]NLW_p_i_17__7_O_UNCONNECTED;
  wire [2:2]NLW_p_i_34__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_34__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten_reg_137[9]_i_6 
       (.I0(mul_ln6_reg_531[1]),
        .I1(\indvar_flatten_reg_137_reg[9]_i_4_3 ),
        .O(\indvar_flatten_reg_137[9]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h82000041)) 
    \indvar_flatten_reg_137[9]_i_7 
       (.I0(\indvar_flatten_reg_137_reg[9]_i_4_7 ),
        .I1(mul_ln6_reg_531[1]),
        .I2(\indvar_flatten_reg_137_reg[9]_i_4_8 ),
        .I3(mul_ln6_reg_531[0]),
        .I4(\indvar_flatten_reg_137_reg[9]_i_4_9 ),
        .O(\indvar_flatten_reg_137[9]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \indvar_flatten_reg_137[9]_i_8 
       (.I0(\indvar_flatten_reg_137_reg[9]_i_4_4 ),
        .I1(mul_ln6_reg_531[1]),
        .I2(\indvar_flatten_reg_137_reg[9]_i_4_5 ),
        .I3(\indvar_flatten_reg_137_reg[9]_i_4_6 ),
        .O(\indvar_flatten_reg_137[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \indvar_flatten_reg_137[9]_i_9 
       (.I0(\indvar_flatten_reg_137_reg[9]_i_4_0 ),
        .I1(mul_ln6_reg_531[0]),
        .I2(\indvar_flatten_reg_137_reg[9]_i_4_1 ),
        .I3(\indvar_flatten_reg_137_reg[9]_i_4_2 ),
        .O(\indvar_flatten_reg_137[9]_i_9_n_5 ));
  CARRY4 \indvar_flatten_reg_137_reg[9]_i_4 
       (.CI(1'b0),
        .CO({CO,\indvar_flatten_reg_137_reg[9]_i_4_n_6 ,\indvar_flatten_reg_137_reg[9]_i_4_n_7 ,\indvar_flatten_reg_137_reg[9]_i_4_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_137_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_137[9]_i_6_n_5 ,\indvar_flatten_reg_137[9]_i_7_n_5 ,\indvar_flatten_reg_137[9]_i_8_n_5 ,\indvar_flatten_reg_137[9]_i_9_n_5 }));
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_0_reg_126[2]_i_1 
       (.I0(\out_d_0_reg_126_reg[4] [0]),
        .I1(\out_d_0_reg_126_reg[4] [1]),
        .I2(\out_d_0_reg_126_reg[4] [2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_0_reg_126[3]_i_1 
       (.I0(\out_d_0_reg_126_reg[4] [1]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [2]),
        .I3(\out_d_0_reg_126_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_0_reg_126[4]_i_2 
       (.I0(\out_d_0_reg_126_reg[4] [2]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [3]),
        .I4(\out_d_0_reg_126_reg[4] [4]),
        .O(D[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0,1'b1,1'b1,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(\ap_CS_fsm_reg[2] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:12],input_r_address0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_10__5
       (.I0(tmp_mid1_fu_408_p2[0]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln21_2_fu_308_p2[0]),
        .I3(CO),
        .I4(tmp_fu_258_p2[0]),
        .O(out[0]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_11__6
       (.I0(p_1[4]),
        .I1(CO),
        .I2(\out_w_0_reg_159_reg[3] ),
        .O(C[3]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_12__5
       (.I0(p_1[3]),
        .I1(CO),
        .I2(\out_w_0_reg_159_reg[3] ),
        .O(C[2]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_13__4
       (.I0(p_1[2]),
        .I1(CO),
        .I2(\out_w_0_reg_159_reg[3] ),
        .O(C[1]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_14__5
       (.I0(p_1[1]),
        .I1(CO),
        .I2(\out_w_0_reg_159_reg[3] ),
        .O(C[0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_16__9
       (.I0(p_i_27__6_n_5),
        .I1(p_1[3]),
        .I2(CO),
        .O(\out_w_0_reg_159_reg[3] ));
  CARRY4 p_i_17__7
       (.CI(p_i_19__8_n_5),
        .CO({NLW_p_i_17__7_CO_UNCONNECTED[3:1],p_i_17__7_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_i_28__4_n_5}),
        .O({NLW_p_i_17__7_O_UNCONNECTED[3:2],mul_ln21_2_fu_308_p2[7:6]}),
        .S({1'b0,1'b0,p_i_29__6_n_5,p_i_30__6_n_5}));
  CARRY4 p_i_19__8
       (.CI(1'b0),
        .CO({p_i_19__8_n_5,p_i_19__8_n_6,p_i_19__8_n_7,p_i_19__8_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_33__0_n_5,p_i_34__1_n_12,p_i_22__7_n_9,1'b0}),
        .O(mul_ln21_2_fu_308_p2[5:2]),
        .S({p_i_35__1_n_5,p_i_36__1_n_5,p_i_37__1_n_5,p_i_22__7_n_10}));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__12
       (.I0(Q[1]),
        .I1(p_2),
        .O(\ap_CS_fsm_reg[2] ));
  CARRY4 p_i_22__7
       (.CI(1'b0),
        .CO({p_i_22__7_n_5,p_i_22__7_n_6,p_i_22__7_n_7,p_i_22__7_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_51_n_5,p_i_52_n_5,p_i_53_n_5,1'b0}),
        .O({p_i_22__7_n_9,p_i_22__7_n_10,mul_ln21_2_fu_308_p2[1:0]}),
        .S({p_i_54_n_5,p_i_55_n_5,p_i_56_n_5,p_i_57_n_5}));
  LUT6 #(
    .INIT(64'h0900000900000000)) 
    p_i_27__6
       (.I0(p_1[4]),
        .I1(mul_ln6_reg_531[1]),
        .I2(p_1[0]),
        .I3(p_1[1]),
        .I4(mul_ln6_reg_531[0]),
        .I5(p_1[2]),
        .O(p_i_27__6_n_5));
  LUT5 #(
    .INIT(32'h28880000)) 
    p_i_28__4
       (.I0(p_i_34__1_n_11),
        .I1(\out_d_0_reg_126_reg[4] [2]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [0]),
        .I4(zext_ln21_reg_537_reg[1]),
        .O(p_i_28__4_n_5));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    p_i_29__6
       (.I0(p_i_34__1_n_10),
        .I1(D[1]),
        .I2(p_i_34__1_n_5),
        .I3(D[2]),
        .I4(zext_ln21_reg_537_reg[1]),
        .O(p_i_29__6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_2__7
       (.I0(p_0),
        .O(B));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    p_i_30__6
       (.I0(p_i_34__1_n_11),
        .I1(D[0]),
        .I2(p_i_34__1_n_10),
        .I3(D[1]),
        .I4(zext_ln21_reg_537_reg[1]),
        .O(p_i_30__6_n_5));
  LUT5 #(
    .INIT(32'hD57F2A80)) 
    p_i_33__0
       (.I0(zext_ln21_reg_537_reg[1]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [2]),
        .I4(p_i_34__1_n_11),
        .O(p_i_33__0_n_5));
  CARRY4 p_i_34__1
       (.CI(p_i_22__7_n_5),
        .CO({p_i_34__1_n_5,NLW_p_i_34__1_CO_UNCONNECTED[2],p_i_34__1_n_7,p_i_34__1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,p_i_66_n_5,p_i_67_n_5,p_i_68_n_5}),
        .O({NLW_p_i_34__1_O_UNCONNECTED[3],p_i_34__1_n_10,p_i_34__1_n_11,p_i_34__1_n_12}),
        .S({1'b1,p_i_69_n_5,p_i_70_n_5,p_i_71_n_5}));
  LUT5 #(
    .INIT(32'hD57F2A80)) 
    p_i_35__1
       (.I0(zext_ln21_reg_537_reg[1]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [2]),
        .I4(p_i_34__1_n_11),
        .O(p_i_35__1_n_5));
  LUT4 #(
    .INIT(16'hA66A)) 
    p_i_36__1
       (.I0(p_i_34__1_n_12),
        .I1(zext_ln21_reg_537_reg[1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .I3(\out_d_0_reg_126_reg[4] [1]),
        .O(p_i_36__1_n_5));
  LUT3 #(
    .INIT(8'hA6)) 
    p_i_37__1
       (.I0(p_i_22__7_n_9),
        .I1(zext_ln21_reg_537_reg[1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .O(p_i_37__1_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_3__5
       (.I0(tmp_mid1_fu_408_p2[7]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln21_2_fu_308_p2[7]),
        .I3(CO),
        .I4(tmp_fu_258_p2[7]),
        .O(out[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_4__6
       (.I0(tmp_mid1_fu_408_p2[6]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln21_2_fu_308_p2[6]),
        .I3(CO),
        .I4(tmp_fu_258_p2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'h29D65656)) 
    p_i_51
       (.I0(\out_d_0_reg_126_reg[4] [2]),
        .I1(\out_d_0_reg_126_reg[4] [1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .I3(\out_d_0_reg_126_reg[4] [3]),
        .I4(zext_ln21_reg_537_reg[0]),
        .O(p_i_51_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_52
       (.I0(\out_d_0_reg_126_reg[4] [1]),
        .O(p_i_52_n_5));
  LUT3 #(
    .INIT(8'h28)) 
    p_i_53
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .O(p_i_53_n_5));
  LUT5 #(
    .INIT(32'h356A956A)) 
    p_i_54
       (.I0(\out_d_0_reg_126_reg[4] [2]),
        .I1(\out_d_0_reg_126_reg[4] [3]),
        .I2(zext_ln21_reg_537_reg[0]),
        .I3(\out_d_0_reg_126_reg[4] [0]),
        .I4(\out_d_0_reg_126_reg[4] [1]),
        .O(p_i_54_n_5));
  LUT4 #(
    .INIT(16'h258F)) 
    p_i_55
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [2]),
        .O(p_i_55_n_5));
  LUT3 #(
    .INIT(8'h27)) 
    p_i_56
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(\out_d_0_reg_126_reg[4] [1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .O(p_i_56_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_57
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .O(p_i_57_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_5__5
       (.I0(tmp_mid1_fu_408_p2[5]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln21_2_fu_308_p2[5]),
        .I3(CO),
        .I4(tmp_fu_258_p2[5]),
        .O(out[5]));
  LUT5 #(
    .INIT(32'h28888888)) 
    p_i_66
       (.I0(\out_d_0_reg_126_reg[4] [4]),
        .I1(\out_d_0_reg_126_reg[4] [3]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [0]),
        .I4(\out_d_0_reg_126_reg[4] [2]),
        .O(p_i_66_n_5));
  LUT6 #(
    .INIT(64'h7EEE288828882888)) 
    p_i_67
       (.I0(\out_d_0_reg_126_reg[4] [3]),
        .I1(\out_d_0_reg_126_reg[4] [2]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .I3(\out_d_0_reg_126_reg[4] [1]),
        .I4(zext_ln21_reg_537_reg[0]),
        .I5(\out_d_0_reg_126_reg[4] [4]),
        .O(p_i_67_n_5));
  LUT5 #(
    .INIT(32'h7E282828)) 
    p_i_68
       (.I0(\out_d_0_reg_126_reg[4] [2]),
        .I1(\out_d_0_reg_126_reg[4] [1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .I3(zext_ln21_reg_537_reg[0]),
        .I4(\out_d_0_reg_126_reg[4] [3]),
        .O(p_i_68_n_5));
  LUT5 #(
    .INIT(32'h42222222)) 
    p_i_69
       (.I0(\out_d_0_reg_126_reg[4] [4]),
        .I1(\out_d_0_reg_126_reg[4] [3]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [0]),
        .I4(\out_d_0_reg_126_reg[4] [2]),
        .O(p_i_69_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_6__4
       (.I0(tmp_mid1_fu_408_p2[4]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln21_2_fu_308_p2[4]),
        .I3(CO),
        .I4(tmp_fu_258_p2[4]),
        .O(out[4]));
  LUT6 #(
    .INIT(64'h3FEA957FC03FC000)) 
    p_i_70
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(\out_d_0_reg_126_reg[4] [1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .I3(\out_d_0_reg_126_reg[4] [2]),
        .I4(\out_d_0_reg_126_reg[4] [3]),
        .I5(\out_d_0_reg_126_reg[4] [4]),
        .O(p_i_70_n_5));
  LUT6 #(
    .INIT(64'h0771F88E5AA65AA6)) 
    p_i_71
       (.I0(\out_d_0_reg_126_reg[4] [3]),
        .I1(\out_d_0_reg_126_reg[4] [2]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [0]),
        .I4(\out_d_0_reg_126_reg[4] [4]),
        .I5(zext_ln21_reg_537_reg[0]),
        .O(p_i_71_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_7__5
       (.I0(tmp_mid1_fu_408_p2[3]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln21_2_fu_308_p2[3]),
        .I3(CO),
        .I4(tmp_fu_258_p2[3]),
        .O(out[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_8__5
       (.I0(tmp_mid1_fu_408_p2[2]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln21_2_fu_308_p2[2]),
        .I3(CO),
        .I4(tmp_fu_258_p2[2]),
        .O(out[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_9__5
       (.I0(tmp_mid1_fu_408_p2[1]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln21_2_fu_308_p2[1]),
        .I3(CO),
        .I4(tmp_fu_258_p2[1]),
        .O(out[1]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1
   (P,
    \icmp_ln35_reg_1175_reg[0] ,
    A,
    ap_enable_reg_pp0_iter0_reg,
    \icmp_ln35_reg_1175_reg[0]_0 ,
    p_12_in,
    ap_clk,
    p,
    din3,
    p_0,
    Q,
    p_1,
    p_2,
    ap_enable_reg_pp0_iter0);
  output [15:0]P;
  output \icmp_ln35_reg_1175_reg[0] ;
  output [0:0]A;
  output ap_enable_reg_pp0_iter0_reg;
  output \icmp_ln35_reg_1175_reg[0]_0 ;
  input p_12_in;
  input ap_clk;
  input [15:0]p;
  input [0:0]din3;
  input p_0;
  input [4:0]Q;
  input p_1;
  input p_2;
  input ap_enable_reg_pp0_iter0;

  wire [0:0]A;
  wire [15:0]P;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]din3;
  wire \icmp_ln35_reg_1175_reg[0] ;
  wire \icmp_ln35_reg_1175_reg[0]_0 ;
  wire [15:0]p;
  wire p_0;
  wire p_1;
  wire p_12_in;
  wire p_2;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_21 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .din3(din3),
        .\icmp_ln35_reg_1175_reg[0] (\icmp_ln35_reg_1175_reg[0] ),
        .\icmp_ln35_reg_1175_reg[0]_0 (\icmp_ln35_reg_1175_reg[0]_0 ),
        .p_0(p),
        .p_1(p_0),
        .p_12_in(p_12_in),
        .p_2(p_1),
        .p_3(p_2));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_10
   (P,
    p_10_in,
    p,
    ap_clk,
    B,
    A,
    Q,
    p_0);
  output [15:0]P;
  output p_10_in;
  input p;
  input ap_clk;
  input [15:0]B;
  input [1:0]A;
  input [0:0]Q;
  input p_0;

  wire [1:0]A;
  wire [15:0]B;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p;
  wire p_0;
  wire p_10_in;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_18 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_10_in(p_10_in));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_11
   (D,
    p_12_in,
    p,
    ap_clk,
    p_0,
    A);
  output [15:0]D;
  input p_12_in;
  input p;
  input ap_clk;
  input [15:0]p_0;
  input [1:0]A;

  wire [1:0]A;
  wire [15:0]D;
  wire ap_clk;
  wire p;
  wire [15:0]p_0;
  wire p_12_in;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_17 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .D(D),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_12_in(p_12_in));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_12
   (P,
    E,
    p_12_in,
    p,
    ap_clk,
    B,
    A,
    Q,
    p_0);
  output [15:0]P;
  output [0:0]E;
  input p_12_in;
  input p;
  input ap_clk;
  input [15:0]B;
  input [1:0]A;
  input [0:0]Q;
  input p_0;

  wire [1:0]A;
  wire [15:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p;
  wire p_0;
  wire p_12_in;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_16 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_12_in(p_12_in));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_13
   (P,
    E,
    p,
    ap_clk,
    p_0,
    Q,
    p_1);
  output [15:0]P;
  output [0:0]E;
  input p;
  input ap_clk;
  input [15:0]p_0;
  input [0:0]Q;
  input p_1;

  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p;
  wire [15:0]p_0;
  wire p_1;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_15 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_14
   (P,
    A,
    E,
    p,
    p_0,
    ap_clk,
    B,
    p_1);
  output [15:0]P;
  output [0:0]A;
  input [0:0]E;
  input p;
  input [0:0]p_0;
  input ap_clk;
  input [15:0]B;
  input [0:0]p_1;

  wire [0:0]A;
  wire [15:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;
  wire p;
  wire [0:0]p_0;
  wire [0:0]p_1;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_22
   (D,
    B,
    p,
    p_0,
    ap_clk,
    p_1,
    A,
    kernel_load_reg_1149,
    Q);
  output [15:0]D;
  output [4:0]B;
  input p;
  input p_0;
  input ap_clk;
  input [8:0]p_1;
  input [15:0]A;
  input [0:0]kernel_load_reg_1149;
  input [0:0]Q;

  wire [15:0]A;
  wire [4:0]B;
  wire [15:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]kernel_load_reg_1149;
  wire p;
  wire p_0;
  wire [8:0]p_1;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_40 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .kernel_load_reg_1149(kernel_load_reg_1149),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_23
   (P,
    B,
    p,
    p_0,
    ap_clk,
    p_1,
    A,
    kernel_load_reg_1149,
    Q);
  output [15:0]P;
  output [4:0]B;
  input p;
  input p_0;
  input ap_clk;
  input [8:0]p_1;
  input [15:0]A;
  input [0:0]kernel_load_reg_1149;
  input [0:0]Q;

  wire [15:0]A;
  wire [4:0]B;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]kernel_load_reg_1149;
  wire p;
  wire p_0;
  wire [8:0]p_1;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_39 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .kernel_load_reg_1149(kernel_load_reg_1149),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_24
   (P,
    \kernel1_load_reg_1157_reg[15] ,
    p,
    p_0,
    p_1,
    ap_clk,
    B,
    A,
    Q);
  output [15:0]P;
  output [1:0]\kernel1_load_reg_1157_reg[15] ;
  input p;
  input p_0;
  input p_1;
  input ap_clk;
  input [11:0]B;
  input [15:0]A;
  input [0:0]Q;

  wire [15:0]A;
  wire [11:0]B;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]\kernel1_load_reg_1157_reg[15] ;
  wire p;
  wire p_0;
  wire p_1;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_38 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\kernel1_load_reg_1157_reg[15] (\kernel1_load_reg_1157_reg[15] ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_25
   (P,
    \ap_CS_fsm_reg[5] ,
    \kernel1_load_reg_1157_reg[15] ,
    p,
    p_0,
    ap_clk,
    B,
    A,
    Q,
    p_1,
    p_2);
  output [15:0]P;
  output \ap_CS_fsm_reg[5] ;
  output [2:0]\kernel1_load_reg_1157_reg[15] ;
  input p;
  input p_0;
  input ap_clk;
  input [10:0]B;
  input [15:0]A;
  input [1:0]Q;
  input [0:0]p_1;
  input p_2;

  wire [15:0]A;
  wire [10:0]B;
  wire [15:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire [2:0]\kernel1_load_reg_1157_reg[15] ;
  wire p;
  wire p_0;
  wire [0:0]p_1;
  wire p_2;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_37 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .\kernel1_load_reg_1157_reg[15] (\kernel1_load_reg_1157_reg[15] ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_26
   (D,
    p,
    p_0,
    ap_clk,
    B,
    A);
  output [15:0]D;
  input p;
  input p_0;
  input ap_clk;
  input [13:0]B;
  input [15:0]A;

  wire [15:0]A;
  wire [13:0]B;
  wire [15:0]D;
  wire ap_clk;
  wire p;
  wire p_0;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_36 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .D(D),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_27
   (P,
    E,
    \add_ln29_reg_1227_reg[1] ,
    p,
    p_0,
    ap_clk,
    B,
    A,
    Q,
    p_1);
  output [15:0]P;
  output [0:0]E;
  output [0:0]\add_ln29_reg_1227_reg[1] ;
  input p;
  input p_0;
  input ap_clk;
  input [12:0]B;
  input [15:0]A;
  input [0:0]Q;
  input p_1;

  wire [15:0]A;
  wire [12:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire [0:0]\add_ln29_reg_1227_reg[1] ;
  wire ap_clk;
  wire p;
  wire p_0;
  wire p_1;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_35 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .E(E),
        .P(P),
        .Q(Q),
        .\add_ln29_reg_1227_reg[1] (\add_ln29_reg_1227_reg[1] ),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_28
   (P,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    \trunc_ln29_reg_1214_reg[1] ,
    A,
    \ap_CS_fsm_reg[1]_0 ,
    p,
    ap_clk,
    B,
    Q,
    p_0,
    p_1,
    p_2,
    ap_enable_reg_pp0_iter0,
    q0,
    p_3);
  output [15:0]P;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[3] ;
  output [0:0]\trunc_ln29_reg_1214_reg[1] ;
  output [15:0]A;
  output \ap_CS_fsm_reg[1]_0 ;
  input p;
  input ap_clk;
  input [12:0]B;
  input [4:0]Q;
  input p_0;
  input p_1;
  input p_2;
  input ap_enable_reg_pp0_iter0;
  input [15:0]q0;
  input [15:0]p_3;

  wire [15:0]A;
  wire [12:0]B;
  wire [15:0]P;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p;
  wire p_0;
  wire p_1;
  wire p_2;
  wire [15:0]p_3;
  wire [15:0]q0;
  wire [0:0]\trunc_ln29_reg_1214_reg[1] ;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_34 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .q0(q0),
        .\trunc_ln29_reg_1214_reg[1] (\trunc_ln29_reg_1214_reg[1] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_29
   (P,
    \ap_CS_fsm_reg[4] ,
    \trunc_ln29_reg_1214_reg[0] ,
    A,
    p,
    p_0,
    p_1,
    ap_clk,
    B,
    Q,
    ap_enable_reg_pp0_iter0,
    p_2,
    p_3,
    p_4,
    q0,
    p_5,
    p_6,
    p_7);
  output [15:0]P;
  output \ap_CS_fsm_reg[4] ;
  output [1:0]\trunc_ln29_reg_1214_reg[0] ;
  output [15:0]A;
  input p;
  input p_0;
  input p_1;
  input ap_clk;
  input [11:0]B;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input p_2;
  input p_3;
  input [15:0]p_4;
  input [15:0]q0;
  input p_5;
  input p_6;
  input [1:0]p_7;

  wire [15:0]A;
  wire [11:0]B;
  wire [15:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire [15:0]p_4;
  wire p_5;
  wire p_6;
  wire [1:0]p_7;
  wire [15:0]q0;
  wire [1:0]\trunc_ln29_reg_1214_reg[0] ;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_33 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .q0(q0),
        .\trunc_ln29_reg_1214_reg[0] (\trunc_ln29_reg_1214_reg[0] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_41
   (D,
    B,
    p,
    sext_ln35_13_reg_12580,
    ap_clk,
    p_0,
    p_1,
    kernel1_load_reg_1165,
    Q,
    kernel_load_reg_1157);
  output [15:0]D;
  output [4:0]B;
  input p;
  input sext_ln35_13_reg_12580;
  input ap_clk;
  input [7:0]p_0;
  input [15:0]p_1;
  input [0:0]kernel1_load_reg_1165;
  input [1:0]Q;
  input [0:0]kernel_load_reg_1157;

  wire [4:0]B;
  wire [15:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire [0:0]kernel1_load_reg_1165;
  wire [0:0]kernel_load_reg_1157;
  wire p;
  wire [7:0]p_0;
  wire [15:0]p_1;
  wire sext_ln35_13_reg_12580;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_60 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .kernel1_load_reg_1165(kernel1_load_reg_1165),
        .kernel_load_reg_1157(kernel_load_reg_1157),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_42
   (P,
    sext_ln35_13_reg_12580,
    B,
    p,
    ap_clk,
    p_0,
    A,
    Q,
    p_1,
    kernel1_load_reg_1165,
    p_2,
    kernel_load_reg_1157);
  output [15:0]P;
  output sext_ln35_13_reg_12580;
  output [4:0]B;
  input p;
  input ap_clk;
  input [7:0]p_0;
  input [15:0]A;
  input [0:0]Q;
  input p_1;
  input [0:0]kernel1_load_reg_1165;
  input [1:0]p_2;
  input [0:0]kernel_load_reg_1157;

  wire [15:0]A;
  wire [4:0]B;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]kernel1_load_reg_1165;
  wire [0:0]kernel_load_reg_1157;
  wire p;
  wire [7:0]p_0;
  wire p_1;
  wire [1:0]p_2;
  wire sext_ln35_13_reg_12580;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_59 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .kernel1_load_reg_1165(kernel1_load_reg_1165),
        .kernel_load_reg_1157(kernel_load_reg_1157),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_43
   (P,
    add_ln35_20_reg_13340,
    \kernel_load_reg_1157_reg[12] ,
    p,
    sext_ln35_13_reg_12580,
    ap_clk,
    B,
    p_0,
    Q,
    p_1,
    kernel_load_reg_1157,
    p_2);
  output [15:0]P;
  output add_ln35_20_reg_13340;
  output [0:0]\kernel_load_reg_1157_reg[12] ;
  input p;
  input sext_ln35_13_reg_12580;
  input ap_clk;
  input [11:0]B;
  input [15:0]p_0;
  input [0:0]Q;
  input p_1;
  input [0:0]kernel_load_reg_1157;
  input [1:0]p_2;

  wire [11:0]B;
  wire [15:0]P;
  wire [0:0]Q;
  wire add_ln35_20_reg_13340;
  wire ap_clk;
  wire [0:0]kernel_load_reg_1157;
  wire [0:0]\kernel_load_reg_1157_reg[12] ;
  wire p;
  wire [15:0]p_0;
  wire p_1;
  wire [1:0]p_2;
  wire sext_ln35_13_reg_12580;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_58 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.B(B),
        .P(P),
        .Q(Q),
        .add_ln35_20_reg_13340(add_ln35_20_reg_13340),
        .ap_clk(ap_clk),
        .kernel_load_reg_1157(kernel_load_reg_1157),
        .\kernel_load_reg_1157_reg[12] (\kernel_load_reg_1157_reg[12] ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_44
   (P,
    \kernel_load_reg_1157_reg[12] ,
    p,
    sext_ln35_13_reg_12580,
    add_ln35_20_reg_13340,
    ap_clk,
    B,
    A,
    kernel_load_reg_1157,
    Q);
  output [15:0]P;
  output [0:0]\kernel_load_reg_1157_reg[12] ;
  input p;
  input sext_ln35_13_reg_12580;
  input add_ln35_20_reg_13340;
  input ap_clk;
  input [11:0]B;
  input [15:0]A;
  input [0:0]kernel_load_reg_1157;
  input [1:0]Q;

  wire [15:0]A;
  wire [11:0]B;
  wire [15:0]P;
  wire [1:0]Q;
  wire add_ln35_20_reg_13340;
  wire ap_clk;
  wire [0:0]kernel_load_reg_1157;
  wire [0:0]\kernel_load_reg_1157_reg[12] ;
  wire p;
  wire sext_ln35_13_reg_12580;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_57 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .add_ln35_20_reg_13340(add_ln35_20_reg_13340),
        .ap_clk(ap_clk),
        .kernel_load_reg_1157(kernel_load_reg_1157),
        .\kernel_load_reg_1157_reg[12] (\kernel_load_reg_1157_reg[12] ),
        .p_0(p),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_45
   (D,
    p,
    sext_ln35_13_reg_12580,
    ap_clk,
    B,
    p_0);
  output [15:0]D;
  input p;
  input sext_ln35_13_reg_12580;
  input ap_clk;
  input [12:0]B;
  input [15:0]p_0;

  wire [12:0]B;
  wire [15:0]D;
  wire ap_clk;
  wire p;
  wire [15:0]p_0;
  wire sext_ln35_13_reg_12580;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_56 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.B(B),
        .D(D),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_46
   (P,
    E,
    p,
    sext_ln35_13_reg_12580,
    ap_clk,
    B,
    A,
    Q,
    p_0);
  output [15:0]P;
  output [0:0]E;
  input p;
  input sext_ln35_13_reg_12580;
  input ap_clk;
  input [12:0]B;
  input [15:0]A;
  input [0:0]Q;
  input p_0;

  wire [15:0]A;
  wire [12:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p;
  wire p_0;
  wire sext_ln35_13_reg_12580;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_55 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_47
   (P,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[3] ,
    reg_31112_out,
    sext_ln35_13_reg_12580,
    add_ln35_20_reg_13340,
    E,
    ap_clk,
    B,
    p,
    Q,
    p_0,
    p_1,
    ap_enable_reg_pp0_iter0,
    \select_ln29_19_reg_1212_reg[0] );
  output [15:0]P;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output reg_31112_out;
  input sext_ln35_13_reg_12580;
  input add_ln35_20_reg_13340;
  input [0:0]E;
  input ap_clk;
  input [12:0]B;
  input [15:0]p;
  input [4:0]Q;
  input p_0;
  input p_1;
  input ap_enable_reg_pp0_iter0;
  input \select_ln29_19_reg_1212_reg[0] ;

  wire [12:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [4:0]Q;
  wire add_ln35_20_reg_13340;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [15:0]p;
  wire p_0;
  wire p_1;
  wire reg_31112_out;
  wire \select_ln29_19_reg_1212_reg[0] ;
  wire sext_ln35_13_reg_12580;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_54 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.B(B),
        .E(E),
        .P(P),
        .Q(Q),
        .add_ln35_20_reg_13340(add_ln35_20_reg_13340),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .reg_31112_out(reg_31112_out),
        .\select_ln29_19_reg_1212_reg[0] (\select_ln29_19_reg_1212_reg[0] ),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_48
   (P,
    \ap_CS_fsm_reg[4] ,
    E,
    indvar_flatten39_reg_2540,
    sext_ln35_13_reg_12580,
    add_ln35_20_reg_13340,
    ap_clk,
    B,
    A,
    Q,
    ap_enable_reg_pp0_iter0,
    \out_d_0_reg_266_reg[0] ,
    \out_d_0_reg_266_reg[0]_0 ,
    p);
  output [15:0]P;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]E;
  output indvar_flatten39_reg_2540;
  input sext_ln35_13_reg_12580;
  input add_ln35_20_reg_13340;
  input ap_clk;
  input [12:0]B;
  input [15:0]A;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter0;
  input \out_d_0_reg_266_reg[0] ;
  input \out_d_0_reg_266_reg[0]_0 ;
  input p;

  wire [15:0]A;
  wire [12:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [4:0]Q;
  wire add_ln35_20_reg_13340;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire indvar_flatten39_reg_2540;
  wire \out_d_0_reg_266_reg[0] ;
  wire \out_d_0_reg_266_reg[0]_0 ;
  wire p;
  wire sext_ln35_13_reg_12580;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_53 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .E(E),
        .P(P),
        .Q(Q),
        .add_ln35_20_reg_13340(add_ln35_20_reg_13340),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .indvar_flatten39_reg_2540(indvar_flatten39_reg_2540),
        .\out_d_0_reg_266_reg[0] (\out_d_0_reg_266_reg[0] ),
        .\out_d_0_reg_266_reg[0]_0 (\out_d_0_reg_266_reg[0]_0 ),
        .p_0(p),
        .sext_ln35_13_reg_12580(sext_ln35_13_reg_12580));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_8
   (P,
    \icmp_ln35_reg_1175_reg[0] ,
    p_12_in,
    ap_clk,
    B,
    A,
    p,
    p_0,
    ap_enable_reg_pp0_iter0,
    Q);
  output [15:0]P;
  output \icmp_ln35_reg_1175_reg[0] ;
  output p_12_in;
  input ap_clk;
  input [15:0]B;
  input [1:0]A;
  input p;
  input p_0;
  input ap_enable_reg_pp0_iter0;
  input [1:0]Q;

  wire [1:0]A;
  wire [15:0]B;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire \icmp_ln35_reg_1175_reg[0] ;
  wire p;
  wire p_0;
  wire p_12_in;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_20 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .\icmp_ln35_reg_1175_reg[0] (\icmp_ln35_reg_1175_reg[0] ),
        .p_0(p),
        .p_1(p_0),
        .p_12_in(p_12_in));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_9
   (P,
    p,
    p_10_in,
    ap_clk,
    p_0);
  output [15:0]P;
  input p;
  input p_10_in;
  input ap_clk;
  input [15:0]p_0;

  wire [15:0]P;
  wire ap_clk;
  wire p;
  wire [15:0]p_0;
  wire p_10_in;

  design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_19 network_mul_mul_16s_16s_30_1_1_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_10_in(p_10_in));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0
   (P,
    A,
    E,
    p_0,
    p_1,
    ap_clk,
    B,
    p_2);
  output [15:0]P;
  output [0:0]A;
  input [0:0]E;
  input p_0;
  input [0:0]p_1;
  input ap_clk;
  input [15:0]B;
  input [0:0]p_2;

  wire [0:0]A;
  wire [15:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;
  wire p_0;
  wire [0:0]p_1;
  wire [0:0]p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,1'b0,1'b0,A,1'b1,1'b1,p_2,1'b1,A,A,A,p_2,1'b1,A,p_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_19__4
       (.I0(p_2),
        .O(A));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_15
   (P,
    E,
    p_0,
    ap_clk,
    p_1,
    Q,
    p_2);
  output [15:0]P;
  output [0:0]E;
  input p_0;
  input ap_clk;
  input [15:0]p_1;
  input [0:0]Q;
  input p_2;

  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0;
  wire [15:0]p_1;
  wire p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[15],p_1[15],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_2__1
       (.I0(Q),
        .I1(p_2),
        .O(E));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_16
   (P,
    E,
    p_12_in,
    p_0,
    ap_clk,
    B,
    A,
    Q,
    p_1);
  output [15:0]P;
  output [0:0]E;
  input p_12_in;
  input p_0;
  input ap_clk;
  input [15:0]B;
  input [1:0]A;
  input [0:0]Q;
  input p_1;

  wire [1:0]A;
  wire [15:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire p_12_in;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,A[1],1'b1,1'b1,1'b1,1'b0,A[1],1'b1,A[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_12_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln41_4_reg_1401[15]_i_1 
       (.I0(Q),
        .I1(p_1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_17
   (D,
    p_12_in,
    p_0,
    ap_clk,
    p_1,
    A);
  output [15:0]D;
  input p_12_in;
  input p_0;
  input ap_clk;
  input [15:0]p_1;
  input [1:0]A;

  wire [1:0]A;
  wire [15:0]D;
  wire ap_clk;
  wire p_0;
  wire [15:0]p_1;
  wire p_12_in;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,A[1],1'b1,1'b1,1'b1,1'b0,A[1],1'b1,A[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[15],p_1[15],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_12_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,D,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_18
   (P,
    p_10_in,
    p_0,
    ap_clk,
    B,
    A,
    Q,
    p_1);
  output [15:0]P;
  output p_10_in;
  input p_0;
  input ap_clk;
  input [15:0]B;
  input [1:0]A;
  input [0:0]Q;
  input p_1;

  wire [1:0]A;
  wire [15:0]B;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire p_10_in;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \add_ln35_10_reg_1386[9]_i_1 
       (.I0(Q),
        .I1(p_1),
        .O(p_10_in));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],A[1],1'b0,1'b0,A[1],1'b1,1'b1,A[0],1'b1,A[1],A[1],A,1'b1,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_10_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_19
   (P,
    p_0,
    p_10_in,
    ap_clk,
    p_1);
  output [15:0]P;
  input p_0;
  input p_10_in;
  input ap_clk;
  input [15:0]p_1;

  wire [15:0]P;
  wire ap_clk;
  wire p_0;
  wire [15:0]p_1;
  wire p_10_in;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[15],p_1[15],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_10_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_20
   (P,
    \icmp_ln35_reg_1175_reg[0] ,
    p_12_in,
    ap_clk,
    B,
    A,
    p_0,
    p_1,
    ap_enable_reg_pp0_iter0,
    Q);
  output [15:0]P;
  output \icmp_ln35_reg_1175_reg[0] ;
  output p_12_in;
  input ap_clk;
  input [15:0]B;
  input [1:0]A;
  input p_0;
  input p_1;
  input ap_enable_reg_pp0_iter0;
  input [1:0]Q;

  wire [1:0]A;
  wire [15:0]B;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire \icmp_ln35_reg_1175_reg[0] ;
  wire p_0;
  wire p_1;
  wire p_12_in;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,A[1],1'b1,1'b1,1'b1,1'b0,A[1],1'b1,A[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\icmp_ln35_reg_1175_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_12_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBAAA)) 
    p_i_1__3
       (.I0(p_0),
        .I1(p_1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[0]),
        .O(\icmp_ln35_reg_1175_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__4
       (.I0(Q[1]),
        .I1(p_1),
        .O(p_12_in));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_21
   (P,
    \icmp_ln35_reg_1175_reg[0] ,
    A,
    ap_enable_reg_pp0_iter0_reg,
    \icmp_ln35_reg_1175_reg[0]_0 ,
    p_12_in,
    ap_clk,
    p_0,
    din3,
    p_1,
    Q,
    p_2,
    p_3,
    ap_enable_reg_pp0_iter0);
  output [15:0]P;
  output \icmp_ln35_reg_1175_reg[0] ;
  output [0:0]A;
  output ap_enable_reg_pp0_iter0_reg;
  output \icmp_ln35_reg_1175_reg[0]_0 ;
  input p_12_in;
  input ap_clk;
  input [15:0]p_0;
  input [0:0]din3;
  input p_1;
  input [4:0]Q;
  input p_2;
  input p_3;
  input ap_enable_reg_pp0_iter0;

  wire [0:0]A;
  wire [15:0]P;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]din3;
  wire \icmp_ln35_reg_1175_reg[0] ;
  wire \icmp_ln35_reg_1175_reg[0]_0 ;
  wire [15:0]p_0;
  wire p_1;
  wire p_12_in;
  wire p_2;
  wire p_3;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,A,1'b1,1'b1,1'b1,1'b0,A,1'b1,din3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0[15],p_0[15],p_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\icmp_ln35_reg_1175_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_12_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_19__3
       (.I0(din3),
        .O(A));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_20__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[2]),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h5544444455404040)) 
    p_i_20__8
       (.I0(p_1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(p_3),
        .I5(Q[4]),
        .O(\icmp_ln35_reg_1175_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF2F2FFF2F2F2F2F2)) 
    p_i_2__0
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(p_1),
        .I2(\icmp_ln35_reg_1175_reg[0]_0 ),
        .I3(Q[1]),
        .I4(p_2),
        .I5(p_3),
        .O(\icmp_ln35_reg_1175_reg[0] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_33
   (P,
    \ap_CS_fsm_reg[4] ,
    \trunc_ln29_reg_1214_reg[0] ,
    A,
    p_0,
    p_1,
    p_2,
    ap_clk,
    B,
    Q,
    ap_enable_reg_pp0_iter0,
    p_3,
    p_4,
    p_5,
    q0,
    p_6,
    p_7,
    p_8);
  output [15:0]P;
  output \ap_CS_fsm_reg[4] ;
  output [1:0]\trunc_ln29_reg_1214_reg[0] ;
  output [15:0]A;
  input p_0;
  input p_1;
  input p_2;
  input ap_clk;
  input [11:0]B;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input p_3;
  input p_4;
  input [15:0]p_5;
  input [15:0]q0;
  input p_6;
  input p_7;
  input [1:0]p_8;

  wire [15:0]A;
  wire [11:0]B;
  wire [15:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire [15:0]p_5;
  wire p_6;
  wire p_7;
  wire [1:0]p_8;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire reg_311212_out;
  wire [1:0]\trunc_ln29_reg_1214_reg[0] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],\trunc_ln29_reg_1214_reg[0] [1],B[10:3],\trunc_ln29_reg_1214_reg[0] [0],B[2:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[4] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_0),
        .CEB2(p_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAA)) 
    p_i_1
       (.I0(reg_311212_out),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(p_3),
        .I5(p_4),
        .O(\ap_CS_fsm_reg[4] ));
  LUT2 #(
    .INIT(4'h9)) 
    p_i_11
       (.I0(p_8[1]),
        .I1(p_8[0]),
        .O(\trunc_ln29_reg_1214_reg[0] [0]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_15
       (.I0(p_5[15]),
        .I1(q0[15]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[15]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_16
       (.I0(p_5[14]),
        .I1(q0[14]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[14]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_17
       (.I0(p_5[13]),
        .I1(q0[13]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[13]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_18
       (.I0(p_5[12]),
        .I1(q0[12]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[12]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_19
       (.I0(p_5[11]),
        .I1(q0[11]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[11]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_20
       (.I0(p_5[10]),
        .I1(q0[10]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[10]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_21
       (.I0(p_5[9]),
        .I1(q0[9]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[9]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_22
       (.I0(p_5[8]),
        .I1(q0[8]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_23
       (.I0(p_5[7]),
        .I1(q0[7]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[7]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_24
       (.I0(p_5[6]),
        .I1(q0[6]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_25
       (.I0(p_5[5]),
        .I1(q0[5]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_26
       (.I0(p_5[4]),
        .I1(q0[4]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_27
       (.I0(p_5[3]),
        .I1(q0[3]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_28
       (.I0(p_5[2]),
        .I1(q0[2]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_29
       (.I0(p_5[1]),
        .I1(q0[1]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_3
       (.I0(p_8[0]),
        .I1(p_8[1]),
        .O(\trunc_ln29_reg_1214_reg[0] [1]));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_30
       (.I0(p_5[0]),
        .I1(q0[0]),
        .I2(p_6),
        .I3(Q[0]),
        .I4(p_7),
        .O(A[0]));
  LUT3 #(
    .INIT(8'h40)) 
    p_i_31__0
       (.I0(p_6),
        .I1(Q[0]),
        .I2(p_7),
        .O(reg_311212_out));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_34
   (P,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    \trunc_ln29_reg_1214_reg[1] ,
    A,
    \ap_CS_fsm_reg[1]_0 ,
    p_0,
    ap_clk,
    B,
    Q,
    p_1,
    p_2,
    p_3,
    ap_enable_reg_pp0_iter0,
    q0,
    p_4);
  output [15:0]P;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[3] ;
  output [0:0]\trunc_ln29_reg_1214_reg[1] ;
  output [15:0]A;
  output \ap_CS_fsm_reg[1]_0 ;
  input p_0;
  input ap_clk;
  input [12:0]B;
  input [4:0]Q;
  input p_1;
  input p_2;
  input p_3;
  input ap_enable_reg_pp0_iter0;
  input [15:0]q0;
  input [15:0]p_4;

  wire [15:0]A;
  wire [12:0]B;
  wire [15:0]P;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire [15:0]p_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire reg_31113_out;
  wire [0:0]\trunc_ln29_reg_1214_reg[1] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    add_ln35_10_reg_1339_reg_i_1
       (.I0(Q[0]),
        .I1(p_2),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln41_reg_1389_reg_i_1__0
       (.I0(Q[2]),
        .I1(p_3),
        .O(\ap_CS_fsm_reg[3] ));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten39_reg_254[13]_i_2 
       (.I0(Q[0]),
        .I1(p_1),
        .I2(p_2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12:3],\trunc_ln29_reg_1214_reg[1] ,B[2:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[4] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_0),
        .CEB2(\ap_CS_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\ap_CS_fsm_reg[3] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_15__0
       (.I0(q0[15]),
        .I1(p_4[15]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[15]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_16__0
       (.I0(q0[14]),
        .I1(p_4[14]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[14]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_17__0
       (.I0(q0[13]),
        .I1(p_4[13]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[13]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_18__0
       (.I0(q0[12]),
        .I1(p_4[12]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_19__0
       (.I0(q0[11]),
        .I1(p_4[11]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAA)) 
    p_i_1__0
       (.I0(reg_31113_out),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(p_2),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_20__0
       (.I0(q0[10]),
        .I1(p_4[10]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[10]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_21__0
       (.I0(q0[9]),
        .I1(p_4[9]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[9]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_22__0
       (.I0(q0[8]),
        .I1(p_4[8]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[8]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_23__0
       (.I0(q0[7]),
        .I1(p_4[7]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[7]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_24__0
       (.I0(q0[6]),
        .I1(p_4[6]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[6]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_25__0
       (.I0(q0[5]),
        .I1(p_4[5]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[5]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_26__0
       (.I0(q0[4]),
        .I1(p_4[4]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[4]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_27__0
       (.I0(q0[3]),
        .I1(p_4[3]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[3]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_28__0
       (.I0(q0[2]),
        .I1(p_4[2]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_29__0
       (.I0(q0[1]),
        .I1(p_4[1]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hCCCCCCCCAACCACCC)) 
    p_i_30__0
       (.I0(q0[0]),
        .I1(p_4[0]),
        .I2(Q[2]),
        .I3(p_1),
        .I4(Q[1]),
        .I5(p_3),
        .O(A[0]));
  LUT4 #(
    .INIT(16'h00C8)) 
    p_i_31
       (.I0(Q[2]),
        .I1(p_1),
        .I2(Q[1]),
        .I3(p_3),
        .O(reg_31113_out));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_4
       (.I0(B[11]),
        .O(\trunc_ln29_reg_1214_reg[1] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_35
   (P,
    E,
    \add_ln29_reg_1227_reg[1] ,
    p_0,
    p_1,
    ap_clk,
    B,
    A,
    Q,
    p_2);
  output [15:0]P;
  output [0:0]E;
  output [0:0]\add_ln29_reg_1227_reg[1] ;
  input p_0;
  input p_1;
  input ap_clk;
  input [12:0]B;
  input [15:0]A;
  input [0:0]Q;
  input p_2;

  wire [15:0]A;
  wire [12:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire [0:0]\add_ln29_reg_1227_reg[1] ;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \add_ln41_1_reg_1359[15]_i_1 
       (.I0(Q),
        .I1(p_2),
        .O(E));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12],\add_ln29_reg_1227_reg[1] ,B[11:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_2
       (.I0(B[3]),
        .O(\add_ln29_reg_1227_reg[1] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_36
   (D,
    p_0,
    p_1,
    ap_clk,
    B,
    A);
  output [15:0]D;
  input p_0;
  input p_1;
  input ap_clk;
  input [13:0]B;
  input [15:0]A;

  wire [15:0]A;
  wire [13:0]B;
  wire [15:0]D;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,D,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_37
   (P,
    \ap_CS_fsm_reg[5] ,
    \kernel1_load_reg_1157_reg[15] ,
    p_0,
    p_1,
    ap_clk,
    B,
    A,
    Q,
    p_2,
    p_3);
  output [15:0]P;
  output \ap_CS_fsm_reg[5] ;
  output [2:0]\kernel1_load_reg_1157_reg[15] ;
  input p_0;
  input p_1;
  input ap_clk;
  input [10:0]B;
  input [15:0]A;
  input [1:0]Q;
  input [0:0]p_2;
  input p_3;

  wire [15:0]A;
  wire [10:0]B;
  wire [15:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire [2:0]\kernel1_load_reg_1157_reg[15] ;
  wire p_0;
  wire p_1;
  wire [0:0]p_2;
  wire p_3;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10:6],\kernel1_load_reg_1157_reg[15] [2],B[5:1],\kernel1_load_reg_1157_reg[15] [1],B[0],\kernel1_load_reg_1157_reg[15] [0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[5] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE3)) 
    p_i_12__6
       (.I0(B[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\kernel1_load_reg_1157_reg[15] [1]));
  LUT3 #(
    .INIT(8'hF4)) 
    p_i_14
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(B[7]),
        .O(\kernel1_load_reg_1157_reg[15] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_2__9
       (.I0(p_2),
        .I1(p_3),
        .O(\ap_CS_fsm_reg[5] ));
  LUT3 #(
    .INIT(8'hCB)) 
    p_i_6__6
       (.I0(B[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\kernel1_load_reg_1157_reg[15] [2]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_38
   (P,
    \kernel1_load_reg_1157_reg[15] ,
    p_0,
    p_1,
    p_2,
    ap_clk,
    B,
    A,
    Q);
  output [15:0]P;
  output [1:0]\kernel1_load_reg_1157_reg[15] ;
  input p_0;
  input p_1;
  input p_2;
  input ap_clk;
  input [11:0]B;
  input [15:0]A;
  input [0:0]Q;

  wire [15:0]A;
  wire [11:0]B;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]\kernel1_load_reg_1157_reg[15] ;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11:7],\kernel1_load_reg_1157_reg[15] [1],B[6:2],\kernel1_load_reg_1157_reg[15] [0],B[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8F)) 
    p_i_4__7
       (.I0(B[8]),
        .I1(Q),
        .I2(B[10]),
        .O(\kernel1_load_reg_1157_reg[15] [1]));
  LUT3 #(
    .INIT(8'h4F)) 
    p_i_8__7
       (.I0(Q),
        .I1(B[8]),
        .I2(B[10]),
        .O(\kernel1_load_reg_1157_reg[15] [0]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_39
   (P,
    B,
    p_0,
    p_1,
    ap_clk,
    p_2,
    A,
    kernel_load_reg_1149,
    Q);
  output [15:0]P;
  output [4:0]B;
  input p_0;
  input p_1;
  input ap_clk;
  input [8:0]p_2;
  input [15:0]A;
  input [0:0]kernel_load_reg_1149;
  input [0:0]Q;

  wire [15:0]A;
  wire [4:0]B;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]kernel_load_reg_1149;
  wire p_0;
  wire p_1;
  wire [8:0]p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[4],B[4],B[4],B[4],B[4],p_2[8:6],B[3],p_2[5:4],B[2:1],p_2[3:1],B[0],p_2[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    p_i_11__8
       (.I0(Q),
        .I1(kernel_load_reg_1149),
        .I2(p_2[2]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h0D)) 
    p_i_1__11
       (.I0(Q),
        .I1(p_2[6]),
        .I2(p_2[2]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    p_i_4__8
       (.I0(kernel_load_reg_1149),
        .I1(Q),
        .I2(p_2[6]),
        .I3(p_2[2]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h0E)) 
    p_i_7__6
       (.I0(kernel_load_reg_1149),
        .I1(Q),
        .I2(p_2[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h0E)) 
    p_i_8__6
       (.I0(p_2[6]),
        .I1(Q),
        .I2(p_2[2]),
        .O(B[1]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_40
   (D,
    B,
    p_0,
    p_1,
    ap_clk,
    p_2,
    A,
    kernel_load_reg_1149,
    Q);
  output [15:0]D;
  output [4:0]B;
  input p_0;
  input p_1;
  input ap_clk;
  input [8:0]p_2;
  input [15:0]A;
  input [0:0]kernel_load_reg_1149;
  input [0:0]Q;

  wire [15:0]A;
  wire [4:0]B;
  wire [15:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]kernel_load_reg_1149;
  wire p_0;
  wire p_1;
  wire [8:0]p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[4],B[4],B[4],B[4],B[4],p_2[8:6],B[3],p_2[5:4],B[2:1],p_2[3:1],B[0],p_2[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,D,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h0E)) 
    p_i_10__6
       (.I0(p_2[6]),
        .I1(Q),
        .I2(p_2[2]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h04)) 
    p_i_13__5
       (.I0(Q),
        .I1(kernel_load_reg_1149),
        .I2(p_2[2]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h0D)) 
    p_i_3__7
       (.I0(Q),
        .I1(p_2[6]),
        .I2(p_2[2]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    p_i_6__5
       (.I0(kernel_load_reg_1149),
        .I1(Q),
        .I2(p_2[6]),
        .I3(p_2[2]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h0E)) 
    p_i_9__6
       (.I0(kernel_load_reg_1149),
        .I1(Q),
        .I2(p_2[2]),
        .O(B[2]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_53
   (P,
    \ap_CS_fsm_reg[4] ,
    E,
    indvar_flatten39_reg_2540,
    sext_ln35_13_reg_12580,
    add_ln35_20_reg_13340,
    ap_clk,
    B,
    A,
    Q,
    ap_enable_reg_pp0_iter0,
    \out_d_0_reg_266_reg[0] ,
    \out_d_0_reg_266_reg[0]_0 ,
    p_0);
  output [15:0]P;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]E;
  output indvar_flatten39_reg_2540;
  input sext_ln35_13_reg_12580;
  input add_ln35_20_reg_13340;
  input ap_clk;
  input [12:0]B;
  input [15:0]A;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter0;
  input \out_d_0_reg_266_reg[0] ;
  input \out_d_0_reg_266_reg[0]_0 ;
  input p_0;

  wire [15:0]A;
  wire [12:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [4:0]Q;
  wire add_ln35_20_reg_13340;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire indvar_flatten39_reg_2540;
  wire \out_d_0_reg_266_reg[0] ;
  wire \out_d_0_reg_266_reg[0]_0 ;
  wire p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire sext_ln35_13_reg_12580;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \add_ln41_9_reg_1379[15]_i_1 
       (.I0(Q[1]),
        .I1(p_0),
        .O(E));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten39_reg_254[10]_i_2 
       (.I0(Q[0]),
        .I1(\out_d_0_reg_266_reg[0]_0 ),
        .I2(\out_d_0_reg_266_reg[0] ),
        .O(indvar_flatten39_reg_2540));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12:3],B[4],B[2:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[4] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(sext_ln35_13_reg_12580),
        .CEB2(add_ln35_20_reg_13340),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hCCCCFFCCCCCCFECC)) 
    p_i_1__1
       (.I0(Q[3]),
        .I1(indvar_flatten39_reg_2540),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\out_d_0_reg_266_reg[0] ),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[4] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_54
   (P,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[3] ,
    reg_31112_out,
    sext_ln35_13_reg_12580,
    add_ln35_20_reg_13340,
    E,
    ap_clk,
    B,
    p_0,
    Q,
    p_1,
    p_2,
    ap_enable_reg_pp0_iter0,
    \select_ln29_19_reg_1212_reg[0] );
  output [15:0]P;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output reg_31112_out;
  input sext_ln35_13_reg_12580;
  input add_ln35_20_reg_13340;
  input [0:0]E;
  input ap_clk;
  input [12:0]B;
  input [15:0]p_0;
  input [4:0]Q;
  input p_1;
  input p_2;
  input ap_enable_reg_pp0_iter0;
  input \select_ln29_19_reg_1212_reg[0] ;

  wire [12:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [4:0]Q;
  wire add_ln35_20_reg_13340;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [15:0]p_0;
  wire p_1;
  wire p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire reg_31112_out;
  wire \select_ln29_19_reg_1212_reg[0] ;
  wire sext_ln35_13_reg_12580;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12:3],B[4],B[2:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(sext_ln35_13_reg_12580),
        .CEB2(add_ln35_20_reg_13340),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    p_i_1__2
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q[1]),
        .I2(p_1),
        .I3(p_2),
        .I4(reg_31112_out),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FFEAC0C0)) 
    p_i_31__1
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(p_1),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\select_ln29_19_reg_1212_reg[0] ),
        .O(reg_31112_out));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln29_19_reg_1212[3]_i_1 
       (.I0(Q[2]),
        .I1(\select_ln29_19_reg_1212_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[3] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_55
   (P,
    E,
    p_0,
    sext_ln35_13_reg_12580,
    ap_clk,
    B,
    A,
    Q,
    p_1);
  output [15:0]P;
  output [0:0]E;
  input p_0;
  input sext_ln35_13_reg_12580;
  input ap_clk;
  input [12:0]B;
  input [15:0]A;
  input [0:0]Q;
  input p_1;

  wire [15:0]A;
  wire [12:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire sext_ln35_13_reg_12580;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \add_ln41_11_reg_1364[15]_i_1 
       (.I0(Q),
        .I1(p_1),
        .O(E));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12:3],B[4],B[2:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sext_ln35_13_reg_12580),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_56
   (D,
    p_0,
    sext_ln35_13_reg_12580,
    ap_clk,
    B,
    p_1);
  output [15:0]D;
  input p_0;
  input sext_ln35_13_reg_12580;
  input ap_clk;
  input [12:0]B;
  input [15:0]p_1;

  wire [12:0]B;
  wire [15:0]D;
  wire ap_clk;
  wire p_0;
  wire [15:0]p_1;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire sext_ln35_13_reg_12580;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12:3],B[4],B[2:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sext_ln35_13_reg_12580),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,D,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_57
   (P,
    \kernel_load_reg_1157_reg[12] ,
    p_0,
    sext_ln35_13_reg_12580,
    add_ln35_20_reg_13340,
    ap_clk,
    B,
    A,
    kernel_load_reg_1157,
    Q);
  output [15:0]P;
  output [0:0]\kernel_load_reg_1157_reg[12] ;
  input p_0;
  input sext_ln35_13_reg_12580;
  input add_ln35_20_reg_13340;
  input ap_clk;
  input [11:0]B;
  input [15:0]A;
  input [0:0]kernel_load_reg_1157;
  input [1:0]Q;

  wire [15:0]A;
  wire [11:0]B;
  wire [15:0]P;
  wire [1:0]Q;
  wire add_ln35_20_reg_13340;
  wire ap_clk;
  wire [0:0]kernel_load_reg_1157;
  wire [0:0]\kernel_load_reg_1157_reg[12] ;
  wire p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire sext_ln35_13_reg_12580;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11:8],\kernel_load_reg_1157_reg[12] ,B[7:3],B[4],B[2:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sext_ln35_13_reg_12580),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln35_20_reg_13340),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hCB)) 
    p_i_6__7
       (.I0(kernel_load_reg_1157),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\kernel_load_reg_1157_reg[12] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_58
   (P,
    add_ln35_20_reg_13340,
    \kernel_load_reg_1157_reg[12] ,
    p_0,
    sext_ln35_13_reg_12580,
    ap_clk,
    B,
    p_1,
    Q,
    p_2,
    kernel_load_reg_1157,
    p_3);
  output [15:0]P;
  output add_ln35_20_reg_13340;
  output [0:0]\kernel_load_reg_1157_reg[12] ;
  input p_0;
  input sext_ln35_13_reg_12580;
  input ap_clk;
  input [11:0]B;
  input [15:0]p_1;
  input [0:0]Q;
  input p_2;
  input [0:0]kernel_load_reg_1157;
  input [1:0]p_3;

  wire [11:0]B;
  wire [15:0]P;
  wire [0:0]Q;
  wire add_ln35_20_reg_13340;
  wire ap_clk;
  wire [0:0]kernel_load_reg_1157;
  wire [0:0]\kernel_load_reg_1157_reg[12] ;
  wire p_0;
  wire [15:0]p_1;
  wire p_2;
  wire [1:0]p_3;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire sext_ln35_13_reg_12580;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \add_ln35_20_reg_1334[10]_i_1 
       (.I0(Q),
        .I1(p_2),
        .O(add_ln35_20_reg_13340));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11:8],\kernel_load_reg_1157_reg[12] ,B[7:3],B[4],B[2:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sext_ln35_13_reg_12580),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln35_20_reg_13340),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8F)) 
    p_i_5__6
       (.I0(kernel_load_reg_1157),
        .I1(p_3[0]),
        .I2(p_3[1]),
        .O(\kernel_load_reg_1157_reg[12] ));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_59
   (P,
    sext_ln35_13_reg_12580,
    B,
    p_0,
    ap_clk,
    p_1,
    A,
    Q,
    p_2,
    kernel1_load_reg_1165,
    p_3,
    kernel_load_reg_1157);
  output [15:0]P;
  output sext_ln35_13_reg_12580;
  output [4:0]B;
  input p_0;
  input ap_clk;
  input [7:0]p_1;
  input [15:0]A;
  input [0:0]Q;
  input p_2;
  input [0:0]kernel1_load_reg_1165;
  input [1:0]p_3;
  input [0:0]kernel_load_reg_1157;

  wire [15:0]A;
  wire [4:0]B;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]kernel1_load_reg_1165;
  wire [0:0]kernel_load_reg_1157;
  wire p_0;
  wire [7:0]p_1;
  wire p_2;
  wire [1:0]p_3;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire sext_ln35_13_reg_12580;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    add_ln41_reg_1389_reg_i_1
       (.I0(Q),
        .I1(p_2),
        .O(sext_ln35_13_reg_12580));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[4],B[4],B[4],B[4],B[4:3],p_1[7:2],B[2:1],B[2],p_1[1],B[0],p_1[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sext_ln35_13_reg_12580),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h0E)) 
    p_i_10__7
       (.I0(kernel_load_reg_1157),
        .I1(p_3[0]),
        .I2(p_3[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h04)) 
    p_i_12__7
       (.I0(p_3[0]),
        .I1(kernel_load_reg_1157),
        .I2(p_3[1]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_1__8
       (.I0(kernel1_load_reg_1165),
        .I1(p_3[0]),
        .I2(p_3[1]),
        .O(B[4]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_2__10
       (.I0(kernel_load_reg_1157),
        .I1(p_3[1]),
        .O(B[3]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_9__7
       (.I0(kernel1_load_reg_1165),
        .I1(p_3[1]),
        .O(B[2]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_30_1_1_DSP48_0_60
   (D,
    B,
    p_0,
    sext_ln35_13_reg_12580,
    ap_clk,
    p_1,
    p_2,
    kernel1_load_reg_1165,
    Q,
    kernel_load_reg_1157);
  output [15:0]D;
  output [4:0]B;
  input p_0;
  input sext_ln35_13_reg_12580;
  input ap_clk;
  input [7:0]p_1;
  input [15:0]p_2;
  input [0:0]kernel1_load_reg_1165;
  input [1:0]Q;
  input [0:0]kernel_load_reg_1157;

  wire [4:0]B;
  wire [15:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire [0:0]kernel1_load_reg_1165;
  wire [0:0]kernel_load_reg_1157;
  wire p_0;
  wire [7:0]p_1;
  wire [15:0]p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire sext_ln35_13_reg_12580;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[4],B[4],B[4],B[4],B[4:3],p_1[7:2],B[2:1],B[2],p_1[1],B[0],p_1[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sext_ln35_13_reg_12580),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,D,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_10__8
       (.I0(kernel1_load_reg_1165),
        .I1(Q[1]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h0E)) 
    p_i_11__7
       (.I0(kernel_load_reg_1157),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h04)) 
    p_i_13__6
       (.I0(Q[0]),
        .I1(kernel_load_reg_1157),
        .I2(Q[1]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_2__8
       (.I0(kernel1_load_reg_1165),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(B[4]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_3__8
       (.I0(kernel_load_reg_1157),
        .I1(Q[1]),
        .O(B[3]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_32_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_32_1_1
   (P,
    O,
    p,
    p_0,
    p_1,
    ap_clk,
    q0,
    A,
    Q,
    in_d_0_reg_212,
    ap_enable_reg_pp0_iter3,
    in_d_0_reg_212_pp0_iter2_reg,
    S,
    buffer_0_reg_202_reg,
    \buffer_0_reg_202_reg[15] ,
    in_d_0_reg_212_pp0_iter1_reg);
  output [0:0]P;
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  input ap_clk;
  input [15:0]q0;
  input [14:0]A;
  input [0:0]Q;
  input in_d_0_reg_212;
  input ap_enable_reg_pp0_iter3;
  input in_d_0_reg_212_pp0_iter2_reg;
  input [0:0]S;
  input [14:0]buffer_0_reg_202_reg;
  input [12:0]\buffer_0_reg_202_reg[15] ;
  input in_d_0_reg_212_pp0_iter1_reg;

  wire [14:0]A;
  wire [3:0]O;
  wire [0:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire [14:0]buffer_0_reg_202_reg;
  wire [12:0]\buffer_0_reg_202_reg[15] ;
  wire in_d_0_reg_212;
  wire in_d_0_reg_212_pp0_iter1_reg;
  wire in_d_0_reg_212_pp0_iter2_reg;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [15:0]q0;

  design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2 network_mul_mul_16s_16s_32_1_1_DSP48_2_U
       (.A(A),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .buffer_0_reg_202_reg(buffer_0_reg_202_reg),
        .\buffer_0_reg_202_reg[15] (\buffer_0_reg_202_reg[15] ),
        .in_d_0_reg_212(in_d_0_reg_212),
        .in_d_0_reg_212_pp0_iter1_reg(in_d_0_reg_212_pp0_iter1_reg),
        .in_d_0_reg_212_pp0_iter2_reg(in_d_0_reg_212_pp0_iter2_reg),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_32_1_1_DSP48_2" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2
   (P,
    O,
    p_0,
    p_1,
    p_2,
    ap_clk,
    q0,
    A,
    Q,
    in_d_0_reg_212,
    ap_enable_reg_pp0_iter3,
    in_d_0_reg_212_pp0_iter2_reg,
    S,
    buffer_0_reg_202_reg,
    \buffer_0_reg_202_reg[15] ,
    in_d_0_reg_212_pp0_iter1_reg);
  output [0:0]P;
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  input ap_clk;
  input [15:0]q0;
  input [14:0]A;
  input [0:0]Q;
  input in_d_0_reg_212;
  input ap_enable_reg_pp0_iter3;
  input in_d_0_reg_212_pp0_iter2_reg;
  input [0:0]S;
  input [14:0]buffer_0_reg_202_reg;
  input [12:0]\buffer_0_reg_202_reg[15] ;
  input in_d_0_reg_212_pp0_iter1_reg;

  wire [14:0]A;
  wire [3:0]O;
  wire [0:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire \buffer_0_reg_202[0]_i_10_n_5 ;
  wire \buffer_0_reg_202[0]_i_3_n_5 ;
  wire \buffer_0_reg_202[0]_i_4_n_5 ;
  wire \buffer_0_reg_202[0]_i_5_n_5 ;
  wire \buffer_0_reg_202[0]_i_6_n_5 ;
  wire \buffer_0_reg_202[0]_i_7_n_5 ;
  wire \buffer_0_reg_202[0]_i_8_n_5 ;
  wire \buffer_0_reg_202[0]_i_9_n_5 ;
  wire \buffer_0_reg_202[12]_i_2_n_5 ;
  wire \buffer_0_reg_202[12]_i_3_n_5 ;
  wire \buffer_0_reg_202[12]_i_4_n_5 ;
  wire \buffer_0_reg_202[12]_i_6_n_5 ;
  wire \buffer_0_reg_202[12]_i_7_n_5 ;
  wire \buffer_0_reg_202[12]_i_8_n_5 ;
  wire \buffer_0_reg_202[4]_i_2_n_5 ;
  wire \buffer_0_reg_202[4]_i_3_n_5 ;
  wire \buffer_0_reg_202[4]_i_4_n_5 ;
  wire \buffer_0_reg_202[4]_i_5_n_5 ;
  wire \buffer_0_reg_202[4]_i_6_n_5 ;
  wire \buffer_0_reg_202[4]_i_7_n_5 ;
  wire \buffer_0_reg_202[4]_i_8_n_5 ;
  wire \buffer_0_reg_202[4]_i_9_n_5 ;
  wire \buffer_0_reg_202[8]_i_2_n_5 ;
  wire \buffer_0_reg_202[8]_i_3_n_5 ;
  wire \buffer_0_reg_202[8]_i_4_n_5 ;
  wire \buffer_0_reg_202[8]_i_5_n_5 ;
  wire \buffer_0_reg_202[8]_i_6_n_5 ;
  wire \buffer_0_reg_202[8]_i_7_n_5 ;
  wire \buffer_0_reg_202[8]_i_8_n_5 ;
  wire \buffer_0_reg_202[8]_i_9_n_5 ;
  wire [14:0]buffer_0_reg_202_reg;
  wire \buffer_0_reg_202_reg[0]_i_2_n_5 ;
  wire \buffer_0_reg_202_reg[0]_i_2_n_6 ;
  wire \buffer_0_reg_202_reg[0]_i_2_n_7 ;
  wire \buffer_0_reg_202_reg[0]_i_2_n_8 ;
  wire \buffer_0_reg_202_reg[12]_i_1_n_6 ;
  wire \buffer_0_reg_202_reg[12]_i_1_n_7 ;
  wire \buffer_0_reg_202_reg[12]_i_1_n_8 ;
  wire [12:0]\buffer_0_reg_202_reg[15] ;
  wire \buffer_0_reg_202_reg[4]_i_1_n_5 ;
  wire \buffer_0_reg_202_reg[4]_i_1_n_6 ;
  wire \buffer_0_reg_202_reg[4]_i_1_n_7 ;
  wire \buffer_0_reg_202_reg[4]_i_1_n_8 ;
  wire \buffer_0_reg_202_reg[8]_i_1_n_5 ;
  wire \buffer_0_reg_202_reg[8]_i_1_n_6 ;
  wire \buffer_0_reg_202_reg[8]_i_1_n_7 ;
  wire \buffer_0_reg_202_reg[8]_i_1_n_8 ;
  wire in_d_0_reg_212;
  wire in_d_0_reg_212_pp0_iter1_reg;
  wire in_d_0_reg_212_pp0_iter2_reg;
  wire [3:0]p_0;
  wire p_0_in1_in;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire p_i_2__6_n_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [14:0]trunc_ln29_1_reg_651;
  wire [3:3]\NLW_buffer_0_reg_202_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[0]_i_10 
       (.I0(trunc_ln29_1_reg_651[0]),
        .I1(buffer_0_reg_202_reg[0]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [0]),
        .O(\buffer_0_reg_202[0]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[0]_i_3 
       (.I0(trunc_ln29_1_reg_651[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[0]_i_4 
       (.I0(trunc_ln29_1_reg_651[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[0]_i_5 
       (.I0(trunc_ln29_1_reg_651[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[0]_i_6 
       (.I0(trunc_ln29_1_reg_651[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[0]_i_7 
       (.I0(trunc_ln29_1_reg_651[3]),
        .I1(buffer_0_reg_202_reg[3]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [3]),
        .O(\buffer_0_reg_202[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[0]_i_8 
       (.I0(trunc_ln29_1_reg_651[2]),
        .I1(buffer_0_reg_202_reg[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [2]),
        .O(\buffer_0_reg_202[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[0]_i_9 
       (.I0(trunc_ln29_1_reg_651[1]),
        .I1(buffer_0_reg_202_reg[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [1]),
        .O(\buffer_0_reg_202[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[12]_i_2 
       (.I0(trunc_ln29_1_reg_651[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[12]_i_3 
       (.I0(trunc_ln29_1_reg_651[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[12]_i_4 
       (.I0(trunc_ln29_1_reg_651[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[12]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hF704FB08)) 
    \buffer_0_reg_202[12]_i_6 
       (.I0(trunc_ln29_1_reg_651[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .I3(\buffer_0_reg_202_reg[15] [12]),
        .I4(buffer_0_reg_202_reg[14]),
        .O(\buffer_0_reg_202[12]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hF704FB08)) 
    \buffer_0_reg_202[12]_i_7 
       (.I0(trunc_ln29_1_reg_651[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .I3(\buffer_0_reg_202_reg[15] [12]),
        .I4(buffer_0_reg_202_reg[13]),
        .O(\buffer_0_reg_202[12]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hF704FB08)) 
    \buffer_0_reg_202[12]_i_8 
       (.I0(trunc_ln29_1_reg_651[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .I3(\buffer_0_reg_202_reg[15] [12]),
        .I4(buffer_0_reg_202_reg[12]),
        .O(\buffer_0_reg_202[12]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[4]_i_2 
       (.I0(trunc_ln29_1_reg_651[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[4]_i_3 
       (.I0(trunc_ln29_1_reg_651[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[4]_i_4 
       (.I0(trunc_ln29_1_reg_651[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[4]_i_5 
       (.I0(trunc_ln29_1_reg_651[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[4]_i_6 
       (.I0(trunc_ln29_1_reg_651[7]),
        .I1(buffer_0_reg_202_reg[7]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [7]),
        .O(\buffer_0_reg_202[4]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[4]_i_7 
       (.I0(trunc_ln29_1_reg_651[6]),
        .I1(buffer_0_reg_202_reg[6]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [6]),
        .O(\buffer_0_reg_202[4]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[4]_i_8 
       (.I0(trunc_ln29_1_reg_651[5]),
        .I1(buffer_0_reg_202_reg[5]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [5]),
        .O(\buffer_0_reg_202[4]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[4]_i_9 
       (.I0(trunc_ln29_1_reg_651[4]),
        .I1(buffer_0_reg_202_reg[4]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [4]),
        .O(\buffer_0_reg_202[4]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[8]_i_2 
       (.I0(trunc_ln29_1_reg_651[11]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[8]_i_3 
       (.I0(trunc_ln29_1_reg_651[10]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[8]_i_4 
       (.I0(trunc_ln29_1_reg_651[9]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \buffer_0_reg_202[8]_i_5 
       (.I0(trunc_ln29_1_reg_651[8]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[8]_i_6 
       (.I0(trunc_ln29_1_reg_651[11]),
        .I1(buffer_0_reg_202_reg[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [11]),
        .O(\buffer_0_reg_202[8]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[8]_i_7 
       (.I0(trunc_ln29_1_reg_651[10]),
        .I1(buffer_0_reg_202_reg[10]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [10]),
        .O(\buffer_0_reg_202[8]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[8]_i_8 
       (.I0(trunc_ln29_1_reg_651[9]),
        .I1(buffer_0_reg_202_reg[9]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [9]),
        .O(\buffer_0_reg_202[8]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \buffer_0_reg_202[8]_i_9 
       (.I0(trunc_ln29_1_reg_651[8]),
        .I1(buffer_0_reg_202_reg[8]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(in_d_0_reg_212_pp0_iter2_reg),
        .I4(\buffer_0_reg_202_reg[15] [8]),
        .O(\buffer_0_reg_202[8]_i_9_n_5 ));
  CARRY4 \buffer_0_reg_202_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\buffer_0_reg_202_reg[0]_i_2_n_5 ,\buffer_0_reg_202_reg[0]_i_2_n_6 ,\buffer_0_reg_202_reg[0]_i_2_n_7 ,\buffer_0_reg_202_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_202[0]_i_3_n_5 ,\buffer_0_reg_202[0]_i_4_n_5 ,\buffer_0_reg_202[0]_i_5_n_5 ,\buffer_0_reg_202[0]_i_6_n_5 }),
        .O(O),
        .S({\buffer_0_reg_202[0]_i_7_n_5 ,\buffer_0_reg_202[0]_i_8_n_5 ,\buffer_0_reg_202[0]_i_9_n_5 ,\buffer_0_reg_202[0]_i_10_n_5 }));
  CARRY4 \buffer_0_reg_202_reg[12]_i_1 
       (.CI(\buffer_0_reg_202_reg[8]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_202_reg[12]_i_1_CO_UNCONNECTED [3],\buffer_0_reg_202_reg[12]_i_1_n_6 ,\buffer_0_reg_202_reg[12]_i_1_n_7 ,\buffer_0_reg_202_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_0_reg_202[12]_i_2_n_5 ,\buffer_0_reg_202[12]_i_3_n_5 ,\buffer_0_reg_202[12]_i_4_n_5 }),
        .O(p_2),
        .S({S,\buffer_0_reg_202[12]_i_6_n_5 ,\buffer_0_reg_202[12]_i_7_n_5 ,\buffer_0_reg_202[12]_i_8_n_5 }));
  CARRY4 \buffer_0_reg_202_reg[4]_i_1 
       (.CI(\buffer_0_reg_202_reg[0]_i_2_n_5 ),
        .CO({\buffer_0_reg_202_reg[4]_i_1_n_5 ,\buffer_0_reg_202_reg[4]_i_1_n_6 ,\buffer_0_reg_202_reg[4]_i_1_n_7 ,\buffer_0_reg_202_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_202[4]_i_2_n_5 ,\buffer_0_reg_202[4]_i_3_n_5 ,\buffer_0_reg_202[4]_i_4_n_5 ,\buffer_0_reg_202[4]_i_5_n_5 }),
        .O(p_0),
        .S({\buffer_0_reg_202[4]_i_6_n_5 ,\buffer_0_reg_202[4]_i_7_n_5 ,\buffer_0_reg_202[4]_i_8_n_5 ,\buffer_0_reg_202[4]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_202_reg[8]_i_1 
       (.CI(\buffer_0_reg_202_reg[4]_i_1_n_5 ),
        .CO({\buffer_0_reg_202_reg[8]_i_1_n_5 ,\buffer_0_reg_202_reg[8]_i_1_n_6 ,\buffer_0_reg_202_reg[8]_i_1_n_7 ,\buffer_0_reg_202_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_202[8]_i_2_n_5 ,\buffer_0_reg_202[8]_i_3_n_5 ,\buffer_0_reg_202[8]_i_4_n_5 ,\buffer_0_reg_202[8]_i_5_n_5 }),
        .O(p_1),
        .S({\buffer_0_reg_202[8]_i_6_n_5 ,\buffer_0_reg_202[8]_i_7_n_5 ,\buffer_0_reg_202[8]_i_8_n_5 ,\buffer_0_reg_202[8]_i_9_n_5 }));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[14],A[14],A[14],A[14],A[14],A[14],A[14],A[14],A[14],A[14],A[14],A[14],A[14],A[14],A[14],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0_in1_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_i_2__6_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,P,trunc_ln29_1_reg_651,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__7
       (.I0(Q),
        .I1(in_d_0_reg_212),
        .O(p_0_in1_in));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_2__6
       (.I0(in_d_0_reg_212_pp0_iter1_reg),
        .O(p_i_2__6_n_5));
endmodule

(* ORIG_REF_NAME = "network_mux_164_16_1_1" *) 
module design_1_network_0_0_network_mux_164_16_1_1
   (A,
    select_ln34_6_reg_587);
  output [14:0]A;
  input [3:0]select_ln34_6_reg_587;

  wire [14:0]A;
  wire [3:0]select_ln34_6_reg_587;

  LUT4 #(
    .INIT(16'hB7F2)) 
    p_i_10
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[2]),
        .I2(select_ln34_6_reg_587[0]),
        .I3(select_ln34_6_reg_587[1]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'h8498)) 
    p_i_11
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[2]),
        .I2(select_ln34_6_reg_587[0]),
        .I3(select_ln34_6_reg_587[1]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'h8ABC)) 
    p_i_12
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[2]),
        .I2(select_ln34_6_reg_587[0]),
        .I3(select_ln34_6_reg_587[1]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'h1877)) 
    p_i_13
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[1]),
        .I2(select_ln34_6_reg_587[2]),
        .I3(select_ln34_6_reg_587[0]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hD7B6)) 
    p_i_14
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[2]),
        .I2(select_ln34_6_reg_587[0]),
        .I3(select_ln34_6_reg_587[1]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hB04F)) 
    p_i_15
       (.I0(select_ln34_6_reg_587[1]),
        .I1(select_ln34_6_reg_587[0]),
        .I2(select_ln34_6_reg_587[3]),
        .I3(select_ln34_6_reg_587[2]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA45)) 
    p_i_16
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[0]),
        .I2(select_ln34_6_reg_587[2]),
        .I3(select_ln34_6_reg_587[1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hD98C)) 
    p_i_17
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[0]),
        .I2(select_ln34_6_reg_587[2]),
        .I3(select_ln34_6_reg_587[1]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'h1843)) 
    p_i_3
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[2]),
        .I2(select_ln34_6_reg_587[1]),
        .I3(select_ln34_6_reg_587[0]),
        .O(A[14]));
  LUT4 #(
    .INIT(16'h10C1)) 
    p_i_4
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[2]),
        .I2(select_ln34_6_reg_587[0]),
        .I3(select_ln34_6_reg_587[1]),
        .O(A[13]));
  LUT4 #(
    .INIT(16'h8BB7)) 
    p_i_5
       (.I0(select_ln34_6_reg_587[1]),
        .I1(select_ln34_6_reg_587[3]),
        .I2(select_ln34_6_reg_587[0]),
        .I3(select_ln34_6_reg_587[2]),
        .O(A[12]));
  LUT4 #(
    .INIT(16'h925D)) 
    p_i_6
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[0]),
        .I2(select_ln34_6_reg_587[1]),
        .I3(select_ln34_6_reg_587[2]),
        .O(A[11]));
  LUT4 #(
    .INIT(16'h6FE2)) 
    p_i_7
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[0]),
        .I2(select_ln34_6_reg_587[2]),
        .I3(select_ln34_6_reg_587[1]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'h625C)) 
    p_i_8
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[2]),
        .I2(select_ln34_6_reg_587[1]),
        .I3(select_ln34_6_reg_587[0]),
        .O(A[9]));
  LUT4 #(
    .INIT(16'h9FD7)) 
    p_i_9
       (.I0(select_ln34_6_reg_587[3]),
        .I1(select_ln34_6_reg_587[1]),
        .I2(select_ln34_6_reg_587[0]),
        .I3(select_ln34_6_reg_587[2]),
        .O(A[8]));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_1_1_x" *) 
module design_1_network_0_0_network_mux_32_16_1_1_x
   (B,
    Q,
    p,
    kernel_load_reg_1149);
  output [5:0]B;
  input [1:0]Q;
  input [0:0]p;
  input [0:0]kernel_load_reg_1149;

  wire [5:0]B;
  wire [1:0]Q;
  wire [0:0]kernel_load_reg_1149;
  wire [0:0]p;

  LUT3 #(
    .INIT(8'hCD)) 
    p_i_11
       (.I0(Q[1]),
        .I1(p),
        .I2(Q[0]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hBA)) 
    p_i_12
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hF4)) 
    p_i_14
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    p_i_5
       (.I0(Q[1]),
        .I1(p),
        .I2(Q[0]),
        .I3(kernel_load_reg_1149),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hEA)) 
    p_i_7
       (.I0(Q[1]),
        .I1(p),
        .I2(Q[0]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h8B)) 
    p_i_8
       (.I0(p),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(B[3]));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_1_1_x" *) 
module design_1_network_0_0_network_mux_32_16_1_1_x_30
   (B,
    p,
    Q,
    kernel_load_reg_1149);
  output [5:0]B;
  input [0:0]p;
  input [1:0]Q;
  input [0:0]kernel_load_reg_1149;

  wire [5:0]B;
  wire [1:0]Q;
  wire [0:0]kernel_load_reg_1149;
  wire [0:0]p;

  LUT3 #(
    .INIT(8'hBA)) 
    p_i_10
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hF4)) 
    p_i_12
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    p_i_3
       (.I0(Q[1]),
        .I1(p),
        .I2(Q[0]),
        .I3(kernel_load_reg_1149),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hEA)) 
    p_i_5
       (.I0(Q[1]),
        .I1(p),
        .I2(Q[0]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h8B)) 
    p_i_6
       (.I0(p),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hCD)) 
    p_i_9
       (.I0(Q[1]),
        .I1(p),
        .I2(Q[0]),
        .O(B[2]));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_1_1_x" *) 
module design_1_network_0_0_network_mux_32_16_1_1_x_31
   (B,
    p,
    Q,
    kernel_load_reg_1149);
  output [7:0]B;
  input [0:0]p;
  input [1:0]Q;
  input [0:0]kernel_load_reg_1149;

  wire [7:0]B;
  wire [1:0]Q;
  wire [0:0]kernel_load_reg_1149;
  wire [0:0]p;

  LUT3 #(
    .INIT(8'hA2)) 
    p_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hF8)) 
    p_i_10
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_i_2
       (.I0(p),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel_load_reg_1149),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hA808)) 
    p_i_3
       (.I0(Q[1]),
        .I1(kernel_load_reg_1149),
        .I2(Q[0]),
        .I3(p),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h74)) 
    p_i_5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hA8)) 
    p_i_6
       (.I0(Q[1]),
        .I1(kernel_load_reg_1149),
        .I2(Q[0]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hA8)) 
    p_i_7
       (.I0(Q[1]),
        .I1(p),
        .I2(Q[0]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h20)) 
    p_i_9
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(kernel_load_reg_1149),
        .O(B[1]));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_1_1_x" *) 
module design_1_network_0_0_network_mux_32_16_1_1_x_32
   (B,
    Q,
    p,
    kernel_load_reg_1149);
  output [7:0]B;
  input [1:0]Q;
  input [0:0]p;
  input [0:0]kernel_load_reg_1149;

  wire [7:0]B;
  wire [1:0]Q;
  wire [0:0]kernel_load_reg_1149;
  wire [0:0]p;

  LUT3 #(
    .INIT(8'hF2)) 
    p_i_10
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h40)) 
    p_i_13
       (.I0(Q[1]),
        .I1(kernel_load_reg_1149),
        .I2(Q[0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h58)) 
    p_i_2
       (.I0(Q[1]),
        .I1(p),
        .I2(Q[0]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hEF20)) 
    p_i_4
       (.I0(p),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel_load_reg_1149),
        .O(B[6]));
  LUT4 #(
    .INIT(16'h5808)) 
    p_i_5
       (.I0(Q[1]),
        .I1(p),
        .I2(Q[0]),
        .I3(kernel_load_reg_1149),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB2)) 
    p_i_7
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h62)) 
    p_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(kernel_load_reg_1149),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h62)) 
    p_i_9
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p),
        .O(B[2]));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_1_1_x" *) 
module design_1_network_0_0_network_mux_32_16_1_1_x_49
   (B,
    Q,
    kernel_load_reg_1157,
    kernel1_load_reg_1165);
  output [7:0]B;
  input [1:0]Q;
  input [0:0]kernel_load_reg_1157;
  input [0:0]kernel1_load_reg_1165;

  wire [7:0]B;
  wire [1:0]Q;
  wire [0:0]kernel1_load_reg_1165;
  wire [0:0]kernel_load_reg_1157;

  LUT3 #(
    .INIT(8'hE0)) 
    p_i_12
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(kernel1_load_reg_1165),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    p_i_14
       (.I0(Q[1]),
        .I1(kernel1_load_reg_1165),
        .I2(Q[0]),
        .I3(kernel_load_reg_1157),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    p_i_4
       (.I0(kernel1_load_reg_1165),
        .I1(Q[1]),
        .I2(kernel_load_reg_1157),
        .I3(Q[0]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    p_i_5
       (.I0(kernel_load_reg_1157),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(kernel1_load_reg_1165),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hEA)) 
    p_i_6
       (.I0(Q[1]),
        .I1(kernel_load_reg_1157),
        .I2(Q[0]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    p_i_7
       (.I0(kernel_load_reg_1157),
        .I1(Q[1]),
        .I2(kernel1_load_reg_1165),
        .I3(Q[0]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    p_i_8
       (.I0(Q[1]),
        .I1(kernel_load_reg_1157),
        .I2(Q[0]),
        .I3(kernel1_load_reg_1165),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h8B)) 
    p_i_9
       (.I0(kernel1_load_reg_1165),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(B[2]));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_1_1_x" *) 
module design_1_network_0_0_network_mux_32_16_1_1_x_50
   (B,
    kernel1_load_reg_1165,
    Q,
    kernel_load_reg_1157);
  output [7:0]B;
  input [0:0]kernel1_load_reg_1165;
  input [1:0]Q;
  input [0:0]kernel_load_reg_1157;

  wire [7:0]B;
  wire [1:0]Q;
  wire [0:0]kernel1_load_reg_1165;
  wire [0:0]kernel_load_reg_1157;

  LUT3 #(
    .INIT(8'hE0)) 
    p_i_11
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(kernel1_load_reg_1165),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    p_i_13
       (.I0(Q[1]),
        .I1(kernel1_load_reg_1165),
        .I2(Q[0]),
        .I3(kernel_load_reg_1157),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    p_i_3
       (.I0(kernel1_load_reg_1165),
        .I1(Q[1]),
        .I2(kernel_load_reg_1157),
        .I3(Q[0]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    p_i_4
       (.I0(kernel_load_reg_1157),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(kernel1_load_reg_1165),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hEA)) 
    p_i_5
       (.I0(Q[1]),
        .I1(kernel_load_reg_1157),
        .I2(Q[0]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    p_i_6
       (.I0(kernel_load_reg_1157),
        .I1(Q[1]),
        .I2(kernel1_load_reg_1165),
        .I3(Q[0]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    p_i_7
       (.I0(Q[1]),
        .I1(kernel_load_reg_1157),
        .I2(Q[0]),
        .I3(kernel1_load_reg_1165),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h8B)) 
    p_i_8
       (.I0(kernel1_load_reg_1165),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(B[2]));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_1_1_x" *) 
module design_1_network_0_0_network_mux_32_16_1_1_x_51
   (B,
    kernel_load_reg_1157,
    Q,
    kernel1_load_reg_1165);
  output [11:0]B;
  input [0:0]kernel_load_reg_1157;
  input [1:0]Q;
  input [0:0]kernel1_load_reg_1165;

  wire [11:0]B;
  wire [1:0]Q;
  wire [0:0]kernel1_load_reg_1165;
  wire [0:0]kernel_load_reg_1157;

  LUT3 #(
    .INIT(8'h80)) 
    p_i_1
       (.I0(Q[1]),
        .I1(kernel1_load_reg_1165),
        .I2(Q[0]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hA8)) 
    p_i_10
       (.I0(Q[1]),
        .I1(kernel_load_reg_1157),
        .I2(Q[0]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB0)) 
    p_i_11
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(kernel1_load_reg_1165),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h20)) 
    p_i_12
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(kernel_load_reg_1157),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_i_13
       (.I0(kernel1_load_reg_1165),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel_load_reg_1157),
        .O(B[0]));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_2
       (.I0(Q[1]),
        .I1(kernel_load_reg_1157),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hBFB0)) 
    p_i_3
       (.I0(kernel_load_reg_1157),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel1_load_reg_1165),
        .O(B[9]));
  LUT4 #(
    .INIT(16'h8F80)) 
    p_i_4
       (.I0(Q[0]),
        .I1(kernel1_load_reg_1165),
        .I2(Q[1]),
        .I3(kernel_load_reg_1157),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hBFB0)) 
    p_i_6
       (.I0(kernel1_load_reg_1165),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel_load_reg_1157),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    p_i_7
       (.I0(kernel_load_reg_1157),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel1_load_reg_1165),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h74)) 
    p_i_8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(kernel1_load_reg_1165),
        .O(B[5]));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_9
       (.I0(Q[1]),
        .I1(kernel1_load_reg_1165),
        .O(B[4]));
endmodule

(* ORIG_REF_NAME = "network_mux_32_16_1_1_x" *) 
module design_1_network_0_0_network_mux_32_16_1_1_x_52
   (B,
    kernel1_load_reg_1165,
    Q,
    kernel_load_reg_1157);
  output [11:0]B;
  input [0:0]kernel1_load_reg_1165;
  input [1:0]Q;
  input [0:0]kernel_load_reg_1157;

  wire [11:0]B;
  wire [1:0]Q;
  wire [0:0]kernel1_load_reg_1165;
  wire [0:0]kernel_load_reg_1157;

  LUT3 #(
    .INIT(8'h60)) 
    p_i_10
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(kernel1_load_reg_1165),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h62)) 
    p_i_11
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(kernel_load_reg_1157),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hD0)) 
    p_i_12
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(kernel1_load_reg_1165),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h40)) 
    p_i_13
       (.I0(Q[1]),
        .I1(kernel_load_reg_1157),
        .I2(Q[0]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hEF20)) 
    p_i_14
       (.I0(kernel1_load_reg_1165),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel_load_reg_1157),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h20)) 
    p_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(kernel1_load_reg_1165),
        .O(B[11]));
  LUT3 #(
    .INIT(8'h60)) 
    p_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(kernel_load_reg_1157),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hEF2C)) 
    p_i_4
       (.I0(kernel_load_reg_1157),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel1_load_reg_1165),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hE320)) 
    p_i_5
       (.I0(kernel1_load_reg_1165),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel_load_reg_1157),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hEF2C)) 
    p_i_7
       (.I0(kernel1_load_reg_1165),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel_load_reg_1157),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hEF20)) 
    p_i_8
       (.I0(kernel_load_reg_1157),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(kernel1_load_reg_1165),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB2)) 
    p_i_9
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(kernel1_load_reg_1165),
        .O(B[5]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V" *) 
module design_1_network_0_0_network_sig_buffer_keep_V
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_keep_V_0_payload_B,
    input_data_keep_V_0_payload_A,
    input_data_keep_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_keep_V_0_payload_B;
  input [1:0]input_data_keep_V_0_payload_A;
  input input_data_keep_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire input_data_keep_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_keep_V_ram_5 network_sig_buffer_keep_V_ram_U
       (.D(D),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_keep_V_0_payload_A(input_data_keep_V_0_payload_A),
        .input_data_keep_V_0_payload_B(input_data_keep_V_0_payload_B),
        .input_data_keep_V_0_sel(input_data_keep_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V" *) 
module design_1_network_0_0_network_sig_buffer_keep_V_2
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_strb_V_0_payload_B,
    input_data_strb_V_0_payload_A,
    input_data_strb_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_strb_V_0_payload_B;
  input [1:0]input_data_strb_V_0_payload_A;
  input input_data_strb_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire input_data_strb_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_keep_V_ram network_sig_buffer_keep_V_ram_U
       (.D(D),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_strb_V_0_payload_A(input_data_strb_V_0_payload_A),
        .input_data_strb_V_0_payload_B(input_data_strb_V_0_payload_B),
        .input_data_strb_V_0_sel(input_data_strb_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_keep_V_ram
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_strb_V_0_payload_B,
    input_data_strb_V_0_payload_A,
    input_data_strb_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_strb_V_0_payload_B;
  input [1:0]input_data_strb_V_0_payload_A;
  input input_data_strb_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_strb_V_0_data_out;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire input_data_strb_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({sig_buffer_dest_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_strb_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sig_buffer_dest_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({input_data_data_V_0_ack_out,input_data_data_V_0_ack_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__1
       (.I0(input_data_strb_V_0_payload_B[1]),
        .I1(input_data_strb_V_0_payload_A[1]),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__1
       (.I0(input_data_strb_V_0_payload_B[0]),
        .I1(input_data_strb_V_0_payload_A[0]),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_data_out[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_keep_V_ram_5
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_keep_V_0_payload_B,
    input_data_keep_V_0_payload_A,
    input_data_keep_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_keep_V_0_payload_B;
  input [1:0]input_data_keep_V_0_payload_A;
  input input_data_keep_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_keep_V_0_data_out;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire input_data_keep_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({sig_buffer_dest_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_keep_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sig_buffer_dest_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({input_data_data_V_0_ack_out,input_data_data_V_0_ack_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__0
       (.I0(input_data_keep_V_0_payload_B[1]),
        .I1(input_data_keep_V_0_payload_A[1]),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__0
       (.I0(input_data_keep_V_0_payload_B[0]),
        .I1(input_data_keep_V_0_payload_A[0]),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_data_out[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module design_1_network_0_0_network_sig_buffer_user_V
   (sig_buffer_dest_V_ce0,
    input_data_data_V_0_ack_out,
    sig_buffer_dest_V_address0,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_enable_reg_pp2_iter0_reg,
    ap_enable_reg_pp2_iter0_reg_0,
    ap_enable_reg_pp2_iter0_reg_1,
    ap_block_pp2_stage0_subdone,
    ap_enable_reg_pp2_iter0,
    Q,
    ram_reg,
    ram_reg_0,
    i_0_reg_416_reg,
    input_data_dest_V_0_payload_B,
    input_data_dest_V_0_payload_A,
    input_data_dest_V_0_sel,
    output_data_dest_V_1_sel_wr,
    output_data_dest_V_1_state,
    \output_data_dest_V_1_payload_B_reg[0] ,
    output_data_dest_V_1_payload_A,
    output_data_dest_V_1_payload_B,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0[0]_i_2__0 );
  output sig_buffer_dest_V_ce0;
  output input_data_data_V_0_ack_out;
  output [5:0]sig_buffer_dest_V_address0;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output ap_enable_reg_pp2_iter0_reg;
  output ap_enable_reg_pp2_iter0_reg_0;
  output ap_enable_reg_pp2_iter0_reg_1;
  input ap_block_pp2_stage0_subdone;
  input ap_enable_reg_pp2_iter0;
  input [1:0]Q;
  input ram_reg;
  input [5:0]ram_reg_0;
  input [5:0]i_0_reg_416_reg;
  input input_data_dest_V_0_payload_B;
  input input_data_dest_V_0_payload_A;
  input input_data_dest_V_0_sel;
  input output_data_dest_V_1_sel_wr;
  input [0:0]output_data_dest_V_1_state;
  input \output_data_dest_V_1_payload_B_reg[0] ;
  input output_data_dest_V_1_payload_A;
  input output_data_dest_V_1_payload_B;
  input [3:0]\q0_reg[0]_1 ;
  input ap_clk;
  input \q0[0]_i_2__0 ;

  wire [1:0]Q;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire ap_enable_reg_pp2_iter0_reg_1;
  wire [5:0]i_0_reg_416_reg;
  wire input_data_data_V_0_ack_out;
  wire input_data_dest_V_0_payload_A;
  wire input_data_dest_V_0_payload_B;
  wire input_data_dest_V_0_sel;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire \output_data_dest_V_1_payload_B_reg[0] ;
  wire output_data_dest_V_1_sel_wr;
  wire [0:0]output_data_dest_V_1_state;
  wire \q0[0]_i_2__0 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire ram_reg;
  wire [5:0]ram_reg_0;
  wire [5:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_user_V_ram_7 network_sig_buffer_user_V_ram_U
       (.Q(Q),
        .ap_block_pp2_stage0_subdone(ap_block_pp2_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .ap_enable_reg_pp2_iter0_reg_0(ap_enable_reg_pp2_iter0_reg_0),
        .ap_enable_reg_pp2_iter0_reg_1(ap_enable_reg_pp2_iter0_reg_1),
        .i_0_reg_416_reg(i_0_reg_416_reg),
        .\i_2_reg_438_reg[8] (sig_buffer_dest_V_address0[4]),
        .\i_2_reg_438_reg[9] (sig_buffer_dest_V_address0[5]),
        .\input_data_data_V_0_state_reg[0] (input_data_data_V_0_ack_out),
        .input_data_dest_V_0_payload_A(input_data_dest_V_0_payload_A),
        .input_data_dest_V_0_payload_B(input_data_dest_V_0_payload_B),
        .input_data_dest_V_0_sel(input_data_dest_V_0_sel),
        .output_data_dest_V_1_payload_A(output_data_dest_V_1_payload_A),
        .output_data_dest_V_1_payload_B(output_data_dest_V_1_payload_B),
        .\output_data_dest_V_1_payload_B_reg[0] (\output_data_dest_V_1_payload_B_reg[0] ),
        .output_data_dest_V_1_sel_wr(output_data_dest_V_1_sel_wr),
        .output_data_dest_V_1_state(output_data_dest_V_1_state),
        .\q0[0]_i_2__0_0 (\q0[0]_i_2__0 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0[3:0]),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module design_1_network_0_0_network_sig_buffer_user_V_0
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_id_V_0_payload_B,
    input_data_id_V_0_payload_A,
    input_data_id_V_0_sel,
    output_data_id_V_1_state,
    output_data_id_V_1_sel_wr,
    output_data_id_V_1_payload_A,
    output_data_id_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0[0]_i_2__1 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_id_V_0_payload_B;
  input input_data_id_V_0_payload_A;
  input input_data_id_V_0_sel;
  input [1:0]output_data_id_V_1_state;
  input output_data_id_V_1_sel_wr;
  input output_data_id_V_1_payload_A;
  input output_data_id_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0[0]_i_2__1 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_id_V_0_payload_A;
  wire input_data_id_V_0_payload_B;
  wire input_data_id_V_0_sel;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire output_data_id_V_1_sel_wr;
  wire [1:0]output_data_id_V_1_state;
  wire \q0[0]_i_2__1 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_user_V_ram_6 network_sig_buffer_user_V_ram_U
       (.ap_clk(ap_clk),
        .input_data_id_V_0_payload_A(input_data_id_V_0_payload_A),
        .input_data_id_V_0_payload_B(input_data_id_V_0_payload_B),
        .input_data_id_V_0_sel(input_data_id_V_0_sel),
        .output_data_id_V_1_payload_A(output_data_id_V_1_payload_A),
        .output_data_id_V_1_payload_B(output_data_id_V_1_payload_B),
        .output_data_id_V_1_sel_wr(output_data_id_V_1_sel_wr),
        .output_data_id_V_1_state(output_data_id_V_1_state),
        .\q0[0]_i_2__1_0 (\q0[0]_i_2__1 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module design_1_network_0_0_network_sig_buffer_user_V_1
   (sig_buffer_dest_V_address0,
    input_data_last_V_tm_fu_644_p1,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_enable_reg_pp2_iter0_reg,
    Q,
    ap_enable_reg_pp2_iter0,
    ram_reg,
    i_0_reg_416_reg,
    input_data_last_V_0_payload_B,
    input_data_last_V_0_sel,
    input_data_last_V_0_payload_A,
    output_data_last_V_1_state,
    output_data_last_V_1_sel_wr,
    output_data_last_V_1_payload_A,
    output_data_last_V_1_payload_B,
    input_data_data_V_0_ack_out,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    sig_buffer_dest_V_ce0);
  output [3:0]sig_buffer_dest_V_address0;
  output input_data_last_V_tm_fu_644_p1;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output ap_enable_reg_pp2_iter0_reg;
  input [4:0]Q;
  input ap_enable_reg_pp2_iter0;
  input [0:0]ram_reg;
  input [4:0]i_0_reg_416_reg;
  input input_data_last_V_0_payload_B;
  input input_data_last_V_0_sel;
  input input_data_last_V_0_payload_A;
  input [1:0]output_data_last_V_1_state;
  input output_data_last_V_1_sel_wr;
  input output_data_last_V_1_payload_A;
  input output_data_last_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input [5:0]\q0_reg[0]_1 ;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input sig_buffer_dest_V_ce0;

  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire [4:0]i_0_reg_416_reg;
  wire input_data_data_V_0_ack_out;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire input_data_last_V_tm_fu_644_p1;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire output_data_last_V_1_sel_wr;
  wire [1:0]output_data_last_V_1_state;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [5:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]ram_reg;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_user_V_ram_4 network_sig_buffer_user_V_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .i_0_reg_416_reg(i_0_reg_416_reg),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .input_data_last_V_tm_fu_644_p1(input_data_last_V_tm_fu_644_p1),
        .output_data_last_V_1_payload_A(output_data_last_V_1_payload_A),
        .output_data_last_V_1_payload_B(output_data_last_V_1_payload_B),
        .output_data_last_V_1_sel_wr(output_data_last_V_1_sel_wr),
        .output_data_last_V_1_state(output_data_last_V_1_state),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .\q0_reg[0]_5 (\q0_reg[0]_4 ),
        .ram_reg(ram_reg),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module design_1_network_0_0_network_sig_buffer_user_V_3
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_user_V_0_payload_B,
    input_data_user_V_0_payload_A,
    input_data_user_V_0_sel,
    output_data_user_V_1_state,
    output_data_user_V_1_sel_wr,
    output_data_user_V_1_payload_A,
    output_data_user_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0[0]_i_2 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_user_V_0_payload_B;
  input input_data_user_V_0_payload_A;
  input input_data_user_V_0_sel;
  input [1:0]output_data_user_V_1_state;
  input output_data_user_V_1_sel_wr;
  input output_data_user_V_1_payload_A;
  input output_data_user_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0[0]_i_2 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_user_V_0_payload_A;
  wire input_data_user_V_0_payload_B;
  wire input_data_user_V_0_sel;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire output_data_user_V_1_sel_wr;
  wire [1:0]output_data_user_V_1_state;
  wire \q0[0]_i_2 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_user_V_ram network_sig_buffer_user_V_ram_U
       (.ap_clk(ap_clk),
        .input_data_user_V_0_payload_A(input_data_user_V_0_payload_A),
        .input_data_user_V_0_payload_B(input_data_user_V_0_payload_B),
        .input_data_user_V_0_sel(input_data_user_V_0_sel),
        .output_data_user_V_1_payload_A(output_data_user_V_1_payload_A),
        .output_data_user_V_1_payload_B(output_data_user_V_1_payload_B),
        .output_data_user_V_1_sel_wr(output_data_user_V_1_sel_wr),
        .output_data_user_V_1_state(output_data_user_V_1_state),
        .\q0[0]_i_2_0 (\q0[0]_i_2 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_user_V_ram
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_user_V_0_payload_B,
    input_data_user_V_0_payload_A,
    input_data_user_V_0_sel,
    output_data_user_V_1_state,
    output_data_user_V_1_sel_wr,
    output_data_user_V_1_payload_A,
    output_data_user_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0[0]_i_2_0 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_user_V_0_payload_B;
  input input_data_user_V_0_payload_A;
  input input_data_user_V_0_sel;
  input [1:0]output_data_user_V_1_state;
  input output_data_user_V_1_sel_wr;
  input output_data_user_V_1_payload_A;
  input output_data_user_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0[0]_i_2_0 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_user_V_0_data_out;
  wire input_data_user_V_0_payload_A;
  wire input_data_user_V_0_payload_B;
  wire input_data_user_V_0_sel;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire output_data_user_V_1_sel_wr;
  wire [1:0]output_data_user_V_1_state;
  wire q00;
  wire \q0[0]_i_2_0 ;
  wire \q0[0]_i_2_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_user_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_user_V_1_state[0]),
        .I2(output_data_user_V_1_state[1]),
        .I3(output_data_user_V_1_sel_wr),
        .I4(output_data_user_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_user_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_user_V_1_sel_wr),
        .I2(output_data_user_V_1_state[0]),
        .I3(output_data_user_V_1_state[1]),
        .I4(output_data_user_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__3 
       (.I0(\q0[0]_i_2_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(sig_buffer_dest_V_address0[9]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(sig_buffer_dest_V_address0[8]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(q00));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2 
       (.I0(sig_buffer_dest_V_address0[6]),
        .I1(sig_buffer_dest_V_address0[4]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[5]),
        .I4(sig_buffer_dest_V_address0[7]),
        .O(\q0[0]_i_2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(q00),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__0
       (.I0(input_data_user_V_0_payload_B),
        .I1(input_data_user_V_0_payload_A),
        .I2(input_data_user_V_0_sel),
        .O(input_data_user_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_user_V_ram_4
   (sig_buffer_dest_V_address0,
    input_data_last_V_tm_fu_644_p1,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_enable_reg_pp2_iter0_reg,
    Q,
    ap_enable_reg_pp2_iter0,
    ram_reg,
    i_0_reg_416_reg,
    input_data_last_V_0_payload_B,
    input_data_last_V_0_sel,
    input_data_last_V_0_payload_A,
    output_data_last_V_1_state,
    output_data_last_V_1_sel_wr,
    output_data_last_V_1_payload_A,
    output_data_last_V_1_payload_B,
    input_data_data_V_0_ack_out,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    sig_buffer_dest_V_ce0);
  output [3:0]sig_buffer_dest_V_address0;
  output [0:0]input_data_last_V_tm_fu_644_p1;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output ap_enable_reg_pp2_iter0_reg;
  input [4:0]Q;
  input ap_enable_reg_pp2_iter0;
  input [0:0]ram_reg;
  input [4:0]i_0_reg_416_reg;
  input input_data_last_V_0_payload_B;
  input input_data_last_V_0_sel;
  input input_data_last_V_0_payload_A;
  input [1:0]output_data_last_V_1_state;
  input output_data_last_V_1_sel_wr;
  input output_data_last_V_1_payload_A;
  input output_data_last_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input [5:0]\q0_reg[0]_2 ;
  input ap_clk;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input sig_buffer_dest_V_ce0;

  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire [4:0]i_0_reg_416_reg;
  wire input_data_data_V_0_ack_out;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire [0:0]input_data_last_V_tm_fu_644_p1;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire output_data_last_V_1_sel_wr;
  wire [1:0]output_data_last_V_1_state;
  wire \q0[0]_i_1__4_n_5 ;
  wire \q0[0]_i_2__2_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg_n_5_[0] ;
  wire [0:0]ram_reg;
  wire ram_reg_0_15_0_0_i_2_n_5;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_last_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_last_V_1_state[0]),
        .I2(output_data_last_V_1_state[1]),
        .I3(output_data_last_V_1_sel_wr),
        .I4(output_data_last_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_last_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_last_V_1_sel_wr),
        .I2(output_data_last_V_1_state[0]),
        .I3(output_data_last_V_1_state[1]),
        .I4(output_data_last_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__4 
       (.I0(\q0[0]_i_2__2_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\q0_reg[0]_2 [5]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\q0_reg[0]_2 [4]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__4_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__2 
       (.I0(sig_buffer_dest_V_address0[2]),
        .I1(sig_buffer_dest_V_address0[0]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[1]),
        .I4(sig_buffer_dest_V_address0[3]),
        .O(\q0[0]_i_2__2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__4_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(\q0_reg[0]_2 [0]),
        .A1(\q0_reg[0]_2 [1]),
        .A2(\q0_reg[0]_2 [2]),
        .A3(\q0_reg[0]_2 [3]),
        .A4(1'b0),
        .D(input_data_last_V_tm_fu_644_p1),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp2_iter0_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_15_0_0_i_1
       (.I0(ram_reg_0_15_0_0_i_2_n_5),
        .I1(sig_buffer_dest_V_address0[1]),
        .I2(sig_buffer_dest_V_address0[0]),
        .I3(sig_buffer_dest_V_address0[3]),
        .I4(sig_buffer_dest_V_address0[2]),
        .O(ap_enable_reg_pp2_iter0_reg));
  LUT6 #(
    .INIT(64'h0FFF8FFF7FFFFFFF)) 
    ram_reg_0_15_0_0_i_2
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ram_reg),
        .I2(input_data_data_V_0_ack_out),
        .I3(\q0_reg[0]_2 [4]),
        .I4(Q[4]),
        .I5(i_0_reg_416_reg[4]),
        .O(ram_reg_0_15_0_0_i_2_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_2 [3:0]}),
        .D(input_data_last_V_tm_fu_644_p1),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_255_0_0_i_1
       (.I0(input_data_last_V_0_payload_B),
        .I1(input_data_last_V_0_sel),
        .I2(input_data_last_V_0_payload_A),
        .O(input_data_last_V_tm_fu_644_p1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_2 [3:0]}),
        .D(input_data_last_V_tm_fu_644_p1),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_2 [3:0]}),
        .D(input_data_last_V_tm_fu_644_p1),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__0
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram_reg),
        .I3(i_0_reg_416_reg[3]),
        .O(sig_buffer_dest_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__0
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram_reg),
        .I3(i_0_reg_416_reg[2]),
        .O(sig_buffer_dest_V_address0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram_reg),
        .I3(i_0_reg_416_reg[1]),
        .O(sig_buffer_dest_V_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram_reg),
        .I3(i_0_reg_416_reg[0]),
        .O(sig_buffer_dest_V_address0[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_user_V_ram_6
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_id_V_0_payload_B,
    input_data_id_V_0_payload_A,
    input_data_id_V_0_sel,
    output_data_id_V_1_state,
    output_data_id_V_1_sel_wr,
    output_data_id_V_1_payload_A,
    output_data_id_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0[0]_i_2__1_0 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_id_V_0_payload_B;
  input input_data_id_V_0_payload_A;
  input input_data_id_V_0_sel;
  input [1:0]output_data_id_V_1_state;
  input output_data_id_V_1_sel_wr;
  input output_data_id_V_1_payload_A;
  input output_data_id_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0[0]_i_2__1_0 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_id_V_0_data_out;
  wire input_data_id_V_0_payload_A;
  wire input_data_id_V_0_payload_B;
  wire input_data_id_V_0_sel;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire output_data_id_V_1_sel_wr;
  wire [1:0]output_data_id_V_1_state;
  wire \q0[0]_i_1__5_n_5 ;
  wire \q0[0]_i_2__1_0 ;
  wire \q0[0]_i_2__1_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_id_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_id_V_1_state[0]),
        .I2(output_data_id_V_1_state[1]),
        .I3(output_data_id_V_1_sel_wr),
        .I4(output_data_id_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_id_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_id_V_1_sel_wr),
        .I2(output_data_id_V_1_state[0]),
        .I3(output_data_id_V_1_state[1]),
        .I4(output_data_id_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__5 
       (.I0(\q0[0]_i_2__1_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(sig_buffer_dest_V_address0[9]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(sig_buffer_dest_V_address0[8]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__5_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__1 
       (.I0(sig_buffer_dest_V_address0[6]),
        .I1(sig_buffer_dest_V_address0[4]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[5]),
        .I4(sig_buffer_dest_V_address0[7]),
        .O(\q0[0]_i_2__1_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__5_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2__1_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__1
       (.I0(input_data_id_V_0_payload_B),
        .I1(input_data_id_V_0_payload_A),
        .I2(input_data_id_V_0_sel),
        .O(input_data_id_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_user_V_ram_7
   (sig_buffer_dest_V_ce0,
    \input_data_data_V_0_state_reg[0] ,
    sig_buffer_dest_V_address0,
    \i_2_reg_438_reg[8] ,
    \i_2_reg_438_reg[9] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_enable_reg_pp2_iter0_reg,
    ap_enable_reg_pp2_iter0_reg_0,
    ap_enable_reg_pp2_iter0_reg_1,
    ap_block_pp2_stage0_subdone,
    ap_enable_reg_pp2_iter0,
    Q,
    ram_reg,
    ram_reg_0,
    i_0_reg_416_reg,
    input_data_dest_V_0_payload_B,
    input_data_dest_V_0_payload_A,
    input_data_dest_V_0_sel,
    output_data_dest_V_1_sel_wr,
    output_data_dest_V_1_state,
    \output_data_dest_V_1_payload_B_reg[0] ,
    output_data_dest_V_1_payload_A,
    output_data_dest_V_1_payload_B,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0[0]_i_2__0_0 );
  output sig_buffer_dest_V_ce0;
  output \input_data_data_V_0_state_reg[0] ;
  output [3:0]sig_buffer_dest_V_address0;
  output \i_2_reg_438_reg[8] ;
  output [0:0]\i_2_reg_438_reg[9] ;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output ap_enable_reg_pp2_iter0_reg;
  output ap_enable_reg_pp2_iter0_reg_0;
  output ap_enable_reg_pp2_iter0_reg_1;
  input ap_block_pp2_stage0_subdone;
  input ap_enable_reg_pp2_iter0;
  input [1:0]Q;
  input ram_reg;
  input [5:0]ram_reg_0;
  input [5:0]i_0_reg_416_reg;
  input input_data_dest_V_0_payload_B;
  input input_data_dest_V_0_payload_A;
  input input_data_dest_V_0_sel;
  input output_data_dest_V_1_sel_wr;
  input [0:0]output_data_dest_V_1_state;
  input \output_data_dest_V_1_payload_B_reg[0] ;
  input output_data_dest_V_1_payload_A;
  input output_data_dest_V_1_payload_B;
  input [3:0]\q0_reg[0]_2 ;
  input ap_clk;
  input \q0[0]_i_2__0_0 ;

  wire [1:0]Q;
  wire ap_block_pp2_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire ap_enable_reg_pp2_iter0_reg_1;
  wire [5:0]i_0_reg_416_reg;
  wire \i_2_reg_438_reg[8] ;
  wire [0:0]\i_2_reg_438_reg[9] ;
  wire \input_data_data_V_0_state_reg[0] ;
  wire input_data_dest_V_0_data_out;
  wire input_data_dest_V_0_payload_A;
  wire input_data_dest_V_0_payload_B;
  wire input_data_dest_V_0_sel;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire \output_data_dest_V_1_payload_B_reg[0] ;
  wire output_data_dest_V_1_sel_wr;
  wire [0:0]output_data_dest_V_1_state;
  wire \q0[0]_i_1__6_n_5 ;
  wire \q0[0]_i_2__0_0 ;
  wire \q0[0]_i_2__0_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [3:0]\q0_reg[0]_2 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg;
  wire [5:0]ram_reg_0;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_dest_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_dest_V_1_sel_wr),
        .I2(output_data_dest_V_1_state),
        .I3(\output_data_dest_V_1_payload_B_reg[0] ),
        .I4(output_data_dest_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_dest_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_dest_V_1_sel_wr),
        .I2(output_data_dest_V_1_state),
        .I3(\output_data_dest_V_1_payload_B_reg[0] ),
        .I4(output_data_dest_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__6 
       (.I0(\q0[0]_i_2__0_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\i_2_reg_438_reg[9] ),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\i_2_reg_438_reg[8] ),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__6_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__0 
       (.I0(\q0_reg[0]_2 [2]),
        .I1(\q0_reg[0]_2 [0]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(\q0_reg[0]_2 [1]),
        .I4(\q0_reg[0]_2 [3]),
        .O(\q0[0]_i_2__0_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__6_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2__0_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A({\q0_reg[0]_2 ,sig_buffer_dest_V_address0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp2_iter0_reg_1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__2
       (.I0(input_data_dest_V_0_payload_B),
        .I1(input_data_dest_V_0_payload_A),
        .I2(input_data_dest_V_0_sel),
        .O(input_data_dest_V_0_data_out));
  LUT6 #(
    .INIT(64'h00000080007000F0)) 
    ram_reg_0_255_0_0_i_2
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(Q[1]),
        .I2(\input_data_data_V_0_state_reg[0] ),
        .I3(\i_2_reg_438_reg[8] ),
        .I4(ram_reg_0[5]),
        .I5(i_0_reg_416_reg[5]),
        .O(ap_enable_reg_pp2_iter0_reg_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A({\q0_reg[0]_2 ,sig_buffer_dest_V_address0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp2_iter0_reg_0));
  LUT6 #(
    .INIT(64'h078F000000000000)) 
    ram_reg_256_511_0_0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(Q[1]),
        .I2(i_0_reg_416_reg[5]),
        .I3(ram_reg_0[5]),
        .I4(\i_2_reg_438_reg[8] ),
        .I5(\input_data_data_V_0_state_reg[0] ),
        .O(ap_enable_reg_pp2_iter0_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A({\q0_reg[0]_2 ,sig_buffer_dest_V_address0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(ap_enable_reg_pp2_iter0_reg));
  LUT6 #(
    .INIT(64'h0F07080000000000)) 
    ram_reg_512_767_0_0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(Q[1]),
        .I2(\i_2_reg_438_reg[8] ),
        .I3(ram_reg_0[5]),
        .I4(i_0_reg_416_reg[5]),
        .I5(\input_data_data_V_0_state_reg[0] ),
        .O(ap_enable_reg_pp2_iter0_reg));
  LUT5 #(
    .INIT(32'hFF404040)) 
    ram_reg_i_1
       (.I0(ap_block_pp2_stage0_subdone),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg),
        .O(sig_buffer_dest_V_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10__0
       (.I0(ram_reg_0[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(i_0_reg_416_reg[1]),
        .O(sig_buffer_dest_V_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11__0
       (.I0(ram_reg_0[0]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(i_0_reg_416_reg[0]),
        .O(sig_buffer_dest_V_address0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14
       (.I0(ram_reg),
        .I1(Q[0]),
        .O(\input_data_data_V_0_state_reg[0] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__0
       (.I0(ram_reg_0[5]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(i_0_reg_416_reg[5]),
        .O(\i_2_reg_438_reg[9] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__0
       (.I0(ram_reg_0[4]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(i_0_reg_416_reg[4]),
        .O(\i_2_reg_438_reg[8] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__0
       (.I0(ram_reg_0[3]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(i_0_reg_416_reg[3]),
        .O(sig_buffer_dest_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__0
       (.I0(ram_reg_0[2]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[1]),
        .I3(i_0_reg_416_reg[2]),
        .O(sig_buffer_dest_V_address0[2]));
endmodule

(* ORIG_REF_NAME = "padding2d_fix16" *) 
module design_1_network_0_0_padding2d_fix16
   (d0,
    Q,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[10]_1 ,
    \ap_CS_fsm_reg[10]_2 ,
    \ap_CS_fsm_reg[10]_3 ,
    \ap_CS_fsm_reg[10]_4 ,
    \ap_CS_fsm_reg[10]_5 ,
    \ap_CS_fsm_reg[10]_6 ,
    \ap_CS_fsm_reg[10]_7 ,
    \ap_CS_fsm_reg[10]_8 ,
    \ap_CS_fsm_reg[10]_9 ,
    \o_count_5_reg_331_reg[10]_0 ,
    \ap_CS_fsm_reg[10]_10 ,
    \ap_CS_fsm_reg[10]_11 ,
    \ap_CS_fsm_reg[10]_12 ,
    \ap_CS_fsm_reg[10]_13 ,
    ap_phi_mux_o_count_3_phi_fu_303_p429_out,
    \i_count_2_reg_311_reg[0]_0 ,
    \i_count_2_reg_311_reg[1]_0 ,
    \i_count_2_reg_311_reg[2]_0 ,
    \i_count_2_reg_311_reg[3]_0 ,
    \i_count_2_reg_311_reg[4]_0 ,
    \i_count_2_reg_311_reg[5]_0 ,
    \i_count_2_reg_311_reg[6]_0 ,
    \i_count_2_reg_311_reg[7]_0 ,
    \i_count_2_reg_311_reg[8]_0 ,
    \i_count_2_reg_311_reg[9]_0 ,
    \i_count_2_reg_311_reg[10]_0 ,
    \i_count_2_reg_311_reg[11]_0 ,
    \i_count_2_reg_311_reg[12]_0 ,
    \i_count_2_reg_311_reg[13]_0 ,
    grp_padding2d_fix16_fu_515_ap_start_reg_reg,
    ap_enable_reg_pp1_iter0,
    D,
    grp_padding2d_fix16_fu_515_output_r_we0,
    q0,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_i_35__0,
    ram_reg_0_4,
    P,
    input_r_address0,
    grp_padding2d_fix16_fu_515_ap_start_reg0,
    grp_padding2d_fix16_fu_515_ap_start_reg,
    SS,
    ap_clk,
    input_depth,
    ap_rst_n,
    S);
  output [0:0]d0;
  output [0:0]Q;
  output \ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[10]_1 ;
  output \ap_CS_fsm_reg[10]_2 ;
  output \ap_CS_fsm_reg[10]_3 ;
  output \ap_CS_fsm_reg[10]_4 ;
  output \ap_CS_fsm_reg[10]_5 ;
  output \ap_CS_fsm_reg[10]_6 ;
  output \ap_CS_fsm_reg[10]_7 ;
  output \ap_CS_fsm_reg[10]_8 ;
  output \ap_CS_fsm_reg[10]_9 ;
  output \o_count_5_reg_331_reg[10]_0 ;
  output \ap_CS_fsm_reg[10]_10 ;
  output \ap_CS_fsm_reg[10]_11 ;
  output \ap_CS_fsm_reg[10]_12 ;
  output \ap_CS_fsm_reg[10]_13 ;
  output ap_phi_mux_o_count_3_phi_fu_303_p429_out;
  output \i_count_2_reg_311_reg[0]_0 ;
  output \i_count_2_reg_311_reg[1]_0 ;
  output \i_count_2_reg_311_reg[2]_0 ;
  output \i_count_2_reg_311_reg[3]_0 ;
  output \i_count_2_reg_311_reg[4]_0 ;
  output \i_count_2_reg_311_reg[5]_0 ;
  output \i_count_2_reg_311_reg[6]_0 ;
  output \i_count_2_reg_311_reg[7]_0 ;
  output \i_count_2_reg_311_reg[8]_0 ;
  output \i_count_2_reg_311_reg[9]_0 ;
  output \i_count_2_reg_311_reg[10]_0 ;
  output \i_count_2_reg_311_reg[11]_0 ;
  output \i_count_2_reg_311_reg[12]_0 ;
  output \i_count_2_reg_311_reg[13]_0 ;
  output grp_padding2d_fix16_fu_515_ap_start_reg_reg;
  output ap_enable_reg_pp1_iter0;
  output [9:0]D;
  output grp_padding2d_fix16_fu_515_output_r_we0;
  input [0:0]q0;
  input [11:0]ram_reg_7;
  input ram_reg_7_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_i_35__0;
  input ram_reg_0_4;
  input [11:0]P;
  input [11:0]input_r_address0;
  input grp_padding2d_fix16_fu_515_ap_start_reg0;
  input grp_padding2d_fix16_fu_515_ap_start_reg;
  input [0:0]SS;
  input ap_clk;
  input [0:0]input_depth;
  input ap_rst_n;
  input [0:0]S;

  wire [4:0]A;
  wire [9:0]D;
  wire [11:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire [4:0]add_ln13_13_reg_801;
  wire \add_ln13_13_reg_801[1]_i_1_n_5 ;
  wire \add_ln13_13_reg_801[2]_i_1_n_5 ;
  wire \add_ln13_13_reg_801[3]_i_1_n_5 ;
  wire \add_ln13_13_reg_801[4]_i_1_n_5 ;
  wire \add_ln13_13_reg_801[4]_i_2_n_5 ;
  wire [4:4]add_ln13_15_fu_683_p2;
  wire [4:4]add_ln13_16_fu_688_p2;
  wire [9:0]add_ln13_2_fu_441_p2;
  wire [13:0]add_ln13_6_fu_668_p2;
  wire [13:0]add_ln13_7_fu_673_p2;
  wire [9:0]add_ln13_9_fu_510_p2;
  wire [4:3]add_ln13_reg_712;
  wire \add_ln13_reg_712[3]_i_1_n_5 ;
  wire \add_ln13_reg_712[4]_i_1_n_5 ;
  wire [13:0]add_ln20_1_fu_583_p2;
  wire [13:0]add_ln20_1_reg_859;
  wire \add_ln20_1_reg_859[13]_i_3_n_5 ;
  wire \add_ln20_1_reg_859[3]_i_2_n_5 ;
  wire \add_ln20_1_reg_859[3]_i_3_n_5 ;
  wire \add_ln20_1_reg_859[3]_i_4_n_5 ;
  wire \add_ln20_1_reg_859[3]_i_5_n_5 ;
  wire \add_ln20_1_reg_859[7]_i_2_n_5 ;
  wire \add_ln20_1_reg_859_reg[11]_i_1_n_5 ;
  wire \add_ln20_1_reg_859_reg[11]_i_1_n_6 ;
  wire \add_ln20_1_reg_859_reg[11]_i_1_n_7 ;
  wire \add_ln20_1_reg_859_reg[11]_i_1_n_8 ;
  wire \add_ln20_1_reg_859_reg[13]_i_2_n_8 ;
  wire \add_ln20_1_reg_859_reg[3]_i_1_n_5 ;
  wire \add_ln20_1_reg_859_reg[3]_i_1_n_6 ;
  wire \add_ln20_1_reg_859_reg[3]_i_1_n_7 ;
  wire \add_ln20_1_reg_859_reg[3]_i_1_n_8 ;
  wire \add_ln20_1_reg_859_reg[7]_i_1_n_5 ;
  wire \add_ln20_1_reg_859_reg[7]_i_1_n_6 ;
  wire \add_ln20_1_reg_859_reg[7]_i_1_n_7 ;
  wire \add_ln20_1_reg_859_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln20_2_fu_615_p2;
  wire [13:0]add_ln20_2_reg_883;
  wire \add_ln20_2_reg_883[3]_i_2_n_5 ;
  wire \add_ln20_2_reg_883[3]_i_3_n_5 ;
  wire \add_ln20_2_reg_883[3]_i_4_n_5 ;
  wire \add_ln20_2_reg_883[3]_i_5_n_5 ;
  wire \add_ln20_2_reg_883[7]_i_2_n_5 ;
  wire \add_ln20_2_reg_883_reg[11]_i_1_n_5 ;
  wire \add_ln20_2_reg_883_reg[11]_i_1_n_6 ;
  wire \add_ln20_2_reg_883_reg[11]_i_1_n_7 ;
  wire \add_ln20_2_reg_883_reg[11]_i_1_n_8 ;
  wire \add_ln20_2_reg_883_reg[13]_i_1_n_8 ;
  wire \add_ln20_2_reg_883_reg[3]_i_1_n_5 ;
  wire \add_ln20_2_reg_883_reg[3]_i_1_n_6 ;
  wire \add_ln20_2_reg_883_reg[3]_i_1_n_7 ;
  wire \add_ln20_2_reg_883_reg[3]_i_1_n_8 ;
  wire \add_ln20_2_reg_883_reg[7]_i_1_n_5 ;
  wire \add_ln20_2_reg_883_reg[7]_i_1_n_6 ;
  wire \add_ln20_2_reg_883_reg[7]_i_1_n_7 ;
  wire \add_ln20_2_reg_883_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln23_1_fu_562_p2;
  wire [13:0]add_ln23_1_reg_839;
  wire \add_ln23_1_reg_839[11]_i_2_n_5 ;
  wire \add_ln23_1_reg_839[11]_i_3_n_5 ;
  wire \add_ln23_1_reg_839[11]_i_4_n_5 ;
  wire \add_ln23_1_reg_839[11]_i_5_n_5 ;
  wire \add_ln23_1_reg_839[11]_i_6_n_5 ;
  wire \add_ln23_1_reg_839[11]_i_7_n_5 ;
  wire \add_ln23_1_reg_839[11]_i_8_n_5 ;
  wire \add_ln23_1_reg_839[11]_i_9_n_5 ;
  wire \add_ln23_1_reg_839[13]_i_2_n_5 ;
  wire \add_ln23_1_reg_839[3]_i_2_n_5 ;
  wire \add_ln23_1_reg_839[3]_i_3_n_5 ;
  wire \add_ln23_1_reg_839[3]_i_4_n_5 ;
  wire \add_ln23_1_reg_839[3]_i_5_n_5 ;
  wire \add_ln23_1_reg_839[3]_i_6_n_5 ;
  wire \add_ln23_1_reg_839[3]_i_7_n_5 ;
  wire \add_ln23_1_reg_839[3]_i_8_n_5 ;
  wire \add_ln23_1_reg_839[7]_i_2_n_5 ;
  wire \add_ln23_1_reg_839[7]_i_3_n_5 ;
  wire \add_ln23_1_reg_839[7]_i_4_n_5 ;
  wire \add_ln23_1_reg_839[7]_i_5_n_5 ;
  wire \add_ln23_1_reg_839[7]_i_6_n_5 ;
  wire \add_ln23_1_reg_839[7]_i_7_n_5 ;
  wire \add_ln23_1_reg_839[7]_i_8_n_5 ;
  wire \add_ln23_1_reg_839[7]_i_9_n_5 ;
  wire \add_ln23_1_reg_839_reg[11]_i_1_n_5 ;
  wire \add_ln23_1_reg_839_reg[11]_i_1_n_6 ;
  wire \add_ln23_1_reg_839_reg[11]_i_1_n_7 ;
  wire \add_ln23_1_reg_839_reg[11]_i_1_n_8 ;
  wire \add_ln23_1_reg_839_reg[13]_i_1_n_8 ;
  wire \add_ln23_1_reg_839_reg[3]_i_1_n_5 ;
  wire \add_ln23_1_reg_839_reg[3]_i_1_n_6 ;
  wire \add_ln23_1_reg_839_reg[3]_i_1_n_7 ;
  wire \add_ln23_1_reg_839_reg[3]_i_1_n_8 ;
  wire \add_ln23_1_reg_839_reg[7]_i_1_n_5 ;
  wire \add_ln23_1_reg_839_reg[7]_i_1_n_6 ;
  wire \add_ln23_1_reg_839_reg[7]_i_1_n_7 ;
  wire \add_ln23_1_reg_839_reg[7]_i_1_n_8 ;
  wire [13:1]add_ln30_1_fu_598_p2;
  wire [13:0]add_ln30_fu_578_p2;
  wire [13:0]add_ln30_reg_854;
  wire \add_ln30_reg_854[13]_i_1_n_5 ;
  wire \add_ln30_reg_854[3]_i_2_n_5 ;
  wire \add_ln30_reg_854[3]_i_3_n_5 ;
  wire \add_ln30_reg_854[3]_i_4_n_5 ;
  wire \add_ln30_reg_854[3]_i_5_n_5 ;
  wire \add_ln30_reg_854[7]_i_2_n_5 ;
  wire \add_ln30_reg_854_reg[11]_i_1_n_5 ;
  wire \add_ln30_reg_854_reg[11]_i_1_n_6 ;
  wire \add_ln30_reg_854_reg[11]_i_1_n_7 ;
  wire \add_ln30_reg_854_reg[11]_i_1_n_8 ;
  wire \add_ln30_reg_854_reg[13]_i_2_n_8 ;
  wire \add_ln30_reg_854_reg[3]_i_1_n_5 ;
  wire \add_ln30_reg_854_reg[3]_i_1_n_6 ;
  wire \add_ln30_reg_854_reg[3]_i_1_n_7 ;
  wire \add_ln30_reg_854_reg[3]_i_1_n_8 ;
  wire \add_ln30_reg_854_reg[7]_i_1_n_5 ;
  wire \add_ln30_reg_854_reg[7]_i_1_n_6 ;
  wire \add_ln30_reg_854_reg[7]_i_1_n_7 ;
  wire \add_ln30_reg_854_reg[7]_i_1_n_8 ;
  wire \ap_CS_fsm[11]_i_1_n_5 ;
  wire \ap_CS_fsm[11]_i_3_n_5 ;
  wire \ap_CS_fsm[4]_i_1__4_n_5 ;
  wire \ap_CS_fsm[4]_i_3_n_5 ;
  wire \ap_CS_fsm[7]_i_10_n_5 ;
  wire \ap_CS_fsm[7]_i_11_n_5 ;
  wire \ap_CS_fsm[7]_i_12_n_5 ;
  wire \ap_CS_fsm[7]_i_13_n_5 ;
  wire \ap_CS_fsm[7]_i_14_n_5 ;
  wire \ap_CS_fsm[7]_i_15_n_5 ;
  wire \ap_CS_fsm[7]_i_16_n_5 ;
  wire \ap_CS_fsm[7]_i_17_n_5 ;
  wire \ap_CS_fsm[7]_i_4_n_5 ;
  wire \ap_CS_fsm[7]_i_5_n_5 ;
  wire \ap_CS_fsm[7]_i_6_n_5 ;
  wire \ap_CS_fsm[7]_i_7_n_5 ;
  wire \ap_CS_fsm[7]_i_8_n_5 ;
  wire \ap_CS_fsm[7]_i_9_n_5 ;
  wire \ap_CS_fsm[9]_i_1__0_n_5 ;
  wire \ap_CS_fsm[9]_i_4_n_5 ;
  wire \ap_CS_fsm[9]_i_5_n_5 ;
  wire \ap_CS_fsm[9]_i_6_n_5 ;
  wire \ap_CS_fsm[9]_i_7_n_5 ;
  wire \ap_CS_fsm[9]_i_8_n_5 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_1 ;
  wire \ap_CS_fsm_reg[10]_10 ;
  wire \ap_CS_fsm_reg[10]_11 ;
  wire \ap_CS_fsm_reg[10]_12 ;
  wire \ap_CS_fsm_reg[10]_13 ;
  wire \ap_CS_fsm_reg[10]_2 ;
  wire \ap_CS_fsm_reg[10]_3 ;
  wire \ap_CS_fsm_reg[10]_4 ;
  wire \ap_CS_fsm_reg[10]_5 ;
  wire \ap_CS_fsm_reg[10]_6 ;
  wire \ap_CS_fsm_reg[10]_7 ;
  wire \ap_CS_fsm_reg[10]_8 ;
  wire \ap_CS_fsm_reg[10]_9 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[9]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[9]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[9]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[9]_i_3_n_8 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state7;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_5;
  wire ap_phi_mux_o_count_3_phi_fu_303_p41;
  wire ap_phi_mux_o_count_3_phi_fu_303_p429_out;
  wire ap_rst_n;
  wire [0:0]d0;
  wire [4:0]data;
  wire [4:0]depth_0_reg_224;
  wire [4:0]depth_fu_525_p2;
  wire [4:0]depth_reg_821;
  wire [4:1]empty_24_fu_423_p2;
  wire [4:0]empty_25_reg_733;
  wire [4:0]empty_26_reg_807;
  wire grp_padding2d_fix16_fu_515_ap_ready;
  wire grp_padding2d_fix16_fu_515_ap_start_reg;
  wire grp_padding2d_fix16_fu_515_ap_start_reg0;
  wire grp_padding2d_fix16_fu_515_ap_start_reg_reg;
  wire [4:0]grp_padding2d_fix16_fu_515_input_depth;
  wire [4:1]grp_padding2d_fix16_fu_515_input_height;
  wire [13:0]grp_padding2d_fix16_fu_515_input_r_address0;
  wire grp_padding2d_fix16_fu_515_output_r_we0;
  wire [4:0]height_0_reg_289;
  wire [4:0]height_fu_572_p2;
  wire [4:0]height_reg_849;
  wire [13:0]i_count_0_reg_212;
  wire [13:0]i_count_1_reg_278;
  wire \i_count_1_reg_278[0]_i_1_n_5 ;
  wire \i_count_1_reg_278[10]_i_1_n_5 ;
  wire \i_count_1_reg_278[11]_i_1_n_5 ;
  wire \i_count_1_reg_278[12]_i_1_n_5 ;
  wire \i_count_1_reg_278[13]_i_1_n_5 ;
  wire \i_count_1_reg_278[1]_i_1_n_5 ;
  wire \i_count_1_reg_278[2]_i_1_n_5 ;
  wire \i_count_1_reg_278[3]_i_1_n_5 ;
  wire \i_count_1_reg_278[4]_i_1_n_5 ;
  wire \i_count_1_reg_278[5]_i_1_n_5 ;
  wire \i_count_1_reg_278[6]_i_1_n_5 ;
  wire \i_count_1_reg_278[7]_i_1_n_5 ;
  wire \i_count_1_reg_278[8]_i_1_n_5 ;
  wire \i_count_1_reg_278[9]_i_1_n_5 ;
  wire i_count_2_reg_3111;
  wire \i_count_2_reg_311[0]_i_1_n_5 ;
  wire \i_count_2_reg_311[10]_i_1_n_5 ;
  wire \i_count_2_reg_311[11]_i_1_n_5 ;
  wire \i_count_2_reg_311[12]_i_1_n_5 ;
  wire \i_count_2_reg_311[13]_i_1_n_5 ;
  wire \i_count_2_reg_311[13]_i_2_n_5 ;
  wire \i_count_2_reg_311[1]_i_1_n_5 ;
  wire \i_count_2_reg_311[2]_i_1_n_5 ;
  wire \i_count_2_reg_311[3]_i_1_n_5 ;
  wire \i_count_2_reg_311[4]_i_1_n_5 ;
  wire \i_count_2_reg_311[5]_i_1_n_5 ;
  wire \i_count_2_reg_311[6]_i_1_n_5 ;
  wire \i_count_2_reg_311[7]_i_1_n_5 ;
  wire \i_count_2_reg_311[8]_i_1_n_5 ;
  wire \i_count_2_reg_311[9]_i_1_n_5 ;
  wire \i_count_2_reg_311_reg[0]_0 ;
  wire \i_count_2_reg_311_reg[10]_0 ;
  wire \i_count_2_reg_311_reg[11]_0 ;
  wire \i_count_2_reg_311_reg[12]_0 ;
  wire \i_count_2_reg_311_reg[12]_i_2_n_5 ;
  wire \i_count_2_reg_311_reg[12]_i_2_n_6 ;
  wire \i_count_2_reg_311_reg[12]_i_2_n_7 ;
  wire \i_count_2_reg_311_reg[12]_i_2_n_8 ;
  wire \i_count_2_reg_311_reg[13]_0 ;
  wire \i_count_2_reg_311_reg[1]_0 ;
  wire \i_count_2_reg_311_reg[2]_0 ;
  wire \i_count_2_reg_311_reg[3]_0 ;
  wire \i_count_2_reg_311_reg[4]_0 ;
  wire \i_count_2_reg_311_reg[4]_i_2_n_5 ;
  wire \i_count_2_reg_311_reg[4]_i_2_n_6 ;
  wire \i_count_2_reg_311_reg[4]_i_2_n_7 ;
  wire \i_count_2_reg_311_reg[4]_i_2_n_8 ;
  wire \i_count_2_reg_311_reg[5]_0 ;
  wire \i_count_2_reg_311_reg[6]_0 ;
  wire \i_count_2_reg_311_reg[7]_0 ;
  wire \i_count_2_reg_311_reg[8]_0 ;
  wire \i_count_2_reg_311_reg[8]_i_2_n_5 ;
  wire \i_count_2_reg_311_reg[8]_i_2_n_6 ;
  wire \i_count_2_reg_311_reg[8]_i_2_n_7 ;
  wire \i_count_2_reg_311_reg[8]_i_2_n_8 ;
  wire \i_count_2_reg_311_reg[9]_0 ;
  wire [13:0]i_count_fu_552_p2;
  wire [13:0]i_count_reg_834;
  wire \i_count_reg_834[11]_i_2_n_5 ;
  wire \i_count_reg_834[11]_i_3_n_5 ;
  wire \i_count_reg_834[11]_i_4_n_5 ;
  wire \i_count_reg_834[11]_i_5_n_5 ;
  wire \i_count_reg_834[13]_i_2_n_5 ;
  wire \i_count_reg_834[13]_i_3_n_5 ;
  wire \i_count_reg_834[3]_i_2_n_5 ;
  wire \i_count_reg_834[3]_i_3_n_5 ;
  wire \i_count_reg_834[3]_i_4_n_5 ;
  wire \i_count_reg_834[3]_i_5_n_5 ;
  wire \i_count_reg_834[7]_i_2_n_5 ;
  wire \i_count_reg_834[7]_i_3_n_5 ;
  wire \i_count_reg_834[7]_i_4_n_5 ;
  wire \i_count_reg_834[7]_i_5_n_5 ;
  wire \i_count_reg_834_reg[11]_i_1_n_5 ;
  wire \i_count_reg_834_reg[11]_i_1_n_6 ;
  wire \i_count_reg_834_reg[11]_i_1_n_7 ;
  wire \i_count_reg_834_reg[11]_i_1_n_8 ;
  wire \i_count_reg_834_reg[13]_i_1_n_8 ;
  wire \i_count_reg_834_reg[3]_i_1_n_5 ;
  wire \i_count_reg_834_reg[3]_i_1_n_6 ;
  wire \i_count_reg_834_reg[3]_i_1_n_7 ;
  wire \i_count_reg_834_reg[3]_i_1_n_8 ;
  wire \i_count_reg_834_reg[7]_i_1_n_5 ;
  wire \i_count_reg_834_reg[7]_i_1_n_6 ;
  wire \i_count_reg_834_reg[7]_i_1_n_7 ;
  wire \i_count_reg_834_reg[7]_i_1_n_8 ;
  wire icmp_ln25_reg_864;
  wire \icmp_ln25_reg_864[0]_i_1_n_5 ;
  wire icmp_ln34_fu_620_p2;
  wire [13:0]indvars_iv10_reg_190;
  wire \indvars_iv10_reg_190[0]_i_1_n_5 ;
  wire \indvars_iv10_reg_190[11]_i_2_n_5 ;
  wire \indvars_iv10_reg_190[11]_i_3_n_5 ;
  wire \indvars_iv10_reg_190[1]_i_1_n_5 ;
  wire \indvars_iv10_reg_190[2]_i_1_n_5 ;
  wire \indvars_iv10_reg_190[3]_i_1_n_5 ;
  wire \indvars_iv10_reg_190[4]_i_1_n_5 ;
  wire \indvars_iv10_reg_190[7]_i_10_n_5 ;
  wire \indvars_iv10_reg_190[7]_i_3_n_5 ;
  wire \indvars_iv10_reg_190[7]_i_4_n_5 ;
  wire \indvars_iv10_reg_190[7]_i_5_n_5 ;
  wire \indvars_iv10_reg_190[7]_i_6_n_5 ;
  wire \indvars_iv10_reg_190[7]_i_7_n_5 ;
  wire \indvars_iv10_reg_190[7]_i_8_n_5 ;
  wire \indvars_iv10_reg_190[7]_i_9_n_5 ;
  wire \indvars_iv10_reg_190_reg[11]_i_1_n_5 ;
  wire \indvars_iv10_reg_190_reg[11]_i_1_n_6 ;
  wire \indvars_iv10_reg_190_reg[11]_i_1_n_7 ;
  wire \indvars_iv10_reg_190_reg[11]_i_1_n_8 ;
  wire \indvars_iv10_reg_190_reg[13]_i_1_n_8 ;
  wire \indvars_iv10_reg_190_reg[7]_i_1_n_5 ;
  wire \indvars_iv10_reg_190_reg[7]_i_1_n_6 ;
  wire \indvars_iv10_reg_190_reg[7]_i_1_n_7 ;
  wire \indvars_iv10_reg_190_reg[7]_i_1_n_8 ;
  wire \indvars_iv10_reg_190_reg[7]_i_2_n_5 ;
  wire \indvars_iv10_reg_190_reg[7]_i_2_n_6 ;
  wire \indvars_iv10_reg_190_reg[7]_i_2_n_7 ;
  wire \indvars_iv10_reg_190_reg[7]_i_2_n_8 ;
  wire [13:0]indvars_iv1_reg_170;
  wire \indvars_iv1_reg_170[11]_i_2_n_5 ;
  wire \indvars_iv1_reg_170[11]_i_3_n_5 ;
  wire \indvars_iv1_reg_170[11]_i_4_n_5 ;
  wire \indvars_iv1_reg_170[11]_i_5_n_5 ;
  wire \indvars_iv1_reg_170[11]_i_6_n_5 ;
  wire \indvars_iv1_reg_170[11]_i_7_n_5 ;
  wire \indvars_iv1_reg_170[13]_i_2_n_5 ;
  wire \indvars_iv1_reg_170[13]_i_3_n_5 ;
  wire \indvars_iv1_reg_170[3]_i_2_n_5 ;
  wire \indvars_iv1_reg_170[3]_i_3_n_5 ;
  wire \indvars_iv1_reg_170[3]_i_4_n_5 ;
  wire \indvars_iv1_reg_170[3]_i_5_n_5 ;
  wire \indvars_iv1_reg_170[3]_i_6_n_5 ;
  wire \indvars_iv1_reg_170[3]_i_7_n_5 ;
  wire \indvars_iv1_reg_170[3]_i_8_n_5 ;
  wire \indvars_iv1_reg_170[3]_i_9_n_5 ;
  wire \indvars_iv1_reg_170[7]_i_2_n_5 ;
  wire \indvars_iv1_reg_170[7]_i_3_n_5 ;
  wire \indvars_iv1_reg_170[7]_i_4_n_5 ;
  wire \indvars_iv1_reg_170[7]_i_5_n_5 ;
  wire \indvars_iv1_reg_170[7]_i_6_n_5 ;
  wire \indvars_iv1_reg_170[7]_i_7_n_5 ;
  wire \indvars_iv1_reg_170[7]_i_8_n_5 ;
  wire \indvars_iv1_reg_170[7]_i_9_n_5 ;
  wire \indvars_iv1_reg_170_reg[11]_i_1_n_10 ;
  wire \indvars_iv1_reg_170_reg[11]_i_1_n_11 ;
  wire \indvars_iv1_reg_170_reg[11]_i_1_n_12 ;
  wire \indvars_iv1_reg_170_reg[11]_i_1_n_5 ;
  wire \indvars_iv1_reg_170_reg[11]_i_1_n_6 ;
  wire \indvars_iv1_reg_170_reg[11]_i_1_n_7 ;
  wire \indvars_iv1_reg_170_reg[11]_i_1_n_8 ;
  wire \indvars_iv1_reg_170_reg[11]_i_1_n_9 ;
  wire \indvars_iv1_reg_170_reg[13]_i_1_n_11 ;
  wire \indvars_iv1_reg_170_reg[13]_i_1_n_12 ;
  wire \indvars_iv1_reg_170_reg[13]_i_1_n_8 ;
  wire \indvars_iv1_reg_170_reg[3]_i_1_n_10 ;
  wire \indvars_iv1_reg_170_reg[3]_i_1_n_11 ;
  wire \indvars_iv1_reg_170_reg[3]_i_1_n_12 ;
  wire \indvars_iv1_reg_170_reg[3]_i_1_n_5 ;
  wire \indvars_iv1_reg_170_reg[3]_i_1_n_6 ;
  wire \indvars_iv1_reg_170_reg[3]_i_1_n_7 ;
  wire \indvars_iv1_reg_170_reg[3]_i_1_n_8 ;
  wire \indvars_iv1_reg_170_reg[3]_i_1_n_9 ;
  wire \indvars_iv1_reg_170_reg[7]_i_1_n_10 ;
  wire \indvars_iv1_reg_170_reg[7]_i_1_n_11 ;
  wire \indvars_iv1_reg_170_reg[7]_i_1_n_12 ;
  wire \indvars_iv1_reg_170_reg[7]_i_1_n_5 ;
  wire \indvars_iv1_reg_170_reg[7]_i_1_n_6 ;
  wire \indvars_iv1_reg_170_reg[7]_i_1_n_7 ;
  wire \indvars_iv1_reg_170_reg[7]_i_1_n_8 ;
  wire \indvars_iv1_reg_170_reg[7]_i_1_n_9 ;
  wire \indvars_iv2_reg_150[2]_i_2_n_5 ;
  wire \indvars_iv2_reg_150[3]_i_2_n_5 ;
  wire [4:0]indvars_iv2_reg_150_reg;
  wire \indvars_iv_reg_160[1]_i_2_n_5 ;
  wire \indvars_iv_reg_160[2]_i_2_n_5 ;
  wire \indvars_iv_reg_160[3]_i_2_n_5 ;
  wire [4:0]indvars_iv_reg_160_reg;
  wire [0:0]input_depth;
  wire [11:0]input_r_address0;
  wire [11:5]mul_ln13_1_reg_717;
  wire \mul_ln13_1_reg_717[11]_i_4_n_5 ;
  wire \mul_ln13_1_reg_717[11]_i_6_n_5 ;
  wire \mul_ln13_1_reg_717[11]_i_7_n_5 ;
  wire \mul_ln13_1_reg_717[5]_i_2_n_5 ;
  wire \mul_ln13_1_reg_717[5]_i_3_n_5 ;
  wire \mul_ln13_1_reg_717[5]_i_4_n_5 ;
  wire \mul_ln13_1_reg_717[5]_i_5_n_5 ;
  wire \mul_ln13_1_reg_717[5]_i_6_n_5 ;
  wire \mul_ln13_1_reg_717[6]_i_2_n_5 ;
  wire \mul_ln13_1_reg_717[6]_i_3_n_5 ;
  wire \mul_ln13_1_reg_717[6]_i_4_n_5 ;
  wire \mul_ln13_1_reg_717[6]_i_5_n_5 ;
  wire \mul_ln13_1_reg_717[6]_i_6_n_5 ;
  wire \mul_ln13_1_reg_717[6]_i_7_n_5 ;
  wire \mul_ln13_1_reg_717[6]_i_8_n_5 ;
  wire \mul_ln13_1_reg_717[6]_i_9_n_5 ;
  wire \mul_ln13_1_reg_717_reg[11]_i_2_n_8 ;
  wire \mul_ln13_1_reg_717_reg[11]_i_3_n_8 ;
  wire \mul_ln13_1_reg_717_reg[11]_i_5_n_10 ;
  wire \mul_ln13_1_reg_717_reg[11]_i_5_n_11 ;
  wire \mul_ln13_1_reg_717_reg[11]_i_5_n_12 ;
  wire \mul_ln13_1_reg_717_reg[11]_i_5_n_5 ;
  wire \mul_ln13_1_reg_717_reg[11]_i_5_n_6 ;
  wire \mul_ln13_1_reg_717_reg[11]_i_5_n_7 ;
  wire \mul_ln13_1_reg_717_reg[11]_i_5_n_8 ;
  wire \mul_ln13_1_reg_717_reg[11]_i_5_n_9 ;
  wire \mul_ln13_1_reg_717_reg[5]_i_1_n_5 ;
  wire \mul_ln13_1_reg_717_reg[5]_i_1_n_6 ;
  wire \mul_ln13_1_reg_717_reg[5]_i_1_n_7 ;
  wire \mul_ln13_1_reg_717_reg[5]_i_1_n_8 ;
  wire \mul_ln13_1_reg_717_reg[6]_i_1_n_5 ;
  wire \mul_ln13_1_reg_717_reg[6]_i_1_n_6 ;
  wire \mul_ln13_1_reg_717_reg[6]_i_1_n_7 ;
  wire \mul_ln13_1_reg_717_reg[6]_i_1_n_8 ;
  wire [13:0]mul_ln13_fu_393_p2;
  wire [13:0]mul_ln13_reg_750;
  wire \mul_ln13_reg_750[10]_i_11_n_5 ;
  wire \mul_ln13_reg_750[10]_i_12_n_5 ;
  wire \mul_ln13_reg_750[10]_i_13_n_5 ;
  wire \mul_ln13_reg_750[10]_i_14_n_5 ;
  wire \mul_ln13_reg_750[10]_i_2_n_5 ;
  wire \mul_ln13_reg_750[10]_i_3_n_5 ;
  wire \mul_ln13_reg_750[10]_i_4_n_5 ;
  wire \mul_ln13_reg_750[10]_i_5_n_5 ;
  wire \mul_ln13_reg_750[10]_i_6_n_5 ;
  wire \mul_ln13_reg_750[10]_i_7_n_5 ;
  wire \mul_ln13_reg_750[10]_i_8_n_5 ;
  wire \mul_ln13_reg_750[10]_i_9_n_5 ;
  wire \mul_ln13_reg_750[13]_i_3_n_5 ;
  wire \mul_ln13_reg_750[13]_i_4_n_5 ;
  wire \mul_ln13_reg_750[13]_i_5_n_5 ;
  wire \mul_ln13_reg_750[2]_i_2_n_5 ;
  wire \mul_ln13_reg_750[2]_i_3_n_5 ;
  wire \mul_ln13_reg_750[2]_i_4_n_5 ;
  wire \mul_ln13_reg_750[2]_i_5_n_5 ;
  wire \mul_ln13_reg_750[2]_i_6_n_5 ;
  wire \mul_ln13_reg_750[2]_i_7_n_5 ;
  wire \mul_ln13_reg_750[3]_i_3_n_5 ;
  wire \mul_ln13_reg_750[3]_i_4_n_5 ;
  wire \mul_ln13_reg_750[3]_i_5_n_5 ;
  wire \mul_ln13_reg_750[3]_i_6_n_5 ;
  wire \mul_ln13_reg_750[3]_i_7_n_5 ;
  wire \mul_ln13_reg_750[3]_i_8_n_5 ;
  wire \mul_ln13_reg_750[6]_i_10_n_5 ;
  wire \mul_ln13_reg_750[6]_i_12_n_5 ;
  wire \mul_ln13_reg_750[6]_i_13_n_5 ;
  wire \mul_ln13_reg_750[6]_i_14_n_5 ;
  wire \mul_ln13_reg_750[6]_i_2_n_5 ;
  wire \mul_ln13_reg_750[6]_i_4_n_5 ;
  wire \mul_ln13_reg_750[6]_i_5_n_5 ;
  wire \mul_ln13_reg_750[6]_i_6_n_5 ;
  wire \mul_ln13_reg_750[6]_i_7_n_5 ;
  wire \mul_ln13_reg_750[6]_i_8_n_5 ;
  wire \mul_ln13_reg_750[6]_i_9_n_5 ;
  wire \mul_ln13_reg_750_reg[10]_i_10_n_11 ;
  wire \mul_ln13_reg_750_reg[10]_i_10_n_12 ;
  wire \mul_ln13_reg_750_reg[10]_i_10_n_6 ;
  wire \mul_ln13_reg_750_reg[10]_i_10_n_8 ;
  wire \mul_ln13_reg_750_reg[10]_i_1_n_5 ;
  wire \mul_ln13_reg_750_reg[10]_i_1_n_6 ;
  wire \mul_ln13_reg_750_reg[10]_i_1_n_7 ;
  wire \mul_ln13_reg_750_reg[10]_i_1_n_8 ;
  wire \mul_ln13_reg_750_reg[13]_i_1_n_7 ;
  wire \mul_ln13_reg_750_reg[13]_i_1_n_8 ;
  wire \mul_ln13_reg_750_reg[13]_i_2_n_8 ;
  wire \mul_ln13_reg_750_reg[2]_i_1_n_5 ;
  wire \mul_ln13_reg_750_reg[2]_i_1_n_6 ;
  wire \mul_ln13_reg_750_reg[2]_i_1_n_7 ;
  wire \mul_ln13_reg_750_reg[2]_i_1_n_8 ;
  wire \mul_ln13_reg_750_reg[2]_i_1_n_9 ;
  wire \mul_ln13_reg_750_reg[3]_i_2_n_10 ;
  wire \mul_ln13_reg_750_reg[3]_i_2_n_11 ;
  wire \mul_ln13_reg_750_reg[3]_i_2_n_12 ;
  wire \mul_ln13_reg_750_reg[3]_i_2_n_5 ;
  wire \mul_ln13_reg_750_reg[3]_i_2_n_6 ;
  wire \mul_ln13_reg_750_reg[3]_i_2_n_7 ;
  wire \mul_ln13_reg_750_reg[3]_i_2_n_8 ;
  wire \mul_ln13_reg_750_reg[3]_i_2_n_9 ;
  wire \mul_ln13_reg_750_reg[6]_i_1_n_5 ;
  wire \mul_ln13_reg_750_reg[6]_i_1_n_6 ;
  wire \mul_ln13_reg_750_reg[6]_i_1_n_7 ;
  wire \mul_ln13_reg_750_reg[6]_i_1_n_8 ;
  wire \mul_ln13_reg_750_reg[6]_i_3_n_10 ;
  wire \mul_ln13_reg_750_reg[6]_i_3_n_11 ;
  wire \mul_ln13_reg_750_reg[6]_i_3_n_12 ;
  wire \mul_ln13_reg_750_reg[6]_i_3_n_5 ;
  wire \mul_ln13_reg_750_reg[6]_i_3_n_6 ;
  wire \mul_ln13_reg_750_reg[6]_i_3_n_7 ;
  wire \mul_ln13_reg_750_reg[6]_i_3_n_8 ;
  wire \mul_ln13_reg_750_reg[6]_i_3_n_9 ;
  wire [13:0]o_count_0_reg_200;
  wire \o_count_1_reg_235[0]_i_1_n_5 ;
  wire \o_count_1_reg_235[0]_i_3_n_5 ;
  wire \o_count_1_reg_235[0]_i_4_n_5 ;
  wire \o_count_1_reg_235[0]_i_5_n_5 ;
  wire \o_count_1_reg_235[0]_i_6_n_5 ;
  wire \o_count_1_reg_235[0]_i_7_n_5 ;
  wire \o_count_1_reg_235[0]_i_8_n_5 ;
  wire \o_count_1_reg_235[12]_i_2_n_5 ;
  wire \o_count_1_reg_235[12]_i_3_n_5 ;
  wire \o_count_1_reg_235[4]_i_2_n_5 ;
  wire \o_count_1_reg_235[4]_i_3_n_5 ;
  wire \o_count_1_reg_235[4]_i_4_n_5 ;
  wire \o_count_1_reg_235[4]_i_5_n_5 ;
  wire \o_count_1_reg_235[8]_i_2_n_5 ;
  wire \o_count_1_reg_235[8]_i_3_n_5 ;
  wire \o_count_1_reg_235[8]_i_4_n_5 ;
  wire \o_count_1_reg_235[8]_i_5_n_5 ;
  wire [13:0]o_count_1_reg_235_reg;
  wire \o_count_1_reg_235_reg[0]_i_2_n_10 ;
  wire \o_count_1_reg_235_reg[0]_i_2_n_11 ;
  wire \o_count_1_reg_235_reg[0]_i_2_n_12 ;
  wire \o_count_1_reg_235_reg[0]_i_2_n_5 ;
  wire \o_count_1_reg_235_reg[0]_i_2_n_6 ;
  wire \o_count_1_reg_235_reg[0]_i_2_n_7 ;
  wire \o_count_1_reg_235_reg[0]_i_2_n_8 ;
  wire \o_count_1_reg_235_reg[0]_i_2_n_9 ;
  wire \o_count_1_reg_235_reg[12]_i_1_n_11 ;
  wire \o_count_1_reg_235_reg[12]_i_1_n_12 ;
  wire \o_count_1_reg_235_reg[12]_i_1_n_8 ;
  wire \o_count_1_reg_235_reg[4]_i_1_n_10 ;
  wire \o_count_1_reg_235_reg[4]_i_1_n_11 ;
  wire \o_count_1_reg_235_reg[4]_i_1_n_12 ;
  wire \o_count_1_reg_235_reg[4]_i_1_n_5 ;
  wire \o_count_1_reg_235_reg[4]_i_1_n_6 ;
  wire \o_count_1_reg_235_reg[4]_i_1_n_7 ;
  wire \o_count_1_reg_235_reg[4]_i_1_n_8 ;
  wire \o_count_1_reg_235_reg[4]_i_1_n_9 ;
  wire \o_count_1_reg_235_reg[8]_i_1_n_10 ;
  wire \o_count_1_reg_235_reg[8]_i_1_n_11 ;
  wire \o_count_1_reg_235_reg[8]_i_1_n_12 ;
  wire \o_count_1_reg_235_reg[8]_i_1_n_5 ;
  wire \o_count_1_reg_235_reg[8]_i_1_n_6 ;
  wire \o_count_1_reg_235_reg[8]_i_1_n_7 ;
  wire \o_count_1_reg_235_reg[8]_i_1_n_8 ;
  wire \o_count_1_reg_235_reg[8]_i_1_n_9 ;
  wire [13:0]o_count_2_reg_267;
  wire [13:0]o_count_3_reg_300;
  wire \o_count_3_reg_300[0]_i_1_n_5 ;
  wire \o_count_3_reg_300[10]_i_1_n_5 ;
  wire \o_count_3_reg_300[11]_i_1_n_5 ;
  wire \o_count_3_reg_300[12]_i_1_n_5 ;
  wire \o_count_3_reg_300[13]_i_1_n_5 ;
  wire \o_count_3_reg_300[13]_i_2_n_5 ;
  wire \o_count_3_reg_300[1]_i_1_n_5 ;
  wire \o_count_3_reg_300[2]_i_1_n_5 ;
  wire \o_count_3_reg_300[3]_i_1_n_5 ;
  wire \o_count_3_reg_300[4]_i_1_n_5 ;
  wire \o_count_3_reg_300[5]_i_1_n_5 ;
  wire \o_count_3_reg_300[6]_i_1_n_5 ;
  wire \o_count_3_reg_300[7]_i_1_n_5 ;
  wire \o_count_3_reg_300[8]_i_1_n_5 ;
  wire \o_count_3_reg_300[9]_i_1_n_5 ;
  wire \o_count_4_reg_321[0]_i_1_n_5 ;
  wire \o_count_4_reg_321[0]_i_3_n_5 ;
  wire \o_count_4_reg_321[0]_i_4_n_5 ;
  wire \o_count_4_reg_321[0]_i_5_n_5 ;
  wire \o_count_4_reg_321[0]_i_6_n_5 ;
  wire \o_count_4_reg_321[0]_i_7_n_5 ;
  wire \o_count_4_reg_321[12]_i_2_n_5 ;
  wire \o_count_4_reg_321[12]_i_3_n_5 ;
  wire \o_count_4_reg_321[4]_i_2_n_5 ;
  wire \o_count_4_reg_321[4]_i_3_n_5 ;
  wire \o_count_4_reg_321[4]_i_4_n_5 ;
  wire \o_count_4_reg_321[4]_i_5_n_5 ;
  wire \o_count_4_reg_321[8]_i_2_n_5 ;
  wire \o_count_4_reg_321[8]_i_3_n_5 ;
  wire \o_count_4_reg_321[8]_i_4_n_5 ;
  wire \o_count_4_reg_321[8]_i_5_n_5 ;
  wire [13:0]o_count_4_reg_321_reg;
  wire \o_count_4_reg_321_reg[0]_i_2_n_10 ;
  wire \o_count_4_reg_321_reg[0]_i_2_n_11 ;
  wire \o_count_4_reg_321_reg[0]_i_2_n_12 ;
  wire \o_count_4_reg_321_reg[0]_i_2_n_5 ;
  wire \o_count_4_reg_321_reg[0]_i_2_n_6 ;
  wire \o_count_4_reg_321_reg[0]_i_2_n_7 ;
  wire \o_count_4_reg_321_reg[0]_i_2_n_8 ;
  wire \o_count_4_reg_321_reg[0]_i_2_n_9 ;
  wire \o_count_4_reg_321_reg[12]_i_1_n_11 ;
  wire \o_count_4_reg_321_reg[12]_i_1_n_12 ;
  wire \o_count_4_reg_321_reg[12]_i_1_n_8 ;
  wire \o_count_4_reg_321_reg[4]_i_1_n_10 ;
  wire \o_count_4_reg_321_reg[4]_i_1_n_11 ;
  wire \o_count_4_reg_321_reg[4]_i_1_n_12 ;
  wire \o_count_4_reg_321_reg[4]_i_1_n_5 ;
  wire \o_count_4_reg_321_reg[4]_i_1_n_6 ;
  wire \o_count_4_reg_321_reg[4]_i_1_n_7 ;
  wire \o_count_4_reg_321_reg[4]_i_1_n_8 ;
  wire \o_count_4_reg_321_reg[4]_i_1_n_9 ;
  wire \o_count_4_reg_321_reg[8]_i_1_n_10 ;
  wire \o_count_4_reg_321_reg[8]_i_1_n_11 ;
  wire \o_count_4_reg_321_reg[8]_i_1_n_12 ;
  wire \o_count_4_reg_321_reg[8]_i_1_n_5 ;
  wire \o_count_4_reg_321_reg[8]_i_1_n_6 ;
  wire \o_count_4_reg_321_reg[8]_i_1_n_7 ;
  wire \o_count_4_reg_321_reg[8]_i_1_n_8 ;
  wire \o_count_4_reg_321_reg[8]_i_1_n_9 ;
  wire \o_count_5_reg_331[0]_i_1_n_5 ;
  wire \o_count_5_reg_331[0]_i_3_n_5 ;
  wire \o_count_5_reg_331[0]_i_4_n_5 ;
  wire \o_count_5_reg_331[0]_i_5_n_5 ;
  wire \o_count_5_reg_331[0]_i_6_n_5 ;
  wire \o_count_5_reg_331[0]_i_7_n_5 ;
  wire \o_count_5_reg_331[12]_i_2_n_5 ;
  wire \o_count_5_reg_331[12]_i_3_n_5 ;
  wire \o_count_5_reg_331[4]_i_2_n_5 ;
  wire \o_count_5_reg_331[4]_i_3_n_5 ;
  wire \o_count_5_reg_331[4]_i_4_n_5 ;
  wire \o_count_5_reg_331[4]_i_5_n_5 ;
  wire \o_count_5_reg_331[8]_i_2_n_5 ;
  wire \o_count_5_reg_331[8]_i_3_n_5 ;
  wire \o_count_5_reg_331[8]_i_4_n_5 ;
  wire \o_count_5_reg_331[8]_i_5_n_5 ;
  wire [13:0]o_count_5_reg_331_reg;
  wire \o_count_5_reg_331_reg[0]_i_2_n_10 ;
  wire \o_count_5_reg_331_reg[0]_i_2_n_11 ;
  wire \o_count_5_reg_331_reg[0]_i_2_n_12 ;
  wire \o_count_5_reg_331_reg[0]_i_2_n_5 ;
  wire \o_count_5_reg_331_reg[0]_i_2_n_6 ;
  wire \o_count_5_reg_331_reg[0]_i_2_n_7 ;
  wire \o_count_5_reg_331_reg[0]_i_2_n_8 ;
  wire \o_count_5_reg_331_reg[0]_i_2_n_9 ;
  wire \o_count_5_reg_331_reg[10]_0 ;
  wire \o_count_5_reg_331_reg[12]_i_1_n_11 ;
  wire \o_count_5_reg_331_reg[12]_i_1_n_12 ;
  wire \o_count_5_reg_331_reg[12]_i_1_n_8 ;
  wire \o_count_5_reg_331_reg[4]_i_1_n_10 ;
  wire \o_count_5_reg_331_reg[4]_i_1_n_11 ;
  wire \o_count_5_reg_331_reg[4]_i_1_n_12 ;
  wire \o_count_5_reg_331_reg[4]_i_1_n_5 ;
  wire \o_count_5_reg_331_reg[4]_i_1_n_6 ;
  wire \o_count_5_reg_331_reg[4]_i_1_n_7 ;
  wire \o_count_5_reg_331_reg[4]_i_1_n_8 ;
  wire \o_count_5_reg_331_reg[4]_i_1_n_9 ;
  wire \o_count_5_reg_331_reg[8]_i_1_n_10 ;
  wire \o_count_5_reg_331_reg[8]_i_1_n_11 ;
  wire \o_count_5_reg_331_reg[8]_i_1_n_12 ;
  wire \o_count_5_reg_331_reg[8]_i_1_n_5 ;
  wire \o_count_5_reg_331_reg[8]_i_1_n_6 ;
  wire \o_count_5_reg_331_reg[8]_i_1_n_7 ;
  wire \o_count_5_reg_331_reg[8]_i_1_n_8 ;
  wire \o_count_5_reg_331_reg[8]_i_1_n_9 ;
  wire \o_count_7_reg_878[0]_i_3_n_5 ;
  wire \o_count_7_reg_878[0]_i_4_n_5 ;
  wire \o_count_7_reg_878[0]_i_5_n_5 ;
  wire \o_count_7_reg_878[0]_i_6_n_5 ;
  wire \o_count_7_reg_878[12]_i_2_n_5 ;
  wire \o_count_7_reg_878[12]_i_3_n_5 ;
  wire \o_count_7_reg_878[4]_i_2_n_5 ;
  wire \o_count_7_reg_878[4]_i_3_n_5 ;
  wire \o_count_7_reg_878[4]_i_4_n_5 ;
  wire \o_count_7_reg_878[4]_i_5_n_5 ;
  wire \o_count_7_reg_878[8]_i_2_n_5 ;
  wire \o_count_7_reg_878[8]_i_3_n_5 ;
  wire \o_count_7_reg_878[8]_i_4_n_5 ;
  wire \o_count_7_reg_878[8]_i_5_n_5 ;
  wire [13:0]o_count_7_reg_878_reg;
  wire \o_count_7_reg_878_reg[0]_i_2_n_10 ;
  wire \o_count_7_reg_878_reg[0]_i_2_n_11 ;
  wire \o_count_7_reg_878_reg[0]_i_2_n_12 ;
  wire \o_count_7_reg_878_reg[0]_i_2_n_5 ;
  wire \o_count_7_reg_878_reg[0]_i_2_n_6 ;
  wire \o_count_7_reg_878_reg[0]_i_2_n_7 ;
  wire \o_count_7_reg_878_reg[0]_i_2_n_8 ;
  wire \o_count_7_reg_878_reg[0]_i_2_n_9 ;
  wire \o_count_7_reg_878_reg[12]_i_1_n_11 ;
  wire \o_count_7_reg_878_reg[12]_i_1_n_12 ;
  wire \o_count_7_reg_878_reg[12]_i_1_n_8 ;
  wire \o_count_7_reg_878_reg[4]_i_1_n_10 ;
  wire \o_count_7_reg_878_reg[4]_i_1_n_11 ;
  wire \o_count_7_reg_878_reg[4]_i_1_n_12 ;
  wire \o_count_7_reg_878_reg[4]_i_1_n_5 ;
  wire \o_count_7_reg_878_reg[4]_i_1_n_6 ;
  wire \o_count_7_reg_878_reg[4]_i_1_n_7 ;
  wire \o_count_7_reg_878_reg[4]_i_1_n_8 ;
  wire \o_count_7_reg_878_reg[4]_i_1_n_9 ;
  wire \o_count_7_reg_878_reg[8]_i_1_n_10 ;
  wire \o_count_7_reg_878_reg[8]_i_1_n_11 ;
  wire \o_count_7_reg_878_reg[8]_i_1_n_12 ;
  wire \o_count_7_reg_878_reg[8]_i_1_n_5 ;
  wire \o_count_7_reg_878_reg[8]_i_1_n_6 ;
  wire \o_count_7_reg_878_reg[8]_i_1_n_7 ;
  wire \o_count_7_reg_878_reg[8]_i_1_n_8 ;
  wire \o_count_7_reg_878_reg[8]_i_1_n_9 ;
  wire \o_count_reg_256[0]_i_2_n_5 ;
  wire \o_count_reg_256[0]_i_3_n_5 ;
  wire \o_count_reg_256[0]_i_4_n_5 ;
  wire \o_count_reg_256[0]_i_5_n_5 ;
  wire \o_count_reg_256[0]_i_6_n_5 ;
  wire \o_count_reg_256[0]_i_7_n_5 ;
  wire \o_count_reg_256[0]_i_8_n_5 ;
  wire \o_count_reg_256[0]_i_9_n_5 ;
  wire \o_count_reg_256[12]_i_2_n_5 ;
  wire \o_count_reg_256[12]_i_3_n_5 ;
  wire \o_count_reg_256[4]_i_2_n_5 ;
  wire \o_count_reg_256[4]_i_3_n_5 ;
  wire \o_count_reg_256[4]_i_4_n_5 ;
  wire \o_count_reg_256[4]_i_5_n_5 ;
  wire \o_count_reg_256[4]_i_6_n_5 ;
  wire \o_count_reg_256[8]_i_2_n_5 ;
  wire \o_count_reg_256[8]_i_3_n_5 ;
  wire \o_count_reg_256[8]_i_4_n_5 ;
  wire \o_count_reg_256[8]_i_5_n_5 ;
  wire [13:0]o_count_reg_256_reg;
  wire \o_count_reg_256_reg[0]_i_1_n_10 ;
  wire \o_count_reg_256_reg[0]_i_1_n_11 ;
  wire \o_count_reg_256_reg[0]_i_1_n_12 ;
  wire \o_count_reg_256_reg[0]_i_1_n_5 ;
  wire \o_count_reg_256_reg[0]_i_1_n_6 ;
  wire \o_count_reg_256_reg[0]_i_1_n_7 ;
  wire \o_count_reg_256_reg[0]_i_1_n_8 ;
  wire \o_count_reg_256_reg[0]_i_1_n_9 ;
  wire \o_count_reg_256_reg[12]_i_1_n_11 ;
  wire \o_count_reg_256_reg[12]_i_1_n_12 ;
  wire \o_count_reg_256_reg[12]_i_1_n_8 ;
  wire \o_count_reg_256_reg[4]_i_1_n_10 ;
  wire \o_count_reg_256_reg[4]_i_1_n_11 ;
  wire \o_count_reg_256_reg[4]_i_1_n_12 ;
  wire \o_count_reg_256_reg[4]_i_1_n_5 ;
  wire \o_count_reg_256_reg[4]_i_1_n_6 ;
  wire \o_count_reg_256_reg[4]_i_1_n_7 ;
  wire \o_count_reg_256_reg[4]_i_1_n_8 ;
  wire \o_count_reg_256_reg[4]_i_1_n_9 ;
  wire \o_count_reg_256_reg[8]_i_1_n_10 ;
  wire \o_count_reg_256_reg[8]_i_1_n_11 ;
  wire \o_count_reg_256_reg[8]_i_1_n_12 ;
  wire \o_count_reg_256_reg[8]_i_1_n_5 ;
  wire \o_count_reg_256_reg[8]_i_1_n_6 ;
  wire \o_count_reg_256_reg[8]_i_1_n_7 ;
  wire \o_count_reg_256_reg[8]_i_1_n_8 ;
  wire \o_count_reg_256_reg[8]_i_1_n_9 ;
  wire [13:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [4:1]p_cast5_reg_775_reg;
  wire [4:0]p_cast9_reg_765;
  wire \phi_ln13_1_reg_245[0]_i_2_n_5 ;
  wire \phi_ln13_1_reg_245[0]_i_3_n_5 ;
  wire \phi_ln13_1_reg_245[0]_i_4_n_5 ;
  wire \phi_ln13_1_reg_245[0]_i_5_n_5 ;
  wire \phi_ln13_1_reg_245[0]_i_6_n_5 ;
  wire \phi_ln13_1_reg_245[0]_i_7_n_5 ;
  wire \phi_ln13_1_reg_245[0]_i_8_n_5 ;
  wire \phi_ln13_1_reg_245[0]_i_9_n_5 ;
  wire \phi_ln13_1_reg_245[12]_i_2_n_5 ;
  wire \phi_ln13_1_reg_245[12]_i_3_n_5 ;
  wire \phi_ln13_1_reg_245[4]_i_2_n_5 ;
  wire \phi_ln13_1_reg_245[4]_i_3_n_5 ;
  wire \phi_ln13_1_reg_245[4]_i_4_n_5 ;
  wire \phi_ln13_1_reg_245[4]_i_5_n_5 ;
  wire \phi_ln13_1_reg_245[4]_i_6_n_5 ;
  wire \phi_ln13_1_reg_245[8]_i_2_n_5 ;
  wire \phi_ln13_1_reg_245[8]_i_3_n_5 ;
  wire \phi_ln13_1_reg_245[8]_i_4_n_5 ;
  wire \phi_ln13_1_reg_245[8]_i_5_n_5 ;
  wire [13:0]phi_ln13_1_reg_245_reg;
  wire \phi_ln13_1_reg_245_reg[0]_i_1_n_10 ;
  wire \phi_ln13_1_reg_245_reg[0]_i_1_n_11 ;
  wire \phi_ln13_1_reg_245_reg[0]_i_1_n_12 ;
  wire \phi_ln13_1_reg_245_reg[0]_i_1_n_5 ;
  wire \phi_ln13_1_reg_245_reg[0]_i_1_n_6 ;
  wire \phi_ln13_1_reg_245_reg[0]_i_1_n_7 ;
  wire \phi_ln13_1_reg_245_reg[0]_i_1_n_8 ;
  wire \phi_ln13_1_reg_245_reg[0]_i_1_n_9 ;
  wire \phi_ln13_1_reg_245_reg[12]_i_1_n_11 ;
  wire \phi_ln13_1_reg_245_reg[12]_i_1_n_12 ;
  wire \phi_ln13_1_reg_245_reg[12]_i_1_n_8 ;
  wire \phi_ln13_1_reg_245_reg[4]_i_1_n_10 ;
  wire \phi_ln13_1_reg_245_reg[4]_i_1_n_11 ;
  wire \phi_ln13_1_reg_245_reg[4]_i_1_n_12 ;
  wire \phi_ln13_1_reg_245_reg[4]_i_1_n_5 ;
  wire \phi_ln13_1_reg_245_reg[4]_i_1_n_6 ;
  wire \phi_ln13_1_reg_245_reg[4]_i_1_n_7 ;
  wire \phi_ln13_1_reg_245_reg[4]_i_1_n_8 ;
  wire \phi_ln13_1_reg_245_reg[4]_i_1_n_9 ;
  wire \phi_ln13_1_reg_245_reg[8]_i_1_n_10 ;
  wire \phi_ln13_1_reg_245_reg[8]_i_1_n_11 ;
  wire \phi_ln13_1_reg_245_reg[8]_i_1_n_12 ;
  wire \phi_ln13_1_reg_245_reg[8]_i_1_n_5 ;
  wire \phi_ln13_1_reg_245_reg[8]_i_1_n_6 ;
  wire \phi_ln13_1_reg_245_reg[8]_i_1_n_7 ;
  wire \phi_ln13_1_reg_245_reg[8]_i_1_n_8 ;
  wire \phi_ln13_1_reg_245_reg[8]_i_1_n_9 ;
  wire \phi_ln13_reg_180[0]_i_1_n_5 ;
  wire \phi_ln13_reg_180[11]_i_2_n_5 ;
  wire \phi_ln13_reg_180[11]_i_3_n_5 ;
  wire \phi_ln13_reg_180[1]_i_1_n_5 ;
  wire \phi_ln13_reg_180[2]_i_1_n_5 ;
  wire \phi_ln13_reg_180[3]_i_1_n_5 ;
  wire \phi_ln13_reg_180[3]_i_2_n_5 ;
  wire \phi_ln13_reg_180[3]_i_3_n_5 ;
  wire \phi_ln13_reg_180[4]_i_1_n_5 ;
  wire \phi_ln13_reg_180[5]_i_1_n_5 ;
  wire \phi_ln13_reg_180[5]_i_2_n_5 ;
  wire \phi_ln13_reg_180[7]_i_10_n_5 ;
  wire \phi_ln13_reg_180[7]_i_3_n_5 ;
  wire \phi_ln13_reg_180[7]_i_4_n_5 ;
  wire \phi_ln13_reg_180[7]_i_5_n_5 ;
  wire \phi_ln13_reg_180[7]_i_6_n_5 ;
  wire \phi_ln13_reg_180[7]_i_7_n_5 ;
  wire \phi_ln13_reg_180[7]_i_8_n_5 ;
  wire \phi_ln13_reg_180[7]_i_9_n_5 ;
  wire \phi_ln13_reg_180_reg[11]_i_1_n_5 ;
  wire \phi_ln13_reg_180_reg[11]_i_1_n_6 ;
  wire \phi_ln13_reg_180_reg[11]_i_1_n_7 ;
  wire \phi_ln13_reg_180_reg[11]_i_1_n_8 ;
  wire \phi_ln13_reg_180_reg[13]_i_1_n_8 ;
  wire \phi_ln13_reg_180_reg[7]_i_1_n_5 ;
  wire \phi_ln13_reg_180_reg[7]_i_1_n_6 ;
  wire \phi_ln13_reg_180_reg[7]_i_1_n_7 ;
  wire \phi_ln13_reg_180_reg[7]_i_1_n_8 ;
  wire \phi_ln13_reg_180_reg[7]_i_2_n_5 ;
  wire \phi_ln13_reg_180_reg[7]_i_2_n_6 ;
  wire \phi_ln13_reg_180_reg[7]_i_2_n_7 ;
  wire \phi_ln13_reg_180_reg[7]_i_2_n_8 ;
  wire \phi_ln13_reg_180_reg_n_5_[0] ;
  wire \phi_ln13_reg_180_reg_n_5_[10] ;
  wire \phi_ln13_reg_180_reg_n_5_[11] ;
  wire \phi_ln13_reg_180_reg_n_5_[12] ;
  wire \phi_ln13_reg_180_reg_n_5_[13] ;
  wire \phi_ln13_reg_180_reg_n_5_[1] ;
  wire \phi_ln13_reg_180_reg_n_5_[2] ;
  wire \phi_ln13_reg_180_reg_n_5_[3] ;
  wire \phi_ln13_reg_180_reg_n_5_[4] ;
  wire \phi_ln13_reg_180_reg_n_5_[5] ;
  wire \phi_ln13_reg_180_reg_n_5_[6] ;
  wire \phi_ln13_reg_180_reg_n_5_[7] ;
  wire \phi_ln13_reg_180_reg_n_5_[8] ;
  wire \phi_ln13_reg_180_reg_n_5_[9] ;
  wire [0:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_i_147_n_5;
  wire ram_reg_0_i_149_n_5;
  wire ram_reg_0_i_160_n_5;
  wire ram_reg_0_i_35__0;
  wire ram_reg_0_i_428_n_5;
  wire ram_reg_0_i_434_n_5;
  wire ram_reg_0_i_437_n_5;
  wire ram_reg_0_i_442_n_5;
  wire ram_reg_0_i_443_n_5;
  wire ram_reg_0_i_444_n_5;
  wire ram_reg_0_i_451_n_5;
  wire ram_reg_0_i_463_n_5;
  wire ram_reg_0_i_464_n_5;
  wire ram_reg_0_i_467_n_5;
  wire ram_reg_0_i_468_n_5;
  wire [11:0]ram_reg_7;
  wire ram_reg_7_0;
  wire [11:0]trunc_ln13_1_fu_372_p1;
  wire [4:0]trunc_ln13_1_reg_728;
  wire \trunc_ln13_1_reg_728[0]_i_2_n_5 ;
  wire \trunc_ln13_1_reg_728[0]_i_3_n_5 ;
  wire \trunc_ln13_1_reg_728[0]_i_4_n_5 ;
  wire \trunc_ln13_1_reg_728[0]_i_5_n_5 ;
  wire \trunc_ln13_1_reg_728[0]_i_6_n_5 ;
  wire \trunc_ln13_1_reg_728_reg[0]_i_1_n_10 ;
  wire \trunc_ln13_1_reg_728_reg[0]_i_1_n_5 ;
  wire \trunc_ln13_1_reg_728_reg[0]_i_1_n_6 ;
  wire \trunc_ln13_1_reg_728_reg[0]_i_1_n_7 ;
  wire \trunc_ln13_1_reg_728_reg[0]_i_1_n_8 ;
  wire \trunc_ln13_1_reg_728_reg[0]_i_1_n_9 ;
  wire \zext_ln13_10_reg_812[3]_i_2_n_5 ;
  wire \zext_ln13_10_reg_812[3]_i_3_n_5 ;
  wire \zext_ln13_10_reg_812[3]_i_4_n_5 ;
  wire \zext_ln13_10_reg_812[3]_i_5_n_5 ;
  wire \zext_ln13_10_reg_812[7]_i_2_n_5 ;
  wire \zext_ln13_10_reg_812[7]_i_3_n_5 ;
  wire \zext_ln13_10_reg_812[7]_i_4_n_5 ;
  wire \zext_ln13_10_reg_812[7]_i_5_n_5 ;
  wire [9:0]zext_ln13_10_reg_812_reg;
  wire \zext_ln13_10_reg_812_reg[3]_i_1_n_5 ;
  wire \zext_ln13_10_reg_812_reg[3]_i_1_n_6 ;
  wire \zext_ln13_10_reg_812_reg[3]_i_1_n_7 ;
  wire \zext_ln13_10_reg_812_reg[3]_i_1_n_8 ;
  wire \zext_ln13_10_reg_812_reg[7]_i_1_n_5 ;
  wire \zext_ln13_10_reg_812_reg[7]_i_1_n_6 ;
  wire \zext_ln13_10_reg_812_reg[7]_i_1_n_7 ;
  wire \zext_ln13_10_reg_812_reg[7]_i_1_n_8 ;
  wire \zext_ln13_10_reg_812_reg[9]_i_1_n_8 ;
  wire [4:0]zext_ln13_2_reg_745;
  wire [11:1]zext_ln13_5_reg_755_reg;
  wire [9:0]zext_ln13_6_reg_780;
  wire \zext_ln13_6_reg_780[3]_i_2_n_5 ;
  wire \zext_ln13_6_reg_780[3]_i_3_n_5 ;
  wire \zext_ln13_6_reg_780[3]_i_4_n_5 ;
  wire \zext_ln13_6_reg_780[3]_i_5_n_5 ;
  wire \zext_ln13_6_reg_780[3]_i_6_n_5 ;
  wire \zext_ln13_6_reg_780[3]_i_7_n_5 ;
  wire \zext_ln13_6_reg_780[3]_i_8_n_5 ;
  wire \zext_ln13_6_reg_780[7]_i_2_n_5 ;
  wire \zext_ln13_6_reg_780[7]_i_3_n_5 ;
  wire \zext_ln13_6_reg_780[7]_i_4_n_5 ;
  wire \zext_ln13_6_reg_780_reg[3]_i_1_n_5 ;
  wire \zext_ln13_6_reg_780_reg[3]_i_1_n_6 ;
  wire \zext_ln13_6_reg_780_reg[3]_i_1_n_7 ;
  wire \zext_ln13_6_reg_780_reg[3]_i_1_n_8 ;
  wire \zext_ln13_6_reg_780_reg[7]_i_1_n_5 ;
  wire \zext_ln13_6_reg_780_reg[7]_i_1_n_6 ;
  wire \zext_ln13_6_reg_780_reg[7]_i_1_n_7 ;
  wire \zext_ln13_6_reg_780_reg[7]_i_1_n_8 ;
  wire \zext_ln13_6_reg_780_reg[9]_i_1_n_8 ;
  wire [3:1]\NLW_add_ln20_1_reg_859_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln20_1_reg_859_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln20_2_reg_883_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln20_2_reg_883_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln23_1_reg_839_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln23_1_reg_839_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln30_reg_854_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln30_reg_854_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_i_count_2_reg_311_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_count_2_reg_311_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_i_count_reg_834_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_count_reg_834_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv10_reg_190_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv10_reg_190_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv1_reg_170_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv1_reg_170_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_1_reg_717_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln13_1_reg_717_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_1_reg_717_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_mul_ln13_1_reg_717_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_reg_750_reg[10]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln13_reg_750_reg[10]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln13_reg_750_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln13_reg_750_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_reg_750_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mul_ln13_reg_750_reg[13]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln13_reg_750_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_1_reg_235_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_1_reg_235_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_4_reg_321_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_4_reg_321_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_5_reg_331_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_5_reg_331_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_7_reg_878_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_7_reg_878_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_reg_256_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_reg_256_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_phi_ln13_1_reg_245_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_ln13_1_reg_245_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_phi_ln13_reg_180_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_ln13_reg_180_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_zext_ln13_10_reg_812_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_zext_ln13_10_reg_812_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_zext_ln13_6_reg_780_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_zext_ln13_6_reg_780_reg[9]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln13_13_reg_801[1]_i_1 
       (.I0(trunc_ln13_1_reg_728[1]),
        .I1(empty_25_reg_733[0]),
        .O(\add_ln13_13_reg_801[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \add_ln13_13_reg_801[2]_i_1 
       (.I0(trunc_ln13_1_reg_728[1]),
        .I1(empty_25_reg_733[0]),
        .I2(trunc_ln13_1_reg_728[2]),
        .I3(empty_25_reg_733[1]),
        .O(\add_ln13_13_reg_801[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \add_ln13_13_reg_801[3]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(trunc_ln13_1_reg_728[1]),
        .I2(trunc_ln13_1_reg_728[2]),
        .I3(trunc_ln13_1_reg_728[3]),
        .I4(empty_25_reg_733[1]),
        .O(\add_ln13_13_reg_801[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h7887E11E)) 
    \add_ln13_13_reg_801[4]_i_1 
       (.I0(\add_ln13_13_reg_801[4]_i_2_n_5 ),
        .I1(empty_25_reg_733[1]),
        .I2(trunc_ln13_1_reg_728[4]),
        .I3(empty_25_reg_733[3]),
        .I4(trunc_ln13_1_reg_728[3]),
        .O(\add_ln13_13_reg_801[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hD444)) 
    \add_ln13_13_reg_801[4]_i_2 
       (.I0(empty_25_reg_733[1]),
        .I1(trunc_ln13_1_reg_728[2]),
        .I2(trunc_ln13_1_reg_728[1]),
        .I3(empty_25_reg_733[0]),
        .O(\add_ln13_13_reg_801[4]_i_2_n_5 ));
  FDRE \add_ln13_13_reg_801_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln13_1_reg_728[0]),
        .Q(add_ln13_13_reg_801[0]),
        .R(1'b0));
  FDRE \add_ln13_13_reg_801_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln13_13_reg_801[1]_i_1_n_5 ),
        .Q(add_ln13_13_reg_801[1]),
        .R(1'b0));
  FDRE \add_ln13_13_reg_801_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln13_13_reg_801[2]_i_1_n_5 ),
        .Q(add_ln13_13_reg_801[2]),
        .R(1'b0));
  FDRE \add_ln13_13_reg_801_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln13_13_reg_801[3]_i_1_n_5 ),
        .Q(add_ln13_13_reg_801[3]),
        .R(1'b0));
  FDRE \add_ln13_13_reg_801_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln13_13_reg_801[4]_i_1_n_5 ),
        .Q(add_ln13_13_reg_801[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \add_ln13_reg_712[3]_i_1 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7[6]),
        .O(\add_ln13_reg_712[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln13_reg_712[4]_i_1 
       (.I0(ram_reg_7[6]),
        .O(\add_ln13_reg_712[4]_i_1_n_5 ));
  FDRE \add_ln13_reg_712_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\add_ln13_reg_712[3]_i_1_n_5 ),
        .Q(add_ln13_reg_712[3]),
        .R(1'b0));
  FDRE \add_ln13_reg_712_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\add_ln13_reg_712[4]_i_1_n_5 ),
        .Q(add_ln13_reg_712[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \add_ln20_1_reg_859[13]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(height_0_reg_289[4]),
        .I2(empty_25_reg_733[4]),
        .I3(\add_ln20_1_reg_859[13]_i_3_n_5 ),
        .I4(empty_25_reg_733[3]),
        .I5(height_0_reg_289[3]),
        .O(ap_NS_fsm11_out));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h90000090)) 
    \add_ln20_1_reg_859[13]_i_3 
       (.I0(height_0_reg_289[0]),
        .I1(empty_25_reg_733[0]),
        .I2(height_0_reg_289[2]),
        .I3(empty_25_reg_733[1]),
        .I4(height_0_reg_289[1]),
        .O(\add_ln20_1_reg_859[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_859[3]_i_2 
       (.I0(add_ln23_1_reg_839[3]),
        .I1(p_cast5_reg_775_reg[3]),
        .O(\add_ln20_1_reg_859[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_859[3]_i_3 
       (.I0(add_ln23_1_reg_839[2]),
        .I1(p_cast5_reg_775_reg[2]),
        .O(\add_ln20_1_reg_859[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_859[3]_i_4 
       (.I0(add_ln23_1_reg_839[1]),
        .I1(p_cast5_reg_775_reg[1]),
        .O(\add_ln20_1_reg_859[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_859[3]_i_5 
       (.I0(add_ln23_1_reg_839[0]),
        .I1(p_cast9_reg_765[0]),
        .O(\add_ln20_1_reg_859[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_859[7]_i_2 
       (.I0(add_ln23_1_reg_839[4]),
        .I1(p_cast5_reg_775_reg[4]),
        .O(\add_ln20_1_reg_859[7]_i_2_n_5 ));
  FDRE \add_ln20_1_reg_859_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[0]),
        .Q(add_ln20_1_reg_859[0]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_859_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[10]),
        .Q(add_ln20_1_reg_859[10]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_859_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[11]),
        .Q(add_ln20_1_reg_859[11]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_859_reg[11]_i_1 
       (.CI(\add_ln20_1_reg_859_reg[7]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_859_reg[11]_i_1_n_5 ,\add_ln20_1_reg_859_reg[11]_i_1_n_6 ,\add_ln20_1_reg_859_reg[11]_i_1_n_7 ,\add_ln20_1_reg_859_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln23_1_reg_839[11:8]),
        .O(add_ln20_1_fu_583_p2[11:8]),
        .S(add_ln23_1_reg_839[11:8]));
  FDRE \add_ln20_1_reg_859_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[12]),
        .Q(add_ln20_1_reg_859[12]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_859_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[13]),
        .Q(add_ln20_1_reg_859[13]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_859_reg[13]_i_2 
       (.CI(\add_ln20_1_reg_859_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln20_1_reg_859_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln20_1_reg_859_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln23_1_reg_839[12]}),
        .O({\NLW_add_ln20_1_reg_859_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln20_1_fu_583_p2[13:12]}),
        .S({1'b0,1'b0,add_ln23_1_reg_839[13:12]}));
  FDRE \add_ln20_1_reg_859_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[1]),
        .Q(add_ln20_1_reg_859[1]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_859_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[2]),
        .Q(add_ln20_1_reg_859[2]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_859_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[3]),
        .Q(add_ln20_1_reg_859[3]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_859_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln20_1_reg_859_reg[3]_i_1_n_5 ,\add_ln20_1_reg_859_reg[3]_i_1_n_6 ,\add_ln20_1_reg_859_reg[3]_i_1_n_7 ,\add_ln20_1_reg_859_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln23_1_reg_839[3:0]),
        .O(add_ln20_1_fu_583_p2[3:0]),
        .S({\add_ln20_1_reg_859[3]_i_2_n_5 ,\add_ln20_1_reg_859[3]_i_3_n_5 ,\add_ln20_1_reg_859[3]_i_4_n_5 ,\add_ln20_1_reg_859[3]_i_5_n_5 }));
  FDRE \add_ln20_1_reg_859_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[4]),
        .Q(add_ln20_1_reg_859[4]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_859_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[5]),
        .Q(add_ln20_1_reg_859[5]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_859_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[6]),
        .Q(add_ln20_1_reg_859[6]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_859_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[7]),
        .Q(add_ln20_1_reg_859[7]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_859_reg[7]_i_1 
       (.CI(\add_ln20_1_reg_859_reg[3]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_859_reg[7]_i_1_n_5 ,\add_ln20_1_reg_859_reg[7]_i_1_n_6 ,\add_ln20_1_reg_859_reg[7]_i_1_n_7 ,\add_ln20_1_reg_859_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln23_1_reg_839[7:4]),
        .O(add_ln20_1_fu_583_p2[7:4]),
        .S({add_ln23_1_reg_839[7:5],\add_ln20_1_reg_859[7]_i_2_n_5 }));
  FDRE \add_ln20_1_reg_859_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[8]),
        .Q(add_ln20_1_reg_859[8]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_859_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln20_1_fu_583_p2[9]),
        .Q(add_ln20_1_reg_859[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_883[3]_i_2 
       (.I0(A[3]),
        .I1(o_count_2_reg_267[3]),
        .O(\add_ln20_2_reg_883[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_883[3]_i_3 
       (.I0(A[2]),
        .I1(o_count_2_reg_267[2]),
        .O(\add_ln20_2_reg_883[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_883[3]_i_4 
       (.I0(A[2]),
        .I1(o_count_2_reg_267[1]),
        .O(\add_ln20_2_reg_883[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_883[3]_i_5 
       (.I0(A[0]),
        .I1(o_count_2_reg_267[0]),
        .O(\add_ln20_2_reg_883[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_883[7]_i_2 
       (.I0(A[4]),
        .I1(o_count_2_reg_267[4]),
        .O(\add_ln20_2_reg_883[7]_i_2_n_5 ));
  FDRE \add_ln20_2_reg_883_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[0]),
        .Q(add_ln20_2_reg_883[0]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_883_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[10]),
        .Q(add_ln20_2_reg_883[10]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_883_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[11]),
        .Q(add_ln20_2_reg_883[11]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_883_reg[11]_i_1 
       (.CI(\add_ln20_2_reg_883_reg[7]_i_1_n_5 ),
        .CO({\add_ln20_2_reg_883_reg[11]_i_1_n_5 ,\add_ln20_2_reg_883_reg[11]_i_1_n_6 ,\add_ln20_2_reg_883_reg[11]_i_1_n_7 ,\add_ln20_2_reg_883_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln20_2_fu_615_p2[11:8]),
        .S(o_count_2_reg_267[11:8]));
  FDRE \add_ln20_2_reg_883_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[12]),
        .Q(add_ln20_2_reg_883[12]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_883_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[13]),
        .Q(add_ln20_2_reg_883[13]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_883_reg[13]_i_1 
       (.CI(\add_ln20_2_reg_883_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln20_2_reg_883_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln20_2_reg_883_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln20_2_reg_883_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln20_2_fu_615_p2[13:12]}),
        .S({1'b0,1'b0,o_count_2_reg_267[13:12]}));
  FDRE \add_ln20_2_reg_883_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[1]),
        .Q(add_ln20_2_reg_883[1]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_883_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[2]),
        .Q(add_ln20_2_reg_883[2]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_883_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[3]),
        .Q(add_ln20_2_reg_883[3]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_883_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln20_2_reg_883_reg[3]_i_1_n_5 ,\add_ln20_2_reg_883_reg[3]_i_1_n_6 ,\add_ln20_2_reg_883_reg[3]_i_1_n_7 ,\add_ln20_2_reg_883_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({A[3:2],A[2],A[0]}),
        .O(add_ln20_2_fu_615_p2[3:0]),
        .S({\add_ln20_2_reg_883[3]_i_2_n_5 ,\add_ln20_2_reg_883[3]_i_3_n_5 ,\add_ln20_2_reg_883[3]_i_4_n_5 ,\add_ln20_2_reg_883[3]_i_5_n_5 }));
  FDRE \add_ln20_2_reg_883_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[4]),
        .Q(add_ln20_2_reg_883[4]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_883_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[5]),
        .Q(add_ln20_2_reg_883[5]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_883_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[6]),
        .Q(add_ln20_2_reg_883[6]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_883_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[7]),
        .Q(add_ln20_2_reg_883[7]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_883_reg[7]_i_1 
       (.CI(\add_ln20_2_reg_883_reg[3]_i_1_n_5 ),
        .CO({\add_ln20_2_reg_883_reg[7]_i_1_n_5 ,\add_ln20_2_reg_883_reg[7]_i_1_n_6 ,\add_ln20_2_reg_883_reg[7]_i_1_n_7 ,\add_ln20_2_reg_883_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,A[4]}),
        .O(add_ln20_2_fu_615_p2[7:4]),
        .S({o_count_2_reg_267[7:5],\add_ln20_2_reg_883[7]_i_2_n_5 }));
  FDRE \add_ln20_2_reg_883_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[8]),
        .Q(add_ln20_2_reg_883[8]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_883_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln20_2_fu_615_p2[9]),
        .Q(add_ln20_2_reg_883[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_839[11]_i_2 
       (.I0(zext_ln13_5_reg_755_reg[10]),
        .I1(o_count_0_reg_200[10]),
        .O(\add_ln23_1_reg_839[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_839[11]_i_3 
       (.I0(zext_ln13_5_reg_755_reg[9]),
        .I1(o_count_0_reg_200[9]),
        .O(\add_ln23_1_reg_839[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_839[11]_i_4 
       (.I0(zext_ln13_5_reg_755_reg[8]),
        .I1(o_count_0_reg_200[8]),
        .O(\add_ln23_1_reg_839[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_839[11]_i_5 
       (.I0(zext_ln13_5_reg_755_reg[7]),
        .I1(o_count_0_reg_200[7]),
        .O(\add_ln23_1_reg_839[11]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_839[11]_i_6 
       (.I0(zext_ln13_5_reg_755_reg[10]),
        .I1(o_count_0_reg_200[10]),
        .I2(o_count_0_reg_200[11]),
        .I3(zext_ln13_5_reg_755_reg[11]),
        .O(\add_ln23_1_reg_839[11]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_839[11]_i_7 
       (.I0(zext_ln13_5_reg_755_reg[9]),
        .I1(o_count_0_reg_200[9]),
        .I2(o_count_0_reg_200[10]),
        .I3(zext_ln13_5_reg_755_reg[10]),
        .O(\add_ln23_1_reg_839[11]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_839[11]_i_8 
       (.I0(zext_ln13_5_reg_755_reg[8]),
        .I1(o_count_0_reg_200[8]),
        .I2(o_count_0_reg_200[9]),
        .I3(zext_ln13_5_reg_755_reg[9]),
        .O(\add_ln23_1_reg_839[11]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_839[11]_i_9 
       (.I0(zext_ln13_5_reg_755_reg[7]),
        .I1(o_count_0_reg_200[7]),
        .I2(o_count_0_reg_200[8]),
        .I3(zext_ln13_5_reg_755_reg[8]),
        .O(\add_ln23_1_reg_839[11]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln23_1_reg_839[13]_i_2 
       (.I0(zext_ln13_5_reg_755_reg[11]),
        .I1(o_count_0_reg_200[11]),
        .I2(o_count_0_reg_200[12]),
        .O(\add_ln23_1_reg_839[13]_i_2_n_5 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_839[3]_i_2 
       (.I0(o_count_0_reg_200[2]),
        .I1(zext_ln13_5_reg_755_reg[2]),
        .I2(p_cast9_reg_765[2]),
        .O(\add_ln23_1_reg_839[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_839[3]_i_3 
       (.I0(o_count_0_reg_200[1]),
        .I1(zext_ln13_5_reg_755_reg[1]),
        .I2(p_cast9_reg_765[1]),
        .O(\add_ln23_1_reg_839[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_839[3]_i_4 
       (.I0(o_count_0_reg_200[0]),
        .I1(add_ln13_13_reg_801[0]),
        .I2(p_cast9_reg_765[0]),
        .O(\add_ln23_1_reg_839[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_839[3]_i_5 
       (.I0(o_count_0_reg_200[3]),
        .I1(zext_ln13_5_reg_755_reg[3]),
        .I2(p_cast9_reg_765[3]),
        .I3(\add_ln23_1_reg_839[3]_i_2_n_5 ),
        .O(\add_ln23_1_reg_839[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_839[3]_i_6 
       (.I0(o_count_0_reg_200[2]),
        .I1(zext_ln13_5_reg_755_reg[2]),
        .I2(p_cast9_reg_765[2]),
        .I3(\add_ln23_1_reg_839[3]_i_3_n_5 ),
        .O(\add_ln23_1_reg_839[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_839[3]_i_7 
       (.I0(o_count_0_reg_200[1]),
        .I1(zext_ln13_5_reg_755_reg[1]),
        .I2(p_cast9_reg_765[1]),
        .I3(\add_ln23_1_reg_839[3]_i_4_n_5 ),
        .O(\add_ln23_1_reg_839[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln23_1_reg_839[3]_i_8 
       (.I0(o_count_0_reg_200[0]),
        .I1(add_ln13_13_reg_801[0]),
        .I2(p_cast9_reg_765[0]),
        .O(\add_ln23_1_reg_839[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_839[7]_i_2 
       (.I0(zext_ln13_5_reg_755_reg[6]),
        .I1(o_count_0_reg_200[6]),
        .O(\add_ln23_1_reg_839[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_839[7]_i_3 
       (.I0(zext_ln13_5_reg_755_reg[5]),
        .I1(o_count_0_reg_200[5]),
        .O(\add_ln23_1_reg_839[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_839[7]_i_4 
       (.I0(o_count_0_reg_200[4]),
        .I1(zext_ln13_5_reg_755_reg[4]),
        .I2(p_cast9_reg_765[4]),
        .O(\add_ln23_1_reg_839[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_839[7]_i_5 
       (.I0(o_count_0_reg_200[3]),
        .I1(zext_ln13_5_reg_755_reg[3]),
        .I2(p_cast9_reg_765[3]),
        .O(\add_ln23_1_reg_839[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_839[7]_i_6 
       (.I0(zext_ln13_5_reg_755_reg[6]),
        .I1(o_count_0_reg_200[6]),
        .I2(o_count_0_reg_200[7]),
        .I3(zext_ln13_5_reg_755_reg[7]),
        .O(\add_ln23_1_reg_839[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_839[7]_i_7 
       (.I0(zext_ln13_5_reg_755_reg[5]),
        .I1(o_count_0_reg_200[5]),
        .I2(o_count_0_reg_200[6]),
        .I3(zext_ln13_5_reg_755_reg[6]),
        .O(\add_ln23_1_reg_839[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln23_1_reg_839[7]_i_8 
       (.I0(p_cast9_reg_765[4]),
        .I1(zext_ln13_5_reg_755_reg[4]),
        .I2(o_count_0_reg_200[4]),
        .I3(o_count_0_reg_200[5]),
        .I4(zext_ln13_5_reg_755_reg[5]),
        .O(\add_ln23_1_reg_839[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_839[7]_i_9 
       (.I0(\add_ln23_1_reg_839[7]_i_5_n_5 ),
        .I1(zext_ln13_5_reg_755_reg[4]),
        .I2(o_count_0_reg_200[4]),
        .I3(p_cast9_reg_765[4]),
        .O(\add_ln23_1_reg_839[7]_i_9_n_5 ));
  FDRE \add_ln23_1_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[0]),
        .Q(add_ln23_1_reg_839[0]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_839_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[10]),
        .Q(add_ln23_1_reg_839[10]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_839_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[11]),
        .Q(add_ln23_1_reg_839[11]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_839_reg[11]_i_1 
       (.CI(\add_ln23_1_reg_839_reg[7]_i_1_n_5 ),
        .CO({\add_ln23_1_reg_839_reg[11]_i_1_n_5 ,\add_ln23_1_reg_839_reg[11]_i_1_n_6 ,\add_ln23_1_reg_839_reg[11]_i_1_n_7 ,\add_ln23_1_reg_839_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln23_1_reg_839[11]_i_2_n_5 ,\add_ln23_1_reg_839[11]_i_3_n_5 ,\add_ln23_1_reg_839[11]_i_4_n_5 ,\add_ln23_1_reg_839[11]_i_5_n_5 }),
        .O(add_ln23_1_fu_562_p2[11:8]),
        .S({\add_ln23_1_reg_839[11]_i_6_n_5 ,\add_ln23_1_reg_839[11]_i_7_n_5 ,\add_ln23_1_reg_839[11]_i_8_n_5 ,\add_ln23_1_reg_839[11]_i_9_n_5 }));
  FDRE \add_ln23_1_reg_839_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[12]),
        .Q(add_ln23_1_reg_839[12]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_839_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[13]),
        .Q(add_ln23_1_reg_839[13]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_839_reg[13]_i_1 
       (.CI(\add_ln23_1_reg_839_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln23_1_reg_839_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln23_1_reg_839_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o_count_0_reg_200[12]}),
        .O({\NLW_add_ln23_1_reg_839_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln23_1_fu_562_p2[13:12]}),
        .S({1'b0,1'b0,o_count_0_reg_200[13],\add_ln23_1_reg_839[13]_i_2_n_5 }));
  FDRE \add_ln23_1_reg_839_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[1]),
        .Q(add_ln23_1_reg_839[1]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_839_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[2]),
        .Q(add_ln23_1_reg_839[2]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_839_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[3]),
        .Q(add_ln23_1_reg_839[3]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_839_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln23_1_reg_839_reg[3]_i_1_n_5 ,\add_ln23_1_reg_839_reg[3]_i_1_n_6 ,\add_ln23_1_reg_839_reg[3]_i_1_n_7 ,\add_ln23_1_reg_839_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln23_1_reg_839[3]_i_2_n_5 ,\add_ln23_1_reg_839[3]_i_3_n_5 ,\add_ln23_1_reg_839[3]_i_4_n_5 ,1'b0}),
        .O(add_ln23_1_fu_562_p2[3:0]),
        .S({\add_ln23_1_reg_839[3]_i_5_n_5 ,\add_ln23_1_reg_839[3]_i_6_n_5 ,\add_ln23_1_reg_839[3]_i_7_n_5 ,\add_ln23_1_reg_839[3]_i_8_n_5 }));
  FDRE \add_ln23_1_reg_839_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[4]),
        .Q(add_ln23_1_reg_839[4]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_839_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[5]),
        .Q(add_ln23_1_reg_839[5]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_839_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[6]),
        .Q(add_ln23_1_reg_839[6]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_839_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[7]),
        .Q(add_ln23_1_reg_839[7]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_839_reg[7]_i_1 
       (.CI(\add_ln23_1_reg_839_reg[3]_i_1_n_5 ),
        .CO({\add_ln23_1_reg_839_reg[7]_i_1_n_5 ,\add_ln23_1_reg_839_reg[7]_i_1_n_6 ,\add_ln23_1_reg_839_reg[7]_i_1_n_7 ,\add_ln23_1_reg_839_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln23_1_reg_839[7]_i_2_n_5 ,\add_ln23_1_reg_839[7]_i_3_n_5 ,\add_ln23_1_reg_839[7]_i_4_n_5 ,\add_ln23_1_reg_839[7]_i_5_n_5 }),
        .O(add_ln23_1_fu_562_p2[7:4]),
        .S({\add_ln23_1_reg_839[7]_i_6_n_5 ,\add_ln23_1_reg_839[7]_i_7_n_5 ,\add_ln23_1_reg_839[7]_i_8_n_5 ,\add_ln23_1_reg_839[7]_i_9_n_5 }));
  FDRE \add_ln23_1_reg_839_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[8]),
        .Q(add_ln23_1_reg_839[8]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_839_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln23_1_fu_562_p2[9]),
        .Q(add_ln23_1_reg_839[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \add_ln30_reg_854[13]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(height_0_reg_289[4]),
        .I2(empty_25_reg_733[4]),
        .I3(\add_ln20_1_reg_859[13]_i_3_n_5 ),
        .I4(empty_25_reg_733[3]),
        .I5(height_0_reg_289[3]),
        .O(\add_ln30_reg_854[13]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln30_reg_854[3]_i_2 
       (.I0(zext_ln13_2_reg_745[3]),
        .I1(i_count_1_reg_278[3]),
        .O(\add_ln30_reg_854[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln30_reg_854[3]_i_3 
       (.I0(i_count_1_reg_278[2]),
        .O(\add_ln30_reg_854[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln30_reg_854[3]_i_4 
       (.I0(zext_ln13_2_reg_745[1]),
        .I1(i_count_1_reg_278[1]),
        .O(\add_ln30_reg_854[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln30_reg_854[3]_i_5 
       (.I0(zext_ln13_2_reg_745[0]),
        .I1(i_count_1_reg_278[0]),
        .O(\add_ln30_reg_854[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln30_reg_854[7]_i_2 
       (.I0(zext_ln13_2_reg_745[4]),
        .I1(i_count_1_reg_278[4]),
        .O(\add_ln30_reg_854[7]_i_2_n_5 ));
  FDRE \add_ln30_reg_854_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[0]),
        .Q(add_ln30_reg_854[0]),
        .R(1'b0));
  FDRE \add_ln30_reg_854_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[10]),
        .Q(add_ln30_reg_854[10]),
        .R(1'b0));
  FDRE \add_ln30_reg_854_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[11]),
        .Q(add_ln30_reg_854[11]),
        .R(1'b0));
  CARRY4 \add_ln30_reg_854_reg[11]_i_1 
       (.CI(\add_ln30_reg_854_reg[7]_i_1_n_5 ),
        .CO({\add_ln30_reg_854_reg[11]_i_1_n_5 ,\add_ln30_reg_854_reg[11]_i_1_n_6 ,\add_ln30_reg_854_reg[11]_i_1_n_7 ,\add_ln30_reg_854_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln30_fu_578_p2[11:8]),
        .S(i_count_1_reg_278[11:8]));
  FDRE \add_ln30_reg_854_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[12]),
        .Q(add_ln30_reg_854[12]),
        .R(1'b0));
  FDRE \add_ln30_reg_854_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[13]),
        .Q(add_ln30_reg_854[13]),
        .R(1'b0));
  CARRY4 \add_ln30_reg_854_reg[13]_i_2 
       (.CI(\add_ln30_reg_854_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln30_reg_854_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln30_reg_854_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln30_reg_854_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln30_fu_578_p2[13:12]}),
        .S({1'b0,1'b0,i_count_1_reg_278[13:12]}));
  FDRE \add_ln30_reg_854_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[1]),
        .Q(add_ln30_reg_854[1]),
        .R(1'b0));
  FDRE \add_ln30_reg_854_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[2]),
        .Q(add_ln30_reg_854[2]),
        .R(1'b0));
  FDRE \add_ln30_reg_854_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[3]),
        .Q(add_ln30_reg_854[3]),
        .R(1'b0));
  CARRY4 \add_ln30_reg_854_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln30_reg_854_reg[3]_i_1_n_5 ,\add_ln30_reg_854_reg[3]_i_1_n_6 ,\add_ln30_reg_854_reg[3]_i_1_n_7 ,\add_ln30_reg_854_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln13_2_reg_745[3],1'b1,zext_ln13_2_reg_745[1:0]}),
        .O(add_ln30_fu_578_p2[3:0]),
        .S({\add_ln30_reg_854[3]_i_2_n_5 ,\add_ln30_reg_854[3]_i_3_n_5 ,\add_ln30_reg_854[3]_i_4_n_5 ,\add_ln30_reg_854[3]_i_5_n_5 }));
  FDRE \add_ln30_reg_854_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[4]),
        .Q(add_ln30_reg_854[4]),
        .R(1'b0));
  FDRE \add_ln30_reg_854_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[5]),
        .Q(add_ln30_reg_854[5]),
        .R(1'b0));
  FDRE \add_ln30_reg_854_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[6]),
        .Q(add_ln30_reg_854[6]),
        .R(1'b0));
  FDRE \add_ln30_reg_854_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[7]),
        .Q(add_ln30_reg_854[7]),
        .R(1'b0));
  CARRY4 \add_ln30_reg_854_reg[7]_i_1 
       (.CI(\add_ln30_reg_854_reg[3]_i_1_n_5 ),
        .CO({\add_ln30_reg_854_reg[7]_i_1_n_5 ,\add_ln30_reg_854_reg[7]_i_1_n_6 ,\add_ln30_reg_854_reg[7]_i_1_n_7 ,\add_ln30_reg_854_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln13_2_reg_745[4]}),
        .O(add_ln30_fu_578_p2[7:4]),
        .S({i_count_1_reg_278[7:5],\add_ln30_reg_854[7]_i_2_n_5 }));
  FDRE \add_ln30_reg_854_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[8]),
        .Q(add_ln30_reg_854[8]),
        .R(1'b0));
  FDRE \add_ln30_reg_854_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln30_reg_854[13]_i_1_n_5 ),
        .D(add_ln30_fu_578_p2[9]),
        .Q(add_ln30_reg_854[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_NS_fsm11_out),
        .I1(ap_CS_fsm_state6),
        .I2(ap_NS_fsm18_out),
        .I3(ap_CS_fsm_state12),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(ap_NS_fsm18_out),
        .O(\ap_CS_fsm[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[11]_i_1__0 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ram_reg_7[3]),
        .I4(ram_reg_7[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(ap_CS_fsm_state12),
        .I1(o_count_5_reg_331_reg[4]),
        .I2(indvars_iv_reg_160_reg[4]),
        .I3(\ap_CS_fsm[11]_i_3_n_5 ),
        .I4(indvars_iv_reg_160_reg[3]),
        .I5(o_count_5_reg_331_reg[3]),
        .O(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[11]_i_3 
       (.I0(o_count_5_reg_331_reg[0]),
        .I1(indvars_iv_reg_160_reg[0]),
        .I2(indvars_iv_reg_160_reg[2]),
        .I3(o_count_5_reg_331_reg[2]),
        .I4(indvars_iv_reg_160_reg[1]),
        .I5(o_count_5_reg_331_reg[1]),
        .O(\ap_CS_fsm[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ram_reg_7[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ram_reg_7[6]),
        .I4(ram_reg_7[5]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ram_reg_7[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ram_reg_7[8]),
        .I4(ram_reg_7[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ram_reg_7[8]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state13),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ram_reg_7[10]),
        .I4(ram_reg_7[9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ram_reg_7[10]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(grp_padding2d_fix16_fu_515_ap_ready),
        .I1(ap_CS_fsm_state3),
        .I2(ap_NS_fsm13_out),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ram_reg_7[1]),
        .I4(ram_reg_7[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8008)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .O(grp_padding2d_fix16_fu_515_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_NS_fsm13_out),
        .O(\ap_CS_fsm[4]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[4]_i_1__7 
       (.I0(grp_padding2d_fix16_fu_515_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_515_ap_ready),
        .I3(ram_reg_7[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(o_count_1_reg_235_reg[4]),
        .I2(indvars_iv2_reg_150_reg[4]),
        .I3(\ap_CS_fsm[4]_i_3_n_5 ),
        .I4(indvars_iv2_reg_150_reg[3]),
        .I5(o_count_1_reg_235_reg[3]),
        .O(ap_NS_fsm13_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(o_count_1_reg_235_reg[0]),
        .I1(indvars_iv2_reg_150_reg[0]),
        .I2(indvars_iv2_reg_150_reg[2]),
        .I3(o_count_1_reg_235_reg[2]),
        .I4(indvars_iv2_reg_150_reg[1]),
        .I5(o_count_1_reg_235_reg[1]),
        .O(\ap_CS_fsm[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state11),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(ap_NS_fsm11_out),
        .I1(ap_CS_fsm_state6),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_condition_pp1_exit_iter0_state7),
        .I4(Q),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q),
        .I1(ap_condition_pp1_exit_iter0_state7),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_10 
       (.I0(o_count_reg_256_reg[11]),
        .I1(icmp_ln25_reg_864),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q),
        .I4(o_count_7_reg_878_reg[11]),
        .I5(o_count_3_reg_300[11]),
        .O(\ap_CS_fsm[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_11 
       (.I0(o_count_reg_256_reg[10]),
        .I1(icmp_ln25_reg_864),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q),
        .I4(o_count_7_reg_878_reg[10]),
        .I5(o_count_3_reg_300[10]),
        .O(\ap_CS_fsm[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_12 
       (.I0(o_count_reg_256_reg[8]),
        .I1(icmp_ln25_reg_864),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q),
        .I4(o_count_7_reg_878_reg[8]),
        .I5(o_count_3_reg_300[8]),
        .O(\ap_CS_fsm[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_13 
       (.I0(o_count_reg_256_reg[7]),
        .I1(icmp_ln25_reg_864),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q),
        .I4(o_count_7_reg_878_reg[7]),
        .I5(o_count_3_reg_300[7]),
        .O(\ap_CS_fsm[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_14 
       (.I0(o_count_reg_256_reg[5]),
        .I1(icmp_ln25_reg_864),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q),
        .I4(o_count_7_reg_878_reg[5]),
        .I5(o_count_3_reg_300[5]),
        .O(\ap_CS_fsm[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_15 
       (.I0(o_count_reg_256_reg[4]),
        .I1(icmp_ln25_reg_864),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q),
        .I4(o_count_7_reg_878_reg[4]),
        .I5(o_count_3_reg_300[4]),
        .O(\ap_CS_fsm[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_16 
       (.I0(o_count_reg_256_reg[2]),
        .I1(icmp_ln25_reg_864),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q),
        .I4(o_count_7_reg_878_reg[2]),
        .I5(o_count_3_reg_300[2]),
        .O(\ap_CS_fsm[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_17 
       (.I0(o_count_reg_256_reg[1]),
        .I1(icmp_ln25_reg_864),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q),
        .I4(o_count_7_reg_878_reg[1]),
        .I5(o_count_3_reg_300[1]),
        .O(\ap_CS_fsm[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'hCA350000)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(o_count_3_reg_300[12]),
        .I1(o_count_7_reg_878_reg[12]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p41),
        .I3(o_count_reg_256_reg[12]),
        .I4(\ap_CS_fsm[7]_i_9_n_5 ),
        .O(\ap_CS_fsm[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \ap_CS_fsm[7]_i_5 
       (.I0(o_count_3_reg_300[9]),
        .I1(o_count_7_reg_878_reg[9]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p41),
        .I3(o_count_reg_256_reg[9]),
        .I4(\ap_CS_fsm[7]_i_10_n_5 ),
        .I5(\ap_CS_fsm[7]_i_11_n_5 ),
        .O(\ap_CS_fsm[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \ap_CS_fsm[7]_i_6 
       (.I0(o_count_3_reg_300[6]),
        .I1(o_count_7_reg_878_reg[6]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p41),
        .I3(o_count_reg_256_reg[6]),
        .I4(\ap_CS_fsm[7]_i_12_n_5 ),
        .I5(\ap_CS_fsm[7]_i_13_n_5 ),
        .O(\ap_CS_fsm[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \ap_CS_fsm[7]_i_7 
       (.I0(o_count_3_reg_300[3]),
        .I1(o_count_7_reg_878_reg[3]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p41),
        .I3(o_count_reg_256_reg[3]),
        .I4(\ap_CS_fsm[7]_i_14_n_5 ),
        .I5(\ap_CS_fsm[7]_i_15_n_5 ),
        .O(\ap_CS_fsm[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \ap_CS_fsm[7]_i_8 
       (.I0(o_count_3_reg_300[0]),
        .I1(o_count_7_reg_878_reg[0]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p41),
        .I3(o_count_reg_256_reg[0]),
        .I4(\ap_CS_fsm[7]_i_16_n_5 ),
        .I5(\ap_CS_fsm[7]_i_17_n_5 ),
        .O(\ap_CS_fsm[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_9 
       (.I0(o_count_reg_256_reg[13]),
        .I1(icmp_ln25_reg_864),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q),
        .I4(o_count_7_reg_878_reg[13]),
        .I5(o_count_3_reg_300[13]),
        .O(\ap_CS_fsm[7]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(icmp_ln34_fu_620_p2),
        .I1(ap_CS_fsm_state10),
        .O(\ap_CS_fsm[9]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(o_count_4_reg_321_reg[12]),
        .I1(phi_ln13_1_reg_245_reg[12]),
        .I2(o_count_4_reg_321_reg[13]),
        .I3(phi_ln13_1_reg_245_reg[13]),
        .O(\ap_CS_fsm[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[9]_i_5 
       (.I0(o_count_4_reg_321_reg[9]),
        .I1(phi_ln13_1_reg_245_reg[9]),
        .I2(phi_ln13_1_reg_245_reg[11]),
        .I3(o_count_4_reg_321_reg[11]),
        .I4(phi_ln13_1_reg_245_reg[10]),
        .I5(o_count_4_reg_321_reg[10]),
        .O(\ap_CS_fsm[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[9]_i_6 
       (.I0(o_count_4_reg_321_reg[6]),
        .I1(phi_ln13_1_reg_245_reg[6]),
        .I2(phi_ln13_1_reg_245_reg[8]),
        .I3(o_count_4_reg_321_reg[8]),
        .I4(phi_ln13_1_reg_245_reg[7]),
        .I5(o_count_4_reg_321_reg[7]),
        .O(\ap_CS_fsm[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[9]_i_7 
       (.I0(o_count_4_reg_321_reg[3]),
        .I1(phi_ln13_1_reg_245_reg[3]),
        .I2(phi_ln13_1_reg_245_reg[5]),
        .I3(o_count_4_reg_321_reg[5]),
        .I4(phi_ln13_1_reg_245_reg[4]),
        .I5(o_count_4_reg_321_reg[4]),
        .O(\ap_CS_fsm[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[9]_i_8 
       (.I0(o_count_4_reg_321_reg[0]),
        .I1(phi_ln13_1_reg_245_reg[0]),
        .I2(phi_ln13_1_reg_245_reg[2]),
        .I3(o_count_4_reg_321_reg[2]),
        .I4(phi_ln13_1_reg_245_reg[1]),
        .I5(o_count_4_reg_321_reg[1]),
        .O(\ap_CS_fsm[9]_i_8_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state12),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[11]_i_1_n_5 ),
        .Q(ap_CS_fsm_state13),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__4_n_5 ),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(Q),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[7]_i_2 
       (.CI(\ap_CS_fsm_reg[7]_i_3_n_5 ),
        .CO({\NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED [3:1],ap_condition_pp1_exit_iter0_state7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[7]_i_4_n_5 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_3_n_5 ,\ap_CS_fsm_reg[7]_i_3_n_6 ,\ap_CS_fsm_reg[7]_i_3_n_7 ,\ap_CS_fsm_reg[7]_i_3_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_5_n_5 ,\ap_CS_fsm[7]_i_6_n_5 ,\ap_CS_fsm[7]_i_7_n_5 ,\ap_CS_fsm[7]_i_8_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1__0_n_5 ),
        .Q(ap_CS_fsm_state11),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[9]_i_2 
       (.CI(\ap_CS_fsm_reg[9]_i_3_n_5 ),
        .CO({\NLW_ap_CS_fsm_reg[9]_i_2_CO_UNCONNECTED [3:1],icmp_ln34_fu_620_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[9]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[9]_i_4_n_5 }));
  CARRY4 \ap_CS_fsm_reg[9]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[9]_i_3_n_5 ,\ap_CS_fsm_reg[9]_i_3_n_6 ,\ap_CS_fsm_reg[9]_i_3_n_7 ,\ap_CS_fsm_reg[9]_i_3_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[9]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[9]_i_5_n_5 ,\ap_CS_fsm[9]_i_6_n_5 ,\ap_CS_fsm[9]_i_7_n_5 ,\ap_CS_fsm[9]_i_8_n_5 }));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\add_ln30_reg_854[13]_i_1_n_5 ),
        .I2(ap_rst_n),
        .I3(ap_condition_pp1_exit_iter0_state7),
        .I4(Q),
        .O(ap_enable_reg_pp1_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_condition_pp1_exit_iter0_state7),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SS));
  FDRE \depth_0_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(depth_reg_821[0]),
        .Q(depth_0_reg_224[0]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(depth_reg_821[1]),
        .Q(depth_0_reg_224[1]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(depth_reg_821[2]),
        .Q(depth_0_reg_224[2]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(depth_reg_821[3]),
        .Q(depth_0_reg_224[3]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(depth_reg_821[4]),
        .Q(depth_0_reg_224[4]),
        .R(ap_CS_fsm_state2));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_reg_821[0]_i_1 
       (.I0(depth_0_reg_224[0]),
        .O(depth_fu_525_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \depth_reg_821[1]_i_1 
       (.I0(depth_0_reg_224[0]),
        .I1(depth_0_reg_224[1]),
        .O(depth_fu_525_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \depth_reg_821[2]_i_1 
       (.I0(depth_0_reg_224[0]),
        .I1(depth_0_reg_224[1]),
        .I2(depth_0_reg_224[2]),
        .O(depth_fu_525_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \depth_reg_821[3]_i_1 
       (.I0(depth_0_reg_224[1]),
        .I1(depth_0_reg_224[0]),
        .I2(depth_0_reg_224[2]),
        .I3(depth_0_reg_224[3]),
        .O(depth_fu_525_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \depth_reg_821[4]_i_1 
       (.I0(depth_0_reg_224[2]),
        .I1(depth_0_reg_224[0]),
        .I2(depth_0_reg_224[1]),
        .I3(depth_0_reg_224[3]),
        .I4(depth_0_reg_224[4]),
        .O(depth_fu_525_p2[4]));
  FDRE \depth_reg_821_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_525_p2[0]),
        .Q(depth_reg_821[0]),
        .R(1'b0));
  FDRE \depth_reg_821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_525_p2[1]),
        .Q(depth_reg_821[1]),
        .R(1'b0));
  FDRE \depth_reg_821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_525_p2[2]),
        .Q(depth_reg_821[2]),
        .R(1'b0));
  FDRE \depth_reg_821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_525_p2[3]),
        .Q(depth_reg_821[3]),
        .R(1'b0));
  FDRE \depth_reg_821_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_525_p2[4]),
        .Q(depth_reg_821[4]),
        .R(1'b0));
  FDRE \empty_25_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(ram_reg_7[6]),
        .Q(empty_25_reg_733[0]),
        .R(1'b0));
  FDRE \empty_25_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_padding2d_fix16_fu_515_input_height[1]),
        .Q(empty_25_reg_733[1]),
        .R(1'b0));
  FDRE \empty_25_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_padding2d_fix16_fu_515_input_height[3]),
        .Q(empty_25_reg_733[3]),
        .R(1'b0));
  FDRE \empty_25_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_padding2d_fix16_fu_515_input_height[4]),
        .Q(empty_25_reg_733[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \empty_26_reg_807[0]_i_1 
       (.I0(ram_reg_7[8]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[3]),
        .I3(ram_reg_7[10]),
        .O(grp_padding2d_fix16_fu_515_input_depth[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \empty_26_reg_807[4]_i_1 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[10]),
        .I2(ram_reg_7[8]),
        .I3(ram_reg_7[6]),
        .O(grp_padding2d_fix16_fu_515_input_depth[4]));
  FDRE \empty_26_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_515_input_depth[0]),
        .Q(empty_26_reg_807[0]),
        .R(1'b0));
  FDRE \empty_26_reg_807_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(input_depth),
        .Q(empty_26_reg_807[3]),
        .R(1'b0));
  FDRE \empty_26_reg_807_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_515_input_depth[4]),
        .Q(empty_26_reg_807[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_padding2d_fix16_fu_515_ap_start_reg_i_1
       (.I0(grp_padding2d_fix16_fu_515_ap_ready),
        .I1(grp_padding2d_fix16_fu_515_ap_start_reg0),
        .I2(grp_padding2d_fix16_fu_515_ap_start_reg),
        .O(grp_padding2d_fix16_fu_515_ap_start_reg_reg));
  FDRE \height_0_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(height_reg_849[0]),
        .Q(height_0_reg_289[0]),
        .R(ap_CS_fsm_state5));
  FDRE \height_0_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(height_reg_849[1]),
        .Q(height_0_reg_289[1]),
        .R(ap_CS_fsm_state5));
  FDRE \height_0_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(height_reg_849[2]),
        .Q(height_0_reg_289[2]),
        .R(ap_CS_fsm_state5));
  FDRE \height_0_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(height_reg_849[3]),
        .Q(height_0_reg_289[3]),
        .R(ap_CS_fsm_state5));
  FDRE \height_0_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(height_reg_849[4]),
        .Q(height_0_reg_289[4]),
        .R(ap_CS_fsm_state5));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \height_reg_849[0]_i_1 
       (.I0(height_0_reg_289[0]),
        .O(height_fu_572_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \height_reg_849[1]_i_1 
       (.I0(height_0_reg_289[0]),
        .I1(height_0_reg_289[1]),
        .O(height_fu_572_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \height_reg_849[2]_i_1 
       (.I0(height_0_reg_289[0]),
        .I1(height_0_reg_289[1]),
        .I2(height_0_reg_289[2]),
        .O(height_fu_572_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \height_reg_849[3]_i_1 
       (.I0(height_0_reg_289[1]),
        .I1(height_0_reg_289[0]),
        .I2(height_0_reg_289[2]),
        .I3(height_0_reg_289[3]),
        .O(height_fu_572_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \height_reg_849[4]_i_1 
       (.I0(height_0_reg_289[2]),
        .I1(height_0_reg_289[0]),
        .I2(height_0_reg_289[1]),
        .I3(height_0_reg_289[3]),
        .I4(height_0_reg_289[4]),
        .O(height_fu_572_p2[4]));
  FDRE \height_reg_849_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(height_fu_572_p2[0]),
        .Q(height_reg_849[0]),
        .R(1'b0));
  FDRE \height_reg_849_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(height_fu_572_p2[1]),
        .Q(height_reg_849[1]),
        .R(1'b0));
  FDRE \height_reg_849_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(height_fu_572_p2[2]),
        .Q(height_reg_849[2]),
        .R(1'b0));
  FDRE \height_reg_849_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(height_fu_572_p2[3]),
        .Q(height_reg_849[3]),
        .R(1'b0));
  FDRE \height_reg_849_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(height_fu_572_p2[4]),
        .Q(height_reg_849[4]),
        .R(1'b0));
  FDRE \i_count_0_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[0]),
        .Q(i_count_0_reg_212[0]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[10]),
        .Q(i_count_0_reg_212[10]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[11]),
        .Q(i_count_0_reg_212[11]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[12]),
        .Q(i_count_0_reg_212[12]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[13]),
        .Q(i_count_0_reg_212[13]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[1]),
        .Q(i_count_0_reg_212[1]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[2]),
        .Q(i_count_0_reg_212[2]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[3]),
        .Q(i_count_0_reg_212[3]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[4]),
        .Q(i_count_0_reg_212[4]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[5]),
        .Q(i_count_0_reg_212[5]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[6]),
        .Q(i_count_0_reg_212[6]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[7]),
        .Q(i_count_0_reg_212[7]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[8]),
        .Q(i_count_0_reg_212[8]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(i_count_reg_834[9]),
        .Q(i_count_0_reg_212[9]),
        .R(ap_CS_fsm_state2));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[0]_i_1 
       (.I0(i_count_0_reg_212[0]),
        .I1(add_ln30_reg_854[0]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[10]_i_1 
       (.I0(i_count_0_reg_212[10]),
        .I1(add_ln30_reg_854[10]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[11]_i_1 
       (.I0(i_count_0_reg_212[11]),
        .I1(add_ln30_reg_854[11]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[12]_i_1 
       (.I0(i_count_0_reg_212[12]),
        .I1(add_ln30_reg_854[12]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[13]_i_1 
       (.I0(i_count_0_reg_212[13]),
        .I1(add_ln30_reg_854[13]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[1]_i_1 
       (.I0(i_count_0_reg_212[1]),
        .I1(add_ln30_reg_854[1]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[2]_i_1 
       (.I0(i_count_0_reg_212[2]),
        .I1(add_ln30_reg_854[2]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[3]_i_1 
       (.I0(i_count_0_reg_212[3]),
        .I1(add_ln30_reg_854[3]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[4]_i_1 
       (.I0(i_count_0_reg_212[4]),
        .I1(add_ln30_reg_854[4]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[5]_i_1 
       (.I0(i_count_0_reg_212[5]),
        .I1(add_ln30_reg_854[5]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[6]_i_1 
       (.I0(i_count_0_reg_212[6]),
        .I1(add_ln30_reg_854[6]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[7]_i_1 
       (.I0(i_count_0_reg_212[7]),
        .I1(add_ln30_reg_854[7]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[8]_i_1 
       (.I0(i_count_0_reg_212[8]),
        .I1(add_ln30_reg_854[8]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_278[9]_i_1 
       (.I0(i_count_0_reg_212[9]),
        .I1(add_ln30_reg_854[9]),
        .I2(ap_CS_fsm_state5),
        .O(\i_count_1_reg_278[9]_i_1_n_5 ));
  FDRE \i_count_1_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[0]_i_1_n_5 ),
        .Q(i_count_1_reg_278[0]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[10]_i_1_n_5 ),
        .Q(i_count_1_reg_278[10]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[11]_i_1_n_5 ),
        .Q(i_count_1_reg_278[11]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[12]_i_1_n_5 ),
        .Q(i_count_1_reg_278[12]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[13]_i_1_n_5 ),
        .Q(i_count_1_reg_278[13]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[1]_i_1_n_5 ),
        .Q(i_count_1_reg_278[1]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[2]_i_1_n_5 ),
        .Q(i_count_1_reg_278[2]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[3]_i_1_n_5 ),
        .Q(i_count_1_reg_278[3]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[4]_i_1_n_5 ),
        .Q(i_count_1_reg_278[4]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[5]_i_1_n_5 ),
        .Q(i_count_1_reg_278[5]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[6]_i_1_n_5 ),
        .Q(i_count_1_reg_278[6]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[7]_i_1_n_5 ),
        .Q(i_count_1_reg_278[7]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[8]_i_1_n_5 ),
        .Q(i_count_1_reg_278[8]),
        .R(1'b0));
  FDRE \i_count_1_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_1_reg_278[9]_i_1_n_5 ),
        .Q(i_count_1_reg_278[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCC5CCC)) 
    \i_count_2_reg_311[0]_i_1 
       (.I0(grp_padding2d_fix16_fu_515_input_r_address0[0]),
        .I1(i_count_1_reg_278[0]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[10]_i_1 
       (.I0(add_ln30_1_fu_598_p2[10]),
        .I1(i_count_1_reg_278[10]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[11]_i_1 
       (.I0(add_ln30_1_fu_598_p2[11]),
        .I1(i_count_1_reg_278[11]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[12]_i_1 
       (.I0(add_ln30_1_fu_598_p2[12]),
        .I1(i_count_1_reg_278[12]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \i_count_2_reg_311[13]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state7),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q),
        .I3(\add_ln30_reg_854[13]_i_1_n_5 ),
        .O(\i_count_2_reg_311[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[13]_i_2 
       (.I0(add_ln30_1_fu_598_p2[13]),
        .I1(i_count_1_reg_278[13]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[1]_i_1 
       (.I0(add_ln30_1_fu_598_p2[1]),
        .I1(i_count_1_reg_278[1]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[2]_i_1 
       (.I0(add_ln30_1_fu_598_p2[2]),
        .I1(i_count_1_reg_278[2]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[3]_i_1 
       (.I0(add_ln30_1_fu_598_p2[3]),
        .I1(i_count_1_reg_278[3]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[4]_i_1 
       (.I0(add_ln30_1_fu_598_p2[4]),
        .I1(i_count_1_reg_278[4]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[5]_i_1 
       (.I0(add_ln30_1_fu_598_p2[5]),
        .I1(i_count_1_reg_278[5]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[6]_i_1 
       (.I0(add_ln30_1_fu_598_p2[6]),
        .I1(i_count_1_reg_278[6]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[7]_i_1 
       (.I0(add_ln30_1_fu_598_p2[7]),
        .I1(i_count_1_reg_278[7]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[8]_i_1 
       (.I0(add_ln30_1_fu_598_p2[8]),
        .I1(i_count_1_reg_278[8]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_311[9]_i_1 
       (.I0(add_ln30_1_fu_598_p2[9]),
        .I1(i_count_1_reg_278[9]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_311[9]_i_1_n_5 ));
  FDRE \i_count_2_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[0]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[0]),
        .R(1'b0));
  FDRE \i_count_2_reg_311_reg[10] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[10]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[10]),
        .R(1'b0));
  FDRE \i_count_2_reg_311_reg[11] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[11]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[11]),
        .R(1'b0));
  FDRE \i_count_2_reg_311_reg[12] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[12]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[12]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_311_reg[12]_i_2 
       (.CI(\i_count_2_reg_311_reg[8]_i_2_n_5 ),
        .CO({\i_count_2_reg_311_reg[12]_i_2_n_5 ,\i_count_2_reg_311_reg[12]_i_2_n_6 ,\i_count_2_reg_311_reg[12]_i_2_n_7 ,\i_count_2_reg_311_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln30_1_fu_598_p2[12:9]),
        .S(grp_padding2d_fix16_fu_515_input_r_address0[12:9]));
  FDRE \i_count_2_reg_311_reg[13] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[13]_i_2_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[13]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_311_reg[13]_i_3 
       (.CI(\i_count_2_reg_311_reg[12]_i_2_n_5 ),
        .CO(\NLW_i_count_2_reg_311_reg[13]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_count_2_reg_311_reg[13]_i_3_O_UNCONNECTED [3:1],add_ln30_1_fu_598_p2[13]}),
        .S({1'b0,1'b0,1'b0,grp_padding2d_fix16_fu_515_input_r_address0[13]}));
  FDRE \i_count_2_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[1]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[1]),
        .R(1'b0));
  FDRE \i_count_2_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[2]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[2]),
        .R(1'b0));
  FDRE \i_count_2_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[3]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[3]),
        .R(1'b0));
  FDRE \i_count_2_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[4]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[4]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_311_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\i_count_2_reg_311_reg[4]_i_2_n_5 ,\i_count_2_reg_311_reg[4]_i_2_n_6 ,\i_count_2_reg_311_reg[4]_i_2_n_7 ,\i_count_2_reg_311_reg[4]_i_2_n_8 }),
        .CYINIT(grp_padding2d_fix16_fu_515_input_r_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln30_1_fu_598_p2[4:1]),
        .S(grp_padding2d_fix16_fu_515_input_r_address0[4:1]));
  FDRE \i_count_2_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[5]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[5]),
        .R(1'b0));
  FDRE \i_count_2_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[6]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[6]),
        .R(1'b0));
  FDRE \i_count_2_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[7]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[7]),
        .R(1'b0));
  FDRE \i_count_2_reg_311_reg[8] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[8]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[8]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_311_reg[8]_i_2 
       (.CI(\i_count_2_reg_311_reg[4]_i_2_n_5 ),
        .CO({\i_count_2_reg_311_reg[8]_i_2_n_5 ,\i_count_2_reg_311_reg[8]_i_2_n_6 ,\i_count_2_reg_311_reg[8]_i_2_n_7 ,\i_count_2_reg_311_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln30_1_fu_598_p2[8:5]),
        .S(grp_padding2d_fix16_fu_515_input_r_address0[8:5]));
  FDRE \i_count_2_reg_311_reg[9] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_311[13]_i_1_n_5 ),
        .D(\i_count_2_reg_311[9]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_515_input_r_address0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[11]_i_2 
       (.I0(mul_ln13_reg_750[11]),
        .I1(i_count_0_reg_212[11]),
        .O(\i_count_reg_834[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[11]_i_3 
       (.I0(mul_ln13_reg_750[10]),
        .I1(i_count_0_reg_212[10]),
        .O(\i_count_reg_834[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[11]_i_4 
       (.I0(mul_ln13_reg_750[9]),
        .I1(i_count_0_reg_212[9]),
        .O(\i_count_reg_834[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[11]_i_5 
       (.I0(mul_ln13_reg_750[8]),
        .I1(i_count_0_reg_212[8]),
        .O(\i_count_reg_834[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[13]_i_2 
       (.I0(mul_ln13_reg_750[13]),
        .I1(i_count_0_reg_212[13]),
        .O(\i_count_reg_834[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[13]_i_3 
       (.I0(mul_ln13_reg_750[12]),
        .I1(i_count_0_reg_212[12]),
        .O(\i_count_reg_834[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[3]_i_2 
       (.I0(mul_ln13_reg_750[3]),
        .I1(i_count_0_reg_212[3]),
        .O(\i_count_reg_834[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[3]_i_3 
       (.I0(mul_ln13_reg_750[2]),
        .I1(i_count_0_reg_212[2]),
        .O(\i_count_reg_834[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[3]_i_4 
       (.I0(mul_ln13_reg_750[1]),
        .I1(i_count_0_reg_212[1]),
        .O(\i_count_reg_834[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[3]_i_5 
       (.I0(mul_ln13_reg_750[0]),
        .I1(i_count_0_reg_212[0]),
        .O(\i_count_reg_834[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[7]_i_2 
       (.I0(mul_ln13_reg_750[7]),
        .I1(i_count_0_reg_212[7]),
        .O(\i_count_reg_834[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[7]_i_3 
       (.I0(mul_ln13_reg_750[6]),
        .I1(i_count_0_reg_212[6]),
        .O(\i_count_reg_834[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[7]_i_4 
       (.I0(mul_ln13_reg_750[5]),
        .I1(i_count_0_reg_212[5]),
        .O(\i_count_reg_834[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_834[7]_i_5 
       (.I0(mul_ln13_reg_750[4]),
        .I1(i_count_0_reg_212[4]),
        .O(\i_count_reg_834[7]_i_5_n_5 ));
  FDRE \i_count_reg_834_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[0]),
        .Q(i_count_reg_834[0]),
        .R(1'b0));
  FDRE \i_count_reg_834_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[10]),
        .Q(i_count_reg_834[10]),
        .R(1'b0));
  FDRE \i_count_reg_834_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[11]),
        .Q(i_count_reg_834[11]),
        .R(1'b0));
  CARRY4 \i_count_reg_834_reg[11]_i_1 
       (.CI(\i_count_reg_834_reg[7]_i_1_n_5 ),
        .CO({\i_count_reg_834_reg[11]_i_1_n_5 ,\i_count_reg_834_reg[11]_i_1_n_6 ,\i_count_reg_834_reg[11]_i_1_n_7 ,\i_count_reg_834_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln13_reg_750[11:8]),
        .O(i_count_fu_552_p2[11:8]),
        .S({\i_count_reg_834[11]_i_2_n_5 ,\i_count_reg_834[11]_i_3_n_5 ,\i_count_reg_834[11]_i_4_n_5 ,\i_count_reg_834[11]_i_5_n_5 }));
  FDRE \i_count_reg_834_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[12]),
        .Q(i_count_reg_834[12]),
        .R(1'b0));
  FDRE \i_count_reg_834_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[13]),
        .Q(i_count_reg_834[13]),
        .R(1'b0));
  CARRY4 \i_count_reg_834_reg[13]_i_1 
       (.CI(\i_count_reg_834_reg[11]_i_1_n_5 ),
        .CO({\NLW_i_count_reg_834_reg[13]_i_1_CO_UNCONNECTED [3:1],\i_count_reg_834_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln13_reg_750[12]}),
        .O({\NLW_i_count_reg_834_reg[13]_i_1_O_UNCONNECTED [3:2],i_count_fu_552_p2[13:12]}),
        .S({1'b0,1'b0,\i_count_reg_834[13]_i_2_n_5 ,\i_count_reg_834[13]_i_3_n_5 }));
  FDRE \i_count_reg_834_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[1]),
        .Q(i_count_reg_834[1]),
        .R(1'b0));
  FDRE \i_count_reg_834_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[2]),
        .Q(i_count_reg_834[2]),
        .R(1'b0));
  FDRE \i_count_reg_834_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[3]),
        .Q(i_count_reg_834[3]),
        .R(1'b0));
  CARRY4 \i_count_reg_834_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\i_count_reg_834_reg[3]_i_1_n_5 ,\i_count_reg_834_reg[3]_i_1_n_6 ,\i_count_reg_834_reg[3]_i_1_n_7 ,\i_count_reg_834_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln13_reg_750[3:0]),
        .O(i_count_fu_552_p2[3:0]),
        .S({\i_count_reg_834[3]_i_2_n_5 ,\i_count_reg_834[3]_i_3_n_5 ,\i_count_reg_834[3]_i_4_n_5 ,\i_count_reg_834[3]_i_5_n_5 }));
  FDRE \i_count_reg_834_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[4]),
        .Q(i_count_reg_834[4]),
        .R(1'b0));
  FDRE \i_count_reg_834_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[5]),
        .Q(i_count_reg_834[5]),
        .R(1'b0));
  FDRE \i_count_reg_834_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[6]),
        .Q(i_count_reg_834[6]),
        .R(1'b0));
  FDRE \i_count_reg_834_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[7]),
        .Q(i_count_reg_834[7]),
        .R(1'b0));
  CARRY4 \i_count_reg_834_reg[7]_i_1 
       (.CI(\i_count_reg_834_reg[3]_i_1_n_5 ),
        .CO({\i_count_reg_834_reg[7]_i_1_n_5 ,\i_count_reg_834_reg[7]_i_1_n_6 ,\i_count_reg_834_reg[7]_i_1_n_7 ,\i_count_reg_834_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln13_reg_750[7:4]),
        .O(i_count_fu_552_p2[7:4]),
        .S({\i_count_reg_834[7]_i_2_n_5 ,\i_count_reg_834[7]_i_3_n_5 ,\i_count_reg_834[7]_i_4_n_5 ,\i_count_reg_834[7]_i_5_n_5 }));
  FDRE \i_count_reg_834_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[8]),
        .Q(i_count_reg_834[8]),
        .R(1'b0));
  FDRE \i_count_reg_834_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_552_p2[9]),
        .Q(i_count_reg_834[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln25_reg_864[0]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state7),
        .I1(Q),
        .I2(icmp_ln25_reg_864),
        .O(\icmp_ln25_reg_864[0]_i_1_n_5 ));
  FDRE \icmp_ln25_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln25_reg_864[0]_i_1_n_5 ),
        .Q(icmp_ln25_reg_864),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \indvars_iv10_reg_190[0]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(add_ln13_6_fu_668_p2[0]),
        .I2(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_190[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_190[11]_i_2 
       (.I0(zext_ln13_6_reg_780[9]),
        .I1(indvars_iv10_reg_190[9]),
        .O(\indvars_iv10_reg_190[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_190[11]_i_3 
       (.I0(zext_ln13_6_reg_780[8]),
        .I1(indvars_iv10_reg_190[8]),
        .O(\indvars_iv10_reg_190[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h99F0)) 
    \indvars_iv10_reg_190[1]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .I2(add_ln13_6_fu_668_p2[1]),
        .I3(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_190[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h11F0)) 
    \indvars_iv10_reg_190[2]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .I2(add_ln13_6_fu_668_p2[2]),
        .I3(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_190[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h1E1EFF00)) 
    \indvars_iv10_reg_190[3]_i_1 
       (.I0(empty_25_reg_733[1]),
        .I1(empty_25_reg_733[0]),
        .I2(empty_25_reg_733[3]),
        .I3(add_ln13_6_fu_668_p2[3]),
        .I4(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_190[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h1FE01FE0FFFF0000)) 
    \indvars_iv10_reg_190[4]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .I2(empty_25_reg_733[3]),
        .I3(empty_25_reg_733[4]),
        .I4(add_ln13_6_fu_668_p2[4]),
        .I5(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_190[4]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_190[7]_i_10 
       (.I0(zext_ln13_6_reg_780[0]),
        .I1(indvars_iv10_reg_190[0]),
        .O(\indvars_iv10_reg_190[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_190[7]_i_3 
       (.I0(zext_ln13_6_reg_780[7]),
        .I1(indvars_iv10_reg_190[7]),
        .O(\indvars_iv10_reg_190[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_190[7]_i_4 
       (.I0(zext_ln13_6_reg_780[6]),
        .I1(indvars_iv10_reg_190[6]),
        .O(\indvars_iv10_reg_190[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_190[7]_i_5 
       (.I0(zext_ln13_6_reg_780[5]),
        .I1(indvars_iv10_reg_190[5]),
        .O(\indvars_iv10_reg_190[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_190[7]_i_6 
       (.I0(zext_ln13_6_reg_780[4]),
        .I1(indvars_iv10_reg_190[4]),
        .O(\indvars_iv10_reg_190[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_190[7]_i_7 
       (.I0(zext_ln13_6_reg_780[3]),
        .I1(indvars_iv10_reg_190[3]),
        .O(\indvars_iv10_reg_190[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_190[7]_i_8 
       (.I0(zext_ln13_6_reg_780[2]),
        .I1(indvars_iv10_reg_190[2]),
        .O(\indvars_iv10_reg_190[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_190[7]_i_9 
       (.I0(zext_ln13_6_reg_780[1]),
        .I1(indvars_iv10_reg_190[1]),
        .O(\indvars_iv10_reg_190[7]_i_9_n_5 ));
  FDRE \indvars_iv10_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_190[0]_i_1_n_5 ),
        .Q(indvars_iv10_reg_190[0]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_6_fu_668_p2[10]),
        .Q(indvars_iv10_reg_190[10]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_190_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_6_fu_668_p2[11]),
        .Q(indvars_iv10_reg_190[11]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv10_reg_190_reg[11]_i_1 
       (.CI(\indvars_iv10_reg_190_reg[7]_i_1_n_5 ),
        .CO({\indvars_iv10_reg_190_reg[11]_i_1_n_5 ,\indvars_iv10_reg_190_reg[11]_i_1_n_6 ,\indvars_iv10_reg_190_reg[11]_i_1_n_7 ,\indvars_iv10_reg_190_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln13_6_reg_780[9:8]}),
        .O(add_ln13_6_fu_668_p2[11:8]),
        .S({indvars_iv10_reg_190[11:10],\indvars_iv10_reg_190[11]_i_2_n_5 ,\indvars_iv10_reg_190[11]_i_3_n_5 }));
  FDRE \indvars_iv10_reg_190_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_6_fu_668_p2[12]),
        .Q(indvars_iv10_reg_190[12]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_190_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_6_fu_668_p2[13]),
        .Q(indvars_iv10_reg_190[13]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv10_reg_190_reg[13]_i_1 
       (.CI(\indvars_iv10_reg_190_reg[11]_i_1_n_5 ),
        .CO({\NLW_indvars_iv10_reg_190_reg[13]_i_1_CO_UNCONNECTED [3:1],\indvars_iv10_reg_190_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvars_iv10_reg_190_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln13_6_fu_668_p2[13:12]}),
        .S({1'b0,1'b0,indvars_iv10_reg_190[13:12]}));
  FDRE \indvars_iv10_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_190[1]_i_1_n_5 ),
        .Q(indvars_iv10_reg_190[1]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_190[2]_i_1_n_5 ),
        .Q(indvars_iv10_reg_190[2]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_190[3]_i_1_n_5 ),
        .Q(indvars_iv10_reg_190[3]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_190[4]_i_1_n_5 ),
        .Q(indvars_iv10_reg_190[4]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_6_fu_668_p2[5]),
        .Q(indvars_iv10_reg_190[5]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_6_fu_668_p2[6]),
        .Q(indvars_iv10_reg_190[6]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_6_fu_668_p2[7]),
        .Q(indvars_iv10_reg_190[7]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv10_reg_190_reg[7]_i_1 
       (.CI(\indvars_iv10_reg_190_reg[7]_i_2_n_5 ),
        .CO({\indvars_iv10_reg_190_reg[7]_i_1_n_5 ,\indvars_iv10_reg_190_reg[7]_i_1_n_6 ,\indvars_iv10_reg_190_reg[7]_i_1_n_7 ,\indvars_iv10_reg_190_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln13_6_reg_780[7:4]),
        .O(add_ln13_6_fu_668_p2[7:4]),
        .S({\indvars_iv10_reg_190[7]_i_3_n_5 ,\indvars_iv10_reg_190[7]_i_4_n_5 ,\indvars_iv10_reg_190[7]_i_5_n_5 ,\indvars_iv10_reg_190[7]_i_6_n_5 }));
  CARRY4 \indvars_iv10_reg_190_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\indvars_iv10_reg_190_reg[7]_i_2_n_5 ,\indvars_iv10_reg_190_reg[7]_i_2_n_6 ,\indvars_iv10_reg_190_reg[7]_i_2_n_7 ,\indvars_iv10_reg_190_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln13_6_reg_780[3:0]),
        .O(add_ln13_6_fu_668_p2[3:0]),
        .S({\indvars_iv10_reg_190[7]_i_7_n_5 ,\indvars_iv10_reg_190[7]_i_8_n_5 ,\indvars_iv10_reg_190[7]_i_9_n_5 ,\indvars_iv10_reg_190[7]_i_10_n_5 }));
  FDRE \indvars_iv10_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_6_fu_668_p2[8]),
        .Q(indvars_iv10_reg_190[8]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_6_fu_668_p2[9]),
        .Q(indvars_iv10_reg_190[9]),
        .R(ap_CS_fsm_state2));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[11]_i_2 
       (.I0(zext_ln13_10_reg_812_reg[9]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[11]_i_3 
       (.I0(zext_ln13_10_reg_812_reg[8]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[11]_i_4 
       (.I0(indvars_iv1_reg_170[11]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[11]_i_5 
       (.I0(indvars_iv1_reg_170[10]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_170[11]_i_6 
       (.I0(zext_ln13_10_reg_812_reg[9]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_170[9]),
        .O(\indvars_iv1_reg_170[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_170[11]_i_7 
       (.I0(zext_ln13_10_reg_812_reg[8]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_170[8]),
        .O(\indvars_iv1_reg_170[11]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[13]_i_2 
       (.I0(indvars_iv1_reg_170[13]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[13]_i_3 
       (.I0(indvars_iv1_reg_170[12]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[3]_i_2 
       (.I0(zext_ln13_10_reg_812_reg[3]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[3]_i_3 
       (.I0(zext_ln13_10_reg_812_reg[2]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[3]_i_4 
       (.I0(zext_ln13_10_reg_812_reg[1]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[3]_i_5 
       (.I0(zext_ln13_10_reg_812_reg[0]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h06060606060606F6)) 
    \indvars_iv1_reg_170[3]_i_6 
       (.I0(zext_ln13_10_reg_812_reg[3]),
        .I1(indvars_iv1_reg_170[3]),
        .I2(ap_CS_fsm_state2),
        .I3(ram_reg_7[8]),
        .I4(ram_reg_7[6]),
        .I5(ram_reg_7[3]),
        .O(\indvars_iv1_reg_170[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h06060606060606F6)) 
    \indvars_iv1_reg_170[3]_i_7 
       (.I0(zext_ln13_10_reg_812_reg[2]),
        .I1(indvars_iv1_reg_170[2]),
        .I2(ap_CS_fsm_state2),
        .I3(ram_reg_7[8]),
        .I4(ram_reg_7[6]),
        .I5(ram_reg_7[3]),
        .O(\indvars_iv1_reg_170[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv1_reg_170[3]_i_8 
       (.I0(zext_ln13_10_reg_812_reg[1]),
        .I1(indvars_iv1_reg_170[1]),
        .I2(ap_CS_fsm_state2),
        .I3(ram_reg_7[6]),
        .O(\indvars_iv1_reg_170[3]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \indvars_iv1_reg_170[3]_i_9 
       (.I0(zext_ln13_10_reg_812_reg[0]),
        .I1(indvars_iv1_reg_170[0]),
        .I2(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[3]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[7]_i_2 
       (.I0(zext_ln13_10_reg_812_reg[7]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[7]_i_3 
       (.I0(zext_ln13_10_reg_812_reg[6]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[7]_i_4 
       (.I0(zext_ln13_10_reg_812_reg[5]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_170[7]_i_5 
       (.I0(zext_ln13_10_reg_812_reg[4]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_170[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_170[7]_i_6 
       (.I0(zext_ln13_10_reg_812_reg[7]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_170[7]),
        .O(\indvars_iv1_reg_170[7]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_170[7]_i_7 
       (.I0(zext_ln13_10_reg_812_reg[6]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_170[6]),
        .O(\indvars_iv1_reg_170[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h06F6)) 
    \indvars_iv1_reg_170[7]_i_8 
       (.I0(zext_ln13_10_reg_812_reg[5]),
        .I1(indvars_iv1_reg_170[5]),
        .I2(ap_CS_fsm_state2),
        .I3(ram_reg_7[6]),
        .O(\indvars_iv1_reg_170[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hF606F606F606F6F6)) 
    \indvars_iv1_reg_170[7]_i_9 
       (.I0(zext_ln13_10_reg_812_reg[4]),
        .I1(indvars_iv1_reg_170[4]),
        .I2(ap_CS_fsm_state2),
        .I3(ram_reg_7[6]),
        .I4(ram_reg_7[8]),
        .I5(ram_reg_7[3]),
        .O(\indvars_iv1_reg_170[7]_i_9_n_5 ));
  FDRE \indvars_iv1_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_170_reg[3]_i_1_n_12 ),
        .Q(indvars_iv1_reg_170[0]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_170_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\indvars_iv1_reg_170_reg[11]_i_1_n_10 ),
        .Q(indvars_iv1_reg_170[10]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_170_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\indvars_iv1_reg_170_reg[11]_i_1_n_9 ),
        .Q(indvars_iv1_reg_170[11]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv1_reg_170_reg[11]_i_1 
       (.CI(\indvars_iv1_reg_170_reg[7]_i_1_n_5 ),
        .CO({\indvars_iv1_reg_170_reg[11]_i_1_n_5 ,\indvars_iv1_reg_170_reg[11]_i_1_n_6 ,\indvars_iv1_reg_170_reg[11]_i_1_n_7 ,\indvars_iv1_reg_170_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\indvars_iv1_reg_170[11]_i_2_n_5 ,\indvars_iv1_reg_170[11]_i_3_n_5 }),
        .O({\indvars_iv1_reg_170_reg[11]_i_1_n_9 ,\indvars_iv1_reg_170_reg[11]_i_1_n_10 ,\indvars_iv1_reg_170_reg[11]_i_1_n_11 ,\indvars_iv1_reg_170_reg[11]_i_1_n_12 }),
        .S({\indvars_iv1_reg_170[11]_i_4_n_5 ,\indvars_iv1_reg_170[11]_i_5_n_5 ,\indvars_iv1_reg_170[11]_i_6_n_5 ,\indvars_iv1_reg_170[11]_i_7_n_5 }));
  FDRE \indvars_iv1_reg_170_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\indvars_iv1_reg_170_reg[13]_i_1_n_12 ),
        .Q(indvars_iv1_reg_170[12]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_170_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\indvars_iv1_reg_170_reg[13]_i_1_n_11 ),
        .Q(indvars_iv1_reg_170[13]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv1_reg_170_reg[13]_i_1 
       (.CI(\indvars_iv1_reg_170_reg[11]_i_1_n_5 ),
        .CO({\NLW_indvars_iv1_reg_170_reg[13]_i_1_CO_UNCONNECTED [3:1],\indvars_iv1_reg_170_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvars_iv1_reg_170_reg[13]_i_1_O_UNCONNECTED [3:2],\indvars_iv1_reg_170_reg[13]_i_1_n_11 ,\indvars_iv1_reg_170_reg[13]_i_1_n_12 }),
        .S({1'b0,1'b0,\indvars_iv1_reg_170[13]_i_2_n_5 ,\indvars_iv1_reg_170[13]_i_3_n_5 }));
  FDRE \indvars_iv1_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_170_reg[3]_i_1_n_11 ),
        .Q(indvars_iv1_reg_170[1]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_170_reg[3]_i_1_n_10 ),
        .Q(indvars_iv1_reg_170[2]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_170_reg[3]_i_1_n_9 ),
        .Q(indvars_iv1_reg_170[3]),
        .R(1'b0));
  CARRY4 \indvars_iv1_reg_170_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\indvars_iv1_reg_170_reg[3]_i_1_n_5 ,\indvars_iv1_reg_170_reg[3]_i_1_n_6 ,\indvars_iv1_reg_170_reg[3]_i_1_n_7 ,\indvars_iv1_reg_170_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv1_reg_170[3]_i_2_n_5 ,\indvars_iv1_reg_170[3]_i_3_n_5 ,\indvars_iv1_reg_170[3]_i_4_n_5 ,\indvars_iv1_reg_170[3]_i_5_n_5 }),
        .O({\indvars_iv1_reg_170_reg[3]_i_1_n_9 ,\indvars_iv1_reg_170_reg[3]_i_1_n_10 ,\indvars_iv1_reg_170_reg[3]_i_1_n_11 ,\indvars_iv1_reg_170_reg[3]_i_1_n_12 }),
        .S({\indvars_iv1_reg_170[3]_i_6_n_5 ,\indvars_iv1_reg_170[3]_i_7_n_5 ,\indvars_iv1_reg_170[3]_i_8_n_5 ,\indvars_iv1_reg_170[3]_i_9_n_5 }));
  FDRE \indvars_iv1_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_170_reg[7]_i_1_n_12 ),
        .Q(indvars_iv1_reg_170[4]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_170_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_170_reg[7]_i_1_n_11 ),
        .Q(indvars_iv1_reg_170[5]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_170_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\indvars_iv1_reg_170_reg[7]_i_1_n_10 ),
        .Q(indvars_iv1_reg_170[6]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_170_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\indvars_iv1_reg_170_reg[7]_i_1_n_9 ),
        .Q(indvars_iv1_reg_170[7]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv1_reg_170_reg[7]_i_1 
       (.CI(\indvars_iv1_reg_170_reg[3]_i_1_n_5 ),
        .CO({\indvars_iv1_reg_170_reg[7]_i_1_n_5 ,\indvars_iv1_reg_170_reg[7]_i_1_n_6 ,\indvars_iv1_reg_170_reg[7]_i_1_n_7 ,\indvars_iv1_reg_170_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv1_reg_170[7]_i_2_n_5 ,\indvars_iv1_reg_170[7]_i_3_n_5 ,\indvars_iv1_reg_170[7]_i_4_n_5 ,\indvars_iv1_reg_170[7]_i_5_n_5 }),
        .O({\indvars_iv1_reg_170_reg[7]_i_1_n_9 ,\indvars_iv1_reg_170_reg[7]_i_1_n_10 ,\indvars_iv1_reg_170_reg[7]_i_1_n_11 ,\indvars_iv1_reg_170_reg[7]_i_1_n_12 }),
        .S({\indvars_iv1_reg_170[7]_i_6_n_5 ,\indvars_iv1_reg_170[7]_i_7_n_5 ,\indvars_iv1_reg_170[7]_i_8_n_5 ,\indvars_iv1_reg_170[7]_i_9_n_5 }));
  FDRE \indvars_iv1_reg_170_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\indvars_iv1_reg_170_reg[11]_i_1_n_12 ),
        .Q(indvars_iv1_reg_170[8]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_170_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\indvars_iv1_reg_170_reg[11]_i_1_n_11 ),
        .Q(indvars_iv1_reg_170[9]),
        .R(ap_CS_fsm_state2));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4774)) 
    \indvars_iv2_reg_150[0]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln13_13_reg_801[0]),
        .I3(indvars_iv2_reg_150_reg[0]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h7444477747777444)) 
    \indvars_iv2_reg_150[1]_i_1 
       (.I0(empty_24_fu_423_p2[1]),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln13_13_reg_801[0]),
        .I3(indvars_iv2_reg_150_reg[0]),
        .I4(indvars_iv2_reg_150_reg[1]),
        .I5(add_ln13_13_reg_801[1]),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'h1F10101F101F1F10)) 
    \indvars_iv2_reg_150[2]_i_1 
       (.I0(empty_25_reg_733[1]),
        .I1(empty_25_reg_733[0]),
        .I2(ap_CS_fsm_state2),
        .I3(\indvars_iv2_reg_150[2]_i_2_n_5 ),
        .I4(indvars_iv2_reg_150_reg[2]),
        .I5(add_ln13_13_reg_801[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \indvars_iv2_reg_150[2]_i_2 
       (.I0(indvars_iv2_reg_150_reg[1]),
        .I1(add_ln13_13_reg_801[1]),
        .I2(add_ln13_13_reg_801[0]),
        .I3(indvars_iv2_reg_150_reg[0]),
        .O(\indvars_iv2_reg_150[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6F60606F606F6F60)) 
    \indvars_iv2_reg_150[3]_i_1 
       (.I0(\phi_ln13_reg_180[3]_i_3_n_5 ),
        .I1(empty_25_reg_733[3]),
        .I2(ap_CS_fsm_state2),
        .I3(\indvars_iv2_reg_150[3]_i_2_n_5 ),
        .I4(indvars_iv2_reg_150_reg[3]),
        .I5(add_ln13_13_reg_801[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \indvars_iv2_reg_150[3]_i_2 
       (.I0(indvars_iv2_reg_150_reg[2]),
        .I1(add_ln13_13_reg_801[2]),
        .I2(indvars_iv2_reg_150_reg[0]),
        .I3(add_ln13_13_reg_801[0]),
        .I4(add_ln13_13_reg_801[1]),
        .I5(indvars_iv2_reg_150_reg[1]),
        .O(\indvars_iv2_reg_150[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h1FE0FFFF1FE00000)) 
    \indvars_iv2_reg_150[4]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .I2(empty_25_reg_733[3]),
        .I3(empty_25_reg_733[4]),
        .I4(ap_CS_fsm_state2),
        .I5(add_ln13_16_fu_688_p2),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \indvars_iv2_reg_150[4]_i_2 
       (.I0(\indvars_iv2_reg_150[3]_i_2_n_5 ),
        .I1(add_ln13_13_reg_801[3]),
        .I2(indvars_iv2_reg_150_reg[3]),
        .I3(indvars_iv2_reg_150_reg[4]),
        .I4(add_ln13_13_reg_801[4]),
        .O(add_ln13_16_fu_688_p2));
  FDRE \indvars_iv2_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[0]),
        .Q(indvars_iv2_reg_150_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[1]),
        .Q(indvars_iv2_reg_150_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[2]),
        .Q(indvars_iv2_reg_150_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[3]),
        .Q(indvars_iv2_reg_150_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[4]),
        .Q(indvars_iv2_reg_150_reg[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \indvars_iv_reg_160[0]_i_1 
       (.I0(trunc_ln13_1_reg_728[0]),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln13_13_reg_801[0]),
        .I3(indvars_iv_reg_160_reg[0]),
        .O(p_0_in__1[0]));
  LUT6 #(
    .INIT(64'h6F60606F606F6F60)) 
    \indvars_iv_reg_160[1]_i_1 
       (.I0(trunc_ln13_1_reg_728[1]),
        .I1(empty_25_reg_733[0]),
        .I2(ap_CS_fsm_state2),
        .I3(\indvars_iv_reg_160[1]_i_2_n_5 ),
        .I4(indvars_iv_reg_160_reg[1]),
        .I5(add_ln13_13_reg_801[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indvars_iv_reg_160[1]_i_2 
       (.I0(indvars_iv_reg_160_reg[0]),
        .I1(add_ln13_13_reg_801[0]),
        .O(\indvars_iv_reg_160[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv_reg_160[2]_i_1 
       (.I0(\add_ln13_13_reg_801[2]_i_1_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(\indvars_iv_reg_160[2]_i_2_n_5 ),
        .I3(indvars_iv_reg_160_reg[2]),
        .I4(add_ln13_13_reg_801[2]),
        .O(p_0_in__1[2]));
  LUT4 #(
    .INIT(16'hE888)) 
    \indvars_iv_reg_160[2]_i_2 
       (.I0(indvars_iv_reg_160_reg[1]),
        .I1(add_ln13_13_reg_801[1]),
        .I2(add_ln13_13_reg_801[0]),
        .I3(indvars_iv_reg_160_reg[0]),
        .O(\indvars_iv_reg_160[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv_reg_160[3]_i_1 
       (.I0(\add_ln13_13_reg_801[3]_i_1_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(\indvars_iv_reg_160[3]_i_2_n_5 ),
        .I3(indvars_iv_reg_160_reg[3]),
        .I4(add_ln13_13_reg_801[3]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \indvars_iv_reg_160[3]_i_2 
       (.I0(indvars_iv_reg_160_reg[2]),
        .I1(add_ln13_13_reg_801[2]),
        .I2(indvars_iv_reg_160_reg[0]),
        .I3(add_ln13_13_reg_801[0]),
        .I4(add_ln13_13_reg_801[1]),
        .I5(indvars_iv_reg_160_reg[1]),
        .O(\indvars_iv_reg_160[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv_reg_160[4]_i_1 
       (.I0(\add_ln13_13_reg_801[4]_i_1_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln13_15_fu_683_p2),
        .O(p_0_in__1[4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \indvars_iv_reg_160[4]_i_2 
       (.I0(\indvars_iv_reg_160[3]_i_2_n_5 ),
        .I1(add_ln13_13_reg_801[3]),
        .I2(indvars_iv_reg_160_reg[3]),
        .I3(indvars_iv_reg_160_reg[4]),
        .I4(add_ln13_13_reg_801[4]),
        .O(add_ln13_15_fu_683_p2));
  FDRE \indvars_iv_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[0]),
        .Q(indvars_iv_reg_160_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[1]),
        .Q(indvars_iv_reg_160_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[2]),
        .Q(indvars_iv_reg_160_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[3]),
        .Q(indvars_iv_reg_160_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[4]),
        .Q(indvars_iv_reg_160_reg[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln13_1_reg_717[11]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_padding2d_fix16_fu_515_ap_start_reg),
        .O(ap_NS_fsm12_out));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \mul_ln13_1_reg_717[11]_i_4 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[8]),
        .I3(\mul_ln13_1_reg_717_reg[11]_i_3_n_8 ),
        .O(\mul_ln13_1_reg_717[11]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mul_ln13_1_reg_717[11]_i_6 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[8]),
        .O(\mul_ln13_1_reg_717[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mul_ln13_1_reg_717[11]_i_7 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[8]),
        .O(\mul_ln13_1_reg_717[11]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln13_1_reg_717[5]_i_2 
       (.I0(\mul_ln13_1_reg_717_reg[11]_i_5_n_11 ),
        .O(\mul_ln13_1_reg_717[5]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mul_ln13_1_reg_717[5]_i_3 
       (.I0(\mul_ln13_1_reg_717_reg[11]_i_5_n_12 ),
        .O(\mul_ln13_1_reg_717[5]_i_3_n_5 ));
  (* HLUTNM = "lutpair169" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln13_1_reg_717[5]_i_4 
       (.I0(\mul_ln13_1_reg_717_reg[11]_i_5_n_11 ),
        .O(\mul_ln13_1_reg_717[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_717[5]_i_5 
       (.I0(\mul_ln13_1_reg_717_reg[11]_i_5_n_12 ),
        .I1(ram_reg_7[6]),
        .O(\mul_ln13_1_reg_717[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_1_reg_717[5]_i_6 
       (.I0(\trunc_ln13_1_reg_728_reg[0]_i_1_n_9 ),
        .I1(ram_reg_7[6]),
        .O(\mul_ln13_1_reg_717[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \mul_ln13_1_reg_717[6]_i_2 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[8]),
        .I3(\mul_ln13_1_reg_717_reg[11]_i_3_n_8 ),
        .O(\mul_ln13_1_reg_717[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \mul_ln13_1_reg_717[6]_i_3 
       (.I0(\mul_ln13_1_reg_717_reg[11]_i_3_n_8 ),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_7[3]),
        .O(\mul_ln13_1_reg_717[6]_i_3_n_5 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h3301)) 
    \mul_ln13_1_reg_717[6]_i_4 
       (.I0(ram_reg_7[8]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[3]),
        .I3(\mul_ln13_1_reg_717_reg[11]_i_5_n_10 ),
        .O(\mul_ln13_1_reg_717[6]_i_4_n_5 ));
  (* HLUTNM = "lutpair169" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \mul_ln13_1_reg_717[6]_i_5 
       (.I0(\mul_ln13_1_reg_717_reg[11]_i_5_n_11 ),
        .O(\mul_ln13_1_reg_717[6]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h5554)) 
    \mul_ln13_1_reg_717[6]_i_6 
       (.I0(\mul_ln13_1_reg_717_reg[11]_i_3_n_8 ),
        .I1(ram_reg_7[3]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_7[8]),
        .O(\mul_ln13_1_reg_717[6]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h55995595)) 
    \mul_ln13_1_reg_717[6]_i_7 
       (.I0(\mul_ln13_1_reg_717_reg[11]_i_3_n_8 ),
        .I1(\mul_ln13_1_reg_717_reg[11]_i_5_n_9 ),
        .I2(ram_reg_7[8]),
        .I3(ram_reg_7[6]),
        .I4(ram_reg_7[3]),
        .O(\mul_ln13_1_reg_717[6]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h5A59A5A6)) 
    \mul_ln13_1_reg_717[6]_i_8 
       (.I0(\mul_ln13_1_reg_717[6]_i_4_n_5 ),
        .I1(ram_reg_7[3]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_7[8]),
        .I4(\mul_ln13_1_reg_717_reg[11]_i_5_n_9 ),
        .O(\mul_ln13_1_reg_717[6]_i_8_n_5 ));
  (* HLUTNM = "lutpair156" *) 
  LUT5 #(
    .INIT(32'h32CDCD32)) 
    \mul_ln13_1_reg_717[6]_i_9 
       (.I0(ram_reg_7[8]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[3]),
        .I3(\mul_ln13_1_reg_717_reg[11]_i_5_n_10 ),
        .I4(\mul_ln13_1_reg_717[6]_i_5_n_5 ),
        .O(\mul_ln13_1_reg_717[6]_i_9_n_5 ));
  FDRE \mul_ln13_1_reg_717_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[10]),
        .Q(mul_ln13_1_reg_717[10]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_717_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[11]),
        .Q(mul_ln13_1_reg_717[11]),
        .R(1'b0));
  CARRY4 \mul_ln13_1_reg_717_reg[11]_i_2 
       (.CI(\mul_ln13_1_reg_717_reg[6]_i_1_n_5 ),
        .CO({\NLW_mul_ln13_1_reg_717_reg[11]_i_2_CO_UNCONNECTED [3:1],\mul_ln13_1_reg_717_reg[11]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln13_1_reg_717_reg[11]_i_3_n_8 }),
        .O({\NLW_mul_ln13_1_reg_717_reg[11]_i_2_O_UNCONNECTED [3:2],trunc_ln13_1_fu_372_p1[11:10]}),
        .S({1'b0,1'b0,1'b1,\mul_ln13_1_reg_717[11]_i_4_n_5 }));
  CARRY4 \mul_ln13_1_reg_717_reg[11]_i_3 
       (.CI(\mul_ln13_1_reg_717_reg[11]_i_5_n_5 ),
        .CO({\NLW_mul_ln13_1_reg_717_reg[11]_i_3_CO_UNCONNECTED [3:1],\mul_ln13_1_reg_717_reg[11]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mul_ln13_1_reg_717_reg[11]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \mul_ln13_1_reg_717_reg[11]_i_5 
       (.CI(\trunc_ln13_1_reg_728_reg[0]_i_1_n_5 ),
        .CO({\mul_ln13_1_reg_717_reg[11]_i_5_n_5 ,\mul_ln13_1_reg_717_reg[11]_i_5_n_6 ,\mul_ln13_1_reg_717_reg[11]_i_5_n_7 ,\mul_ln13_1_reg_717_reg[11]_i_5_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b0,1'b0}),
        .O({\mul_ln13_1_reg_717_reg[11]_i_5_n_9 ,\mul_ln13_1_reg_717_reg[11]_i_5_n_10 ,\mul_ln13_1_reg_717_reg[11]_i_5_n_11 ,\mul_ln13_1_reg_717_reg[11]_i_5_n_12 }),
        .S({\mul_ln13_1_reg_717[11]_i_6_n_5 ,1'b0,\mul_ln13_1_reg_717[11]_i_7_n_5 ,1'b0}));
  FDRE \mul_ln13_1_reg_717_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[5]),
        .Q(mul_ln13_1_reg_717[5]),
        .R(1'b0));
  CARRY4 \mul_ln13_1_reg_717_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_1_reg_717_reg[5]_i_1_n_5 ,\mul_ln13_1_reg_717_reg[5]_i_1_n_6 ,\mul_ln13_1_reg_717_reg[5]_i_1_n_7 ,\mul_ln13_1_reg_717_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_1_reg_717[5]_i_2_n_5 ,\mul_ln13_1_reg_717[5]_i_3_n_5 ,\trunc_ln13_1_reg_728_reg[0]_i_1_n_9 ,1'b0}),
        .O(trunc_ln13_1_fu_372_p1[5:2]),
        .S({\mul_ln13_1_reg_717[5]_i_4_n_5 ,\mul_ln13_1_reg_717[5]_i_5_n_5 ,\mul_ln13_1_reg_717[5]_i_6_n_5 ,\trunc_ln13_1_reg_728_reg[0]_i_1_n_10 }));
  FDRE \mul_ln13_1_reg_717_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[6]),
        .Q(mul_ln13_1_reg_717[6]),
        .R(1'b0));
  CARRY4 \mul_ln13_1_reg_717_reg[6]_i_1 
       (.CI(\mul_ln13_1_reg_717_reg[5]_i_1_n_5 ),
        .CO({\mul_ln13_1_reg_717_reg[6]_i_1_n_5 ,\mul_ln13_1_reg_717_reg[6]_i_1_n_6 ,\mul_ln13_1_reg_717_reg[6]_i_1_n_7 ,\mul_ln13_1_reg_717_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_1_reg_717[6]_i_2_n_5 ,\mul_ln13_1_reg_717[6]_i_3_n_5 ,\mul_ln13_1_reg_717[6]_i_4_n_5 ,\mul_ln13_1_reg_717[6]_i_5_n_5 }),
        .O(trunc_ln13_1_fu_372_p1[9:6]),
        .S({\mul_ln13_1_reg_717[6]_i_6_n_5 ,\mul_ln13_1_reg_717[6]_i_7_n_5 ,\mul_ln13_1_reg_717[6]_i_8_n_5 ,\mul_ln13_1_reg_717[6]_i_9_n_5 }));
  FDRE \mul_ln13_1_reg_717_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[7]),
        .Q(mul_ln13_1_reg_717[7]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_717_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[8]),
        .Q(mul_ln13_1_reg_717[8]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_717_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[9]),
        .Q(mul_ln13_1_reg_717[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \mul_ln13_reg_750[10]_i_11 
       (.I0(empty_25_reg_733[4]),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_7[3]),
        .O(\mul_ln13_reg_750[10]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \mul_ln13_reg_750[10]_i_12 
       (.I0(empty_25_reg_733[4]),
        .I1(ram_reg_7[6]),
        .I2(empty_25_reg_733[3]),
        .O(\mul_ln13_reg_750[10]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \mul_ln13_reg_750[10]_i_13 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[8]),
        .I3(empty_25_reg_733[3]),
        .I4(empty_25_reg_733[4]),
        .O(\mul_ln13_reg_750[10]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h00054444)) 
    \mul_ln13_reg_750[10]_i_14 
       (.I0(ram_reg_7[6]),
        .I1(empty_25_reg_733[4]),
        .I2(ram_reg_7[3]),
        .I3(ram_reg_7[8]),
        .I4(empty_25_reg_733[3]),
        .O(\mul_ln13_reg_750[10]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln13_reg_750[10]_i_2 
       (.I0(\mul_ln13_reg_750_reg[10]_i_10_n_6 ),
        .I1(\mul_ln13_reg_750_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_750[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln13_reg_750[10]_i_3 
       (.I0(\mul_ln13_reg_750_reg[10]_i_10_n_11 ),
        .I1(\mul_ln13_reg_750_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_750[10]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln13_reg_750[10]_i_4 
       (.I0(\mul_ln13_reg_750_reg[6]_i_3_n_9 ),
        .I1(\mul_ln13_reg_750_reg[10]_i_10_n_12 ),
        .O(\mul_ln13_reg_750[10]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_750[10]_i_5 
       (.I0(\mul_ln13_reg_750_reg[6]_i_3_n_9 ),
        .I1(\mul_ln13_reg_750_reg[10]_i_10_n_12 ),
        .O(\mul_ln13_reg_750[10]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mul_ln13_reg_750[10]_i_6 
       (.I0(\mul_ln13_reg_750_reg[10]_i_10_n_6 ),
        .I1(\mul_ln13_reg_750_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_750[10]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hC9)) 
    \mul_ln13_reg_750[10]_i_7 
       (.I0(\mul_ln13_reg_750_reg[10]_i_10_n_11 ),
        .I1(\mul_ln13_reg_750_reg[10]_i_10_n_6 ),
        .I2(\mul_ln13_reg_750_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_750[10]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \mul_ln13_reg_750[10]_i_8 
       (.I0(\mul_ln13_reg_750_reg[6]_i_3_n_9 ),
        .I1(\mul_ln13_reg_750_reg[10]_i_10_n_12 ),
        .I2(\mul_ln13_reg_750_reg[10]_i_10_n_11 ),
        .I3(\mul_ln13_reg_750_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_750[10]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln13_reg_750[10]_i_9 
       (.I0(\mul_ln13_reg_750_reg[10]_i_10_n_12 ),
        .I1(\mul_ln13_reg_750_reg[6]_i_3_n_9 ),
        .I2(\mul_ln13_reg_750_reg[6]_i_3_n_10 ),
        .I3(\mul_ln13_reg_750_reg[3]_i_2_n_9 ),
        .O(\mul_ln13_reg_750[10]_i_9_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln13_reg_750[13]_i_3 
       (.I0(\mul_ln13_reg_750_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_750[13]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln13_reg_750[13]_i_4 
       (.I0(\mul_ln13_reg_750_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_750[13]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln13_reg_750[13]_i_5 
       (.I0(\mul_ln13_reg_750_reg[13]_i_2_n_8 ),
        .O(\mul_ln13_reg_750[13]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h5A595556)) 
    \mul_ln13_reg_750[2]_i_2 
       (.I0(empty_25_reg_733[1]),
        .I1(ram_reg_7[3]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_7[8]),
        .I4(empty_25_reg_733[0]),
        .O(\mul_ln13_reg_750[2]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \mul_ln13_reg_750[2]_i_3 
       (.I0(empty_25_reg_733[0]),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_7[3]),
        .O(\mul_ln13_reg_750[2]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFAF9F5F6)) 
    \mul_ln13_reg_750[2]_i_4 
       (.I0(empty_25_reg_733[0]),
        .I1(ram_reg_7[3]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_7[8]),
        .I4(empty_25_reg_733[1]),
        .O(\mul_ln13_reg_750[2]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAB5554AA)) 
    \mul_ln13_reg_750[2]_i_5 
       (.I0(ram_reg_7[6]),
        .I1(ram_reg_7[3]),
        .I2(ram_reg_7[8]),
        .I3(empty_25_reg_733[1]),
        .I4(empty_25_reg_733[0]),
        .O(\mul_ln13_reg_750[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h55AAA8A8)) 
    \mul_ln13_reg_750[2]_i_6 
       (.I0(empty_25_reg_733[0]),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7[3]),
        .I3(empty_25_reg_733[1]),
        .I4(ram_reg_7[6]),
        .O(\mul_ln13_reg_750[2]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln13_reg_750[2]_i_7 
       (.I0(ram_reg_7[6]),
        .I1(empty_25_reg_733[0]),
        .O(\mul_ln13_reg_750[2]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_750[3]_i_1 
       (.I0(\mul_ln13_reg_750_reg[2]_i_1_n_9 ),
        .I1(\mul_ln13_reg_750_reg[3]_i_2_n_12 ),
        .O(mul_ln13_fu_393_p2[3]));
  LUT3 #(
    .INIT(8'hD2)) 
    \mul_ln13_reg_750[3]_i_3 
       (.I0(empty_25_reg_733[3]),
        .I1(ram_reg_7[6]),
        .I2(empty_25_reg_733[4]),
        .O(\mul_ln13_reg_750[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \mul_ln13_reg_750[3]_i_4 
       (.I0(empty_25_reg_733[3]),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_7[3]),
        .O(\mul_ln13_reg_750[3]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mul_ln13_reg_750[3]_i_5 
       (.I0(empty_25_reg_733[3]),
        .I1(ram_reg_7[6]),
        .I2(empty_25_reg_733[4]),
        .O(\mul_ln13_reg_750[3]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \mul_ln13_reg_750[3]_i_6 
       (.I0(empty_25_reg_733[4]),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_7[3]),
        .I4(empty_25_reg_733[3]),
        .O(\mul_ln13_reg_750[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h55AAA8A8)) 
    \mul_ln13_reg_750[3]_i_7 
       (.I0(empty_25_reg_733[3]),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7[3]),
        .I3(empty_25_reg_733[4]),
        .I4(ram_reg_7[6]),
        .O(\mul_ln13_reg_750[3]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln13_reg_750[3]_i_8 
       (.I0(ram_reg_7[6]),
        .I1(empty_25_reg_733[3]),
        .O(\mul_ln13_reg_750[3]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFF32FE00)) 
    \mul_ln13_reg_750[6]_i_10 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[8]),
        .I3(empty_25_reg_733[1]),
        .I4(empty_25_reg_733[0]),
        .O(\mul_ln13_reg_750[6]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mul_ln13_reg_750[6]_i_12 
       (.I0(ram_reg_7[8]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[3]),
        .I3(empty_25_reg_733[1]),
        .O(\mul_ln13_reg_750[6]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h000003FD)) 
    \mul_ln13_reg_750[6]_i_13 
       (.I0(empty_25_reg_733[0]),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7[3]),
        .I3(empty_25_reg_733[1]),
        .I4(ram_reg_7[6]),
        .O(\mul_ln13_reg_750[6]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h66627773)) 
    \mul_ln13_reg_750[6]_i_14 
       (.I0(ram_reg_7[6]),
        .I1(empty_25_reg_733[1]),
        .I2(ram_reg_7[3]),
        .I3(ram_reg_7[8]),
        .I4(empty_25_reg_733[0]),
        .O(\mul_ln13_reg_750[6]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_750[6]_i_2 
       (.I0(\mul_ln13_reg_750_reg[6]_i_3_n_10 ),
        .I1(\mul_ln13_reg_750_reg[3]_i_2_n_9 ),
        .O(\mul_ln13_reg_750[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_750[6]_i_4 
       (.I0(\mul_ln13_reg_750_reg[6]_i_3_n_10 ),
        .I1(\mul_ln13_reg_750_reg[3]_i_2_n_9 ),
        .O(\mul_ln13_reg_750[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_750[6]_i_5 
       (.I0(\mul_ln13_reg_750_reg[6]_i_3_n_11 ),
        .I1(\mul_ln13_reg_750_reg[3]_i_2_n_10 ),
        .O(\mul_ln13_reg_750[6]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_750[6]_i_6 
       (.I0(\mul_ln13_reg_750_reg[6]_i_3_n_12 ),
        .I1(\mul_ln13_reg_750_reg[3]_i_2_n_11 ),
        .O(\mul_ln13_reg_750[6]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_750[6]_i_7 
       (.I0(\mul_ln13_reg_750_reg[2]_i_1_n_9 ),
        .I1(\mul_ln13_reg_750_reg[3]_i_2_n_12 ),
        .O(\mul_ln13_reg_750[6]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \mul_ln13_reg_750[6]_i_8 
       (.I0(ram_reg_7[6]),
        .I1(ram_reg_7[3]),
        .I2(ram_reg_7[8]),
        .I3(empty_25_reg_733[1]),
        .O(\mul_ln13_reg_750[6]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \mul_ln13_reg_750[6]_i_9 
       (.I0(empty_25_reg_733[1]),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7[3]),
        .I3(ram_reg_7[6]),
        .O(\mul_ln13_reg_750[6]_i_9_n_5 ));
  FDRE \mul_ln13_reg_750_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[0]),
        .Q(mul_ln13_reg_750[0]),
        .R(1'b0));
  FDRE \mul_ln13_reg_750_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[10]),
        .Q(mul_ln13_reg_750[10]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_750_reg[10]_i_1 
       (.CI(\mul_ln13_reg_750_reg[6]_i_1_n_5 ),
        .CO({\mul_ln13_reg_750_reg[10]_i_1_n_5 ,\mul_ln13_reg_750_reg[10]_i_1_n_6 ,\mul_ln13_reg_750_reg[10]_i_1_n_7 ,\mul_ln13_reg_750_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_750[10]_i_2_n_5 ,\mul_ln13_reg_750[10]_i_3_n_5 ,\mul_ln13_reg_750[10]_i_4_n_5 ,\mul_ln13_reg_750[10]_i_5_n_5 }),
        .O(mul_ln13_fu_393_p2[10:7]),
        .S({\mul_ln13_reg_750[10]_i_6_n_5 ,\mul_ln13_reg_750[10]_i_7_n_5 ,\mul_ln13_reg_750[10]_i_8_n_5 ,\mul_ln13_reg_750[10]_i_9_n_5 }));
  CARRY4 \mul_ln13_reg_750_reg[10]_i_10 
       (.CI(\mul_ln13_reg_750_reg[3]_i_2_n_5 ),
        .CO({\NLW_mul_ln13_reg_750_reg[10]_i_10_CO_UNCONNECTED [3],\mul_ln13_reg_750_reg[10]_i_10_n_6 ,\NLW_mul_ln13_reg_750_reg[10]_i_10_CO_UNCONNECTED [1],\mul_ln13_reg_750_reg[10]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln13_reg_750[10]_i_11_n_5 ,\mul_ln13_reg_750[10]_i_12_n_5 }),
        .O({\NLW_mul_ln13_reg_750_reg[10]_i_10_O_UNCONNECTED [3:2],\mul_ln13_reg_750_reg[10]_i_10_n_11 ,\mul_ln13_reg_750_reg[10]_i_10_n_12 }),
        .S({1'b0,1'b1,\mul_ln13_reg_750[10]_i_13_n_5 ,\mul_ln13_reg_750[10]_i_14_n_5 }));
  FDRE \mul_ln13_reg_750_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[11]),
        .Q(mul_ln13_reg_750[11]),
        .R(1'b0));
  FDRE \mul_ln13_reg_750_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[12]),
        .Q(mul_ln13_reg_750[12]),
        .R(1'b0));
  FDRE \mul_ln13_reg_750_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[13]),
        .Q(mul_ln13_reg_750[13]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_750_reg[13]_i_1 
       (.CI(\mul_ln13_reg_750_reg[10]_i_1_n_5 ),
        .CO({\NLW_mul_ln13_reg_750_reg[13]_i_1_CO_UNCONNECTED [3:2],\mul_ln13_reg_750_reg[13]_i_1_n_7 ,\mul_ln13_reg_750_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln13_reg_750_reg[13]_i_2_n_8 ,\mul_ln13_reg_750[13]_i_3_n_5 }),
        .O({\NLW_mul_ln13_reg_750_reg[13]_i_1_O_UNCONNECTED [3],mul_ln13_fu_393_p2[13:11]}),
        .S({1'b0,1'b1,\mul_ln13_reg_750[13]_i_4_n_5 ,\mul_ln13_reg_750[13]_i_5_n_5 }));
  CARRY4 \mul_ln13_reg_750_reg[13]_i_2 
       (.CI(\mul_ln13_reg_750_reg[6]_i_3_n_5 ),
        .CO({\NLW_mul_ln13_reg_750_reg[13]_i_2_CO_UNCONNECTED [3:1],\mul_ln13_reg_750_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mul_ln13_reg_750_reg[13]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \mul_ln13_reg_750_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[1]),
        .Q(mul_ln13_reg_750[1]),
        .R(1'b0));
  FDRE \mul_ln13_reg_750_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[2]),
        .Q(mul_ln13_reg_750[2]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_750_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_reg_750_reg[2]_i_1_n_5 ,\mul_ln13_reg_750_reg[2]_i_1_n_6 ,\mul_ln13_reg_750_reg[2]_i_1_n_7 ,\mul_ln13_reg_750_reg[2]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_750[2]_i_2_n_5 ,empty_25_reg_733[0],\mul_ln13_reg_750[2]_i_3_n_5 ,1'b0}),
        .O({\mul_ln13_reg_750_reg[2]_i_1_n_9 ,mul_ln13_fu_393_p2[2:0]}),
        .S({\mul_ln13_reg_750[2]_i_4_n_5 ,\mul_ln13_reg_750[2]_i_5_n_5 ,\mul_ln13_reg_750[2]_i_6_n_5 ,\mul_ln13_reg_750[2]_i_7_n_5 }));
  FDRE \mul_ln13_reg_750_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[3]),
        .Q(mul_ln13_reg_750[3]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_750_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\mul_ln13_reg_750_reg[3]_i_2_n_5 ,\mul_ln13_reg_750_reg[3]_i_2_n_6 ,\mul_ln13_reg_750_reg[3]_i_2_n_7 ,\mul_ln13_reg_750_reg[3]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_750[3]_i_3_n_5 ,empty_25_reg_733[3],\mul_ln13_reg_750[3]_i_4_n_5 ,1'b0}),
        .O({\mul_ln13_reg_750_reg[3]_i_2_n_9 ,\mul_ln13_reg_750_reg[3]_i_2_n_10 ,\mul_ln13_reg_750_reg[3]_i_2_n_11 ,\mul_ln13_reg_750_reg[3]_i_2_n_12 }),
        .S({\mul_ln13_reg_750[3]_i_5_n_5 ,\mul_ln13_reg_750[3]_i_6_n_5 ,\mul_ln13_reg_750[3]_i_7_n_5 ,\mul_ln13_reg_750[3]_i_8_n_5 }));
  FDRE \mul_ln13_reg_750_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[4]),
        .Q(mul_ln13_reg_750[4]),
        .R(1'b0));
  FDRE \mul_ln13_reg_750_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[5]),
        .Q(mul_ln13_reg_750[5]),
        .R(1'b0));
  FDRE \mul_ln13_reg_750_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[6]),
        .Q(mul_ln13_reg_750[6]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_750_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_reg_750_reg[6]_i_1_n_5 ,\mul_ln13_reg_750_reg[6]_i_1_n_6 ,\mul_ln13_reg_750_reg[6]_i_1_n_7 ,\mul_ln13_reg_750_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_750[6]_i_2_n_5 ,\mul_ln13_reg_750_reg[6]_i_3_n_11 ,\mul_ln13_reg_750_reg[6]_i_3_n_12 ,\mul_ln13_reg_750_reg[2]_i_1_n_9 }),
        .O({mul_ln13_fu_393_p2[6:4],\NLW_mul_ln13_reg_750_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln13_reg_750[6]_i_4_n_5 ,\mul_ln13_reg_750[6]_i_5_n_5 ,\mul_ln13_reg_750[6]_i_6_n_5 ,\mul_ln13_reg_750[6]_i_7_n_5 }));
  CARRY4 \mul_ln13_reg_750_reg[6]_i_3 
       (.CI(\mul_ln13_reg_750_reg[2]_i_1_n_5 ),
        .CO({\mul_ln13_reg_750_reg[6]_i_3_n_5 ,\mul_ln13_reg_750_reg[6]_i_3_n_6 ,\mul_ln13_reg_750_reg[6]_i_3_n_7 ,\mul_ln13_reg_750_reg[6]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,\mul_ln13_reg_750[6]_i_8_n_5 ,\mul_ln13_reg_750[6]_i_9_n_5 ,\mul_ln13_reg_750[6]_i_10_n_5 }),
        .O({\mul_ln13_reg_750_reg[6]_i_3_n_9 ,\mul_ln13_reg_750_reg[6]_i_3_n_10 ,\mul_ln13_reg_750_reg[6]_i_3_n_11 ,\mul_ln13_reg_750_reg[6]_i_3_n_12 }),
        .S({S,\mul_ln13_reg_750[6]_i_12_n_5 ,\mul_ln13_reg_750[6]_i_13_n_5 ,\mul_ln13_reg_750[6]_i_14_n_5 }));
  FDRE \mul_ln13_reg_750_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[7]),
        .Q(mul_ln13_reg_750[7]),
        .R(1'b0));
  FDRE \mul_ln13_reg_750_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[8]),
        .Q(mul_ln13_reg_750[8]),
        .R(1'b0));
  FDRE \mul_ln13_reg_750_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_fu_393_p2[9]),
        .Q(mul_ln13_reg_750[9]),
        .R(1'b0));
  FDRE \o_count_0_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[0]),
        .Q(o_count_0_reg_200[0]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[10]),
        .Q(o_count_0_reg_200[10]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[11]),
        .Q(o_count_0_reg_200[11]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[12]),
        .Q(o_count_0_reg_200[12]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[13]),
        .Q(o_count_0_reg_200[13]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[1]),
        .Q(o_count_0_reg_200[1]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[2]),
        .Q(o_count_0_reg_200[2]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[3]),
        .Q(o_count_0_reg_200[3]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[4]),
        .Q(o_count_0_reg_200[4]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[5]),
        .Q(o_count_0_reg_200[5]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[6]),
        .Q(o_count_0_reg_200[6]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[7]),
        .Q(o_count_0_reg_200[7]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[8]),
        .Q(o_count_0_reg_200[8]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_200_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_1_reg_859[9]),
        .Q(o_count_0_reg_200[9]),
        .R(ap_CS_fsm_state2));
  LUT5 #(
    .INIT(32'hFFFF2AA2)) 
    \o_count_1_reg_235[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(ap_NS_fsm13_out),
        .O(\o_count_1_reg_235[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0009000000000009)) 
    \o_count_1_reg_235[0]_i_3 
       (.I0(depth_0_reg_224[4]),
        .I1(empty_26_reg_807[4]),
        .I2(depth_0_reg_224[1]),
        .I3(depth_0_reg_224[2]),
        .I4(empty_26_reg_807[0]),
        .I5(depth_0_reg_224[0]),
        .O(\o_count_1_reg_235[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[0]_i_4 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[0]),
        .I5(o_count_1_reg_235_reg[0]),
        .O(\o_count_1_reg_235[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[0]_i_5 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[3]),
        .I5(o_count_1_reg_235_reg[3]),
        .O(\o_count_1_reg_235[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[0]_i_6 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[2]),
        .I5(o_count_1_reg_235_reg[2]),
        .O(\o_count_1_reg_235[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[0]_i_7 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[1]),
        .I5(o_count_1_reg_235_reg[1]),
        .O(\o_count_1_reg_235[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h2AA2FFFF0000D55D)) 
    \o_count_1_reg_235[0]_i_8 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_1_reg_235_reg[0]),
        .I5(o_count_0_reg_200[0]),
        .O(\o_count_1_reg_235[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[12]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[13]),
        .I5(o_count_1_reg_235_reg[13]),
        .O(\o_count_1_reg_235[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[12]_i_3 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[12]),
        .I5(o_count_1_reg_235_reg[12]),
        .O(\o_count_1_reg_235[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[7]),
        .I5(o_count_1_reg_235_reg[7]),
        .O(\o_count_1_reg_235[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[4]_i_3 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[6]),
        .I5(o_count_1_reg_235_reg[6]),
        .O(\o_count_1_reg_235[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[4]_i_4 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[5]),
        .I5(o_count_1_reg_235_reg[5]),
        .O(\o_count_1_reg_235[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[4]_i_5 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[4]),
        .I5(o_count_1_reg_235_reg[4]),
        .O(\o_count_1_reg_235[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[8]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[11]),
        .I5(o_count_1_reg_235_reg[11]),
        .O(\o_count_1_reg_235[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[8]_i_3 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[10]),
        .I5(o_count_1_reg_235_reg[10]),
        .O(\o_count_1_reg_235[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[8]_i_4 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[9]),
        .I5(o_count_1_reg_235_reg[9]),
        .O(\o_count_1_reg_235[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_235[8]_i_5 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_235[0]_i_3_n_5 ),
        .I2(empty_26_reg_807[3]),
        .I3(depth_0_reg_224[3]),
        .I4(o_count_0_reg_200[8]),
        .I5(o_count_1_reg_235_reg[8]),
        .O(\o_count_1_reg_235[8]_i_5_n_5 ));
  FDRE \o_count_1_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[0]_i_2_n_12 ),
        .Q(o_count_1_reg_235_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_235_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_1_reg_235_reg[0]_i_2_n_5 ,\o_count_1_reg_235_reg[0]_i_2_n_6 ,\o_count_1_reg_235_reg[0]_i_2_n_7 ,\o_count_1_reg_235_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_1_reg_235[0]_i_4_n_5 }),
        .O({\o_count_1_reg_235_reg[0]_i_2_n_9 ,\o_count_1_reg_235_reg[0]_i_2_n_10 ,\o_count_1_reg_235_reg[0]_i_2_n_11 ,\o_count_1_reg_235_reg[0]_i_2_n_12 }),
        .S({\o_count_1_reg_235[0]_i_5_n_5 ,\o_count_1_reg_235[0]_i_6_n_5 ,\o_count_1_reg_235[0]_i_7_n_5 ,\o_count_1_reg_235[0]_i_8_n_5 }));
  FDRE \o_count_1_reg_235_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[8]_i_1_n_10 ),
        .Q(o_count_1_reg_235_reg[10]),
        .R(1'b0));
  FDRE \o_count_1_reg_235_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[8]_i_1_n_9 ),
        .Q(o_count_1_reg_235_reg[11]),
        .R(1'b0));
  FDRE \o_count_1_reg_235_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[12]_i_1_n_12 ),
        .Q(o_count_1_reg_235_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_235_reg[12]_i_1 
       (.CI(\o_count_1_reg_235_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_1_reg_235_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_1_reg_235_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_1_reg_235_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_1_reg_235_reg[12]_i_1_n_11 ,\o_count_1_reg_235_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_1_reg_235[12]_i_2_n_5 ,\o_count_1_reg_235[12]_i_3_n_5 }));
  FDRE \o_count_1_reg_235_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[12]_i_1_n_11 ),
        .Q(o_count_1_reg_235_reg[13]),
        .R(1'b0));
  FDRE \o_count_1_reg_235_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[0]_i_2_n_11 ),
        .Q(o_count_1_reg_235_reg[1]),
        .R(1'b0));
  FDRE \o_count_1_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[0]_i_2_n_10 ),
        .Q(o_count_1_reg_235_reg[2]),
        .R(1'b0));
  FDRE \o_count_1_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[0]_i_2_n_9 ),
        .Q(o_count_1_reg_235_reg[3]),
        .R(1'b0));
  FDRE \o_count_1_reg_235_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[4]_i_1_n_12 ),
        .Q(o_count_1_reg_235_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_235_reg[4]_i_1 
       (.CI(\o_count_1_reg_235_reg[0]_i_2_n_5 ),
        .CO({\o_count_1_reg_235_reg[4]_i_1_n_5 ,\o_count_1_reg_235_reg[4]_i_1_n_6 ,\o_count_1_reg_235_reg[4]_i_1_n_7 ,\o_count_1_reg_235_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_235_reg[4]_i_1_n_9 ,\o_count_1_reg_235_reg[4]_i_1_n_10 ,\o_count_1_reg_235_reg[4]_i_1_n_11 ,\o_count_1_reg_235_reg[4]_i_1_n_12 }),
        .S({\o_count_1_reg_235[4]_i_2_n_5 ,\o_count_1_reg_235[4]_i_3_n_5 ,\o_count_1_reg_235[4]_i_4_n_5 ,\o_count_1_reg_235[4]_i_5_n_5 }));
  FDRE \o_count_1_reg_235_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[4]_i_1_n_11 ),
        .Q(o_count_1_reg_235_reg[5]),
        .R(1'b0));
  FDRE \o_count_1_reg_235_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[4]_i_1_n_10 ),
        .Q(o_count_1_reg_235_reg[6]),
        .R(1'b0));
  FDRE \o_count_1_reg_235_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[4]_i_1_n_9 ),
        .Q(o_count_1_reg_235_reg[7]),
        .R(1'b0));
  FDRE \o_count_1_reg_235_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[8]_i_1_n_12 ),
        .Q(o_count_1_reg_235_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_235_reg[8]_i_1 
       (.CI(\o_count_1_reg_235_reg[4]_i_1_n_5 ),
        .CO({\o_count_1_reg_235_reg[8]_i_1_n_5 ,\o_count_1_reg_235_reg[8]_i_1_n_6 ,\o_count_1_reg_235_reg[8]_i_1_n_7 ,\o_count_1_reg_235_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_235_reg[8]_i_1_n_9 ,\o_count_1_reg_235_reg[8]_i_1_n_10 ,\o_count_1_reg_235_reg[8]_i_1_n_11 ,\o_count_1_reg_235_reg[8]_i_1_n_12 }),
        .S({\o_count_1_reg_235[8]_i_2_n_5 ,\o_count_1_reg_235[8]_i_3_n_5 ,\o_count_1_reg_235[8]_i_4_n_5 ,\o_count_1_reg_235[8]_i_5_n_5 }));
  FDRE \o_count_1_reg_235_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_235[0]_i_1_n_5 ),
        .D(\o_count_1_reg_235_reg[8]_i_1_n_11 ),
        .Q(o_count_1_reg_235_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[0]_i_1 
       (.I0(indvars_iv10_reg_190[0]),
        .I1(add_ln20_2_reg_883[0]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[10]_i_1 
       (.I0(indvars_iv10_reg_190[10]),
        .I1(add_ln20_2_reg_883[10]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[11]_i_1 
       (.I0(indvars_iv10_reg_190[11]),
        .I1(add_ln20_2_reg_883[11]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[12]_i_1 
       (.I0(indvars_iv10_reg_190[12]),
        .I1(add_ln20_2_reg_883[12]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[13]_i_1 
       (.I0(indvars_iv10_reg_190[13]),
        .I1(add_ln20_2_reg_883[13]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[1]_i_1 
       (.I0(indvars_iv10_reg_190[1]),
        .I1(add_ln20_2_reg_883[1]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[2]_i_1 
       (.I0(indvars_iv10_reg_190[2]),
        .I1(add_ln20_2_reg_883[2]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[3]_i_1 
       (.I0(indvars_iv10_reg_190[3]),
        .I1(add_ln20_2_reg_883[3]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[4]_i_1 
       (.I0(indvars_iv10_reg_190[4]),
        .I1(add_ln20_2_reg_883[4]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[5]_i_1 
       (.I0(indvars_iv10_reg_190[5]),
        .I1(add_ln20_2_reg_883[5]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[6]_i_1 
       (.I0(indvars_iv10_reg_190[6]),
        .I1(add_ln20_2_reg_883[6]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[7]_i_1 
       (.I0(indvars_iv10_reg_190[7]),
        .I1(add_ln20_2_reg_883[7]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[8]_i_1 
       (.I0(indvars_iv10_reg_190[8]),
        .I1(add_ln20_2_reg_883[8]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_267[9]_i_1 
       (.I0(indvars_iv10_reg_190[9]),
        .I1(add_ln20_2_reg_883[9]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[9]));
  FDRE \o_count_2_reg_267_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[0]),
        .Q(o_count_2_reg_267[0]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[10]),
        .Q(o_count_2_reg_267[10]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[11]),
        .Q(o_count_2_reg_267[11]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[12]),
        .Q(o_count_2_reg_267[12]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[13]),
        .Q(o_count_2_reg_267[13]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[1]),
        .Q(o_count_2_reg_267[1]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[2]),
        .Q(o_count_2_reg_267[2]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[3]),
        .Q(o_count_2_reg_267[3]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[4]),
        .Q(o_count_2_reg_267[4]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[5]),
        .Q(o_count_2_reg_267[5]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[6]),
        .Q(o_count_2_reg_267[6]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[7]),
        .Q(o_count_2_reg_267[7]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[8]),
        .Q(o_count_2_reg_267[8]),
        .R(1'b0));
  FDRE \o_count_2_reg_267_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[9]),
        .Q(o_count_2_reg_267[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[0]_i_1 
       (.I0(o_count_7_reg_878_reg[0]),
        .I1(o_count_2_reg_267[0]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[10]_i_1 
       (.I0(o_count_7_reg_878_reg[10]),
        .I1(o_count_2_reg_267[10]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[11]_i_1 
       (.I0(o_count_7_reg_878_reg[11]),
        .I1(o_count_2_reg_267[11]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[12]_i_1 
       (.I0(o_count_7_reg_878_reg[12]),
        .I1(o_count_2_reg_267[12]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \o_count_3_reg_300[13]_i_1 
       (.I0(icmp_ln25_reg_864),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(Q),
        .I3(\add_ln30_reg_854[13]_i_1_n_5 ),
        .O(\o_count_3_reg_300[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[13]_i_2 
       (.I0(o_count_7_reg_878_reg[13]),
        .I1(o_count_2_reg_267[13]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[1]_i_1 
       (.I0(o_count_7_reg_878_reg[1]),
        .I1(o_count_2_reg_267[1]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[2]_i_1 
       (.I0(o_count_7_reg_878_reg[2]),
        .I1(o_count_2_reg_267[2]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[3]_i_1 
       (.I0(o_count_7_reg_878_reg[3]),
        .I1(o_count_2_reg_267[3]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[4]_i_1 
       (.I0(o_count_7_reg_878_reg[4]),
        .I1(o_count_2_reg_267[4]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[5]_i_1 
       (.I0(o_count_7_reg_878_reg[5]),
        .I1(o_count_2_reg_267[5]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[6]_i_1 
       (.I0(o_count_7_reg_878_reg[6]),
        .I1(o_count_2_reg_267[6]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[7]_i_1 
       (.I0(o_count_7_reg_878_reg[7]),
        .I1(o_count_2_reg_267[7]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[8]_i_1 
       (.I0(o_count_7_reg_878_reg[8]),
        .I1(o_count_2_reg_267[8]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_300[9]_i_1 
       (.I0(o_count_7_reg_878_reg[9]),
        .I1(o_count_2_reg_267[9]),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln25_reg_864),
        .O(\o_count_3_reg_300[9]_i_1_n_5 ));
  FDRE \o_count_3_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[0]_i_1_n_5 ),
        .Q(o_count_3_reg_300[0]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[10]_i_1_n_5 ),
        .Q(o_count_3_reg_300[10]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[11]_i_1_n_5 ),
        .Q(o_count_3_reg_300[11]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[12]_i_1_n_5 ),
        .Q(o_count_3_reg_300[12]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[13]_i_2_n_5 ),
        .Q(o_count_3_reg_300[13]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[1]_i_1_n_5 ),
        .Q(o_count_3_reg_300[1]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[2]_i_1_n_5 ),
        .Q(o_count_3_reg_300[2]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[3]_i_1_n_5 ),
        .Q(o_count_3_reg_300[3]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[4]_i_1_n_5 ),
        .Q(o_count_3_reg_300[4]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[5]_i_1_n_5 ),
        .Q(o_count_3_reg_300[5]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[6]_i_1_n_5 ),
        .Q(o_count_3_reg_300[6]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[7]_i_1_n_5 ),
        .Q(o_count_3_reg_300[7]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[8]_i_1_n_5 ),
        .Q(o_count_3_reg_300[8]),
        .R(1'b0));
  FDRE \o_count_3_reg_300_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_300[13]_i_1_n_5 ),
        .D(\o_count_3_reg_300[9]_i_1_n_5 ),
        .Q(o_count_3_reg_300[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \o_count_4_reg_321[0]_i_1 
       (.I0(icmp_ln34_fu_620_p2),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .O(\o_count_4_reg_321[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[0]_i_3 
       (.I0(o_count_4_reg_321_reg[0]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[0]),
        .O(\o_count_4_reg_321[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[0]_i_4 
       (.I0(o_count_4_reg_321_reg[3]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[3]),
        .O(\o_count_4_reg_321[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[0]_i_5 
       (.I0(o_count_4_reg_321_reg[2]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[2]),
        .O(\o_count_4_reg_321[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[0]_i_6 
       (.I0(o_count_4_reg_321_reg[1]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[1]),
        .O(\o_count_4_reg_321[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hA3AA)) 
    \o_count_4_reg_321[0]_i_7 
       (.I0(o_count_reg_256_reg[0]),
        .I1(o_count_4_reg_321_reg[0]),
        .I2(icmp_ln34_fu_620_p2),
        .I3(ap_CS_fsm_state10),
        .O(\o_count_4_reg_321[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[12]_i_2 
       (.I0(o_count_4_reg_321_reg[13]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[13]),
        .O(\o_count_4_reg_321[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[12]_i_3 
       (.I0(o_count_4_reg_321_reg[12]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[12]),
        .O(\o_count_4_reg_321[12]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[4]_i_2 
       (.I0(o_count_4_reg_321_reg[7]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[7]),
        .O(\o_count_4_reg_321[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[4]_i_3 
       (.I0(o_count_4_reg_321_reg[6]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[6]),
        .O(\o_count_4_reg_321[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[4]_i_4 
       (.I0(o_count_4_reg_321_reg[5]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[5]),
        .O(\o_count_4_reg_321[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[4]_i_5 
       (.I0(o_count_4_reg_321_reg[4]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[4]),
        .O(\o_count_4_reg_321[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[8]_i_2 
       (.I0(o_count_4_reg_321_reg[11]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[11]),
        .O(\o_count_4_reg_321[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[8]_i_3 
       (.I0(o_count_4_reg_321_reg[10]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[10]),
        .O(\o_count_4_reg_321[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[8]_i_4 
       (.I0(o_count_4_reg_321_reg[9]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[9]),
        .O(\o_count_4_reg_321[8]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_321[8]_i_5 
       (.I0(o_count_4_reg_321_reg[8]),
        .I1(ap_CS_fsm_state10),
        .I2(icmp_ln34_fu_620_p2),
        .I3(o_count_reg_256_reg[8]),
        .O(\o_count_4_reg_321[8]_i_5_n_5 ));
  FDRE \o_count_4_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[0]_i_2_n_12 ),
        .Q(o_count_4_reg_321_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_321_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_4_reg_321_reg[0]_i_2_n_5 ,\o_count_4_reg_321_reg[0]_i_2_n_6 ,\o_count_4_reg_321_reg[0]_i_2_n_7 ,\o_count_4_reg_321_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_4_reg_321[0]_i_3_n_5 }),
        .O({\o_count_4_reg_321_reg[0]_i_2_n_9 ,\o_count_4_reg_321_reg[0]_i_2_n_10 ,\o_count_4_reg_321_reg[0]_i_2_n_11 ,\o_count_4_reg_321_reg[0]_i_2_n_12 }),
        .S({\o_count_4_reg_321[0]_i_4_n_5 ,\o_count_4_reg_321[0]_i_5_n_5 ,\o_count_4_reg_321[0]_i_6_n_5 ,\o_count_4_reg_321[0]_i_7_n_5 }));
  FDRE \o_count_4_reg_321_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[8]_i_1_n_10 ),
        .Q(o_count_4_reg_321_reg[10]),
        .R(1'b0));
  FDRE \o_count_4_reg_321_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[8]_i_1_n_9 ),
        .Q(o_count_4_reg_321_reg[11]),
        .R(1'b0));
  FDRE \o_count_4_reg_321_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[12]_i_1_n_12 ),
        .Q(o_count_4_reg_321_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_321_reg[12]_i_1 
       (.CI(\o_count_4_reg_321_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_4_reg_321_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_4_reg_321_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_4_reg_321_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_4_reg_321_reg[12]_i_1_n_11 ,\o_count_4_reg_321_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_4_reg_321[12]_i_2_n_5 ,\o_count_4_reg_321[12]_i_3_n_5 }));
  FDRE \o_count_4_reg_321_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[12]_i_1_n_11 ),
        .Q(o_count_4_reg_321_reg[13]),
        .R(1'b0));
  FDRE \o_count_4_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[0]_i_2_n_11 ),
        .Q(o_count_4_reg_321_reg[1]),
        .R(1'b0));
  FDRE \o_count_4_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[0]_i_2_n_10 ),
        .Q(o_count_4_reg_321_reg[2]),
        .R(1'b0));
  FDRE \o_count_4_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[0]_i_2_n_9 ),
        .Q(o_count_4_reg_321_reg[3]),
        .R(1'b0));
  FDRE \o_count_4_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[4]_i_1_n_12 ),
        .Q(o_count_4_reg_321_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_321_reg[4]_i_1 
       (.CI(\o_count_4_reg_321_reg[0]_i_2_n_5 ),
        .CO({\o_count_4_reg_321_reg[4]_i_1_n_5 ,\o_count_4_reg_321_reg[4]_i_1_n_6 ,\o_count_4_reg_321_reg[4]_i_1_n_7 ,\o_count_4_reg_321_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_4_reg_321_reg[4]_i_1_n_9 ,\o_count_4_reg_321_reg[4]_i_1_n_10 ,\o_count_4_reg_321_reg[4]_i_1_n_11 ,\o_count_4_reg_321_reg[4]_i_1_n_12 }),
        .S({\o_count_4_reg_321[4]_i_2_n_5 ,\o_count_4_reg_321[4]_i_3_n_5 ,\o_count_4_reg_321[4]_i_4_n_5 ,\o_count_4_reg_321[4]_i_5_n_5 }));
  FDRE \o_count_4_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[4]_i_1_n_11 ),
        .Q(o_count_4_reg_321_reg[5]),
        .R(1'b0));
  FDRE \o_count_4_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[4]_i_1_n_10 ),
        .Q(o_count_4_reg_321_reg[6]),
        .R(1'b0));
  FDRE \o_count_4_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[4]_i_1_n_9 ),
        .Q(o_count_4_reg_321_reg[7]),
        .R(1'b0));
  FDRE \o_count_4_reg_321_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[8]_i_1_n_12 ),
        .Q(o_count_4_reg_321_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_321_reg[8]_i_1 
       (.CI(\o_count_4_reg_321_reg[4]_i_1_n_5 ),
        .CO({\o_count_4_reg_321_reg[8]_i_1_n_5 ,\o_count_4_reg_321_reg[8]_i_1_n_6 ,\o_count_4_reg_321_reg[8]_i_1_n_7 ,\o_count_4_reg_321_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_4_reg_321_reg[8]_i_1_n_9 ,\o_count_4_reg_321_reg[8]_i_1_n_10 ,\o_count_4_reg_321_reg[8]_i_1_n_11 ,\o_count_4_reg_321_reg[8]_i_1_n_12 }),
        .S({\o_count_4_reg_321[8]_i_2_n_5 ,\o_count_4_reg_321[8]_i_3_n_5 ,\o_count_4_reg_321[8]_i_4_n_5 ,\o_count_4_reg_321[8]_i_5_n_5 }));
  FDRE \o_count_4_reg_321_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_321[0]_i_1_n_5 ),
        .D(\o_count_4_reg_321_reg[8]_i_1_n_11 ),
        .Q(o_count_4_reg_321_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \o_count_5_reg_331[0]_i_1 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_NS_fsm11_out),
        .O(\o_count_5_reg_331[0]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[0]_i_3 
       (.I0(o_count_5_reg_331_reg[0]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[0]),
        .O(\o_count_5_reg_331[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[0]_i_4 
       (.I0(o_count_5_reg_331_reg[3]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[3]),
        .O(\o_count_5_reg_331[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[0]_i_5 
       (.I0(o_count_5_reg_331_reg[2]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[2]),
        .O(\o_count_5_reg_331[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[0]_i_6 
       (.I0(o_count_5_reg_331_reg[1]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[1]),
        .O(\o_count_5_reg_331[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \o_count_5_reg_331[0]_i_7 
       (.I0(add_ln23_1_reg_839[0]),
        .I1(o_count_5_reg_331_reg[0]),
        .I2(ap_NS_fsm18_out),
        .O(\o_count_5_reg_331[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[12]_i_2 
       (.I0(o_count_5_reg_331_reg[13]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[13]),
        .O(\o_count_5_reg_331[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[12]_i_3 
       (.I0(o_count_5_reg_331_reg[12]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[12]),
        .O(\o_count_5_reg_331[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[4]_i_2 
       (.I0(o_count_5_reg_331_reg[7]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[7]),
        .O(\o_count_5_reg_331[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[4]_i_3 
       (.I0(o_count_5_reg_331_reg[6]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[6]),
        .O(\o_count_5_reg_331[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[4]_i_4 
       (.I0(o_count_5_reg_331_reg[5]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[5]),
        .O(\o_count_5_reg_331[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[4]_i_5 
       (.I0(o_count_5_reg_331_reg[4]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[4]),
        .O(\o_count_5_reg_331[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[8]_i_2 
       (.I0(o_count_5_reg_331_reg[11]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[11]),
        .O(\o_count_5_reg_331[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[8]_i_3 
       (.I0(o_count_5_reg_331_reg[10]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[10]),
        .O(\o_count_5_reg_331[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[8]_i_4 
       (.I0(o_count_5_reg_331_reg[9]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[9]),
        .O(\o_count_5_reg_331[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_331[8]_i_5 
       (.I0(o_count_5_reg_331_reg[8]),
        .I1(ap_NS_fsm18_out),
        .I2(add_ln23_1_reg_839[8]),
        .O(\o_count_5_reg_331[8]_i_5_n_5 ));
  FDRE \o_count_5_reg_331_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[0]_i_2_n_12 ),
        .Q(o_count_5_reg_331_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_331_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_5_reg_331_reg[0]_i_2_n_5 ,\o_count_5_reg_331_reg[0]_i_2_n_6 ,\o_count_5_reg_331_reg[0]_i_2_n_7 ,\o_count_5_reg_331_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_5_reg_331[0]_i_3_n_5 }),
        .O({\o_count_5_reg_331_reg[0]_i_2_n_9 ,\o_count_5_reg_331_reg[0]_i_2_n_10 ,\o_count_5_reg_331_reg[0]_i_2_n_11 ,\o_count_5_reg_331_reg[0]_i_2_n_12 }),
        .S({\o_count_5_reg_331[0]_i_4_n_5 ,\o_count_5_reg_331[0]_i_5_n_5 ,\o_count_5_reg_331[0]_i_6_n_5 ,\o_count_5_reg_331[0]_i_7_n_5 }));
  FDRE \o_count_5_reg_331_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[8]_i_1_n_10 ),
        .Q(o_count_5_reg_331_reg[10]),
        .R(1'b0));
  FDRE \o_count_5_reg_331_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[8]_i_1_n_9 ),
        .Q(o_count_5_reg_331_reg[11]),
        .R(1'b0));
  FDRE \o_count_5_reg_331_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[12]_i_1_n_12 ),
        .Q(o_count_5_reg_331_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_331_reg[12]_i_1 
       (.CI(\o_count_5_reg_331_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_5_reg_331_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_5_reg_331_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_5_reg_331_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_5_reg_331_reg[12]_i_1_n_11 ,\o_count_5_reg_331_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_5_reg_331[12]_i_2_n_5 ,\o_count_5_reg_331[12]_i_3_n_5 }));
  FDRE \o_count_5_reg_331_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[12]_i_1_n_11 ),
        .Q(o_count_5_reg_331_reg[13]),
        .R(1'b0));
  FDRE \o_count_5_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[0]_i_2_n_11 ),
        .Q(o_count_5_reg_331_reg[1]),
        .R(1'b0));
  FDRE \o_count_5_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[0]_i_2_n_10 ),
        .Q(o_count_5_reg_331_reg[2]),
        .R(1'b0));
  FDRE \o_count_5_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[0]_i_2_n_9 ),
        .Q(o_count_5_reg_331_reg[3]),
        .R(1'b0));
  FDRE \o_count_5_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[4]_i_1_n_12 ),
        .Q(o_count_5_reg_331_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_331_reg[4]_i_1 
       (.CI(\o_count_5_reg_331_reg[0]_i_2_n_5 ),
        .CO({\o_count_5_reg_331_reg[4]_i_1_n_5 ,\o_count_5_reg_331_reg[4]_i_1_n_6 ,\o_count_5_reg_331_reg[4]_i_1_n_7 ,\o_count_5_reg_331_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_331_reg[4]_i_1_n_9 ,\o_count_5_reg_331_reg[4]_i_1_n_10 ,\o_count_5_reg_331_reg[4]_i_1_n_11 ,\o_count_5_reg_331_reg[4]_i_1_n_12 }),
        .S({\o_count_5_reg_331[4]_i_2_n_5 ,\o_count_5_reg_331[4]_i_3_n_5 ,\o_count_5_reg_331[4]_i_4_n_5 ,\o_count_5_reg_331[4]_i_5_n_5 }));
  FDRE \o_count_5_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[4]_i_1_n_11 ),
        .Q(o_count_5_reg_331_reg[5]),
        .R(1'b0));
  FDRE \o_count_5_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[4]_i_1_n_10 ),
        .Q(o_count_5_reg_331_reg[6]),
        .R(1'b0));
  FDRE \o_count_5_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[4]_i_1_n_9 ),
        .Q(o_count_5_reg_331_reg[7]),
        .R(1'b0));
  FDRE \o_count_5_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[8]_i_1_n_12 ),
        .Q(o_count_5_reg_331_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_331_reg[8]_i_1 
       (.CI(\o_count_5_reg_331_reg[4]_i_1_n_5 ),
        .CO({\o_count_5_reg_331_reg[8]_i_1_n_5 ,\o_count_5_reg_331_reg[8]_i_1_n_6 ,\o_count_5_reg_331_reg[8]_i_1_n_7 ,\o_count_5_reg_331_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_331_reg[8]_i_1_n_9 ,\o_count_5_reg_331_reg[8]_i_1_n_10 ,\o_count_5_reg_331_reg[8]_i_1_n_11 ,\o_count_5_reg_331_reg[8]_i_1_n_12 }),
        .S({\o_count_5_reg_331[8]_i_2_n_5 ,\o_count_5_reg_331[8]_i_3_n_5 ,\o_count_5_reg_331[8]_i_4_n_5 ,\o_count_5_reg_331[8]_i_5_n_5 }));
  FDRE \o_count_5_reg_331_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_331[0]_i_1_n_5 ),
        .D(\o_count_5_reg_331_reg[8]_i_1_n_11 ),
        .Q(o_count_5_reg_331_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \o_count_7_reg_878[0]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_condition_pp1_exit_iter0_state7),
        .O(i_count_2_reg_3111));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[0]_i_3 
       (.I0(o_count_7_reg_878_reg[3]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[3]),
        .O(\o_count_7_reg_878[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[0]_i_4 
       (.I0(o_count_7_reg_878_reg[2]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[2]),
        .O(\o_count_7_reg_878[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[0]_i_5 
       (.I0(o_count_7_reg_878_reg[1]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[1]),
        .O(\o_count_7_reg_878[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \o_count_7_reg_878[0]_i_6 
       (.I0(o_count_3_reg_300[0]),
        .I1(icmp_ln25_reg_864),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q),
        .I4(o_count_7_reg_878_reg[0]),
        .O(\o_count_7_reg_878[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[12]_i_2 
       (.I0(o_count_7_reg_878_reg[13]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[13]),
        .O(\o_count_7_reg_878[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[12]_i_3 
       (.I0(o_count_7_reg_878_reg[12]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[12]),
        .O(\o_count_7_reg_878[12]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[4]_i_2 
       (.I0(o_count_7_reg_878_reg[7]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[7]),
        .O(\o_count_7_reg_878[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[4]_i_3 
       (.I0(o_count_7_reg_878_reg[6]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[6]),
        .O(\o_count_7_reg_878[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[4]_i_4 
       (.I0(o_count_7_reg_878_reg[5]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[5]),
        .O(\o_count_7_reg_878[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[4]_i_5 
       (.I0(o_count_7_reg_878_reg[4]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[4]),
        .O(\o_count_7_reg_878[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[8]_i_2 
       (.I0(o_count_7_reg_878_reg[11]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[11]),
        .O(\o_count_7_reg_878[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[8]_i_3 
       (.I0(o_count_7_reg_878_reg[10]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[10]),
        .O(\o_count_7_reg_878[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[8]_i_4 
       (.I0(o_count_7_reg_878_reg[9]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[9]),
        .O(\o_count_7_reg_878[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_7_reg_878[8]_i_5 
       (.I0(o_count_7_reg_878_reg[8]),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln25_reg_864),
        .I4(o_count_3_reg_300[8]),
        .O(\o_count_7_reg_878[8]_i_5_n_5 ));
  FDRE \o_count_7_reg_878_reg[0] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[0]_i_2_n_12 ),
        .Q(o_count_7_reg_878_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_7_reg_878_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_7_reg_878_reg[0]_i_2_n_5 ,\o_count_7_reg_878_reg[0]_i_2_n_6 ,\o_count_7_reg_878_reg[0]_i_2_n_7 ,\o_count_7_reg_878_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_count_7_reg_878_reg[0]_i_2_n_9 ,\o_count_7_reg_878_reg[0]_i_2_n_10 ,\o_count_7_reg_878_reg[0]_i_2_n_11 ,\o_count_7_reg_878_reg[0]_i_2_n_12 }),
        .S({\o_count_7_reg_878[0]_i_3_n_5 ,\o_count_7_reg_878[0]_i_4_n_5 ,\o_count_7_reg_878[0]_i_5_n_5 ,\o_count_7_reg_878[0]_i_6_n_5 }));
  FDRE \o_count_7_reg_878_reg[10] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[8]_i_1_n_10 ),
        .Q(o_count_7_reg_878_reg[10]),
        .R(1'b0));
  FDRE \o_count_7_reg_878_reg[11] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[8]_i_1_n_9 ),
        .Q(o_count_7_reg_878_reg[11]),
        .R(1'b0));
  FDRE \o_count_7_reg_878_reg[12] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[12]_i_1_n_12 ),
        .Q(o_count_7_reg_878_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_7_reg_878_reg[12]_i_1 
       (.CI(\o_count_7_reg_878_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_7_reg_878_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_7_reg_878_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_7_reg_878_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_7_reg_878_reg[12]_i_1_n_11 ,\o_count_7_reg_878_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_7_reg_878[12]_i_2_n_5 ,\o_count_7_reg_878[12]_i_3_n_5 }));
  FDRE \o_count_7_reg_878_reg[13] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[12]_i_1_n_11 ),
        .Q(o_count_7_reg_878_reg[13]),
        .R(1'b0));
  FDRE \o_count_7_reg_878_reg[1] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[0]_i_2_n_11 ),
        .Q(o_count_7_reg_878_reg[1]),
        .R(1'b0));
  FDRE \o_count_7_reg_878_reg[2] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[0]_i_2_n_10 ),
        .Q(o_count_7_reg_878_reg[2]),
        .R(1'b0));
  FDRE \o_count_7_reg_878_reg[3] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[0]_i_2_n_9 ),
        .Q(o_count_7_reg_878_reg[3]),
        .R(1'b0));
  FDRE \o_count_7_reg_878_reg[4] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[4]_i_1_n_12 ),
        .Q(o_count_7_reg_878_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_7_reg_878_reg[4]_i_1 
       (.CI(\o_count_7_reg_878_reg[0]_i_2_n_5 ),
        .CO({\o_count_7_reg_878_reg[4]_i_1_n_5 ,\o_count_7_reg_878_reg[4]_i_1_n_6 ,\o_count_7_reg_878_reg[4]_i_1_n_7 ,\o_count_7_reg_878_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_7_reg_878_reg[4]_i_1_n_9 ,\o_count_7_reg_878_reg[4]_i_1_n_10 ,\o_count_7_reg_878_reg[4]_i_1_n_11 ,\o_count_7_reg_878_reg[4]_i_1_n_12 }),
        .S({\o_count_7_reg_878[4]_i_2_n_5 ,\o_count_7_reg_878[4]_i_3_n_5 ,\o_count_7_reg_878[4]_i_4_n_5 ,\o_count_7_reg_878[4]_i_5_n_5 }));
  FDRE \o_count_7_reg_878_reg[5] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[4]_i_1_n_11 ),
        .Q(o_count_7_reg_878_reg[5]),
        .R(1'b0));
  FDRE \o_count_7_reg_878_reg[6] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[4]_i_1_n_10 ),
        .Q(o_count_7_reg_878_reg[6]),
        .R(1'b0));
  FDRE \o_count_7_reg_878_reg[7] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[4]_i_1_n_9 ),
        .Q(o_count_7_reg_878_reg[7]),
        .R(1'b0));
  FDRE \o_count_7_reg_878_reg[8] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[8]_i_1_n_12 ),
        .Q(o_count_7_reg_878_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_7_reg_878_reg[8]_i_1 
       (.CI(\o_count_7_reg_878_reg[4]_i_1_n_5 ),
        .CO({\o_count_7_reg_878_reg[8]_i_1_n_5 ,\o_count_7_reg_878_reg[8]_i_1_n_6 ,\o_count_7_reg_878_reg[8]_i_1_n_7 ,\o_count_7_reg_878_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_7_reg_878_reg[8]_i_1_n_9 ,\o_count_7_reg_878_reg[8]_i_1_n_10 ,\o_count_7_reg_878_reg[8]_i_1_n_11 ,\o_count_7_reg_878_reg[8]_i_1_n_12 }),
        .S({\o_count_7_reg_878[8]_i_2_n_5 ,\o_count_7_reg_878[8]_i_3_n_5 ,\o_count_7_reg_878[8]_i_4_n_5 ,\o_count_7_reg_878[8]_i_5_n_5 }));
  FDRE \o_count_7_reg_878_reg[9] 
       (.C(ap_clk),
        .CE(i_count_2_reg_3111),
        .D(\o_count_7_reg_878_reg[8]_i_1_n_11 ),
        .Q(o_count_7_reg_878_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_256[0]_i_2 
       (.I0(A[3]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_reg_256[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_256[0]_i_3 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_reg_256[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_256[0]_i_4 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_reg_256[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_256[0]_i_5 
       (.I0(A[0]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_reg_256[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_256[0]_i_6 
       (.I0(A[3]),
        .I1(o_count_reg_256_reg[3]),
        .I2(ap_CS_fsm_state5),
        .I3(\phi_ln13_reg_180_reg_n_5_[3] ),
        .O(\o_count_reg_256[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_256[0]_i_7 
       (.I0(A[2]),
        .I1(o_count_reg_256_reg[2]),
        .I2(ap_CS_fsm_state5),
        .I3(\phi_ln13_reg_180_reg_n_5_[2] ),
        .O(\o_count_reg_256[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_256[0]_i_8 
       (.I0(A[2]),
        .I1(o_count_reg_256_reg[1]),
        .I2(ap_CS_fsm_state5),
        .I3(\phi_ln13_reg_180_reg_n_5_[1] ),
        .O(\o_count_reg_256[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_256[0]_i_9 
       (.I0(A[0]),
        .I1(o_count_reg_256_reg[0]),
        .I2(ap_CS_fsm_state5),
        .I3(\phi_ln13_reg_180_reg_n_5_[0] ),
        .O(\o_count_reg_256[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_256[12]_i_2 
       (.I0(\phi_ln13_reg_180_reg_n_5_[13] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_256_reg[13]),
        .O(\o_count_reg_256[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_256[12]_i_3 
       (.I0(\phi_ln13_reg_180_reg_n_5_[12] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_256_reg[12]),
        .O(\o_count_reg_256[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_256[4]_i_2 
       (.I0(A[4]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_reg_256[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_256[4]_i_3 
       (.I0(\phi_ln13_reg_180_reg_n_5_[7] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_256_reg[7]),
        .O(\o_count_reg_256[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_256[4]_i_4 
       (.I0(\phi_ln13_reg_180_reg_n_5_[6] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_256_reg[6]),
        .O(\o_count_reg_256[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_256[4]_i_5 
       (.I0(\phi_ln13_reg_180_reg_n_5_[5] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_256_reg[5]),
        .O(\o_count_reg_256[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_256[4]_i_6 
       (.I0(A[4]),
        .I1(o_count_reg_256_reg[4]),
        .I2(ap_CS_fsm_state5),
        .I3(\phi_ln13_reg_180_reg_n_5_[4] ),
        .O(\o_count_reg_256[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_256[8]_i_2 
       (.I0(\phi_ln13_reg_180_reg_n_5_[11] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_256_reg[11]),
        .O(\o_count_reg_256[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_256[8]_i_3 
       (.I0(\phi_ln13_reg_180_reg_n_5_[10] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_256_reg[10]),
        .O(\o_count_reg_256[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_256[8]_i_4 
       (.I0(\phi_ln13_reg_180_reg_n_5_[9] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_256_reg[9]),
        .O(\o_count_reg_256[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_256[8]_i_5 
       (.I0(\phi_ln13_reg_180_reg_n_5_[8] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_256_reg[8]),
        .O(\o_count_reg_256[8]_i_5_n_5 ));
  FDRE \o_count_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[0]_i_1_n_12 ),
        .Q(o_count_reg_256_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_reg_256_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\o_count_reg_256_reg[0]_i_1_n_5 ,\o_count_reg_256_reg[0]_i_1_n_6 ,\o_count_reg_256_reg[0]_i_1_n_7 ,\o_count_reg_256_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\o_count_reg_256[0]_i_2_n_5 ,\o_count_reg_256[0]_i_3_n_5 ,\o_count_reg_256[0]_i_4_n_5 ,\o_count_reg_256[0]_i_5_n_5 }),
        .O({\o_count_reg_256_reg[0]_i_1_n_9 ,\o_count_reg_256_reg[0]_i_1_n_10 ,\o_count_reg_256_reg[0]_i_1_n_11 ,\o_count_reg_256_reg[0]_i_1_n_12 }),
        .S({\o_count_reg_256[0]_i_6_n_5 ,\o_count_reg_256[0]_i_7_n_5 ,\o_count_reg_256[0]_i_8_n_5 ,\o_count_reg_256[0]_i_9_n_5 }));
  FDRE \o_count_reg_256_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[8]_i_1_n_10 ),
        .Q(o_count_reg_256_reg[10]),
        .R(1'b0));
  FDRE \o_count_reg_256_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[8]_i_1_n_9 ),
        .Q(o_count_reg_256_reg[11]),
        .R(1'b0));
  FDRE \o_count_reg_256_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[12]_i_1_n_12 ),
        .Q(o_count_reg_256_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_reg_256_reg[12]_i_1 
       (.CI(\o_count_reg_256_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_reg_256_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_reg_256_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_reg_256_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_reg_256_reg[12]_i_1_n_11 ,\o_count_reg_256_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_reg_256[12]_i_2_n_5 ,\o_count_reg_256[12]_i_3_n_5 }));
  FDRE \o_count_reg_256_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[12]_i_1_n_11 ),
        .Q(o_count_reg_256_reg[13]),
        .R(1'b0));
  FDRE \o_count_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[0]_i_1_n_11 ),
        .Q(o_count_reg_256_reg[1]),
        .R(1'b0));
  FDRE \o_count_reg_256_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[0]_i_1_n_10 ),
        .Q(o_count_reg_256_reg[2]),
        .R(1'b0));
  FDRE \o_count_reg_256_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[0]_i_1_n_9 ),
        .Q(o_count_reg_256_reg[3]),
        .R(1'b0));
  FDRE \o_count_reg_256_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[4]_i_1_n_12 ),
        .Q(o_count_reg_256_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_reg_256_reg[4]_i_1 
       (.CI(\o_count_reg_256_reg[0]_i_1_n_5 ),
        .CO({\o_count_reg_256_reg[4]_i_1_n_5 ,\o_count_reg_256_reg[4]_i_1_n_6 ,\o_count_reg_256_reg[4]_i_1_n_7 ,\o_count_reg_256_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_reg_256[4]_i_2_n_5 }),
        .O({\o_count_reg_256_reg[4]_i_1_n_9 ,\o_count_reg_256_reg[4]_i_1_n_10 ,\o_count_reg_256_reg[4]_i_1_n_11 ,\o_count_reg_256_reg[4]_i_1_n_12 }),
        .S({\o_count_reg_256[4]_i_3_n_5 ,\o_count_reg_256[4]_i_4_n_5 ,\o_count_reg_256[4]_i_5_n_5 ,\o_count_reg_256[4]_i_6_n_5 }));
  FDRE \o_count_reg_256_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[4]_i_1_n_11 ),
        .Q(o_count_reg_256_reg[5]),
        .R(1'b0));
  FDRE \o_count_reg_256_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[4]_i_1_n_10 ),
        .Q(o_count_reg_256_reg[6]),
        .R(1'b0));
  FDRE \o_count_reg_256_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[4]_i_1_n_9 ),
        .Q(o_count_reg_256_reg[7]),
        .R(1'b0));
  FDRE \o_count_reg_256_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[8]_i_1_n_12 ),
        .Q(o_count_reg_256_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_reg_256_reg[8]_i_1 
       (.CI(\o_count_reg_256_reg[4]_i_1_n_5 ),
        .CO({\o_count_reg_256_reg[8]_i_1_n_5 ,\o_count_reg_256_reg[8]_i_1_n_6 ,\o_count_reg_256_reg[8]_i_1_n_7 ,\o_count_reg_256_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_reg_256_reg[8]_i_1_n_9 ,\o_count_reg_256_reg[8]_i_1_n_10 ,\o_count_reg_256_reg[8]_i_1_n_11 ,\o_count_reg_256_reg[8]_i_1_n_12 }),
        .S({\o_count_reg_256[8]_i_2_n_5 ,\o_count_reg_256[8]_i_3_n_5 ,\o_count_reg_256[8]_i_4_n_5 ,\o_count_reg_256[8]_i_5_n_5 }));
  FDRE \o_count_reg_256_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_256_reg[8]_i_1_n_11 ),
        .Q(o_count_reg_256_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_reg_775[1]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .O(empty_24_fu_423_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_cast5_reg_775[2]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .O(empty_24_fu_423_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_cast5_reg_775[3]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .I2(empty_25_reg_733[3]),
        .O(empty_24_fu_423_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_cast5_reg_775[4]_i_1 
       (.I0(empty_25_reg_733[1]),
        .I1(empty_25_reg_733[0]),
        .I2(empty_25_reg_733[3]),
        .I3(empty_25_reg_733[4]),
        .O(empty_24_fu_423_p2[4]));
  FDRE \p_cast5_reg_775_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_24_fu_423_p2[1]),
        .Q(p_cast5_reg_775_reg[1]),
        .R(1'b0));
  FDRE \p_cast5_reg_775_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_24_fu_423_p2[2]),
        .Q(p_cast5_reg_775_reg[2]),
        .R(1'b0));
  FDRE \p_cast5_reg_775_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_24_fu_423_p2[3]),
        .Q(p_cast5_reg_775_reg[3]),
        .R(1'b0));
  FDRE \p_cast5_reg_775_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_24_fu_423_p2[4]),
        .Q(p_cast5_reg_775_reg[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_cast9_reg_765[0]_i_1 
       (.I0(empty_25_reg_733[0]),
        .O(data[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast9_reg_765[1]_i_1 
       (.I0(empty_25_reg_733[1]),
        .I1(empty_25_reg_733[0]),
        .O(data[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_cast9_reg_765[2]_i_1 
       (.I0(empty_25_reg_733[1]),
        .I1(empty_25_reg_733[0]),
        .O(data[2]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \p_cast9_reg_765[3]_i_1 
       (.I0(empty_25_reg_733[1]),
        .I1(empty_25_reg_733[0]),
        .I2(empty_25_reg_733[3]),
        .O(data[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \p_cast9_reg_765[4]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .I2(empty_25_reg_733[3]),
        .I3(empty_25_reg_733[4]),
        .O(data[4]));
  FDRE \p_cast9_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[0]),
        .Q(p_cast9_reg_765[0]),
        .R(1'b0));
  FDRE \p_cast9_reg_765_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[1]),
        .Q(p_cast9_reg_765[1]),
        .R(1'b0));
  FDRE \p_cast9_reg_765_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[2]),
        .Q(p_cast9_reg_765[2]),
        .R(1'b0));
  FDRE \p_cast9_reg_765_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[3]),
        .Q(p_cast9_reg_765[3]),
        .R(1'b0));
  FDRE \p_cast9_reg_765_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[4]),
        .Q(p_cast9_reg_765[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_1_reg_245[0]_i_2 
       (.I0(A[3]),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_1_reg_245[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_1_reg_245[0]_i_3 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_1_reg_245[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_1_reg_245[0]_i_4 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_1_reg_245[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_1_reg_245[0]_i_5 
       (.I0(A[0]),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_1_reg_245[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_1_reg_245[0]_i_6 
       (.I0(A[3]),
        .I1(phi_ln13_1_reg_245_reg[3]),
        .I2(ap_CS_fsm_state5),
        .I3(indvars_iv1_reg_170[3]),
        .O(\phi_ln13_1_reg_245[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_1_reg_245[0]_i_7 
       (.I0(A[2]),
        .I1(phi_ln13_1_reg_245_reg[2]),
        .I2(ap_CS_fsm_state5),
        .I3(indvars_iv1_reg_170[2]),
        .O(\phi_ln13_1_reg_245[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_1_reg_245[0]_i_8 
       (.I0(A[2]),
        .I1(phi_ln13_1_reg_245_reg[1]),
        .I2(ap_CS_fsm_state5),
        .I3(indvars_iv1_reg_170[1]),
        .O(\phi_ln13_1_reg_245[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_1_reg_245[0]_i_9 
       (.I0(A[0]),
        .I1(phi_ln13_1_reg_245_reg[0]),
        .I2(ap_CS_fsm_state5),
        .I3(indvars_iv1_reg_170[0]),
        .O(\phi_ln13_1_reg_245[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_245[12]_i_2 
       (.I0(indvars_iv1_reg_170[13]),
        .I1(ap_CS_fsm_state5),
        .I2(phi_ln13_1_reg_245_reg[13]),
        .O(\phi_ln13_1_reg_245[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_245[12]_i_3 
       (.I0(indvars_iv1_reg_170[12]),
        .I1(ap_CS_fsm_state5),
        .I2(phi_ln13_1_reg_245_reg[12]),
        .O(\phi_ln13_1_reg_245[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln13_1_reg_245[4]_i_2 
       (.I0(A[4]),
        .I1(ap_CS_fsm_state5),
        .O(\phi_ln13_1_reg_245[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_245[4]_i_3 
       (.I0(indvars_iv1_reg_170[7]),
        .I1(ap_CS_fsm_state5),
        .I2(phi_ln13_1_reg_245_reg[7]),
        .O(\phi_ln13_1_reg_245[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_245[4]_i_4 
       (.I0(indvars_iv1_reg_170[6]),
        .I1(ap_CS_fsm_state5),
        .I2(phi_ln13_1_reg_245_reg[6]),
        .O(\phi_ln13_1_reg_245[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_245[4]_i_5 
       (.I0(indvars_iv1_reg_170[5]),
        .I1(ap_CS_fsm_state5),
        .I2(phi_ln13_1_reg_245_reg[5]),
        .O(\phi_ln13_1_reg_245[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln13_1_reg_245[4]_i_6 
       (.I0(A[4]),
        .I1(phi_ln13_1_reg_245_reg[4]),
        .I2(ap_CS_fsm_state5),
        .I3(indvars_iv1_reg_170[4]),
        .O(\phi_ln13_1_reg_245[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_245[8]_i_2 
       (.I0(indvars_iv1_reg_170[11]),
        .I1(ap_CS_fsm_state5),
        .I2(phi_ln13_1_reg_245_reg[11]),
        .O(\phi_ln13_1_reg_245[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_245[8]_i_3 
       (.I0(indvars_iv1_reg_170[10]),
        .I1(ap_CS_fsm_state5),
        .I2(phi_ln13_1_reg_245_reg[10]),
        .O(\phi_ln13_1_reg_245[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_245[8]_i_4 
       (.I0(indvars_iv1_reg_170[9]),
        .I1(ap_CS_fsm_state5),
        .I2(phi_ln13_1_reg_245_reg[9]),
        .O(\phi_ln13_1_reg_245[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln13_1_reg_245[8]_i_5 
       (.I0(indvars_iv1_reg_170[8]),
        .I1(ap_CS_fsm_state5),
        .I2(phi_ln13_1_reg_245_reg[8]),
        .O(\phi_ln13_1_reg_245[8]_i_5_n_5 ));
  FDRE \phi_ln13_1_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[0]_i_1_n_12 ),
        .Q(phi_ln13_1_reg_245_reg[0]),
        .R(1'b0));
  CARRY4 \phi_ln13_1_reg_245_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\phi_ln13_1_reg_245_reg[0]_i_1_n_5 ,\phi_ln13_1_reg_245_reg[0]_i_1_n_6 ,\phi_ln13_1_reg_245_reg[0]_i_1_n_7 ,\phi_ln13_1_reg_245_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\phi_ln13_1_reg_245[0]_i_2_n_5 ,\phi_ln13_1_reg_245[0]_i_3_n_5 ,\phi_ln13_1_reg_245[0]_i_4_n_5 ,\phi_ln13_1_reg_245[0]_i_5_n_5 }),
        .O({\phi_ln13_1_reg_245_reg[0]_i_1_n_9 ,\phi_ln13_1_reg_245_reg[0]_i_1_n_10 ,\phi_ln13_1_reg_245_reg[0]_i_1_n_11 ,\phi_ln13_1_reg_245_reg[0]_i_1_n_12 }),
        .S({\phi_ln13_1_reg_245[0]_i_6_n_5 ,\phi_ln13_1_reg_245[0]_i_7_n_5 ,\phi_ln13_1_reg_245[0]_i_8_n_5 ,\phi_ln13_1_reg_245[0]_i_9_n_5 }));
  FDRE \phi_ln13_1_reg_245_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[8]_i_1_n_10 ),
        .Q(phi_ln13_1_reg_245_reg[10]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_245_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[8]_i_1_n_9 ),
        .Q(phi_ln13_1_reg_245_reg[11]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_245_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[12]_i_1_n_12 ),
        .Q(phi_ln13_1_reg_245_reg[12]),
        .R(1'b0));
  CARRY4 \phi_ln13_1_reg_245_reg[12]_i_1 
       (.CI(\phi_ln13_1_reg_245_reg[8]_i_1_n_5 ),
        .CO({\NLW_phi_ln13_1_reg_245_reg[12]_i_1_CO_UNCONNECTED [3:1],\phi_ln13_1_reg_245_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_ln13_1_reg_245_reg[12]_i_1_O_UNCONNECTED [3:2],\phi_ln13_1_reg_245_reg[12]_i_1_n_11 ,\phi_ln13_1_reg_245_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\phi_ln13_1_reg_245[12]_i_2_n_5 ,\phi_ln13_1_reg_245[12]_i_3_n_5 }));
  FDRE \phi_ln13_1_reg_245_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[12]_i_1_n_11 ),
        .Q(phi_ln13_1_reg_245_reg[13]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[0]_i_1_n_11 ),
        .Q(phi_ln13_1_reg_245_reg[1]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[0]_i_1_n_10 ),
        .Q(phi_ln13_1_reg_245_reg[2]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[0]_i_1_n_9 ),
        .Q(phi_ln13_1_reg_245_reg[3]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[4]_i_1_n_12 ),
        .Q(phi_ln13_1_reg_245_reg[4]),
        .R(1'b0));
  CARRY4 \phi_ln13_1_reg_245_reg[4]_i_1 
       (.CI(\phi_ln13_1_reg_245_reg[0]_i_1_n_5 ),
        .CO({\phi_ln13_1_reg_245_reg[4]_i_1_n_5 ,\phi_ln13_1_reg_245_reg[4]_i_1_n_6 ,\phi_ln13_1_reg_245_reg[4]_i_1_n_7 ,\phi_ln13_1_reg_245_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\phi_ln13_1_reg_245[4]_i_2_n_5 }),
        .O({\phi_ln13_1_reg_245_reg[4]_i_1_n_9 ,\phi_ln13_1_reg_245_reg[4]_i_1_n_10 ,\phi_ln13_1_reg_245_reg[4]_i_1_n_11 ,\phi_ln13_1_reg_245_reg[4]_i_1_n_12 }),
        .S({\phi_ln13_1_reg_245[4]_i_3_n_5 ,\phi_ln13_1_reg_245[4]_i_4_n_5 ,\phi_ln13_1_reg_245[4]_i_5_n_5 ,\phi_ln13_1_reg_245[4]_i_6_n_5 }));
  FDRE \phi_ln13_1_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[4]_i_1_n_11 ),
        .Q(phi_ln13_1_reg_245_reg[5]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[4]_i_1_n_10 ),
        .Q(phi_ln13_1_reg_245_reg[6]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[4]_i_1_n_9 ),
        .Q(phi_ln13_1_reg_245_reg[7]),
        .R(1'b0));
  FDRE \phi_ln13_1_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[8]_i_1_n_12 ),
        .Q(phi_ln13_1_reg_245_reg[8]),
        .R(1'b0));
  CARRY4 \phi_ln13_1_reg_245_reg[8]_i_1 
       (.CI(\phi_ln13_1_reg_245_reg[4]_i_1_n_5 ),
        .CO({\phi_ln13_1_reg_245_reg[8]_i_1_n_5 ,\phi_ln13_1_reg_245_reg[8]_i_1_n_6 ,\phi_ln13_1_reg_245_reg[8]_i_1_n_7 ,\phi_ln13_1_reg_245_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln13_1_reg_245_reg[8]_i_1_n_9 ,\phi_ln13_1_reg_245_reg[8]_i_1_n_10 ,\phi_ln13_1_reg_245_reg[8]_i_1_n_11 ,\phi_ln13_1_reg_245_reg[8]_i_1_n_12 }),
        .S({\phi_ln13_1_reg_245[8]_i_2_n_5 ,\phi_ln13_1_reg_245[8]_i_3_n_5 ,\phi_ln13_1_reg_245[8]_i_4_n_5 ,\phi_ln13_1_reg_245[8]_i_5_n_5 }));
  FDRE \phi_ln13_1_reg_245_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_1_reg_245_reg[8]_i_1_n_11 ),
        .Q(phi_ln13_1_reg_245_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h99F0)) 
    \phi_ln13_reg_180[0]_i_1 
       (.I0(empty_25_reg_733[0]),
        .I1(ram_reg_7[6]),
        .I2(add_ln13_7_fu_673_p2[0]),
        .I3(ap_CS_fsm_state2),
        .O(\phi_ln13_reg_180[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_180[11]_i_2 
       (.I0(zext_ln13_6_reg_780[9]),
        .I1(\phi_ln13_reg_180_reg_n_5_[9] ),
        .O(\phi_ln13_reg_180[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_180[11]_i_3 
       (.I0(zext_ln13_6_reg_780[8]),
        .I1(\phi_ln13_reg_180_reg_n_5_[8] ),
        .O(\phi_ln13_reg_180[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h36C936C9FFFF0000)) 
    \phi_ln13_reg_180[1]_i_1 
       (.I0(ram_reg_7[6]),
        .I1(grp_padding2d_fix16_fu_515_input_height[1]),
        .I2(empty_25_reg_733[0]),
        .I3(empty_25_reg_733[1]),
        .I4(add_ln13_7_fu_673_p2[1]),
        .I5(ap_CS_fsm_state2),
        .O(\phi_ln13_reg_180[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3F7E3F7EFFFF0000)) 
    \phi_ln13_reg_180[2]_i_1 
       (.I0(ram_reg_7[6]),
        .I1(grp_padding2d_fix16_fu_515_input_height[1]),
        .I2(empty_25_reg_733[1]),
        .I3(empty_25_reg_733[0]),
        .I4(add_ln13_7_fu_673_p2[2]),
        .I5(ap_CS_fsm_state2),
        .O(\phi_ln13_reg_180[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h96699669FFFF0000)) 
    \phi_ln13_reg_180[3]_i_1 
       (.I0(\phi_ln13_reg_180[3]_i_2_n_5 ),
        .I1(ram_reg_7[6]),
        .I2(\phi_ln13_reg_180[3]_i_3_n_5 ),
        .I3(empty_25_reg_733[3]),
        .I4(add_ln13_7_fu_673_p2[3]),
        .I5(ap_CS_fsm_state2),
        .O(\phi_ln13_reg_180[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hBB99BB91)) 
    \phi_ln13_reg_180[3]_i_2 
       (.I0(empty_25_reg_733[1]),
        .I1(empty_25_reg_733[0]),
        .I2(ram_reg_7[3]),
        .I3(ram_reg_7[6]),
        .I4(ram_reg_7[8]),
        .O(\phi_ln13_reg_180[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \phi_ln13_reg_180[3]_i_3 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .O(\phi_ln13_reg_180[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h6969FF00)) 
    \phi_ln13_reg_180[4]_i_1 
       (.I0(\phi_ln13_reg_180[5]_i_2_n_5 ),
        .I1(grp_padding2d_fix16_fu_515_input_height[1]),
        .I2(data[4]),
        .I3(add_ln13_7_fu_673_p2[4]),
        .I4(ap_CS_fsm_state2),
        .O(\phi_ln13_reg_180[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hD4D4FF00)) 
    \phi_ln13_reg_180[5]_i_1 
       (.I0(grp_padding2d_fix16_fu_515_input_height[1]),
        .I1(data[4]),
        .I2(\phi_ln13_reg_180[5]_i_2_n_5 ),
        .I3(add_ln13_7_fu_673_p2[5]),
        .I4(ap_CS_fsm_state2),
        .O(\phi_ln13_reg_180[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h731D731D731D331D)) 
    \phi_ln13_reg_180[5]_i_2 
       (.I0(ram_reg_7[6]),
        .I1(empty_25_reg_733[3]),
        .I2(empty_25_reg_733[0]),
        .I3(empty_25_reg_733[1]),
        .I4(ram_reg_7[8]),
        .I5(ram_reg_7[3]),
        .O(\phi_ln13_reg_180[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_180[7]_i_10 
       (.I0(zext_ln13_6_reg_780[0]),
        .I1(\phi_ln13_reg_180_reg_n_5_[0] ),
        .O(\phi_ln13_reg_180[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_180[7]_i_3 
       (.I0(zext_ln13_6_reg_780[7]),
        .I1(\phi_ln13_reg_180_reg_n_5_[7] ),
        .O(\phi_ln13_reg_180[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_180[7]_i_4 
       (.I0(zext_ln13_6_reg_780[6]),
        .I1(\phi_ln13_reg_180_reg_n_5_[6] ),
        .O(\phi_ln13_reg_180[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_180[7]_i_5 
       (.I0(zext_ln13_6_reg_780[5]),
        .I1(\phi_ln13_reg_180_reg_n_5_[5] ),
        .O(\phi_ln13_reg_180[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_180[7]_i_6 
       (.I0(zext_ln13_6_reg_780[4]),
        .I1(\phi_ln13_reg_180_reg_n_5_[4] ),
        .O(\phi_ln13_reg_180[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_180[7]_i_7 
       (.I0(zext_ln13_6_reg_780[3]),
        .I1(\phi_ln13_reg_180_reg_n_5_[3] ),
        .O(\phi_ln13_reg_180[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_180[7]_i_8 
       (.I0(zext_ln13_6_reg_780[2]),
        .I1(\phi_ln13_reg_180_reg_n_5_[2] ),
        .O(\phi_ln13_reg_180[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_180[7]_i_9 
       (.I0(zext_ln13_6_reg_780[1]),
        .I1(\phi_ln13_reg_180_reg_n_5_[1] ),
        .O(\phi_ln13_reg_180[7]_i_9_n_5 ));
  FDRE \phi_ln13_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln13_reg_180[0]_i_1_n_5 ),
        .Q(\phi_ln13_reg_180_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_7_fu_673_p2[10]),
        .Q(\phi_ln13_reg_180_reg_n_5_[10] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln13_reg_180_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_7_fu_673_p2[11]),
        .Q(\phi_ln13_reg_180_reg_n_5_[11] ),
        .R(ap_CS_fsm_state2));
  CARRY4 \phi_ln13_reg_180_reg[11]_i_1 
       (.CI(\phi_ln13_reg_180_reg[7]_i_1_n_5 ),
        .CO({\phi_ln13_reg_180_reg[11]_i_1_n_5 ,\phi_ln13_reg_180_reg[11]_i_1_n_6 ,\phi_ln13_reg_180_reg[11]_i_1_n_7 ,\phi_ln13_reg_180_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln13_6_reg_780[9:8]}),
        .O(add_ln13_7_fu_673_p2[11:8]),
        .S({\phi_ln13_reg_180_reg_n_5_[11] ,\phi_ln13_reg_180_reg_n_5_[10] ,\phi_ln13_reg_180[11]_i_2_n_5 ,\phi_ln13_reg_180[11]_i_3_n_5 }));
  FDRE \phi_ln13_reg_180_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_7_fu_673_p2[12]),
        .Q(\phi_ln13_reg_180_reg_n_5_[12] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln13_reg_180_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_7_fu_673_p2[13]),
        .Q(\phi_ln13_reg_180_reg_n_5_[13] ),
        .R(ap_CS_fsm_state2));
  CARRY4 \phi_ln13_reg_180_reg[13]_i_1 
       (.CI(\phi_ln13_reg_180_reg[11]_i_1_n_5 ),
        .CO({\NLW_phi_ln13_reg_180_reg[13]_i_1_CO_UNCONNECTED [3:1],\phi_ln13_reg_180_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_ln13_reg_180_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln13_7_fu_673_p2[13:12]}),
        .S({1'b0,1'b0,\phi_ln13_reg_180_reg_n_5_[13] ,\phi_ln13_reg_180_reg_n_5_[12] }));
  FDRE \phi_ln13_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln13_reg_180[1]_i_1_n_5 ),
        .Q(\phi_ln13_reg_180_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln13_reg_180[2]_i_1_n_5 ),
        .Q(\phi_ln13_reg_180_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln13_reg_180[3]_i_1_n_5 ),
        .Q(\phi_ln13_reg_180_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln13_reg_180[4]_i_1_n_5 ),
        .Q(\phi_ln13_reg_180_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln13_reg_180[5]_i_1_n_5 ),
        .Q(\phi_ln13_reg_180_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_7_fu_673_p2[6]),
        .Q(\phi_ln13_reg_180_reg_n_5_[6] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln13_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_7_fu_673_p2[7]),
        .Q(\phi_ln13_reg_180_reg_n_5_[7] ),
        .R(ap_CS_fsm_state2));
  CARRY4 \phi_ln13_reg_180_reg[7]_i_1 
       (.CI(\phi_ln13_reg_180_reg[7]_i_2_n_5 ),
        .CO({\phi_ln13_reg_180_reg[7]_i_1_n_5 ,\phi_ln13_reg_180_reg[7]_i_1_n_6 ,\phi_ln13_reg_180_reg[7]_i_1_n_7 ,\phi_ln13_reg_180_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln13_6_reg_780[7:4]),
        .O(add_ln13_7_fu_673_p2[7:4]),
        .S({\phi_ln13_reg_180[7]_i_3_n_5 ,\phi_ln13_reg_180[7]_i_4_n_5 ,\phi_ln13_reg_180[7]_i_5_n_5 ,\phi_ln13_reg_180[7]_i_6_n_5 }));
  CARRY4 \phi_ln13_reg_180_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\phi_ln13_reg_180_reg[7]_i_2_n_5 ,\phi_ln13_reg_180_reg[7]_i_2_n_6 ,\phi_ln13_reg_180_reg[7]_i_2_n_7 ,\phi_ln13_reg_180_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln13_6_reg_780[3:0]),
        .O(add_ln13_7_fu_673_p2[3:0]),
        .S({\phi_ln13_reg_180[7]_i_7_n_5 ,\phi_ln13_reg_180[7]_i_8_n_5 ,\phi_ln13_reg_180[7]_i_9_n_5 ,\phi_ln13_reg_180[7]_i_10_n_5 }));
  FDRE \phi_ln13_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_7_fu_673_p2[8]),
        .Q(\phi_ln13_reg_180_reg_n_5_[8] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln13_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln13_7_fu_673_p2[9]),
        .Q(\phi_ln13_reg_180_reg_n_5_[9] ),
        .R(ap_CS_fsm_state2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_101__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[2]),
        .I2(ram_reg_0_4),
        .I3(P[2]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[2]),
        .O(\i_count_2_reg_311_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_104__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[1]),
        .I2(ram_reg_0_4),
        .I3(P[1]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[1]),
        .O(\i_count_2_reg_311_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_107__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[0]),
        .I2(ram_reg_0_4),
        .I3(P[0]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[0]),
        .O(\i_count_2_reg_311_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    ram_reg_0_i_132
       (.I0(ram_reg_0_i_35__0),
        .I1(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state4),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[10]_13 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_147
       (.I0(o_count_4_reg_321_reg[13]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[13]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[13]),
        .O(ram_reg_0_i_147_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_149
       (.I0(o_count_4_reg_321_reg[12]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[12]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[12]),
        .O(ram_reg_0_i_149_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_160
       (.I0(o_count_4_reg_321_reg[10]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[10]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[10]),
        .O(ram_reg_0_i_160_n_5));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    ram_reg_0_i_248
       (.I0(ap_NS_fsm13_out),
        .I1(ap_NS_fsm18_out),
        .I2(ap_CS_fsm_state10),
        .I3(icmp_ln34_fu_620_p2),
        .I4(ap_phi_mux_o_count_3_phi_fu_303_p41),
        .O(grp_padding2d_fix16_fu_515_output_r_we0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_253
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(Q),
        .O(ap_phi_mux_o_count_3_phi_fu_303_p429_out));
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_268
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_428_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[11]),
        .O(\ap_CS_fsm_reg[10]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_284
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_434_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[9]),
        .O(\ap_CS_fsm_reg[10]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_289
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_437_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[8]),
        .O(\ap_CS_fsm_reg[10]_8 ));
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_302
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_442_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[7]),
        .O(\ap_CS_fsm_reg[10]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_306
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_443_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[6]),
        .O(\ap_CS_fsm_reg[10]_6 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_30__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[11]),
        .I2(ram_reg_0_4),
        .I3(P[11]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[11]),
        .O(\i_count_2_reg_311_reg[11]_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_314
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_444_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[5]),
        .O(\ap_CS_fsm_reg[10]_5 ));
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_319
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_451_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[4]),
        .O(\ap_CS_fsm_reg[10]_4 ));
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_332
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_463_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[3]),
        .O(\ap_CS_fsm_reg[10]_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_336
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_464_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[2]),
        .O(\ap_CS_fsm_reg[10]_2 ));
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_345
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_467_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[1]),
        .O(\ap_CS_fsm_reg[10]_1 ));
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_0_i_349
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_468_n_5),
        .I2(ap_CS_fsm_state12),
        .I3(o_count_5_reg_331_reg[0]),
        .O(\ap_CS_fsm_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_i_420
       (.I0(Q),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(icmp_ln25_reg_864),
        .O(ap_phi_mux_o_count_3_phi_fu_303_p41));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_428
       (.I0(o_count_4_reg_321_reg[11]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[11]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[11]),
        .O(ram_reg_0_i_428_n_5));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    ram_reg_0_i_43
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0),
        .I2(ram_reg_0_i_147_n_5),
        .I3(ap_CS_fsm_state12),
        .I4(o_count_5_reg_331_reg[13]),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[10]_12 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_434
       (.I0(o_count_4_reg_321_reg[9]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[9]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[9]),
        .O(ram_reg_0_i_434_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_437
       (.I0(o_count_4_reg_321_reg[8]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[8]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[8]),
        .O(ram_reg_0_i_437_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_442
       (.I0(o_count_4_reg_321_reg[7]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[7]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[7]),
        .O(ram_reg_0_i_442_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_443
       (.I0(o_count_4_reg_321_reg[6]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[6]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[6]),
        .O(ram_reg_0_i_443_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_444
       (.I0(o_count_4_reg_321_reg[5]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[5]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[5]),
        .O(ram_reg_0_i_444_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_451
       (.I0(o_count_4_reg_321_reg[4]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[4]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[4]),
        .O(ram_reg_0_i_451_n_5));
  LUT6 #(
    .INIT(64'h00000000222AAA2A)) 
    ram_reg_0_i_46
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0),
        .I2(ram_reg_0_i_149_n_5),
        .I3(ap_CS_fsm_state12),
        .I4(o_count_5_reg_331_reg[12]),
        .I5(ram_reg_0_2),
        .O(\ap_CS_fsm_reg[10]_11 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_463
       (.I0(o_count_4_reg_321_reg[3]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[3]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[3]),
        .O(ram_reg_0_i_463_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_464
       (.I0(o_count_4_reg_321_reg[2]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[2]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[2]),
        .O(ram_reg_0_i_464_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_467
       (.I0(o_count_4_reg_321_reg[1]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[1]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[1]),
        .O(ram_reg_0_i_467_n_5));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_468
       (.I0(o_count_4_reg_321_reg[0]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_3_reg_300[0]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(Q),
        .I5(o_count_1_reg_235_reg[0]),
        .O(ram_reg_0_i_468_n_5));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    ram_reg_0_i_51
       (.I0(ram_reg_0_0),
        .I1(o_count_5_reg_331_reg[10]),
        .I2(ap_CS_fsm_state12),
        .I3(ram_reg_0_i_160_n_5),
        .I4(ram_reg_0),
        .O(\o_count_5_reg_331_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_69__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[13]),
        .O(\i_count_2_reg_311_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_71
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[12]),
        .O(\i_count_2_reg_311_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_76__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[10]),
        .I2(ram_reg_0_4),
        .I3(P[10]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[10]),
        .O(\i_count_2_reg_311_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_80__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[9]),
        .I2(ram_reg_0_4),
        .I3(P[9]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[9]),
        .O(\i_count_2_reg_311_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_83
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[8]),
        .I2(ram_reg_0_4),
        .I3(P[8]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[8]),
        .O(\i_count_2_reg_311_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_86__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[7]),
        .I2(ram_reg_0_4),
        .I3(P[7]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[7]),
        .O(\i_count_2_reg_311_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_89__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[6]),
        .I2(ram_reg_0_4),
        .I3(P[6]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[6]),
        .O(\i_count_2_reg_311_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_92__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[5]),
        .I2(ram_reg_0_4),
        .I3(P[5]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[5]),
        .O(\i_count_2_reg_311_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_95__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[4]),
        .I2(ram_reg_0_4),
        .I3(P[4]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[4]),
        .O(\i_count_2_reg_311_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_0_i_98__0
       (.I0(ram_reg_0),
        .I1(grp_padding2d_fix16_fu_515_input_r_address0[3]),
        .I2(ram_reg_0_4),
        .I3(P[3]),
        .I4(ram_reg_7[11]),
        .I5(input_r_address0[3]),
        .O(\i_count_2_reg_311_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_7_i_1
       (.I0(Q),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(q0),
        .I3(ram_reg_7[4]),
        .I4(ram_reg_7[11]),
        .I5(ram_reg_7_0),
        .O(d0));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln13_1_reg_728[0]_i_2 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[8]),
        .O(\trunc_ln13_1_reg_728[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \trunc_ln13_1_reg_728[0]_i_3 
       (.I0(ram_reg_7[6]),
        .O(\trunc_ln13_1_reg_728[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln13_1_reg_728[0]_i_4 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[8]),
        .O(\trunc_ln13_1_reg_728[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \trunc_ln13_1_reg_728[0]_i_5 
       (.I0(ram_reg_7[6]),
        .O(\trunc_ln13_1_reg_728[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \trunc_ln13_1_reg_728[0]_i_6 
       (.I0(ram_reg_7[6]),
        .O(\trunc_ln13_1_reg_728[0]_i_6_n_5 ));
  FDRE \trunc_ln13_1_reg_728_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[0]),
        .Q(trunc_ln13_1_reg_728[0]),
        .R(1'b0));
  CARRY4 \trunc_ln13_1_reg_728_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln13_1_reg_728_reg[0]_i_1_n_5 ,\trunc_ln13_1_reg_728_reg[0]_i_1_n_6 ,\trunc_ln13_1_reg_728_reg[0]_i_1_n_7 ,\trunc_ln13_1_reg_728_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln13_1_reg_728[0]_i_2_n_5 ,ram_reg_7[6],\trunc_ln13_1_reg_728[0]_i_3_n_5 ,1'b0}),
        .O({\trunc_ln13_1_reg_728_reg[0]_i_1_n_9 ,\trunc_ln13_1_reg_728_reg[0]_i_1_n_10 ,trunc_ln13_1_fu_372_p1[1:0]}),
        .S({\trunc_ln13_1_reg_728[0]_i_4_n_5 ,\trunc_ln13_1_reg_728[0]_i_5_n_5 ,\trunc_ln13_1_reg_728[0]_i_6_n_5 ,ram_reg_7[6]}));
  FDRE \trunc_ln13_1_reg_728_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[1]),
        .Q(trunc_ln13_1_reg_728[1]),
        .R(1'b0));
  FDRE \trunc_ln13_1_reg_728_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[2]),
        .Q(trunc_ln13_1_reg_728[2]),
        .R(1'b0));
  FDRE \trunc_ln13_1_reg_728_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[3]),
        .Q(trunc_ln13_1_reg_728[3]),
        .R(1'b0));
  FDRE \trunc_ln13_1_reg_728_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln13_1_fu_372_p1[4]),
        .Q(trunc_ln13_1_reg_728[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \zext_ln13_10_reg_812[3]_i_2 
       (.I0(ram_reg_7[8]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[3]),
        .O(\zext_ln13_10_reg_812[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zext_ln13_10_reg_812[3]_i_3 
       (.I0(trunc_ln13_1_reg_728[2]),
        .I1(trunc_ln13_1_reg_728[3]),
        .O(\zext_ln13_10_reg_812[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \zext_ln13_10_reg_812[3]_i_4 
       (.I0(trunc_ln13_1_reg_728[2]),
        .I1(ram_reg_7[3]),
        .I2(ram_reg_7[6]),
        .I3(ram_reg_7[8]),
        .O(\zext_ln13_10_reg_812[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln13_10_reg_812[3]_i_5 
       (.I0(ram_reg_7[6]),
        .I1(trunc_ln13_1_reg_728[1]),
        .O(\zext_ln13_10_reg_812[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln13_10_reg_812[7]_i_2 
       (.I0(trunc_ln13_1_reg_728[4]),
        .I1(ram_reg_7[6]),
        .O(\zext_ln13_10_reg_812[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \zext_ln13_10_reg_812[7]_i_3 
       (.I0(ram_reg_7[8]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[3]),
        .I3(mul_ln13_1_reg_717[5]),
        .I4(mul_ln13_1_reg_717[6]),
        .O(\zext_ln13_10_reg_812[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hCC66CC69)) 
    \zext_ln13_10_reg_812[7]_i_4 
       (.I0(trunc_ln13_1_reg_728[4]),
        .I1(mul_ln13_1_reg_717[5]),
        .I2(ram_reg_7[8]),
        .I3(ram_reg_7[6]),
        .I4(ram_reg_7[3]),
        .O(\zext_ln13_10_reg_812[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \zext_ln13_10_reg_812[7]_i_5 
       (.I0(trunc_ln13_1_reg_728[3]),
        .I1(trunc_ln13_1_reg_728[4]),
        .I2(ram_reg_7[6]),
        .O(\zext_ln13_10_reg_812[7]_i_5_n_5 ));
  FDRE \zext_ln13_10_reg_812_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_9_fu_510_p2[0]),
        .Q(zext_ln13_10_reg_812_reg[0]),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_812_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_9_fu_510_p2[1]),
        .Q(zext_ln13_10_reg_812_reg[1]),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_812_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_9_fu_510_p2[2]),
        .Q(zext_ln13_10_reg_812_reg[2]),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_812_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_9_fu_510_p2[3]),
        .Q(zext_ln13_10_reg_812_reg[3]),
        .R(1'b0));
  CARRY4 \zext_ln13_10_reg_812_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln13_10_reg_812_reg[3]_i_1_n_5 ,\zext_ln13_10_reg_812_reg[3]_i_1_n_6 ,\zext_ln13_10_reg_812_reg[3]_i_1_n_7 ,\zext_ln13_10_reg_812_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({trunc_ln13_1_reg_728[2],\zext_ln13_10_reg_812[3]_i_2_n_5 ,ram_reg_7[6],1'b0}),
        .O(add_ln13_9_fu_510_p2[3:0]),
        .S({\zext_ln13_10_reg_812[3]_i_3_n_5 ,\zext_ln13_10_reg_812[3]_i_4_n_5 ,\zext_ln13_10_reg_812[3]_i_5_n_5 ,trunc_ln13_1_reg_728[0]}));
  FDRE \zext_ln13_10_reg_812_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_9_fu_510_p2[4]),
        .Q(zext_ln13_10_reg_812_reg[4]),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_812_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_9_fu_510_p2[5]),
        .Q(zext_ln13_10_reg_812_reg[5]),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_812_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_9_fu_510_p2[6]),
        .Q(zext_ln13_10_reg_812_reg[6]),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_812_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_9_fu_510_p2[7]),
        .Q(zext_ln13_10_reg_812_reg[7]),
        .R(1'b0));
  CARRY4 \zext_ln13_10_reg_812_reg[7]_i_1 
       (.CI(\zext_ln13_10_reg_812_reg[3]_i_1_n_5 ),
        .CO({\zext_ln13_10_reg_812_reg[7]_i_1_n_5 ,\zext_ln13_10_reg_812_reg[7]_i_1_n_6 ,\zext_ln13_10_reg_812_reg[7]_i_1_n_7 ,\zext_ln13_10_reg_812_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln13_1_reg_717[6],\zext_ln13_10_reg_812[7]_i_2_n_5 ,trunc_ln13_1_reg_728[3]}),
        .O(add_ln13_9_fu_510_p2[7:4]),
        .S({mul_ln13_1_reg_717[7],\zext_ln13_10_reg_812[7]_i_3_n_5 ,\zext_ln13_10_reg_812[7]_i_4_n_5 ,\zext_ln13_10_reg_812[7]_i_5_n_5 }));
  FDRE \zext_ln13_10_reg_812_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_9_fu_510_p2[8]),
        .Q(zext_ln13_10_reg_812_reg[8]),
        .R(1'b0));
  FDRE \zext_ln13_10_reg_812_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_9_fu_510_p2[9]),
        .Q(zext_ln13_10_reg_812_reg[9]),
        .R(1'b0));
  CARRY4 \zext_ln13_10_reg_812_reg[9]_i_1 
       (.CI(\zext_ln13_10_reg_812_reg[7]_i_1_n_5 ),
        .CO({\NLW_zext_ln13_10_reg_812_reg[9]_i_1_CO_UNCONNECTED [3:1],\zext_ln13_10_reg_812_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln13_10_reg_812_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln13_9_fu_510_p2[9:8]}),
        .S({1'b0,1'b0,mul_ln13_1_reg_717[9:8]}));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \zext_ln13_2_reg_745[1]_i_1 
       (.I0(ram_reg_7[8]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[3]),
        .O(grp_padding2d_fix16_fu_515_input_height[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln13_2_reg_745[3]_i_1 
       (.I0(ram_reg_7[6]),
        .O(grp_padding2d_fix16_fu_515_input_height[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \zext_ln13_2_reg_745[4]_i_1 
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7[8]),
        .O(grp_padding2d_fix16_fu_515_input_height[4]));
  FDRE \zext_ln13_2_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(ram_reg_7[6]),
        .Q(zext_ln13_2_reg_745[0]),
        .R(1'b0));
  FDRE \zext_ln13_2_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_515_input_height[1]),
        .Q(zext_ln13_2_reg_745[1]),
        .R(1'b0));
  FDRE \zext_ln13_2_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_515_input_height[3]),
        .Q(zext_ln13_2_reg_745[3]),
        .R(1'b0));
  FDRE \zext_ln13_2_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_515_input_height[4]),
        .Q(zext_ln13_2_reg_745[4]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_1_reg_717[10]),
        .Q(zext_ln13_5_reg_755_reg[10]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_1_reg_717[11]),
        .Q(zext_ln13_5_reg_755_reg[11]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln13_1_reg_728[1]),
        .Q(zext_ln13_5_reg_755_reg[1]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln13_1_reg_728[2]),
        .Q(zext_ln13_5_reg_755_reg[2]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln13_1_reg_728[3]),
        .Q(zext_ln13_5_reg_755_reg[3]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln13_1_reg_728[4]),
        .Q(zext_ln13_5_reg_755_reg[4]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_1_reg_717[5]),
        .Q(zext_ln13_5_reg_755_reg[5]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_1_reg_717[6]),
        .Q(zext_ln13_5_reg_755_reg[6]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_1_reg_717[7]),
        .Q(zext_ln13_5_reg_755_reg[7]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_1_reg_717[8]),
        .Q(zext_ln13_5_reg_755_reg[8]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_755_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln13_1_reg_717[9]),
        .Q(zext_ln13_5_reg_755_reg[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \zext_ln13_6_reg_780[3]_i_2 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .I2(trunc_ln13_1_reg_728[2]),
        .O(\zext_ln13_6_reg_780[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair161" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \zext_ln13_6_reg_780[3]_i_3 
       (.I0(trunc_ln13_1_reg_728[1]),
        .O(\zext_ln13_6_reg_780[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair170" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln13_6_reg_780[3]_i_4 
       (.I0(empty_25_reg_733[0]),
        .O(\zext_ln13_6_reg_780[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln13_6_reg_780[3]_i_5 
       (.I0(trunc_ln13_1_reg_728[3]),
        .I1(empty_25_reg_733[1]),
        .I2(empty_25_reg_733[0]),
        .I3(\zext_ln13_6_reg_780[3]_i_2_n_5 ),
        .O(\zext_ln13_6_reg_780[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln13_6_reg_780[3]_i_6 
       (.I0(empty_25_reg_733[0]),
        .I1(empty_25_reg_733[1]),
        .I2(trunc_ln13_1_reg_728[2]),
        .I3(\zext_ln13_6_reg_780[3]_i_3_n_5 ),
        .O(\zext_ln13_6_reg_780[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair161" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \zext_ln13_6_reg_780[3]_i_7 
       (.I0(trunc_ln13_1_reg_728[1]),
        .I1(\zext_ln13_6_reg_780[3]_i_4_n_5 ),
        .O(\zext_ln13_6_reg_780[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair170" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \zext_ln13_6_reg_780[3]_i_8 
       (.I0(trunc_ln13_1_reg_728[0]),
        .O(\zext_ln13_6_reg_780[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h3AAC)) 
    \zext_ln13_6_reg_780[7]_i_2 
       (.I0(trunc_ln13_1_reg_728[3]),
        .I1(empty_25_reg_733[3]),
        .I2(empty_25_reg_733[1]),
        .I3(empty_25_reg_733[0]),
        .O(\zext_ln13_6_reg_780[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h801FE07F7FE01F80)) 
    \zext_ln13_6_reg_780[7]_i_3 
       (.I0(empty_25_reg_733[1]),
        .I1(empty_25_reg_733[0]),
        .I2(empty_25_reg_733[3]),
        .I3(empty_25_reg_733[4]),
        .I4(trunc_ln13_1_reg_728[4]),
        .I5(mul_ln13_1_reg_717[5]),
        .O(\zext_ln13_6_reg_780[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h5995A66A)) 
    \zext_ln13_6_reg_780[7]_i_4 
       (.I0(\zext_ln13_6_reg_780[7]_i_2_n_5 ),
        .I1(empty_25_reg_733[3]),
        .I2(empty_25_reg_733[0]),
        .I3(empty_25_reg_733[1]),
        .I4(trunc_ln13_1_reg_728[4]),
        .O(\zext_ln13_6_reg_780[7]_i_4_n_5 ));
  FDRE \zext_ln13_6_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_2_fu_441_p2[0]),
        .Q(zext_ln13_6_reg_780[0]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_2_fu_441_p2[1]),
        .Q(zext_ln13_6_reg_780[1]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_780_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_2_fu_441_p2[2]),
        .Q(zext_ln13_6_reg_780[2]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_780_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_2_fu_441_p2[3]),
        .Q(zext_ln13_6_reg_780[3]),
        .R(1'b0));
  CARRY4 \zext_ln13_6_reg_780_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln13_6_reg_780_reg[3]_i_1_n_5 ,\zext_ln13_6_reg_780_reg[3]_i_1_n_6 ,\zext_ln13_6_reg_780_reg[3]_i_1_n_7 ,\zext_ln13_6_reg_780_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln13_6_reg_780[3]_i_2_n_5 ,\zext_ln13_6_reg_780[3]_i_3_n_5 ,\zext_ln13_6_reg_780[3]_i_4_n_5 ,1'b0}),
        .O(add_ln13_2_fu_441_p2[3:0]),
        .S({\zext_ln13_6_reg_780[3]_i_5_n_5 ,\zext_ln13_6_reg_780[3]_i_6_n_5 ,\zext_ln13_6_reg_780[3]_i_7_n_5 ,\zext_ln13_6_reg_780[3]_i_8_n_5 }));
  FDRE \zext_ln13_6_reg_780_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_2_fu_441_p2[4]),
        .Q(zext_ln13_6_reg_780[4]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_780_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_2_fu_441_p2[5]),
        .Q(zext_ln13_6_reg_780[5]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_780_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_2_fu_441_p2[6]),
        .Q(zext_ln13_6_reg_780[6]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_780_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_2_fu_441_p2[7]),
        .Q(zext_ln13_6_reg_780[7]),
        .R(1'b0));
  CARRY4 \zext_ln13_6_reg_780_reg[7]_i_1 
       (.CI(\zext_ln13_6_reg_780_reg[3]_i_1_n_5 ),
        .CO({\zext_ln13_6_reg_780_reg[7]_i_1_n_5 ,\zext_ln13_6_reg_780_reg[7]_i_1_n_6 ,\zext_ln13_6_reg_780_reg[7]_i_1_n_7 ,\zext_ln13_6_reg_780_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_ln13_1_reg_717[5],\zext_ln13_6_reg_780[7]_i_2_n_5 }),
        .O(add_ln13_2_fu_441_p2[7:4]),
        .S({mul_ln13_1_reg_717[7:6],\zext_ln13_6_reg_780[7]_i_3_n_5 ,\zext_ln13_6_reg_780[7]_i_4_n_5 }));
  FDRE \zext_ln13_6_reg_780_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_2_fu_441_p2[8]),
        .Q(zext_ln13_6_reg_780[8]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_780_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_2_fu_441_p2[9]),
        .Q(zext_ln13_6_reg_780[9]),
        .R(1'b0));
  CARRY4 \zext_ln13_6_reg_780_reg[9]_i_1 
       (.CI(\zext_ln13_6_reg_780_reg[7]_i_1_n_5 ),
        .CO({\NLW_zext_ln13_6_reg_780_reg[9]_i_1_CO_UNCONNECTED [3:1],\zext_ln13_6_reg_780_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln13_6_reg_780_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln13_2_fu_441_p2[9:8]}),
        .S({1'b0,1'b0,mul_ln13_1_reg_717[9:8]}));
  FDRE \zext_ln13_reg_738_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_25_reg_733[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE \zext_ln13_reg_738_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_25_reg_733[4]),
        .Q(A[2]),
        .R(1'b0));
  FDRE \zext_ln13_reg_738_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_reg_712[3]),
        .Q(A[3]),
        .R(1'b0));
  FDRE \zext_ln13_reg_738_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln13_reg_712[4]),
        .Q(A[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix" *) 
module design_1_network_0_0_pointwise_conv2d_fix
   (ADDRARDADDR,
    zext_ln34_fu_538_p1,
    d0,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \input_addr_reg_641_reg[10]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    \ap_CS_fsm_reg[7]_3 ,
    \ap_CS_fsm_reg[7]_4 ,
    \ap_CS_fsm_reg[7]_5 ,
    \ap_CS_fsm_reg[7]_6 ,
    \ap_CS_fsm_reg[7]_7 ,
    \ap_CS_fsm_reg[7]_8 ,
    \ap_CS_fsm_reg[7]_9 ,
    \ap_CS_fsm_reg[7]_10 ,
    \ap_CS_fsm_reg[7]_11 ,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    output_r_ce0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_7,
    Q,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_6_1,
    ram_reg_6_2,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_5_1,
    ram_reg_5_2,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_4_1,
    ram_reg_4_2,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_0_37,
    ram_reg_0_38,
    ram_reg_0_39,
    ram_reg_0_40,
    MemBank_A_address01,
    input_r_address0,
    ram_reg_0_41,
    MemBank_B_address01101_out,
    ap_enable_reg_pp1_iter0,
    ram_reg_0_42,
    ram_reg_0_43,
    ram_reg_0_44,
    ram_reg_0_45,
    ram_reg_0_46,
    output_r_address0,
    i_0_reg_416_reg,
    grp_pointwise_conv2d_fix_fu_584_ap_start_reg,
    SS,
    ap_clk,
    q0,
    ap_rst_n);
  output [11:0]ADDRARDADDR;
  output [0:0]zext_ln34_fu_538_p1;
  output [14:0]d0;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[7]_0 ;
  output [0:0]\input_addr_reg_641_reg[10]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[7]_2 ;
  output \ap_CS_fsm_reg[7]_3 ;
  output \ap_CS_fsm_reg[7]_4 ;
  output \ap_CS_fsm_reg[7]_5 ;
  output \ap_CS_fsm_reg[7]_6 ;
  output \ap_CS_fsm_reg[7]_7 ;
  output \ap_CS_fsm_reg[7]_8 ;
  output \ap_CS_fsm_reg[7]_9 ;
  output \ap_CS_fsm_reg[7]_10 ;
  output \ap_CS_fsm_reg[7]_11 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]D;
  output output_r_ce0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input ram_reg_0_31;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input ram_reg_0_36;
  input ram_reg_7;
  input [5:0]Q;
  input ram_reg_7_0;
  input ram_reg_7_1;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_6_1;
  input ram_reg_6_2;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_5_1;
  input ram_reg_5_2;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_4_1;
  input ram_reg_4_2;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_0_37;
  input ram_reg_0_38;
  input ram_reg_0_39;
  input ram_reg_0_40;
  input MemBank_A_address01;
  input [9:0]input_r_address0;
  input [9:0]ram_reg_0_41;
  input MemBank_B_address01101_out;
  input ap_enable_reg_pp1_iter0;
  input ram_reg_0_42;
  input ram_reg_0_43;
  input ram_reg_0_44;
  input ram_reg_0_45;
  input ram_reg_0_46;
  input [12:0]output_r_address0;
  input [12:0]i_0_reg_416_reg;
  input grp_pointwise_conv2d_fix_fu_584_ap_start_reg;
  input [0:0]SS;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n;

  wire [15:0]A;
  wire [11:0]ADDRARDADDR;
  wire [1:0]D;
  wire MemBank_A_address01;
  wire MemBank_B_address01101_out;
  wire [5:0]Q;
  wire [0:0]SS;
  wire SeparableConv2D_0_b_s_U_n_5;
  wire SeparableConv2D_0_b_s_U_n_6;
  wire [13:0]add_ln19_fu_261_p2;
  wire [13:0]add_ln19_reg_577;
  wire \add_ln19_reg_577_reg[12]_i_1_n_5 ;
  wire \add_ln19_reg_577_reg[12]_i_1_n_6 ;
  wire \add_ln19_reg_577_reg[12]_i_1_n_7 ;
  wire \add_ln19_reg_577_reg[12]_i_1_n_8 ;
  wire \add_ln19_reg_577_reg[4]_i_1_n_5 ;
  wire \add_ln19_reg_577_reg[4]_i_1_n_6 ;
  wire \add_ln19_reg_577_reg[4]_i_1_n_7 ;
  wire \add_ln19_reg_577_reg[4]_i_1_n_8 ;
  wire \add_ln19_reg_577_reg[8]_i_1_n_5 ;
  wire \add_ln19_reg_577_reg[8]_i_1_n_6 ;
  wire \add_ln19_reg_577_reg[8]_i_1_n_7 ;
  wire \add_ln19_reg_577_reg[8]_i_1_n_8 ;
  wire [9:1]add_ln20_2_fu_548_p2;
  wire \ap_CS_fsm[2]_i_2_n_5 ;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire \ap_CS_fsm[3]_i_2__3_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_10 ;
  wire \ap_CS_fsm_reg[7]_11 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[7]_3 ;
  wire \ap_CS_fsm_reg[7]_4 ;
  wire \ap_CS_fsm_reg[7]_5 ;
  wire \ap_CS_fsm_reg[7]_6 ;
  wire \ap_CS_fsm_reg[7]_7 ;
  wire \ap_CS_fsm_reg[7]_8 ;
  wire \ap_CS_fsm_reg[7]_9 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__7_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_rst_n;
  wire \buffer_0_reg_202[0]_i_1_n_5 ;
  wire [15:0]buffer_0_reg_202_reg;
  wire [14:0]d0;
  wire grp_pointwise_conv2d_fix_fu_584_ap_done;
  wire grp_pointwise_conv2d_fix_fu_584_ap_start_reg;
  wire [9:0]grp_pointwise_conv2d_fix_fu_584_input_r_address0;
  wire [13:0]grp_pointwise_conv2d_fix_fu_584_output_r_address0;
  wire [12:0]i_0_reg_416_reg;
  wire icmp_ln20_fu_273_p2;
  wire icmp_ln20_reg_582;
  wire icmp_ln20_reg_5820;
  wire in_d_0_reg_212;
  wire \in_d_0_reg_212[0]_i_1_n_5 ;
  wire in_d_0_reg_212_pp0_iter1_reg;
  wire \in_d_0_reg_212_pp0_iter1_reg[0]_i_1_n_5 ;
  wire in_d_0_reg_212_pp0_iter2_reg;
  wire indvar_flatten28_reg_146;
  wire \indvar_flatten28_reg_146_reg_n_5_[0] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[10] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[11] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[12] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[13] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[1] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[2] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[3] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[4] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[5] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[6] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[7] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[8] ;
  wire \indvar_flatten28_reg_146_reg_n_5_[9] ;
  wire [9:9]indvar_flatten_reg_168;
  wire \indvar_flatten_reg_168[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_168[8]_i_2_n_5 ;
  wire \indvar_flatten_reg_168[9]_i_3_n_5 ;
  wire \indvar_flatten_reg_168_reg_n_5_[0] ;
  wire \indvar_flatten_reg_168_reg_n_5_[1] ;
  wire \indvar_flatten_reg_168_reg_n_5_[2] ;
  wire \indvar_flatten_reg_168_reg_n_5_[3] ;
  wire \indvar_flatten_reg_168_reg_n_5_[4] ;
  wire \indvar_flatten_reg_168_reg_n_5_[5] ;
  wire \indvar_flatten_reg_168_reg_n_5_[6] ;
  wire \indvar_flatten_reg_168_reg_n_5_[7] ;
  wire \indvar_flatten_reg_168_reg_n_5_[8] ;
  wire \indvar_flatten_reg_168_reg_n_5_[9] ;
  wire \input_addr_reg_641[5]_i_2_n_5 ;
  wire \input_addr_reg_641[5]_i_3_n_5 ;
  wire \input_addr_reg_641[5]_i_4_n_5 ;
  wire [0:0]\input_addr_reg_641_reg[10]_0 ;
  wire \input_addr_reg_641_reg[5]_i_1_n_5 ;
  wire \input_addr_reg_641_reg[5]_i_1_n_6 ;
  wire \input_addr_reg_641_reg[5]_i_1_n_7 ;
  wire \input_addr_reg_641_reg[5]_i_1_n_8 ;
  wire \input_addr_reg_641_reg[9]_i_1_n_5 ;
  wire \input_addr_reg_641_reg[9]_i_1_n_6 ;
  wire \input_addr_reg_641_reg[9]_i_1_n_7 ;
  wire \input_addr_reg_641_reg[9]_i_1_n_8 ;
  wire [9:0]input_r_address0;
  wire mul_ln34_reg_621_reg_i_1_n_5;
  wire mul_ln34_reg_621_reg_i_2_n_5;
  wire mul_ln34_reg_621_reg_i_3_n_5;
  wire mul_ln34_reg_621_reg_i_4_n_5;
  wire mul_ln34_reg_621_reg_n_100;
  wire mul_ln34_reg_621_reg_n_101;
  wire mul_ln34_reg_621_reg_n_102;
  wire mul_ln34_reg_621_reg_n_103;
  wire mul_ln34_reg_621_reg_n_104;
  wire mul_ln34_reg_621_reg_n_105;
  wire mul_ln34_reg_621_reg_n_106;
  wire mul_ln34_reg_621_reg_n_107;
  wire mul_ln34_reg_621_reg_n_108;
  wire mul_ln34_reg_621_reg_n_109;
  wire mul_ln34_reg_621_reg_n_110;
  wire mul_ln34_reg_621_reg_n_97;
  wire mul_ln34_reg_621_reg_n_98;
  wire mul_ln34_reg_621_reg_n_99;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_10;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_11;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_12;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_13;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_14;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_15;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_16;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_17;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_18;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_19;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_20;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_21;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_6;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_7;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_8;
  wire network_mul_mul_16s_16s_32_1_1_U25_n_9;
  wire [4:0]out_d_0_reg_157;
  wire [4:0]out_w_0_reg_191;
  wire [4:0]out_w_fu_543_p2;
  wire [12:0]output_r_address0;
  wire output_r_ce0;
  wire [15:0]q0;
  wire [12:0]q0_0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire ram_reg_0_36;
  wire ram_reg_0_37;
  wire ram_reg_0_38;
  wire ram_reg_0_39;
  wire ram_reg_0_4;
  wire ram_reg_0_40;
  wire [9:0]ram_reg_0_41;
  wire ram_reg_0_42;
  wire ram_reg_0_43;
  wire ram_reg_0_44;
  wire ram_reg_0_45;
  wire ram_reg_0_46;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_140_n_5;
  wire ram_reg_0_i_140_n_6;
  wire ram_reg_0_i_140_n_7;
  wire ram_reg_0_i_140_n_8;
  wire ram_reg_0_i_141_n_5;
  wire ram_reg_0_i_141_n_6;
  wire ram_reg_0_i_141_n_7;
  wire ram_reg_0_i_141_n_8;
  wire ram_reg_0_i_142_n_5;
  wire ram_reg_0_i_143_n_5;
  wire ram_reg_0_i_175_n_5;
  wire ram_reg_0_i_175_n_6;
  wire ram_reg_0_i_175_n_7;
  wire ram_reg_0_i_175_n_8;
  wire ram_reg_0_i_190_n_5;
  wire ram_reg_0_i_190_n_6;
  wire ram_reg_0_i_190_n_7;
  wire ram_reg_0_i_190_n_8;
  wire ram_reg_0_i_254_n_5;
  wire ram_reg_0_i_254_n_6;
  wire ram_reg_0_i_254_n_7;
  wire ram_reg_0_i_254_n_8;
  wire ram_reg_0_i_255_n_5;
  wire ram_reg_0_i_256_n_5;
  wire ram_reg_0_i_257_n_5;
  wire ram_reg_0_i_258_n_5;
  wire ram_reg_0_i_259_n_8;
  wire ram_reg_0_i_27__0_n_5;
  wire ram_reg_0_i_307_n_5;
  wire ram_reg_0_i_308_n_5;
  wire ram_reg_0_i_309_n_5;
  wire ram_reg_0_i_310_n_5;
  wire ram_reg_0_i_337_n_5;
  wire ram_reg_0_i_338_n_5;
  wire ram_reg_0_i_339_n_5;
  wire ram_reg_0_i_340_n_5;
  wire ram_reg_0_i_40_n_6;
  wire ram_reg_0_i_40_n_7;
  wire ram_reg_0_i_40_n_8;
  wire ram_reg_0_i_424_n_5;
  wire ram_reg_0_i_52_n_5;
  wire ram_reg_0_i_57_n_5;
  wire ram_reg_0_i_61__0_n_5;
  wire ram_reg_0_i_65__0_n_5;
  wire ram_reg_0_i_69_n_5;
  wire ram_reg_0_i_73_n_5;
  wire ram_reg_0_i_77_n_5;
  wire ram_reg_0_i_81_n_5;
  wire ram_reg_0_i_85_n_5;
  wire ram_reg_0_i_89_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_2;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_1;
  wire ram_reg_4_2;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_1;
  wire ram_reg_5_2;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_1;
  wire ram_reg_6_2;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire ram_reg_7_1;
  wire [4:0]select_ln20_fu_388_p3;
  wire [4:0]select_ln20_reg_616;
  wire \select_ln20_reg_616[2]_i_2_n_5 ;
  wire \select_ln20_reg_616[4]_i_2_n_5 ;
  wire \select_ln20_reg_616[4]_i_3_n_5 ;
  wire [9:2]select_ln29_12_fu_380_p3;
  wire [9:2]select_ln29_12_reg_610;
  wire \select_ln29_12_reg_610[9]_i_1_n_5 ;
  wire select_ln29_reg_603;
  wire \select_ln29_reg_603[4]_i_2_n_5 ;
  wire \select_ln29_reg_603_reg_n_5_[0] ;
  wire \select_ln29_reg_603_reg_n_5_[1] ;
  wire \select_ln29_reg_603_reg_n_5_[2] ;
  wire \select_ln29_reg_603_reg_n_5_[3] ;
  wire \select_ln29_reg_603_reg_n_5_[4] ;
  wire [4:0]select_ln34_6_reg_587;
  wire \select_ln34_6_reg_587[4]_i_1_n_5 ;
  wire [7:0]sext_ln29_11_reg_631_reg;
  wire [10:2]sext_ln29_3_fu_417_p1;
  wire [15:15]trunc_ln29_1_reg_651;
  wire [4:2]zext_ln24_reg_636;
  wire [9:5]zext_ln29_2_fu_233_p1;
  wire [13:2]zext_ln34_2_fu_525_p1;
  wire [0:0]zext_ln34_fu_538_p1;
  wire [3:0]\NLW_add_ln19_reg_577_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln19_reg_577_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_input_addr_reg_641_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_input_addr_reg_641_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_input_addr_reg_641_reg[5]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln34_reg_621_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_621_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_621_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_reg_621_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_reg_621_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_reg_621_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_reg_621_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_reg_621_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_reg_621_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_mul_ln34_reg_621_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_reg_621_reg_PCOUT_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_175_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_259_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_259_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_40_CO_UNCONNECTED;

  design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s SeparableConv2D_0_b_s_U
       (.P(trunc_ln29_1_reg_651),
        .Q(out_d_0_reg_157[3:0]),
        .S(SeparableConv2D_0_b_s_U_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .buffer_0_reg_202_reg(buffer_0_reg_202_reg[15]),
        .\icmp_ln20_reg_582[0]_i_2 (\indvar_flatten_reg_168_reg_n_5_[4] ),
        .\icmp_ln20_reg_582[0]_i_2_0 (\indvar_flatten_reg_168_reg_n_5_[8] ),
        .\icmp_ln20_reg_582[0]_i_2_1 (\indvar_flatten_reg_168_reg_n_5_[7] ),
        .\icmp_ln20_reg_582[0]_i_2_2 (\indvar_flatten_reg_168_reg_n_5_[9] ),
        .\icmp_ln20_reg_582[0]_i_2_3 (\indvar_flatten_reg_168_reg_n_5_[1] ),
        .\icmp_ln20_reg_582[0]_i_2_4 (\indvar_flatten_reg_168_reg_n_5_[0] ),
        .in_d_0_reg_212_pp0_iter2_reg(in_d_0_reg_212_pp0_iter2_reg),
        .\indvar_flatten_reg_168_reg[5] (SeparableConv2D_0_b_s_U_n_5),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[12] (q0_0),
        .\q0_reg[9] (\indvar_flatten_reg_168_reg_n_5_[5] ),
        .\q0_reg[9]_0 (\indvar_flatten_reg_168_reg_n_5_[6] ),
        .\q0_reg[9]_1 (\indvar_flatten_reg_168_reg_n_5_[2] ),
        .\q0_reg[9]_2 (\indvar_flatten_reg_168_reg_n_5_[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_577[0]_i_1 
       (.I0(\indvar_flatten28_reg_146_reg_n_5_[0] ),
        .O(add_ln19_fu_261_p2[0]));
  FDRE \add_ln19_reg_577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[0]),
        .Q(add_ln19_reg_577[0]),
        .R(1'b0));
  FDRE \add_ln19_reg_577_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[10]),
        .Q(add_ln19_reg_577[10]),
        .R(1'b0));
  FDRE \add_ln19_reg_577_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[11]),
        .Q(add_ln19_reg_577[11]),
        .R(1'b0));
  FDRE \add_ln19_reg_577_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[12]),
        .Q(add_ln19_reg_577[12]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_577_reg[12]_i_1 
       (.CI(\add_ln19_reg_577_reg[8]_i_1_n_5 ),
        .CO({\add_ln19_reg_577_reg[12]_i_1_n_5 ,\add_ln19_reg_577_reg[12]_i_1_n_6 ,\add_ln19_reg_577_reg[12]_i_1_n_7 ,\add_ln19_reg_577_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln19_fu_261_p2[12:9]),
        .S({\indvar_flatten28_reg_146_reg_n_5_[12] ,\indvar_flatten28_reg_146_reg_n_5_[11] ,\indvar_flatten28_reg_146_reg_n_5_[10] ,\indvar_flatten28_reg_146_reg_n_5_[9] }));
  FDRE \add_ln19_reg_577_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[13]),
        .Q(add_ln19_reg_577[13]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_577_reg[13]_i_1 
       (.CI(\add_ln19_reg_577_reg[12]_i_1_n_5 ),
        .CO(\NLW_add_ln19_reg_577_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln19_reg_577_reg[13]_i_1_O_UNCONNECTED [3:1],add_ln19_fu_261_p2[13]}),
        .S({1'b0,1'b0,1'b0,\indvar_flatten28_reg_146_reg_n_5_[13] }));
  FDRE \add_ln19_reg_577_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[1]),
        .Q(add_ln19_reg_577[1]),
        .R(1'b0));
  FDRE \add_ln19_reg_577_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[2]),
        .Q(add_ln19_reg_577[2]),
        .R(1'b0));
  FDRE \add_ln19_reg_577_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[3]),
        .Q(add_ln19_reg_577[3]),
        .R(1'b0));
  FDRE \add_ln19_reg_577_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[4]),
        .Q(add_ln19_reg_577[4]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_577_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln19_reg_577_reg[4]_i_1_n_5 ,\add_ln19_reg_577_reg[4]_i_1_n_6 ,\add_ln19_reg_577_reg[4]_i_1_n_7 ,\add_ln19_reg_577_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten28_reg_146_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln19_fu_261_p2[4:1]),
        .S({\indvar_flatten28_reg_146_reg_n_5_[4] ,\indvar_flatten28_reg_146_reg_n_5_[3] ,\indvar_flatten28_reg_146_reg_n_5_[2] ,\indvar_flatten28_reg_146_reg_n_5_[1] }));
  FDRE \add_ln19_reg_577_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[5]),
        .Q(add_ln19_reg_577[5]),
        .R(1'b0));
  FDRE \add_ln19_reg_577_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[6]),
        .Q(add_ln19_reg_577[6]),
        .R(1'b0));
  FDRE \add_ln19_reg_577_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[7]),
        .Q(add_ln19_reg_577[7]),
        .R(1'b0));
  FDRE \add_ln19_reg_577_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[8]),
        .Q(add_ln19_reg_577[8]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_577_reg[8]_i_1 
       (.CI(\add_ln19_reg_577_reg[4]_i_1_n_5 ),
        .CO({\add_ln19_reg_577_reg[8]_i_1_n_5 ,\add_ln19_reg_577_reg[8]_i_1_n_6 ,\add_ln19_reg_577_reg[8]_i_1_n_7 ,\add_ln19_reg_577_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln19_fu_261_p2[8:5]),
        .S({\indvar_flatten28_reg_146_reg_n_5_[8] ,\indvar_flatten28_reg_146_reg_n_5_[7] ,\indvar_flatten28_reg_146_reg_n_5_[6] ,\indvar_flatten28_reg_146_reg_n_5_[5] }));
  FDRE \add_ln19_reg_577_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_261_p2[9]),
        .Q(add_ln19_reg_577[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_fu_584_ap_done));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(output_r_ce0),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .O(icmp_ln20_reg_5820));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_5 ),
        .I1(\indvar_flatten28_reg_146_reg_n_5_[3] ),
        .I2(\indvar_flatten28_reg_146_reg_n_5_[2] ),
        .I3(\indvar_flatten28_reg_146_reg_n_5_[5] ),
        .I4(\indvar_flatten28_reg_146_reg_n_5_[4] ),
        .I5(\ap_CS_fsm[2]_i_4_n_5 ),
        .O(\ap_CS_fsm[2]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\indvar_flatten28_reg_146_reg_n_5_[7] ),
        .I1(\indvar_flatten28_reg_146_reg_n_5_[6] ),
        .I2(\indvar_flatten28_reg_146_reg_n_5_[8] ),
        .I3(\indvar_flatten28_reg_146_reg_n_5_[9] ),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\indvar_flatten28_reg_146_reg_n_5_[12] ),
        .I1(\indvar_flatten28_reg_146_reg_n_5_[13] ),
        .I2(\indvar_flatten28_reg_146_reg_n_5_[10] ),
        .I3(\indvar_flatten28_reg_146_reg_n_5_[11] ),
        .I4(\indvar_flatten28_reg_146_reg_n_5_[1] ),
        .I5(\indvar_flatten28_reg_146_reg_n_5_[0] ),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hEAFAFAFAAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[3]_i_2__3_n_5 ),
        .I3(in_d_0_reg_212),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[3]_i_2__3_n_5 ));
  LUT6 #(
    .INIT(64'h44440000F4440000)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(in_d_0_reg_212),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0BB0000)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h4F440000)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_fu_584_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln20_reg_5820),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(output_r_ce0),
        .R(SS));
  LUT6 #(
    .INIT(64'h00A800A800A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(in_d_0_reg_212),
        .O(ap_enable_reg_pp0_iter0_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__7_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080808)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_rst_n),
        .I2(in_d_0_reg_212),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  LUT3 #(
    .INIT(8'hAE)) 
    \buffer_0_reg_202[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(in_d_0_reg_212_pp0_iter2_reg),
        .O(\buffer_0_reg_202[0]_i_1_n_5 ));
  FDRE \buffer_0_reg_202_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_9),
        .Q(buffer_0_reg_202_reg[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_15),
        .Q(buffer_0_reg_202_reg[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_14),
        .Q(buffer_0_reg_202_reg[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_21),
        .Q(buffer_0_reg_202_reg[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_20),
        .Q(buffer_0_reg_202_reg[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_19),
        .Q(buffer_0_reg_202_reg[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_18),
        .Q(buffer_0_reg_202_reg[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_8),
        .Q(buffer_0_reg_202_reg[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_7),
        .Q(buffer_0_reg_202_reg[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_6),
        .Q(buffer_0_reg_202_reg[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_13),
        .Q(buffer_0_reg_202_reg[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_12),
        .Q(buffer_0_reg_202_reg[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_11),
        .Q(buffer_0_reg_202_reg[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_10),
        .Q(buffer_0_reg_202_reg[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_17),
        .Q(buffer_0_reg_202_reg[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_202_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_202[0]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_32_1_1_U25_n_16),
        .Q(buffer_0_reg_202_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF0)) 
    grp_pointwise_conv2d_fix_fu_584_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln20_reg_582[0]_i_1 
       (.I0(SeparableConv2D_0_b_s_U_n_5),
        .O(icmp_ln20_fu_273_p2));
  FDRE \icmp_ln20_reg_582_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(icmp_ln20_fu_273_p2),
        .Q(icmp_ln20_reg_582),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    \in_d_0_reg_212[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state3),
        .I3(in_d_0_reg_212),
        .O(\in_d_0_reg_212[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \in_d_0_reg_212_pp0_iter1_reg[0]_i_1 
       (.I0(in_d_0_reg_212),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(in_d_0_reg_212_pp0_iter1_reg),
        .O(\in_d_0_reg_212_pp0_iter1_reg[0]_i_1_n_5 ));
  FDRE \in_d_0_reg_212_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_212_pp0_iter1_reg[0]_i_1_n_5 ),
        .Q(in_d_0_reg_212_pp0_iter1_reg),
        .R(1'b0));
  FDRE \in_d_0_reg_212_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_0_reg_212_pp0_iter1_reg),
        .Q(in_d_0_reg_212_pp0_iter2_reg),
        .R(1'b0));
  FDRE \in_d_0_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_212[0]_i_1_n_5 ),
        .Q(in_d_0_reg_212),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten28_reg_146[13]_i_1 
       (.I0(output_r_ce0),
        .I1(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[0]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[0] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[10] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[10]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[10] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[11] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[11]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[11] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[12] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[12]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[12] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[13] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[13]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[13] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[1]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[1] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[2]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[2] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[3]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[3] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[4]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[4] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[5]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[5] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[6]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[6] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[7]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[7] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[8]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[8] ),
        .R(indvar_flatten28_reg_146));
  FDRE \indvar_flatten28_reg_146_reg[9] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln19_reg_577[9]),
        .Q(\indvar_flatten28_reg_146_reg_n_5_[9] ),
        .R(indvar_flatten28_reg_146));
  LUT5 #(
    .INIT(32'hB0BCBCBC)) 
    \indvar_flatten_reg_168[0]_i_1 
       (.I0(icmp_ln20_reg_582),
        .I1(\indvar_flatten_reg_168_reg_n_5_[0] ),
        .I2(output_r_ce0),
        .I3(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(\indvar_flatten_reg_168[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_168[1]_i_1 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[0] ),
        .I1(\indvar_flatten_reg_168_reg_n_5_[1] ),
        .O(add_ln20_2_fu_548_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_168[2]_i_1 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[1] ),
        .I1(\indvar_flatten_reg_168_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_168_reg_n_5_[2] ),
        .O(add_ln20_2_fu_548_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_168[3]_i_1 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[2] ),
        .I1(\indvar_flatten_reg_168_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_168_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_168_reg_n_5_[3] ),
        .O(add_ln20_2_fu_548_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_168[4]_i_1 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[3] ),
        .I1(\indvar_flatten_reg_168_reg_n_5_[1] ),
        .I2(\indvar_flatten_reg_168_reg_n_5_[0] ),
        .I3(\indvar_flatten_reg_168_reg_n_5_[2] ),
        .I4(\indvar_flatten_reg_168_reg_n_5_[4] ),
        .O(add_ln20_2_fu_548_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_reg_168[5]_i_1 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[4] ),
        .I1(\indvar_flatten_reg_168_reg_n_5_[2] ),
        .I2(\indvar_flatten_reg_168_reg_n_5_[0] ),
        .I3(\indvar_flatten_reg_168_reg_n_5_[1] ),
        .I4(\indvar_flatten_reg_168_reg_n_5_[3] ),
        .I5(\indvar_flatten_reg_168_reg_n_5_[5] ),
        .O(add_ln20_2_fu_548_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \indvar_flatten_reg_168[6]_i_1 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[4] ),
        .I1(\indvar_flatten_reg_168[8]_i_2_n_5 ),
        .I2(\indvar_flatten_reg_168_reg_n_5_[5] ),
        .I3(\indvar_flatten_reg_168_reg_n_5_[6] ),
        .O(add_ln20_2_fu_548_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \indvar_flatten_reg_168[7]_i_1 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[4] ),
        .I1(\indvar_flatten_reg_168_reg_n_5_[5] ),
        .I2(\indvar_flatten_reg_168[8]_i_2_n_5 ),
        .I3(\indvar_flatten_reg_168_reg_n_5_[6] ),
        .I4(\indvar_flatten_reg_168_reg_n_5_[7] ),
        .O(add_ln20_2_fu_548_p2[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \indvar_flatten_reg_168[8]_i_1 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[7] ),
        .I1(\indvar_flatten_reg_168_reg_n_5_[6] ),
        .I2(\indvar_flatten_reg_168[8]_i_2_n_5 ),
        .I3(\indvar_flatten_reg_168_reg_n_5_[5] ),
        .I4(\indvar_flatten_reg_168_reg_n_5_[4] ),
        .I5(\indvar_flatten_reg_168_reg_n_5_[8] ),
        .O(add_ln20_2_fu_548_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \indvar_flatten_reg_168[8]_i_2 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[2] ),
        .I1(\indvar_flatten_reg_168_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_168_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_168_reg_n_5_[3] ),
        .O(\indvar_flatten_reg_168[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \indvar_flatten_reg_168[9]_i_1 
       (.I0(icmp_ln20_reg_582),
        .I1(output_r_ce0),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_pointwise_conv2d_fix_fu_584_ap_start_reg),
        .O(indvar_flatten_reg_168));
  LUT5 #(
    .INIT(32'hC6CCCCCC)) 
    \indvar_flatten_reg_168[9]_i_2 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[7] ),
        .I1(\indvar_flatten_reg_168_reg_n_5_[9] ),
        .I2(\indvar_flatten_reg_168[9]_i_3_n_5 ),
        .I3(\indvar_flatten_reg_168_reg_n_5_[8] ),
        .I4(\indvar_flatten_reg_168_reg_n_5_[4] ),
        .O(add_ln20_2_fu_548_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten_reg_168[9]_i_3 
       (.I0(\indvar_flatten_reg_168_reg_n_5_[5] ),
        .I1(\indvar_flatten_reg_168_reg_n_5_[2] ),
        .I2(\indvar_flatten_reg_168_reg_n_5_[0] ),
        .I3(\indvar_flatten_reg_168_reg_n_5_[1] ),
        .I4(\indvar_flatten_reg_168_reg_n_5_[3] ),
        .I5(\indvar_flatten_reg_168_reg_n_5_[6] ),
        .O(\indvar_flatten_reg_168[9]_i_3_n_5 ));
  FDRE \indvar_flatten_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvar_flatten_reg_168[0]_i_1_n_5 ),
        .Q(\indvar_flatten_reg_168_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln20_2_fu_548_p2[1]),
        .Q(\indvar_flatten_reg_168_reg_n_5_[1] ),
        .R(indvar_flatten_reg_168));
  FDRE \indvar_flatten_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln20_2_fu_548_p2[2]),
        .Q(\indvar_flatten_reg_168_reg_n_5_[2] ),
        .R(indvar_flatten_reg_168));
  FDRE \indvar_flatten_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln20_2_fu_548_p2[3]),
        .Q(\indvar_flatten_reg_168_reg_n_5_[3] ),
        .R(indvar_flatten_reg_168));
  FDRE \indvar_flatten_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln20_2_fu_548_p2[4]),
        .Q(\indvar_flatten_reg_168_reg_n_5_[4] ),
        .R(indvar_flatten_reg_168));
  FDRE \indvar_flatten_reg_168_reg[5] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln20_2_fu_548_p2[5]),
        .Q(\indvar_flatten_reg_168_reg_n_5_[5] ),
        .R(indvar_flatten_reg_168));
  FDRE \indvar_flatten_reg_168_reg[6] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln20_2_fu_548_p2[6]),
        .Q(\indvar_flatten_reg_168_reg_n_5_[6] ),
        .R(indvar_flatten_reg_168));
  FDRE \indvar_flatten_reg_168_reg[7] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln20_2_fu_548_p2[7]),
        .Q(\indvar_flatten_reg_168_reg_n_5_[7] ),
        .R(indvar_flatten_reg_168));
  FDRE \indvar_flatten_reg_168_reg[8] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln20_2_fu_548_p2[8]),
        .Q(\indvar_flatten_reg_168_reg_n_5_[8] ),
        .R(indvar_flatten_reg_168));
  FDRE \indvar_flatten_reg_168_reg[9] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln20_2_fu_548_p2[9]),
        .Q(\indvar_flatten_reg_168_reg_n_5_[9] ),
        .R(indvar_flatten_reg_168));
  LUT2 #(
    .INIT(4'h6)) 
    \input_addr_reg_641[2]_i_1 
       (.I0(\select_ln29_reg_603_reg_n_5_[2] ),
        .I1(select_ln29_12_reg_610[2]),
        .O(sext_ln29_3_fu_417_p1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \input_addr_reg_641[5]_i_2 
       (.I0(\select_ln29_reg_603_reg_n_5_[4] ),
        .I1(select_ln29_12_reg_610[4]),
        .O(\input_addr_reg_641[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \input_addr_reg_641[5]_i_3 
       (.I0(\select_ln29_reg_603_reg_n_5_[3] ),
        .I1(select_ln29_12_reg_610[3]),
        .O(\input_addr_reg_641[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \input_addr_reg_641[5]_i_4 
       (.I0(\select_ln29_reg_603_reg_n_5_[2] ),
        .I1(select_ln29_12_reg_610[2]),
        .O(\input_addr_reg_641[5]_i_4_n_5 ));
  FDRE \input_addr_reg_641_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sext_ln29_3_fu_417_p1[10]),
        .Q(\input_addr_reg_641_reg[10]_0 ),
        .R(1'b0));
  CARRY4 \input_addr_reg_641_reg[10]_i_1 
       (.CI(\input_addr_reg_641_reg[9]_i_1_n_5 ),
        .CO({\NLW_input_addr_reg_641_reg[10]_i_1_CO_UNCONNECTED [3:1],sext_ln29_3_fu_417_p1[10]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_input_addr_reg_641_reg[10]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \input_addr_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sext_ln29_3_fu_417_p1[2]),
        .Q(grp_pointwise_conv2d_fix_fu_584_input_r_address0[2]),
        .R(1'b0));
  FDRE \input_addr_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sext_ln29_3_fu_417_p1[3]),
        .Q(grp_pointwise_conv2d_fix_fu_584_input_r_address0[3]),
        .R(1'b0));
  FDRE \input_addr_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sext_ln29_3_fu_417_p1[4]),
        .Q(grp_pointwise_conv2d_fix_fu_584_input_r_address0[4]),
        .R(1'b0));
  FDRE \input_addr_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sext_ln29_3_fu_417_p1[5]),
        .Q(grp_pointwise_conv2d_fix_fu_584_input_r_address0[5]),
        .R(1'b0));
  CARRY4 \input_addr_reg_641_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\input_addr_reg_641_reg[5]_i_1_n_5 ,\input_addr_reg_641_reg[5]_i_1_n_6 ,\input_addr_reg_641_reg[5]_i_1_n_7 ,\input_addr_reg_641_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\select_ln29_reg_603_reg_n_5_[4] ,\select_ln29_reg_603_reg_n_5_[3] ,\select_ln29_reg_603_reg_n_5_[2] }),
        .O({sext_ln29_3_fu_417_p1[5:3],\NLW_input_addr_reg_641_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln29_12_reg_610[5],\input_addr_reg_641[5]_i_2_n_5 ,\input_addr_reg_641[5]_i_3_n_5 ,\input_addr_reg_641[5]_i_4_n_5 }));
  FDRE \input_addr_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sext_ln29_3_fu_417_p1[6]),
        .Q(grp_pointwise_conv2d_fix_fu_584_input_r_address0[6]),
        .R(1'b0));
  FDRE \input_addr_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sext_ln29_3_fu_417_p1[7]),
        .Q(grp_pointwise_conv2d_fix_fu_584_input_r_address0[7]),
        .R(1'b0));
  FDRE \input_addr_reg_641_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sext_ln29_3_fu_417_p1[8]),
        .Q(grp_pointwise_conv2d_fix_fu_584_input_r_address0[8]),
        .R(1'b0));
  FDRE \input_addr_reg_641_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sext_ln29_3_fu_417_p1[9]),
        .Q(grp_pointwise_conv2d_fix_fu_584_input_r_address0[9]),
        .R(1'b0));
  CARRY4 \input_addr_reg_641_reg[9]_i_1 
       (.CI(\input_addr_reg_641_reg[5]_i_1_n_5 ),
        .CO({\input_addr_reg_641_reg[9]_i_1_n_5 ,\input_addr_reg_641_reg[9]_i_1_n_6 ,\input_addr_reg_641_reg[9]_i_1_n_7 ,\input_addr_reg_641_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln29_3_fu_417_p1[9:6]),
        .S(select_ln29_12_reg_610[9:6]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_reg_621_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\select_ln34_6_reg_587[4]_i_1_n_5 ,mul_ln34_reg_621_reg_i_1_n_5,mul_ln34_reg_621_reg_i_2_n_5,mul_ln34_reg_621_reg_i_3_n_5,mul_ln34_reg_621_reg_i_4_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_reg_621_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_reg_621_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_reg_621_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_reg_621_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(icmp_ln20_reg_5820),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_reg_621_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_reg_621_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_reg_621_reg_P_UNCONNECTED[47:14],mul_ln34_reg_621_reg_n_97,mul_ln34_reg_621_reg_n_98,mul_ln34_reg_621_reg_n_99,mul_ln34_reg_621_reg_n_100,mul_ln34_reg_621_reg_n_101,mul_ln34_reg_621_reg_n_102,mul_ln34_reg_621_reg_n_103,mul_ln34_reg_621_reg_n_104,mul_ln34_reg_621_reg_n_105,mul_ln34_reg_621_reg_n_106,mul_ln34_reg_621_reg_n_107,mul_ln34_reg_621_reg_n_108,mul_ln34_reg_621_reg_n_109,mul_ln34_reg_621_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_reg_621_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_reg_621_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln34_reg_621_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_reg_621_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hBF40FF00)) 
    mul_ln34_reg_621_reg_i_1
       (.I0(SeparableConv2D_0_b_s_U_n_5),
        .I1(out_d_0_reg_157[0]),
        .I2(out_d_0_reg_157[1]),
        .I3(out_d_0_reg_157[3]),
        .I4(out_d_0_reg_157[2]),
        .O(mul_ln34_reg_621_reg_i_1_n_5));
  LUT4 #(
    .INIT(16'hBF40)) 
    mul_ln34_reg_621_reg_i_2
       (.I0(SeparableConv2D_0_b_s_U_n_5),
        .I1(out_d_0_reg_157[0]),
        .I2(out_d_0_reg_157[1]),
        .I3(out_d_0_reg_157[2]),
        .O(mul_ln34_reg_621_reg_i_2_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    mul_ln34_reg_621_reg_i_3
       (.I0(SeparableConv2D_0_b_s_U_n_5),
        .I1(out_d_0_reg_157[0]),
        .I2(out_d_0_reg_157[1]),
        .O(mul_ln34_reg_621_reg_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    mul_ln34_reg_621_reg_i_4
       (.I0(SeparableConv2D_0_b_s_U_n_5),
        .I1(out_d_0_reg_157[0]),
        .O(mul_ln34_reg_621_reg_i_4_n_5));
  design_1_network_0_0_network_mul_mul_16s_16s_32_1_1 network_mul_mul_16s_16s_32_1_1_U25
       (.A({A[15],A[13:0]}),
        .O({network_mul_mul_16s_16s_32_1_1_U25_n_6,network_mul_mul_16s_16s_32_1_1_U25_n_7,network_mul_mul_16s_16s_32_1_1_U25_n_8,network_mul_mul_16s_16s_32_1_1_U25_n_9}),
        .P(trunc_ln29_1_reg_651),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(SeparableConv2D_0_b_s_U_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .buffer_0_reg_202_reg(buffer_0_reg_202_reg[14:0]),
        .\buffer_0_reg_202_reg[15] (q0_0),
        .in_d_0_reg_212(in_d_0_reg_212),
        .in_d_0_reg_212_pp0_iter1_reg(in_d_0_reg_212_pp0_iter1_reg),
        .in_d_0_reg_212_pp0_iter2_reg(in_d_0_reg_212_pp0_iter2_reg),
        .p({network_mul_mul_16s_16s_32_1_1_U25_n_10,network_mul_mul_16s_16s_32_1_1_U25_n_11,network_mul_mul_16s_16s_32_1_1_U25_n_12,network_mul_mul_16s_16s_32_1_1_U25_n_13}),
        .p_0({network_mul_mul_16s_16s_32_1_1_U25_n_14,network_mul_mul_16s_16s_32_1_1_U25_n_15,network_mul_mul_16s_16s_32_1_1_U25_n_16,network_mul_mul_16s_16s_32_1_1_U25_n_17}),
        .p_1({network_mul_mul_16s_16s_32_1_1_U25_n_18,network_mul_mul_16s_16s_32_1_1_U25_n_19,network_mul_mul_16s_16s_32_1_1_U25_n_20,network_mul_mul_16s_16s_32_1_1_U25_n_21}),
        .q0(q0));
  design_1_network_0_0_network_mux_164_16_1_1 network_mux_164_16_1_1_U23
       (.A({A[15],A[13:0]}),
        .select_ln34_6_reg_587(select_ln34_6_reg_587[3:0]));
  FDRE \out_d_0_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln34_6_reg_587[0]),
        .Q(out_d_0_reg_157[0]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_d_0_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln34_6_reg_587[1]),
        .Q(out_d_0_reg_157[1]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_d_0_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln34_6_reg_587[2]),
        .Q(out_d_0_reg_157[2]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_d_0_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln34_6_reg_587[3]),
        .Q(out_d_0_reg_157[3]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_d_0_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln34_6_reg_587[4]),
        .Q(out_d_0_reg_157[4]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_h_0_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln20_reg_616[0]),
        .Q(zext_ln29_2_fu_233_p1[5]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_h_0_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln20_reg_616[1]),
        .Q(zext_ln29_2_fu_233_p1[6]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_h_0_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln20_reg_616[2]),
        .Q(zext_ln29_2_fu_233_p1[7]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_h_0_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln20_reg_616[3]),
        .Q(zext_ln29_2_fu_233_p1[8]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_h_0_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln20_reg_616[4]),
        .Q(zext_ln29_2_fu_233_p1[9]),
        .R(indvar_flatten28_reg_146));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_0_reg_191[0]_i_1 
       (.I0(\select_ln29_reg_603_reg_n_5_[0] ),
        .O(out_w_fu_543_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_0_reg_191[1]_i_1 
       (.I0(\select_ln29_reg_603_reg_n_5_[0] ),
        .I1(\select_ln29_reg_603_reg_n_5_[1] ),
        .O(out_w_fu_543_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_0_reg_191[2]_i_1 
       (.I0(\select_ln29_reg_603_reg_n_5_[0] ),
        .I1(\select_ln29_reg_603_reg_n_5_[1] ),
        .I2(\select_ln29_reg_603_reg_n_5_[2] ),
        .O(out_w_fu_543_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_0_reg_191[3]_i_1 
       (.I0(\select_ln29_reg_603_reg_n_5_[1] ),
        .I1(\select_ln29_reg_603_reg_n_5_[0] ),
        .I2(\select_ln29_reg_603_reg_n_5_[2] ),
        .I3(\select_ln29_reg_603_reg_n_5_[3] ),
        .O(out_w_fu_543_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_0_reg_191[4]_i_1 
       (.I0(\select_ln29_reg_603_reg_n_5_[2] ),
        .I1(\select_ln29_reg_603_reg_n_5_[0] ),
        .I2(\select_ln29_reg_603_reg_n_5_[1] ),
        .I3(\select_ln29_reg_603_reg_n_5_[3] ),
        .I4(\select_ln29_reg_603_reg_n_5_[4] ),
        .O(out_w_fu_543_p2[4]));
  FDRE \out_w_0_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_fu_543_p2[0]),
        .Q(out_w_0_reg_191[0]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_w_0_reg_191_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_fu_543_p2[1]),
        .Q(out_w_0_reg_191[1]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_w_0_reg_191_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_fu_543_p2[2]),
        .Q(out_w_0_reg_191[2]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_w_0_reg_191_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_fu_543_p2[3]),
        .Q(out_w_0_reg_191[3]),
        .R(indvar_flatten28_reg_146));
  FDRE \out_w_0_reg_191_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_fu_543_p2[4]),
        .Q(out_w_0_reg_191[4]),
        .R(indvar_flatten28_reg_146));
  LUT6 #(
    .INIT(64'h8888888888888BBB)) 
    ram_reg_0_i_10
       (.I0(ram_reg_0_i_65__0_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_19),
        .I4(ram_reg_0_20),
        .I5(ram_reg_0_21),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h8888888888888BBB)) 
    ram_reg_0_i_11
       (.I0(ram_reg_0_i_69_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_16),
        .I4(ram_reg_0_17),
        .I5(ram_reg_0_18),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h8888888888888BBB)) 
    ram_reg_0_i_12
       (.I0(ram_reg_0_i_73_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_13),
        .I4(ram_reg_0_14),
        .I5(ram_reg_0_15),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h8888888888888BBB)) 
    ram_reg_0_i_13
       (.I0(ram_reg_0_i_77_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_10),
        .I4(ram_reg_0_11),
        .I5(ram_reg_0_12),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h8888888888888BBB)) 
    ram_reg_0_i_14
       (.I0(ram_reg_0_i_81_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8),
        .I5(ram_reg_0_9),
        .O(ADDRARDADDR[2]));
  CARRY4 ram_reg_0_i_140
       (.CI(ram_reg_0_i_175_n_5),
        .CO({ram_reg_0_i_140_n_5,ram_reg_0_i_140_n_6,ram_reg_0_i_140_n_7,ram_reg_0_i_140_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln34_2_fu_525_p1[9:6]),
        .O(grp_pointwise_conv2d_fix_fu_584_output_r_address0[9:6]),
        .S({ram_reg_0_i_255_n_5,ram_reg_0_i_256_n_5,ram_reg_0_i_257_n_5,ram_reg_0_i_258_n_5}));
  CARRY4 ram_reg_0_i_141
       (.CI(ram_reg_0_i_254_n_5),
        .CO({ram_reg_0_i_141_n_5,ram_reg_0_i_141_n_6,ram_reg_0_i_141_n_7,ram_reg_0_i_141_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln34_reg_621_reg_n_99,mul_ln34_reg_621_reg_n_100,mul_ln34_reg_621_reg_n_101,mul_ln34_reg_621_reg_n_102}),
        .O(zext_ln34_2_fu_525_p1[11:8]),
        .S({mul_ln34_reg_621_reg_n_99,mul_ln34_reg_621_reg_n_100,mul_ln34_reg_621_reg_n_101,mul_ln34_reg_621_reg_n_102}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_142
       (.I0(zext_ln34_2_fu_525_p1[12]),
        .I1(zext_ln34_2_fu_525_p1[13]),
        .O(ram_reg_0_i_142_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_143
       (.I0(zext_ln34_2_fu_525_p1[11]),
        .I1(zext_ln34_2_fu_525_p1[12]),
        .O(ram_reg_0_i_143_n_5));
  LUT6 #(
    .INIT(64'h8888888888888BBB)) 
    ram_reg_0_i_15
       (.I0(ram_reg_0_i_85_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_6),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h0010101000000000)) 
    ram_reg_0_i_155
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(grp_pointwise_conv2d_fix_fu_584_output_r_address0[10]),
        .O(\ap_CS_fsm_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h8888888888888BBB)) 
    ram_reg_0_i_16
       (.I0(ram_reg_0_i_89_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ADDRARDADDR[0]));
  CARRY4 ram_reg_0_i_175
       (.CI(1'b0),
        .CO({ram_reg_0_i_175_n_5,ram_reg_0_i_175_n_6,ram_reg_0_i_175_n_7,ram_reg_0_i_175_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln34_2_fu_525_p1[5:2]),
        .O({grp_pointwise_conv2d_fix_fu_584_output_r_address0[5:3],NLW_ram_reg_0_i_175_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_307_n_5,ram_reg_0_i_308_n_5,ram_reg_0_i_309_n_5,ram_reg_0_i_310_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_186
       (.I0(zext_ln34_2_fu_525_p1[2]),
        .I1(sext_ln29_11_reg_631_reg[0]),
        .O(grp_pointwise_conv2d_fix_fu_584_output_r_address0[2]));
  CARRY4 ram_reg_0_i_190
       (.CI(1'b0),
        .CO({ram_reg_0_i_190_n_5,ram_reg_0_i_190_n_6,ram_reg_0_i_190_n_7,ram_reg_0_i_190_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln34_reg_621_reg_n_107,mul_ln34_reg_621_reg_n_108,mul_ln34_reg_621_reg_n_109,mul_ln34_reg_621_reg_n_110}),
        .O({zext_ln34_2_fu_525_p1[3:2],grp_pointwise_conv2d_fix_fu_584_output_r_address0[1:0]}),
        .S({ram_reg_0_i_337_n_5,ram_reg_0_i_338_n_5,ram_reg_0_i_339_n_5,ram_reg_0_i_340_n_5}));
  LUT5 #(
    .INIT(32'h10000000)) 
    ram_reg_0_i_19__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_24__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(\input_addr_reg_641_reg[10]_0 ),
        .I3(output_r_address0[12]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[12]),
        .O(\ap_CS_fsm_reg[7]_11 ));
  CARRY4 ram_reg_0_i_254
       (.CI(ram_reg_0_i_190_n_5),
        .CO({ram_reg_0_i_254_n_5,ram_reg_0_i_254_n_6,ram_reg_0_i_254_n_7,ram_reg_0_i_254_n_8}),
        .CYINIT(1'b0),
        .DI({mul_ln34_reg_621_reg_n_103,mul_ln34_reg_621_reg_n_104,mul_ln34_reg_621_reg_n_105,mul_ln34_reg_621_reg_n_106}),
        .O(zext_ln34_2_fu_525_p1[7:4]),
        .S({mul_ln34_reg_621_reg_n_103,mul_ln34_reg_621_reg_n_104,mul_ln34_reg_621_reg_n_105,ram_reg_0_i_424_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_255
       (.I0(zext_ln34_2_fu_525_p1[9]),
        .I1(sext_ln29_11_reg_631_reg[7]),
        .O(ram_reg_0_i_255_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_256
       (.I0(zext_ln34_2_fu_525_p1[8]),
        .I1(sext_ln29_11_reg_631_reg[6]),
        .O(ram_reg_0_i_256_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_257
       (.I0(zext_ln34_2_fu_525_p1[7]),
        .I1(sext_ln29_11_reg_631_reg[5]),
        .O(ram_reg_0_i_257_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_258
       (.I0(zext_ln34_2_fu_525_p1[6]),
        .I1(sext_ln29_11_reg_631_reg[4]),
        .O(ram_reg_0_i_258_n_5));
  CARRY4 ram_reg_0_i_259
       (.CI(ram_reg_0_i_141_n_5),
        .CO({NLW_ram_reg_0_i_259_CO_UNCONNECTED[3:1],ram_reg_0_i_259_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln34_reg_621_reg_n_98}),
        .O({NLW_ram_reg_0_i_259_O_UNCONNECTED[3:2],zext_ln34_2_fu_525_p1[13:12]}),
        .S({1'b0,1'b0,mul_ln34_reg_621_reg_n_97,mul_ln34_reg_621_reg_n_98}));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_26__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(\input_addr_reg_641_reg[10]_0 ),
        .I3(output_r_address0[11]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[11]),
        .O(\ap_CS_fsm_reg[7]_10 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_27__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(\input_addr_reg_641_reg[10]_0 ),
        .I3(output_r_address0[10]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[10]),
        .O(ram_reg_0_i_27__0_n_5));
  LUT6 #(
    .INIT(64'h808080808080808F)) 
    ram_reg_0_i_3
       (.I0(grp_pointwise_conv2d_fix_fu_584_output_r_address0[13]),
        .I1(ram_reg_0_31),
        .I2(ram_reg_0),
        .I3(ram_reg_0_35),
        .I4(ram_reg_0_36),
        .I5(ram_reg_0_34),
        .O(ADDRARDADDR[11]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_307
       (.I0(zext_ln34_2_fu_525_p1[5]),
        .I1(sext_ln29_11_reg_631_reg[3]),
        .O(ram_reg_0_i_307_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_308
       (.I0(zext_ln34_2_fu_525_p1[4]),
        .I1(sext_ln29_11_reg_631_reg[2]),
        .O(ram_reg_0_i_308_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_309
       (.I0(zext_ln34_2_fu_525_p1[3]),
        .I1(sext_ln29_11_reg_631_reg[1]),
        .O(ram_reg_0_i_309_n_5));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_0_i_31
       (.I0(ram_reg_0_37),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[1]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_0_38),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_310
       (.I0(zext_ln34_2_fu_525_p1[2]),
        .I1(sext_ln29_11_reg_631_reg[0]),
        .O(ram_reg_0_i_310_n_5));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_0_i_32
       (.I0(ram_reg_0_39),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[0]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_0_40),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_337
       (.I0(mul_ln34_reg_621_reg_n_107),
        .I1(zext_ln24_reg_636[3]),
        .O(ram_reg_0_i_337_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_338
       (.I0(mul_ln34_reg_621_reg_n_108),
        .I1(zext_ln24_reg_636[2]),
        .O(ram_reg_0_i_338_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_339
       (.I0(mul_ln34_reg_621_reg_n_109),
        .I1(grp_pointwise_conv2d_fix_fu_584_input_r_address0[1]),
        .O(ram_reg_0_i_339_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_340
       (.I0(mul_ln34_reg_621_reg_n_110),
        .I1(grp_pointwise_conv2d_fix_fu_584_input_r_address0[0]),
        .O(ram_reg_0_i_340_n_5));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_37__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_input_r_address0[9]),
        .I3(output_r_address0[9]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[9]),
        .O(\ap_CS_fsm_reg[7]_9 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_39__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_input_r_address0[8]),
        .I3(output_r_address0[8]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[8]),
        .O(\ap_CS_fsm_reg[7]_8 ));
  LUT6 #(
    .INIT(64'h808080808080808F)) 
    ram_reg_0_i_4
       (.I0(grp_pointwise_conv2d_fix_fu_584_output_r_address0[12]),
        .I1(ram_reg_0_31),
        .I2(ram_reg_0),
        .I3(ram_reg_0_32),
        .I4(ram_reg_0_33),
        .I5(ram_reg_0_34),
        .O(ADDRARDADDR[10]));
  CARRY4 ram_reg_0_i_40
       (.CI(ram_reg_0_i_140_n_5),
        .CO({NLW_ram_reg_0_i_40_CO_UNCONNECTED[3],ram_reg_0_i_40_n_6,ram_reg_0_i_40_n_7,ram_reg_0_i_40_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,zext_ln34_2_fu_525_p1[11],1'b1,1'b0}),
        .O({grp_pointwise_conv2d_fix_fu_584_output_r_address0[13:12],zext_ln34_fu_538_p1,grp_pointwise_conv2d_fix_fu_584_output_r_address0[10]}),
        .S({ram_reg_0_i_142_n_5,ram_reg_0_i_143_n_5,zext_ln34_2_fu_525_p1[11:10]}));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_41__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_input_r_address0[7]),
        .I3(output_r_address0[7]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[7]),
        .O(\ap_CS_fsm_reg[7]_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_424
       (.I0(mul_ln34_reg_621_reg_n_106),
        .I1(zext_ln24_reg_636[4]),
        .O(ram_reg_0_i_424_n_5));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_43__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_input_r_address0[6]),
        .I3(output_r_address0[6]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[6]),
        .O(\ap_CS_fsm_reg[7]_6 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_45__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_input_r_address0[5]),
        .I3(output_r_address0[5]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[5]),
        .O(\ap_CS_fsm_reg[7]_5 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_47__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_input_r_address0[4]),
        .I3(output_r_address0[4]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[4]),
        .O(\ap_CS_fsm_reg[7]_4 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_49__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_input_r_address0[3]),
        .I3(output_r_address0[3]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[3]),
        .O(\ap_CS_fsm_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h888B8888888B888B)) 
    ram_reg_0_i_4__0
       (.I0(ram_reg_0_i_27__0_n_5),
        .I1(ram_reg_0_42),
        .I2(ram_reg_0_43),
        .I3(ram_reg_0_44),
        .I4(ram_reg_0_45),
        .I5(ram_reg_0_46),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_51__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_input_r_address0[2]),
        .I3(output_r_address0[2]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[2]),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    ram_reg_0_i_52
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_output_r_address0[9]),
        .I3(input_r_address0[9]),
        .I4(ram_reg_0_41[9]),
        .I5(MemBank_B_address01101_out),
        .O(ram_reg_0_i_52_n_5));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_53__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_input_r_address0[1]),
        .I3(output_r_address0[1]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[1]),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_55__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_input_r_address0[0]),
        .I3(output_r_address0[0]),
        .I4(Q[0]),
        .I5(i_0_reg_416_reg[0]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    ram_reg_0_i_57
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_output_r_address0[8]),
        .I3(input_r_address0[8]),
        .I4(ram_reg_0_41[8]),
        .I5(MemBank_B_address01101_out),
        .O(ram_reg_0_i_57_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    ram_reg_0_i_61__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_output_r_address0[7]),
        .I3(input_r_address0[7]),
        .I4(ram_reg_0_41[7]),
        .I5(MemBank_B_address01101_out),
        .O(ram_reg_0_i_61__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    ram_reg_0_i_65__0
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_output_r_address0[6]),
        .I3(input_r_address0[6]),
        .I4(ram_reg_0_41[6]),
        .I5(MemBank_B_address01101_out),
        .O(ram_reg_0_i_65__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    ram_reg_0_i_69
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_output_r_address0[5]),
        .I3(input_r_address0[5]),
        .I4(ram_reg_0_41[5]),
        .I5(MemBank_B_address01101_out),
        .O(ram_reg_0_i_69_n_5));
  LUT6 #(
    .INIT(64'h8888888888888BBB)) 
    ram_reg_0_i_7
       (.I0(ram_reg_0_i_52_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_28),
        .I4(ram_reg_0_29),
        .I5(ram_reg_0_30),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    ram_reg_0_i_73
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_output_r_address0[4]),
        .I3(input_r_address0[4]),
        .I4(ram_reg_0_41[4]),
        .I5(MemBank_B_address01101_out),
        .O(ram_reg_0_i_73_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    ram_reg_0_i_77
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_output_r_address0[3]),
        .I3(input_r_address0[3]),
        .I4(ram_reg_0_41[3]),
        .I5(MemBank_B_address01101_out),
        .O(ram_reg_0_i_77_n_5));
  LUT6 #(
    .INIT(64'h8888888888888BBB)) 
    ram_reg_0_i_8
       (.I0(ram_reg_0_i_57_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_25),
        .I4(ram_reg_0_26),
        .I5(ram_reg_0_27),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    ram_reg_0_i_81
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_output_r_address0[2]),
        .I3(input_r_address0[2]),
        .I4(ram_reg_0_41[2]),
        .I5(MemBank_B_address01101_out),
        .O(ram_reg_0_i_81_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    ram_reg_0_i_85
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_output_r_address0[1]),
        .I3(input_r_address0[1]),
        .I4(ram_reg_0_41[1]),
        .I5(MemBank_B_address01101_out),
        .O(ram_reg_0_i_85_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000EC20EC20)) 
    ram_reg_0_i_89
       (.I0(Q[2]),
        .I1(MemBank_A_address01),
        .I2(grp_pointwise_conv2d_fix_fu_584_output_r_address0[0]),
        .I3(input_r_address0[0]),
        .I4(ram_reg_0_41[0]),
        .I5(MemBank_B_address01101_out),
        .O(ram_reg_0_i_89_n_5));
  LUT6 #(
    .INIT(64'h8888888888888BBB)) 
    ram_reg_0_i_9
       (.I0(ram_reg_0_i_61__0_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_22),
        .I4(ram_reg_0_23),
        .I5(ram_reg_0_24),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_1_i_1
       (.I0(ram_reg_1),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[3]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_1_0),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_1_i_2
       (.I0(ram_reg_1_1),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[2]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_1_2),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_2_i_1
       (.I0(ram_reg_2),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[5]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_2_0),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_2_i_2
       (.I0(ram_reg_2_1),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[4]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_2_2),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_3_i_1
       (.I0(ram_reg_3),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[7]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_3_0),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_3_i_2
       (.I0(ram_reg_3_1),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[6]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_3_2),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_4_i_1
       (.I0(ram_reg_4),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[9]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_4_0),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_4_i_2
       (.I0(ram_reg_4_1),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[8]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_4_2),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_5_i_1
       (.I0(ram_reg_5),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[11]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_5_0),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_5_i_2
       (.I0(ram_reg_5_1),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[10]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_5_2),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_6_i_1
       (.I0(ram_reg_6),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[13]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_6_0),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_6_i_2
       (.I0(ram_reg_6_1),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[12]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_6_2),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ram_reg_7_i_2
       (.I0(ram_reg_7),
        .I1(Q[2]),
        .I2(buffer_0_reg_202_reg[14]),
        .I3(buffer_0_reg_202_reg[15]),
        .I4(ram_reg_7_0),
        .I5(ram_reg_7_1),
        .O(d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln20_reg_616[0]_i_1 
       (.I0(\select_ln29_reg_603[4]_i_2_n_5 ),
        .I1(zext_ln29_2_fu_233_p1[5]),
        .I2(\select_ln20_reg_616[2]_i_2_n_5 ),
        .O(select_ln20_fu_388_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h3F0F4444)) 
    \select_ln20_reg_616[1]_i_1 
       (.I0(\select_ln20_reg_616[2]_i_2_n_5 ),
        .I1(zext_ln29_2_fu_233_p1[5]),
        .I2(\select_ln29_reg_603[4]_i_2_n_5 ),
        .I3(SeparableConv2D_0_b_s_U_n_5),
        .I4(zext_ln29_2_fu_233_p1[6]),
        .O(select_ln20_fu_388_p3[1]));
  LUT6 #(
    .INIT(64'h30FF4444F0FF0000)) 
    \select_ln20_reg_616[2]_i_1 
       (.I0(\select_ln20_reg_616[2]_i_2_n_5 ),
        .I1(zext_ln29_2_fu_233_p1[5]),
        .I2(SeparableConv2D_0_b_s_U_n_5),
        .I3(\select_ln29_reg_603[4]_i_2_n_5 ),
        .I4(zext_ln29_2_fu_233_p1[7]),
        .I5(zext_ln29_2_fu_233_p1[6]),
        .O(select_ln20_fu_388_p3[2]));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \select_ln20_reg_616[2]_i_2 
       (.I0(out_w_0_reg_191[1]),
        .I1(out_w_0_reg_191[2]),
        .I2(out_w_0_reg_191[4]),
        .I3(out_w_0_reg_191[3]),
        .I4(out_w_0_reg_191[0]),
        .I5(SeparableConv2D_0_b_s_U_n_5),
        .O(\select_ln20_reg_616[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hDF002000FF000000)) 
    \select_ln20_reg_616[3]_i_1 
       (.I0(zext_ln29_2_fu_233_p1[6]),
        .I1(\select_ln20_reg_616[4]_i_2_n_5 ),
        .I2(zext_ln29_2_fu_233_p1[5]),
        .I3(SeparableConv2D_0_b_s_U_n_5),
        .I4(zext_ln29_2_fu_233_p1[8]),
        .I5(zext_ln29_2_fu_233_p1[7]),
        .O(select_ln20_fu_388_p3[3]));
  LUT6 #(
    .INIT(64'hFF00F70000000800)) 
    \select_ln20_reg_616[4]_i_1 
       (.I0(zext_ln29_2_fu_233_p1[6]),
        .I1(zext_ln29_2_fu_233_p1[5]),
        .I2(\select_ln20_reg_616[4]_i_2_n_5 ),
        .I3(SeparableConv2D_0_b_s_U_n_5),
        .I4(\select_ln20_reg_616[4]_i_3_n_5 ),
        .I5(zext_ln29_2_fu_233_p1[9]),
        .O(select_ln20_fu_388_p3[4]));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \select_ln20_reg_616[4]_i_2 
       (.I0(out_w_0_reg_191[0]),
        .I1(out_w_0_reg_191[3]),
        .I2(out_w_0_reg_191[4]),
        .I3(out_w_0_reg_191[2]),
        .I4(out_w_0_reg_191[1]),
        .O(\select_ln20_reg_616[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \select_ln20_reg_616[4]_i_3 
       (.I0(zext_ln29_2_fu_233_p1[7]),
        .I1(zext_ln29_2_fu_233_p1[8]),
        .O(\select_ln20_reg_616[4]_i_3_n_5 ));
  FDRE \select_ln20_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln20_fu_388_p3[0]),
        .Q(select_ln20_reg_616[0]),
        .R(1'b0));
  FDRE \select_ln20_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln20_fu_388_p3[1]),
        .Q(select_ln20_reg_616[1]),
        .R(1'b0));
  FDRE \select_ln20_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln20_fu_388_p3[2]),
        .Q(select_ln20_reg_616[2]),
        .R(1'b0));
  FDRE \select_ln20_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln20_fu_388_p3[3]),
        .Q(select_ln20_reg_616[3]),
        .R(1'b0));
  FDRE \select_ln20_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln20_fu_388_p3[4]),
        .Q(select_ln20_reg_616[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln29_12_reg_610[2]_i_1 
       (.I0(\select_ln20_reg_616[2]_i_2_n_5 ),
        .I1(zext_ln29_2_fu_233_p1[5]),
        .O(select_ln29_12_fu_380_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \select_ln29_12_reg_610[3]_i_1 
       (.I0(\select_ln20_reg_616[2]_i_2_n_5 ),
        .I1(zext_ln29_2_fu_233_p1[5]),
        .I2(zext_ln29_2_fu_233_p1[6]),
        .O(select_ln29_12_fu_380_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \select_ln29_12_reg_610[4]_i_1 
       (.I0(zext_ln29_2_fu_233_p1[6]),
        .I1(zext_ln29_2_fu_233_p1[5]),
        .I2(\select_ln20_reg_616[2]_i_2_n_5 ),
        .I3(zext_ln29_2_fu_233_p1[7]),
        .O(select_ln29_12_fu_380_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h969696D2)) 
    \select_ln29_12_reg_610[5]_i_1 
       (.I0(zext_ln29_2_fu_233_p1[5]),
        .I1(\select_ln20_reg_616[2]_i_2_n_5 ),
        .I2(zext_ln29_2_fu_233_p1[8]),
        .I3(zext_ln29_2_fu_233_p1[6]),
        .I4(zext_ln29_2_fu_233_p1[7]),
        .O(select_ln29_12_fu_380_p3[5]));
  LUT6 #(
    .INIT(64'hC33CC3C63C3CC33C)) 
    \select_ln29_12_reg_610[6]_i_1 
       (.I0(zext_ln29_2_fu_233_p1[7]),
        .I1(zext_ln29_2_fu_233_p1[9]),
        .I2(zext_ln29_2_fu_233_p1[6]),
        .I3(zext_ln29_2_fu_233_p1[8]),
        .I4(zext_ln29_2_fu_233_p1[5]),
        .I5(\select_ln20_reg_616[2]_i_2_n_5 ),
        .O(select_ln29_12_fu_380_p3[6]));
  LUT6 #(
    .INIT(64'h55108AEFF75108AA)) 
    \select_ln29_12_reg_610[7]_i_1 
       (.I0(zext_ln29_2_fu_233_p1[9]),
        .I1(\select_ln20_reg_616[2]_i_2_n_5 ),
        .I2(zext_ln29_2_fu_233_p1[5]),
        .I3(zext_ln29_2_fu_233_p1[6]),
        .I4(zext_ln29_2_fu_233_p1[7]),
        .I5(zext_ln29_2_fu_233_p1[8]),
        .O(select_ln29_12_fu_380_p3[7]));
  LUT6 #(
    .INIT(64'hD0D270D0C2C2D2C2)) 
    \select_ln29_12_reg_610[8]_i_1 
       (.I0(zext_ln29_2_fu_233_p1[9]),
        .I1(zext_ln29_2_fu_233_p1[7]),
        .I2(zext_ln29_2_fu_233_p1[8]),
        .I3(zext_ln29_2_fu_233_p1[5]),
        .I4(\select_ln20_reg_616[2]_i_2_n_5 ),
        .I5(zext_ln29_2_fu_233_p1[6]),
        .O(select_ln29_12_fu_380_p3[8]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln29_12_reg_610[9]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(SeparableConv2D_0_b_s_U_n_5),
        .I2(ap_CS_fsm_state2),
        .O(\select_ln29_12_reg_610[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAA8088)) 
    \select_ln29_12_reg_610[9]_i_2 
       (.I0(zext_ln29_2_fu_233_p1[9]),
        .I1(zext_ln29_2_fu_233_p1[6]),
        .I2(zext_ln29_2_fu_233_p1[5]),
        .I3(\select_ln20_reg_616[2]_i_2_n_5 ),
        .I4(zext_ln29_2_fu_233_p1[8]),
        .I5(zext_ln29_2_fu_233_p1[7]),
        .O(select_ln29_12_fu_380_p3[9]));
  FDRE \select_ln29_12_reg_610_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln29_12_fu_380_p3[2]),
        .Q(select_ln29_12_reg_610[2]),
        .R(\select_ln29_12_reg_610[9]_i_1_n_5 ));
  FDRE \select_ln29_12_reg_610_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln29_12_fu_380_p3[3]),
        .Q(select_ln29_12_reg_610[3]),
        .R(\select_ln29_12_reg_610[9]_i_1_n_5 ));
  FDRE \select_ln29_12_reg_610_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln29_12_fu_380_p3[4]),
        .Q(select_ln29_12_reg_610[4]),
        .R(\select_ln29_12_reg_610[9]_i_1_n_5 ));
  FDRE \select_ln29_12_reg_610_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln29_12_fu_380_p3[5]),
        .Q(select_ln29_12_reg_610[5]),
        .R(\select_ln29_12_reg_610[9]_i_1_n_5 ));
  FDRE \select_ln29_12_reg_610_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln29_12_fu_380_p3[6]),
        .Q(select_ln29_12_reg_610[6]),
        .R(\select_ln29_12_reg_610[9]_i_1_n_5 ));
  FDRE \select_ln29_12_reg_610_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln29_12_fu_380_p3[7]),
        .Q(select_ln29_12_reg_610[7]),
        .R(\select_ln29_12_reg_610[9]_i_1_n_5 ));
  FDRE \select_ln29_12_reg_610_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln29_12_fu_380_p3[8]),
        .Q(select_ln29_12_reg_610[8]),
        .R(\select_ln29_12_reg_610[9]_i_1_n_5 ));
  FDRE \select_ln29_12_reg_610_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(select_ln29_12_fu_380_p3[9]),
        .Q(select_ln29_12_reg_610[9]),
        .R(\select_ln29_12_reg_610[9]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \select_ln29_reg_603[4]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(\select_ln29_reg_603[4]_i_2_n_5 ),
        .O(select_ln29_reg_603));
  LUT6 #(
    .INIT(64'h00004000FFFFFFFF)) 
    \select_ln29_reg_603[4]_i_2 
       (.I0(out_w_0_reg_191[1]),
        .I1(out_w_0_reg_191[2]),
        .I2(out_w_0_reg_191[4]),
        .I3(out_w_0_reg_191[3]),
        .I4(out_w_0_reg_191[0]),
        .I5(SeparableConv2D_0_b_s_U_n_5),
        .O(\select_ln29_reg_603[4]_i_2_n_5 ));
  FDRE \select_ln29_reg_603_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(out_w_0_reg_191[0]),
        .Q(\select_ln29_reg_603_reg_n_5_[0] ),
        .R(select_ln29_reg_603));
  FDRE \select_ln29_reg_603_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(out_w_0_reg_191[1]),
        .Q(\select_ln29_reg_603_reg_n_5_[1] ),
        .R(select_ln29_reg_603));
  FDRE \select_ln29_reg_603_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(out_w_0_reg_191[2]),
        .Q(\select_ln29_reg_603_reg_n_5_[2] ),
        .R(select_ln29_reg_603));
  FDRE \select_ln29_reg_603_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(out_w_0_reg_191[3]),
        .Q(\select_ln29_reg_603_reg_n_5_[3] ),
        .R(select_ln29_reg_603));
  FDRE \select_ln29_reg_603_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(out_w_0_reg_191[4]),
        .Q(\select_ln29_reg_603_reg_n_5_[4] ),
        .R(select_ln29_reg_603));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \select_ln34_6_reg_587[4]_i_1 
       (.I0(SeparableConv2D_0_b_s_U_n_5),
        .I1(out_d_0_reg_157[0]),
        .I2(out_d_0_reg_157[2]),
        .I3(out_d_0_reg_157[1]),
        .I4(out_d_0_reg_157[3]),
        .I5(out_d_0_reg_157[4]),
        .O(\select_ln34_6_reg_587[4]_i_1_n_5 ));
  FDRE \select_ln34_6_reg_587_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(mul_ln34_reg_621_reg_i_4_n_5),
        .Q(select_ln34_6_reg_587[0]),
        .R(1'b0));
  FDRE \select_ln34_6_reg_587_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(mul_ln34_reg_621_reg_i_3_n_5),
        .Q(select_ln34_6_reg_587[1]),
        .R(1'b0));
  FDRE \select_ln34_6_reg_587_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(mul_ln34_reg_621_reg_i_2_n_5),
        .Q(select_ln34_6_reg_587[2]),
        .R(1'b0));
  FDRE \select_ln34_6_reg_587_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(mul_ln34_reg_621_reg_i_1_n_5),
        .Q(select_ln34_6_reg_587[3]),
        .R(1'b0));
  FDRE \select_ln34_6_reg_587_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln20_reg_5820),
        .D(\select_ln34_6_reg_587[4]_i_1_n_5 ),
        .Q(select_ln34_6_reg_587[4]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_631_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln29_12_reg_610[2]),
        .Q(sext_ln29_11_reg_631_reg[0]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_631_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln29_12_reg_610[3]),
        .Q(sext_ln29_11_reg_631_reg[1]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_631_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln29_12_reg_610[4]),
        .Q(sext_ln29_11_reg_631_reg[2]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_631_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln29_12_reg_610[5]),
        .Q(sext_ln29_11_reg_631_reg[3]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_631_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln29_12_reg_610[6]),
        .Q(sext_ln29_11_reg_631_reg[4]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_631_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln29_12_reg_610[7]),
        .Q(sext_ln29_11_reg_631_reg[5]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_631_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln29_12_reg_610[8]),
        .Q(sext_ln29_11_reg_631_reg[6]),
        .R(1'b0));
  FDRE \sext_ln29_11_reg_631_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(select_ln29_12_reg_610[9]),
        .Q(sext_ln29_11_reg_631_reg[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\select_ln29_reg_603_reg_n_5_[0] ),
        .Q(grp_pointwise_conv2d_fix_fu_584_input_r_address0[0]),
        .R(1'b0));
  FDRE \zext_ln24_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\select_ln29_reg_603_reg_n_5_[1] ),
        .Q(grp_pointwise_conv2d_fix_fu_584_input_r_address0[1]),
        .R(1'b0));
  FDRE \zext_ln24_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\select_ln29_reg_603_reg_n_5_[2] ),
        .Q(zext_ln24_reg_636[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\select_ln29_reg_603_reg_n_5_[3] ),
        .Q(zext_ln24_reg_636[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\select_ln29_reg_603_reg_n_5_[4] ),
        .Q(zext_ln24_reg_636[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1
   (D,
    \ap_CS_fsm_reg[23] ,
    output_r_address0,
    \ap_CS_fsm_reg[23]_0 ,
    input_r_address0,
    \ap_CS_fsm_reg[23]_1 ,
    p,
    WEA,
    output_r_ce0,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    \ap_CS_fsm_reg[15]_5 ,
    \ap_CS_fsm_reg[15]_6 ,
    \ap_CS_fsm_reg[15]_7 ,
    \ap_CS_fsm_reg[15]_8 ,
    \ap_CS_fsm_reg[15]_9 ,
    \ap_CS_fsm_reg[15]_10 ,
    \ap_CS_fsm_reg[15]_11 ,
    \ap_CS_fsm_reg[15]_12 ,
    \ap_CS_fsm_reg[15]_13 ,
    \ap_CS_fsm_reg[15]_14 ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[3]_0 ,
    ap_enable_reg_pp0_iter1,
    grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg,
    Q,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_7,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_2_2,
    ram_reg_2_3,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0_3,
    ram_reg_0_4,
    ap_clk,
    SS,
    q0,
    ap_rst_n);
  output [1:0]D;
  output \ap_CS_fsm_reg[23] ;
  output [10:0]output_r_address0;
  output \ap_CS_fsm_reg[23]_0 ;
  output [9:0]input_r_address0;
  output \ap_CS_fsm_reg[23]_1 ;
  output p;
  output [1:0]WEA;
  output output_r_ce0;
  output [1:0]\ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[15]_3 ;
  output \ap_CS_fsm_reg[15]_4 ;
  output \ap_CS_fsm_reg[15]_5 ;
  output \ap_CS_fsm_reg[15]_6 ;
  output \ap_CS_fsm_reg[15]_7 ;
  output \ap_CS_fsm_reg[15]_8 ;
  output \ap_CS_fsm_reg[15]_9 ;
  output \ap_CS_fsm_reg[15]_10 ;
  output \ap_CS_fsm_reg[15]_11 ;
  output \ap_CS_fsm_reg[15]_12 ;
  output \ap_CS_fsm_reg[15]_13 ;
  output \ap_CS_fsm_reg[15]_14 ;
  output \ap_CS_fsm_reg[14] ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output ap_enable_reg_pp0_iter1;
  input grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg;
  input [3:0]Q;
  input [0:0]ram_reg_0;
  input [0:0]ram_reg_0_0;
  input [1:0]ram_reg_0_1;
  input [0:0]ram_reg_0_2;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_7;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_2_2;
  input ram_reg_2_3;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ap_clk;
  input [0:0]SS;
  input [15:0]q0;
  input ap_rst_n;

  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]SS;
  wire SeparableConv2D_1_b_s_U_n_18;
  wire SeparableConv2D_1_b_s_U_n_19;
  wire SeparableConv2D_1_b_s_U_n_20;
  wire SeparableConv2D_1_b_s_U_n_21;
  wire SeparableConv2D_1_b_s_U_n_22;
  wire SeparableConv2D_1_b_s_U_n_23;
  wire SeparableConv2D_1_b_s_U_n_24;
  wire SeparableConv2D_1_b_s_U_n_25;
  wire SeparableConv2D_1_b_s_U_n_26;
  wire SeparableConv2D_1_b_s_U_n_27;
  wire SeparableConv2D_1_b_s_U_n_28;
  wire SeparableConv2D_1_b_s_U_n_29;
  wire SeparableConv2D_1_b_s_U_n_30;
  wire SeparableConv2D_1_b_s_U_n_31;
  wire SeparableConv2D_1_b_s_U_n_32;
  wire SeparableConv2D_1_b_s_U_n_33;
  wire [12:0]SeparableConv2D_1_b_s_q0;
  wire [1:0]WEA;
  wire [10:2]add_ln19_fu_469_p2;
  wire [10:2]add_ln19_reg_1121;
  wire \add_ln19_reg_1121[10]_i_2_n_5 ;
  wire \add_ln19_reg_1121[6]_i_1_n_5 ;
  wire \add_ln19_reg_1121[7]_i_1_n_5 ;
  wire [11:1]add_ln34_1_fu_1028_p2;
  wire \add_ln34_1_reg_1237[0]_i_2_n_5 ;
  wire \add_ln34_1_reg_1237[0]_i_3_n_5 ;
  wire \add_ln34_1_reg_1237[0]_i_4_n_5 ;
  wire \add_ln34_1_reg_1237[0]_i_5_n_5 ;
  wire \add_ln34_1_reg_1237[11]_i_3_n_5 ;
  wire \add_ln34_1_reg_1237[11]_i_4_n_5 ;
  wire \add_ln34_1_reg_1237[11]_i_5_n_5 ;
  wire \add_ln34_1_reg_1237[4]_i_2_n_5 ;
  wire \add_ln34_1_reg_1237[4]_i_3_n_5 ;
  wire \add_ln34_1_reg_1237[4]_i_4_n_5 ;
  wire \add_ln34_1_reg_1237[4]_i_5_n_5 ;
  wire \add_ln34_1_reg_1237[8]_i_3_n_5 ;
  wire \add_ln34_1_reg_1237[8]_i_4_n_5 ;
  wire \add_ln34_1_reg_1237[8]_i_5_n_5 ;
  wire \add_ln34_1_reg_1237[8]_i_6_n_5 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1_n_10 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1_n_11 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1_n_12 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1_n_5 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1_n_6 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1_n_7 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1_n_8 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1_n_9 ;
  wire \add_ln34_1_reg_1237_reg[11]_i_1_n_7 ;
  wire \add_ln34_1_reg_1237_reg[11]_i_1_n_8 ;
  wire \add_ln34_1_reg_1237_reg[11]_i_2_n_10 ;
  wire \add_ln34_1_reg_1237_reg[11]_i_2_n_11 ;
  wire \add_ln34_1_reg_1237_reg[11]_i_2_n_12 ;
  wire \add_ln34_1_reg_1237_reg[11]_i_2_n_7 ;
  wire \add_ln34_1_reg_1237_reg[11]_i_2_n_8 ;
  wire \add_ln34_1_reg_1237_reg[4]_i_1_n_5 ;
  wire \add_ln34_1_reg_1237_reg[4]_i_1_n_6 ;
  wire \add_ln34_1_reg_1237_reg[4]_i_1_n_7 ;
  wire \add_ln34_1_reg_1237_reg[4]_i_1_n_8 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_1_n_5 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_1_n_6 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_1_n_7 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_1_n_8 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2_n_10 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2_n_11 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2_n_12 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2_n_5 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2_n_6 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2_n_7 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2_n_8 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2_n_9 ;
  wire and_ln29_reg_1175;
  wire and_ln29_reg_1175_pp0_iter1_reg;
  wire and_ln29_reg_1175_pp0_iter2_reg;
  wire and_ln29_reg_1175_pp0_iter3_reg;
  wire \ap_CS_fsm[2]_i_1__5_n_5 ;
  wire \ap_CS_fsm[3]_i_2__0_n_5 ;
  wire \ap_CS_fsm[4]_i_1__5_n_5 ;
  wire \ap_CS_fsm_reg[14] ;
  wire [1:0]\ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_10 ;
  wire \ap_CS_fsm_reg[15]_11 ;
  wire \ap_CS_fsm_reg[15]_12 ;
  wire \ap_CS_fsm_reg[15]_13 ;
  wire \ap_CS_fsm_reg[15]_14 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire \ap_CS_fsm_reg[15]_5 ;
  wire \ap_CS_fsm_reg[15]_6 ;
  wire \ap_CS_fsm_reg[15]_7 ;
  wire \ap_CS_fsm_reg[15]_8 ;
  wire \ap_CS_fsm_reg[15]_9 ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire \ap_CS_fsm_reg[23]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state9;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire [4:0]ap_phi_mux_in_d_0_phi_fu_462_p4;
  wire ap_rst_n;
  wire [15:0]buffer_0_reg_448;
  wire \buffer_0_reg_448[11]_i_2_n_5 ;
  wire \buffer_0_reg_448[11]_i_3_n_5 ;
  wire \buffer_0_reg_448[11]_i_4_n_5 ;
  wire \buffer_0_reg_448[11]_i_5_n_5 ;
  wire \buffer_0_reg_448[15]_i_1_n_5 ;
  wire \buffer_0_reg_448[15]_i_3_n_5 ;
  wire \buffer_0_reg_448[15]_i_4_n_5 ;
  wire \buffer_0_reg_448[15]_i_5_n_5 ;
  wire \buffer_0_reg_448[3]_i_2_n_5 ;
  wire \buffer_0_reg_448[3]_i_3_n_5 ;
  wire \buffer_0_reg_448[3]_i_4_n_5 ;
  wire \buffer_0_reg_448[3]_i_5_n_5 ;
  wire \buffer_0_reg_448[7]_i_2_n_5 ;
  wire \buffer_0_reg_448[7]_i_3_n_5 ;
  wire \buffer_0_reg_448[7]_i_4_n_5 ;
  wire \buffer_0_reg_448[7]_i_5_n_5 ;
  wire grp_pointwise_conv2d_fix_1_fu_560_ap_ready;
  wire grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg;
  wire [9:9]grp_pointwise_conv2d_fix_1_fu_560_output_r_address0;
  wire icmp_ln20_reg_1156_pp0_iter1_reg;
  wire icmp_ln20_reg_1156_pp0_iter2_reg;
  wire icmp_ln20_reg_1156_pp0_iter3_reg;
  wire \icmp_ln20_reg_1156_reg_n_5_[0] ;
  wire icmp_ln21_fu_565_p2;
  wire icmp_ln21_reg_1165;
  wire icmp_ln21_reg_1165_pp0_iter1_reg;
  wire icmp_ln21_reg_1165_pp0_iter2_reg;
  wire icmp_ln21_reg_1165_pp0_iter3_reg;
  wire icmp_ln24_fu_1013_p2__0;
  wire icmp_ln24_reg_1233;
  wire \icmp_ln24_reg_1233[0]_i_1_n_5 ;
  wire in_d_0_reg_458;
  wire in_d_0_reg_4580;
  wire \in_d_0_reg_458_reg_n_5_[0] ;
  wire \in_d_0_reg_458_reg_n_5_[1] ;
  wire \in_d_0_reg_458_reg_n_5_[2] ;
  wire \in_d_0_reg_458_reg_n_5_[3] ;
  wire \in_d_0_reg_458_reg_n_5_[4] ;
  wire [4:0]in_d_fu_697_p2;
  wire [4:0]in_d_reg_1202;
  wire \in_d_reg_1202[3]_i_2_n_5 ;
  wire [4:0]in_d_reg_1202_pp0_iter1_reg;
  wire [4:0]in_d_reg_1202_pp0_iter2_reg;
  wire indvar_flatten20_reg_404;
  wire indvar_flatten20_reg_4040;
  wire \indvar_flatten20_reg_404[0]_i_3_n_5 ;
  wire [11:0]indvar_flatten20_reg_404_reg;
  wire \indvar_flatten20_reg_404_reg[0]_i_2_n_10 ;
  wire \indvar_flatten20_reg_404_reg[0]_i_2_n_11 ;
  wire \indvar_flatten20_reg_404_reg[0]_i_2_n_12 ;
  wire \indvar_flatten20_reg_404_reg[0]_i_2_n_5 ;
  wire \indvar_flatten20_reg_404_reg[0]_i_2_n_6 ;
  wire \indvar_flatten20_reg_404_reg[0]_i_2_n_7 ;
  wire \indvar_flatten20_reg_404_reg[0]_i_2_n_8 ;
  wire \indvar_flatten20_reg_404_reg[0]_i_2_n_9 ;
  wire \indvar_flatten20_reg_404_reg[4]_i_1_n_10 ;
  wire \indvar_flatten20_reg_404_reg[4]_i_1_n_11 ;
  wire \indvar_flatten20_reg_404_reg[4]_i_1_n_12 ;
  wire \indvar_flatten20_reg_404_reg[4]_i_1_n_5 ;
  wire \indvar_flatten20_reg_404_reg[4]_i_1_n_6 ;
  wire \indvar_flatten20_reg_404_reg[4]_i_1_n_7 ;
  wire \indvar_flatten20_reg_404_reg[4]_i_1_n_8 ;
  wire \indvar_flatten20_reg_404_reg[4]_i_1_n_9 ;
  wire \indvar_flatten20_reg_404_reg[8]_i_1_n_10 ;
  wire \indvar_flatten20_reg_404_reg[8]_i_1_n_11 ;
  wire \indvar_flatten20_reg_404_reg[8]_i_1_n_12 ;
  wire \indvar_flatten20_reg_404_reg[8]_i_1_n_6 ;
  wire \indvar_flatten20_reg_404_reg[8]_i_1_n_7 ;
  wire \indvar_flatten20_reg_404_reg[8]_i_1_n_8 ;
  wire \indvar_flatten20_reg_404_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_426[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_426[1]_i_1_n_5 ;
  wire \indvar_flatten_reg_426[2]_i_1_n_5 ;
  wire \indvar_flatten_reg_426[3]_i_1_n_5 ;
  wire \indvar_flatten_reg_426[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_426[5]_i_1_n_5 ;
  wire \indvar_flatten_reg_426[5]_i_2_n_5 ;
  wire \indvar_flatten_reg_426[6]_i_1_n_5 ;
  wire \indvar_flatten_reg_426[7]_i_1_n_5 ;
  wire \indvar_flatten_reg_426[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_426[8]_i_2_n_5 ;
  wire [8:0]indvar_flatten_reg_426_reg;
  wire [9:0]input_r_address0;
  wire mul_ln29_1_reg_1228_reg_i_18_n_7;
  wire mul_ln29_1_reg_1228_reg_i_18_n_8;
  wire mul_ln29_1_reg_1228_reg_i_1_n_5;
  wire mul_ln29_1_reg_1228_reg_i_2_n_5;
  wire mul_ln29_1_reg_1228_reg_i_49_n_5;
  wire mul_ln29_1_reg_1228_reg_n_100;
  wire mul_ln29_1_reg_1228_reg_n_101;
  wire mul_ln29_1_reg_1228_reg_n_102;
  wire mul_ln29_1_reg_1228_reg_n_103;
  wire mul_ln29_1_reg_1228_reg_n_104;
  wire mul_ln29_1_reg_1228_reg_n_105;
  wire mul_ln29_1_reg_1228_reg_n_106;
  wire mul_ln29_1_reg_1228_reg_n_107;
  wire mul_ln29_1_reg_1228_reg_n_108;
  wire mul_ln29_1_reg_1228_reg_n_109;
  wire mul_ln29_1_reg_1228_reg_n_110;
  wire mul_ln29_1_reg_1228_reg_n_79;
  wire mul_ln29_1_reg_1228_reg_n_80;
  wire mul_ln29_1_reg_1228_reg_n_97;
  wire mul_ln29_1_reg_1228_reg_n_98;
  wire mul_ln29_1_reg_1228_reg_n_99;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15;
  wire network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_23;
  wire network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_24;
  wire network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25;
  wire out_d_0_reg_381;
  wire \out_d_0_reg_381_reg_n_5_[0] ;
  wire \out_d_0_reg_381_reg_n_5_[1] ;
  wire \out_d_0_reg_381_reg_n_5_[2] ;
  wire \out_d_0_reg_381_reg_n_5_[3] ;
  wire [3:0]out_d_fu_481_p2;
  wire [3:0]out_d_reg_1129;
  wire out_h_0_reg_415;
  wire \out_h_0_reg_415[0]_i_1_n_5 ;
  wire [3:0]out_h_0_reg_415_reg;
  wire [3:1]out_h_fu_559_p2;
  wire [3:0]out_w_0_reg_437;
  wire [10:0]output_r_address0;
  wire output_r_ce0;
  wire p;
  wire p_0_in0_out;
  wire p_1_in;
  wire [10:2]phi_mul_reg_392;
  wire [15:0]q0;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire [1:0]ram_reg_0_1;
  wire [0:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_i_243_n_5;
  wire ram_reg_0_i_243_n_6;
  wire ram_reg_0_i_243_n_7;
  wire ram_reg_0_i_243_n_8;
  wire ram_reg_0_i_244_n_6;
  wire ram_reg_0_i_244_n_7;
  wire ram_reg_0_i_244_n_8;
  wire ram_reg_0_i_412_n_5;
  wire ram_reg_0_i_413_n_5;
  wire ram_reg_0_i_414_n_5;
  wire ram_reg_0_i_415_n_5;
  wire ram_reg_0_i_416_n_5;
  wire ram_reg_0_i_417_n_5;
  wire ram_reg_0_i_418_n_5;
  wire ram_reg_0_i_419_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_2_3;
  wire ram_reg_2_i_11_n_5;
  wire ram_reg_2_i_11_n_6;
  wire ram_reg_2_i_11_n_7;
  wire ram_reg_2_i_11_n_8;
  wire ram_reg_2_i_22_n_5;
  wire ram_reg_2_i_23_n_5;
  wire ram_reg_2_i_24_n_5;
  wire ram_reg_2_i_25_n_5;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_i_10_n_5;
  wire ram_reg_4_i_10_n_6;
  wire ram_reg_4_i_10_n_7;
  wire ram_reg_4_i_10_n_8;
  wire ram_reg_4_i_21_n_5;
  wire ram_reg_4_i_22_n_5;
  wire ram_reg_4_i_23_n_5;
  wire ram_reg_4_i_24_n_5;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_7;
  wire [3:0]select_ln24_10_fu_671_p3;
  wire [3:0]select_ln24_10_reg_1191;
  wire [3:0]select_ln24_10_reg_1191_pp0_iter1_reg;
  wire [3:0]select_ln24_10_reg_1191_pp0_iter2_reg;
  wire [4:0]select_ln24_9_reg_1185;
  wire \select_ln24_9_reg_1185[4]_i_1_n_5 ;
  wire [4:0]select_ln24_9_reg_1185_pp0_iter1_reg;
  wire [15:15]select_ln24_fu_1040_p3;
  wire [7:1]select_ln29_10_fu_609_p3;
  wire [6:0]select_ln29_10_reg_1170_pp0_iter1_reg_reg;
  wire \select_ln29_10_reg_1170_reg_n_5_[1] ;
  wire \select_ln29_10_reg_1170_reg_n_5_[2] ;
  wire \select_ln29_10_reg_1170_reg_n_5_[3] ;
  wire \select_ln29_10_reg_1170_reg_n_5_[4] ;
  wire \select_ln29_10_reg_1170_reg_n_5_[5] ;
  wire \select_ln29_10_reg_1170_reg_n_5_[6] ;
  wire \select_ln29_10_reg_1170_reg_n_5_[7] ;
  wire [0:0]select_ln29_fu_571_p3;
  wire [7:1]sext_ln29_10_fu_1001_p1;
  wire [12:0]sext_ln29_5_reg_1144;
  wire [15:0]sext_ln29_9_fu_1055_p1;
  wire [6:4]shl_ln_reg_1151;
  wire [6:4]tmp_2_fu_739_p129;
  wire [15:0]tmp_2_fu_739_p130;
  wire [2:0]trunc_ln29_reg_1139;
  wire \trunc_ln29_reg_1139[0]_i_1_n_5 ;
  wire \trunc_ln29_reg_1139[1]_i_1_n_5 ;
  wire \trunc_ln29_reg_1139[2]_i_1_n_5 ;
  wire [15:0]trunc_ln33_fu_1073_p1;
  wire [3:2]\NLW_add_ln34_1_reg_1237_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_1_reg_1237_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_1_reg_1237_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_1_reg_1237_reg[11]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_1_reg_1237_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten20_reg_404_reg[8]_i_1_CO_UNCONNECTED ;
  wire NLW_mul_ln29_1_reg_1228_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln29_1_reg_1228_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln29_1_reg_1228_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln29_1_reg_1228_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln29_1_reg_1228_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln29_1_reg_1228_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln29_1_reg_1228_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln29_1_reg_1228_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln29_1_reg_1228_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln29_1_reg_1228_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln29_1_reg_1228_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_mul_ln29_1_reg_1228_reg_i_18_CO_UNCONNECTED;
  wire [3:0]NLW_mul_ln29_1_reg_1228_reg_i_18_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_244_CO_UNCONNECTED;

  design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s SeparableConv2D_1_b_s_U
       (.DI({\buffer_0_reg_448[3]_i_2_n_5 ,\buffer_0_reg_448[3]_i_3_n_5 ,\buffer_0_reg_448[3]_i_4_n_5 ,\buffer_0_reg_448[3]_i_5_n_5 }),
        .P(sext_ln29_9_fu_1055_p1),
        .Q({\out_d_0_reg_381_reg_n_5_[2] ,\out_d_0_reg_381_reg_n_5_[1] ,\out_d_0_reg_381_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .\buffer_0_reg_448_reg[11] ({\buffer_0_reg_448[11]_i_2_n_5 ,\buffer_0_reg_448[11]_i_3_n_5 ,\buffer_0_reg_448[11]_i_4_n_5 ,\buffer_0_reg_448[11]_i_5_n_5 }),
        .\buffer_0_reg_448_reg[15] ({\buffer_0_reg_448[15]_i_3_n_5 ,\buffer_0_reg_448[15]_i_4_n_5 ,\buffer_0_reg_448[15]_i_5_n_5 }),
        .\buffer_0_reg_448_reg[3] (output_r_ce0),
        .\buffer_0_reg_448_reg[7] ({\buffer_0_reg_448[7]_i_2_n_5 ,\buffer_0_reg_448[7]_i_3_n_5 ,\buffer_0_reg_448[7]_i_4_n_5 ,\buffer_0_reg_448[7]_i_5_n_5 }),
        .icmp_ln20_reg_1156_pp0_iter3_reg(icmp_ln20_reg_1156_pp0_iter3_reg),
        .out({SeparableConv2D_1_b_s_U_n_18,SeparableConv2D_1_b_s_U_n_19,SeparableConv2D_1_b_s_U_n_20,SeparableConv2D_1_b_s_U_n_21,SeparableConv2D_1_b_s_U_n_22,SeparableConv2D_1_b_s_U_n_23,SeparableConv2D_1_b_s_U_n_24,SeparableConv2D_1_b_s_U_n_25,SeparableConv2D_1_b_s_U_n_26,SeparableConv2D_1_b_s_U_n_27,SeparableConv2D_1_b_s_U_n_28,SeparableConv2D_1_b_s_U_n_29,SeparableConv2D_1_b_s_U_n_30,SeparableConv2D_1_b_s_U_n_31,SeparableConv2D_1_b_s_U_n_32,SeparableConv2D_1_b_s_U_n_33}),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[12] (SeparableConv2D_1_b_s_q0),
        .select_ln24_fu_1040_p3(select_ln24_fu_1040_p3));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln19_reg_1121[10]_i_1 
       (.I0(phi_mul_reg_392[8]),
        .I1(\add_ln19_reg_1121[10]_i_2_n_5 ),
        .I2(phi_mul_reg_392[9]),
        .I3(phi_mul_reg_392[10]),
        .O(add_ln19_fu_469_p2[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \add_ln19_reg_1121[10]_i_2 
       (.I0(phi_mul_reg_392[6]),
        .I1(phi_mul_reg_392[5]),
        .I2(phi_mul_reg_392[3]),
        .I3(phi_mul_reg_392[2]),
        .I4(phi_mul_reg_392[4]),
        .I5(phi_mul_reg_392[7]),
        .O(\add_ln19_reg_1121[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_1121[2]_i_1 
       (.I0(phi_mul_reg_392[2]),
        .O(add_ln19_fu_469_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln19_reg_1121[3]_i_1 
       (.I0(phi_mul_reg_392[2]),
        .I1(phi_mul_reg_392[3]),
        .O(add_ln19_fu_469_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln19_reg_1121[4]_i_1 
       (.I0(phi_mul_reg_392[2]),
        .I1(phi_mul_reg_392[3]),
        .I2(phi_mul_reg_392[4]),
        .O(add_ln19_fu_469_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln19_reg_1121[5]_i_1 
       (.I0(phi_mul_reg_392[3]),
        .I1(phi_mul_reg_392[2]),
        .I2(phi_mul_reg_392[4]),
        .I3(phi_mul_reg_392[5]),
        .O(add_ln19_fu_469_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \add_ln19_reg_1121[6]_i_1 
       (.I0(phi_mul_reg_392[4]),
        .I1(phi_mul_reg_392[2]),
        .I2(phi_mul_reg_392[3]),
        .I3(phi_mul_reg_392[5]),
        .I4(phi_mul_reg_392[6]),
        .O(\add_ln19_reg_1121[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln19_reg_1121[7]_i_1 
       (.I0(phi_mul_reg_392[6]),
        .I1(phi_mul_reg_392[5]),
        .I2(phi_mul_reg_392[3]),
        .I3(phi_mul_reg_392[2]),
        .I4(phi_mul_reg_392[4]),
        .I5(phi_mul_reg_392[7]),
        .O(\add_ln19_reg_1121[7]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln19_reg_1121[8]_i_1 
       (.I0(\add_ln19_reg_1121[10]_i_2_n_5 ),
        .I1(phi_mul_reg_392[8]),
        .O(add_ln19_fu_469_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln19_reg_1121[9]_i_1 
       (.I0(\add_ln19_reg_1121[10]_i_2_n_5 ),
        .I1(phi_mul_reg_392[8]),
        .I2(phi_mul_reg_392[9]),
        .O(add_ln19_fu_469_p2[9]));
  FDRE \add_ln19_reg_1121_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[10]),
        .Q(add_ln19_reg_1121[10]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[2]),
        .Q(add_ln19_reg_1121[2]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[3]),
        .Q(add_ln19_reg_1121[3]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[4]),
        .Q(add_ln19_reg_1121[4]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[5]),
        .Q(add_ln19_reg_1121[5]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln19_reg_1121[6]_i_1_n_5 ),
        .Q(add_ln19_reg_1121[6]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln19_reg_1121[7]_i_1_n_5 ),
        .Q(add_ln19_reg_1121[7]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[8]),
        .Q(add_ln19_reg_1121[8]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[9]),
        .Q(add_ln19_reg_1121[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[0]_i_2 
       (.I0(phi_mul_reg_392[3]),
        .I1(select_ln24_10_reg_1191_pp0_iter2_reg[3]),
        .O(\add_ln34_1_reg_1237[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[0]_i_3 
       (.I0(phi_mul_reg_392[2]),
        .I1(select_ln24_10_reg_1191_pp0_iter2_reg[2]),
        .O(\add_ln34_1_reg_1237[0]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_1_reg_1237[0]_i_4 
       (.I0(select_ln24_10_reg_1191_pp0_iter2_reg[1]),
        .O(\add_ln34_1_reg_1237[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_1_reg_1237[0]_i_5 
       (.I0(select_ln24_10_reg_1191_pp0_iter2_reg[0]),
        .O(\add_ln34_1_reg_1237[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_1_reg_1237[11]_i_3 
       (.I0(\add_ln34_1_reg_1237_reg[11]_i_2_n_10 ),
        .O(\add_ln34_1_reg_1237[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_1_reg_1237[11]_i_4 
       (.I0(\add_ln34_1_reg_1237_reg[11]_i_2_n_11 ),
        .I1(\add_ln34_1_reg_1237_reg[11]_i_2_n_10 ),
        .O(\add_ln34_1_reg_1237[11]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_1_reg_1237[11]_i_5 
       (.I0(\add_ln34_1_reg_1237_reg[11]_i_2_n_11 ),
        .O(\add_ln34_1_reg_1237[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[1]_i_1 
       (.I0(\add_ln34_1_reg_1237_reg[0]_i_1_n_11 ),
        .I1(sext_ln29_10_fu_1001_p1[1]),
        .O(add_ln34_1_fu_1028_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[4]_i_2 
       (.I0(\add_ln34_1_reg_1237_reg[8]_i_2_n_12 ),
        .I1(sext_ln29_10_fu_1001_p1[4]),
        .O(\add_ln34_1_reg_1237[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[4]_i_3 
       (.I0(\add_ln34_1_reg_1237_reg[0]_i_1_n_9 ),
        .I1(sext_ln29_10_fu_1001_p1[3]),
        .O(\add_ln34_1_reg_1237[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[4]_i_4 
       (.I0(\add_ln34_1_reg_1237_reg[0]_i_1_n_10 ),
        .I1(sext_ln29_10_fu_1001_p1[2]),
        .O(\add_ln34_1_reg_1237[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[4]_i_5 
       (.I0(\add_ln34_1_reg_1237_reg[0]_i_1_n_11 ),
        .I1(sext_ln29_10_fu_1001_p1[1]),
        .O(\add_ln34_1_reg_1237[4]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_1_reg_1237[8]_i_3 
       (.I0(\add_ln34_1_reg_1237_reg[11]_i_2_n_12 ),
        .O(\add_ln34_1_reg_1237[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[8]_i_4 
       (.I0(\add_ln34_1_reg_1237_reg[8]_i_2_n_9 ),
        .I1(sext_ln29_10_fu_1001_p1[7]),
        .O(\add_ln34_1_reg_1237[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[8]_i_5 
       (.I0(\add_ln34_1_reg_1237_reg[8]_i_2_n_10 ),
        .I1(sext_ln29_10_fu_1001_p1[6]),
        .O(\add_ln34_1_reg_1237[8]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[8]_i_6 
       (.I0(\add_ln34_1_reg_1237_reg[8]_i_2_n_11 ),
        .I1(sext_ln29_10_fu_1001_p1[5]),
        .O(\add_ln34_1_reg_1237[8]_i_6_n_5 ));
  FDRE \add_ln34_1_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(\add_ln34_1_reg_1237_reg[0]_i_1_n_12 ),
        .Q(output_r_address0[0]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1237_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_1237_reg[0]_i_1_n_5 ,\add_ln34_1_reg_1237_reg[0]_i_1_n_6 ,\add_ln34_1_reg_1237_reg[0]_i_1_n_7 ,\add_ln34_1_reg_1237_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_392[3:2],1'b0,1'b0}),
        .O({\add_ln34_1_reg_1237_reg[0]_i_1_n_9 ,\add_ln34_1_reg_1237_reg[0]_i_1_n_10 ,\add_ln34_1_reg_1237_reg[0]_i_1_n_11 ,\add_ln34_1_reg_1237_reg[0]_i_1_n_12 }),
        .S({\add_ln34_1_reg_1237[0]_i_2_n_5 ,\add_ln34_1_reg_1237[0]_i_3_n_5 ,\add_ln34_1_reg_1237[0]_i_4_n_5 ,\add_ln34_1_reg_1237[0]_i_5_n_5 }));
  FDRE \add_ln34_1_reg_1237_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[10]),
        .Q(output_r_address0[9]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[11]),
        .Q(output_r_address0[10]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1237_reg[11]_i_1 
       (.CI(\add_ln34_1_reg_1237_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln34_1_reg_1237_reg[11]_i_1_CO_UNCONNECTED [3:2],\add_ln34_1_reg_1237_reg[11]_i_1_n_7 ,\add_ln34_1_reg_1237_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln34_1_reg_1237_reg[11]_i_2_n_11 ,1'b1}),
        .O({\NLW_add_ln34_1_reg_1237_reg[11]_i_1_O_UNCONNECTED [3],add_ln34_1_fu_1028_p2[11:9]}),
        .S({1'b0,\add_ln34_1_reg_1237[11]_i_3_n_5 ,\add_ln34_1_reg_1237[11]_i_4_n_5 ,\add_ln34_1_reg_1237[11]_i_5_n_5 }));
  CARRY4 \add_ln34_1_reg_1237_reg[11]_i_2 
       (.CI(\add_ln34_1_reg_1237_reg[8]_i_2_n_5 ),
        .CO({\NLW_add_ln34_1_reg_1237_reg[11]_i_2_CO_UNCONNECTED [3:2],\add_ln34_1_reg_1237_reg[11]_i_2_n_7 ,\add_ln34_1_reg_1237_reg[11]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_1_reg_1237_reg[11]_i_2_O_UNCONNECTED [3],\add_ln34_1_reg_1237_reg[11]_i_2_n_10 ,\add_ln34_1_reg_1237_reg[11]_i_2_n_11 ,\add_ln34_1_reg_1237_reg[11]_i_2_n_12 }),
        .S({1'b0,phi_mul_reg_392[10:8]}));
  FDRE \add_ln34_1_reg_1237_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[1]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[2]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[3]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[4]),
        .Q(output_r_address0[4]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1237_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_1237_reg[4]_i_1_n_5 ,\add_ln34_1_reg_1237_reg[4]_i_1_n_6 ,\add_ln34_1_reg_1237_reg[4]_i_1_n_7 ,\add_ln34_1_reg_1237_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln34_1_reg_1237_reg[8]_i_2_n_12 ,\add_ln34_1_reg_1237_reg[0]_i_1_n_9 ,\add_ln34_1_reg_1237_reg[0]_i_1_n_10 ,\add_ln34_1_reg_1237_reg[0]_i_1_n_11 }),
        .O({add_ln34_1_fu_1028_p2[4:2],\NLW_add_ln34_1_reg_1237_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln34_1_reg_1237[4]_i_2_n_5 ,\add_ln34_1_reg_1237[4]_i_3_n_5 ,\add_ln34_1_reg_1237[4]_i_4_n_5 ,\add_ln34_1_reg_1237[4]_i_5_n_5 }));
  FDRE \add_ln34_1_reg_1237_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[5]),
        .Q(output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[6]),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[7]),
        .Q(output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[8]),
        .Q(output_r_address0[8]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1237_reg[8]_i_1 
       (.CI(\add_ln34_1_reg_1237_reg[4]_i_1_n_5 ),
        .CO({\add_ln34_1_reg_1237_reg[8]_i_1_n_5 ,\add_ln34_1_reg_1237_reg[8]_i_1_n_6 ,\add_ln34_1_reg_1237_reg[8]_i_1_n_7 ,\add_ln34_1_reg_1237_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln34_1_reg_1237_reg[8]_i_2_n_9 ,\add_ln34_1_reg_1237_reg[8]_i_2_n_10 ,\add_ln34_1_reg_1237_reg[8]_i_2_n_11 }),
        .O(add_ln34_1_fu_1028_p2[8:5]),
        .S({\add_ln34_1_reg_1237[8]_i_3_n_5 ,\add_ln34_1_reg_1237[8]_i_4_n_5 ,\add_ln34_1_reg_1237[8]_i_5_n_5 ,\add_ln34_1_reg_1237[8]_i_6_n_5 }));
  CARRY4 \add_ln34_1_reg_1237_reg[8]_i_2 
       (.CI(\add_ln34_1_reg_1237_reg[0]_i_1_n_5 ),
        .CO({\add_ln34_1_reg_1237_reg[8]_i_2_n_5 ,\add_ln34_1_reg_1237_reg[8]_i_2_n_6 ,\add_ln34_1_reg_1237_reg[8]_i_2_n_7 ,\add_ln34_1_reg_1237_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln34_1_reg_1237_reg[8]_i_2_n_9 ,\add_ln34_1_reg_1237_reg[8]_i_2_n_10 ,\add_ln34_1_reg_1237_reg[8]_i_2_n_11 ,\add_ln34_1_reg_1237_reg[8]_i_2_n_12 }),
        .S(phi_mul_reg_392[7:4]));
  FDRE \add_ln34_1_reg_1237_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln24_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[9]),
        .Q(grp_pointwise_conv2d_fix_1_fu_560_output_r_address0),
        .R(1'b0));
  FDRE \and_ln29_reg_1175_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(and_ln29_reg_1175),
        .Q(and_ln29_reg_1175_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_1175_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln29_reg_1175_pp0_iter1_reg),
        .Q(and_ln29_reg_1175_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_1175_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln29_reg_1175_pp0_iter2_reg),
        .Q(and_ln29_reg_1175_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_1175_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(p_1_in),
        .Q(and_ln29_reg_1175),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_1_fu_560_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\out_d_0_reg_381_reg_n_5_[0] ),
        .I1(\out_d_0_reg_381_reg_n_5_[3] ),
        .I2(\out_d_0_reg_381_reg_n_5_[1] ),
        .I3(\out_d_0_reg_381_reg_n_5_[2] ),
        .I4(ap_CS_fsm_state2),
        .O(grp_pointwise_conv2d_fix_1_fu_560_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(grp_pointwise_conv2d_fix_1_fu_560_ap_ready),
        .I1(grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_1_fu_560_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[2] ),
        .I2(\out_d_0_reg_381_reg_n_5_[1] ),
        .I3(\out_d_0_reg_381_reg_n_5_[3] ),
        .I4(\out_d_0_reg_381_reg_n_5_[0] ),
        .O(\ap_CS_fsm[2]_i_1__5_n_5 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hDF00DFDF)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(output_r_ce0),
        .O(\ap_CS_fsm[3]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0808AA0808080808)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(output_r_ce0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[4]_i_1__5_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__5_n_5 ),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[3]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__5_n_5 ),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_rst_n),
        .I2(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(output_r_ce0),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[11]_i_2 
       (.I0(buffer_0_reg_448[11]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[11]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[11]_i_3 
       (.I0(buffer_0_reg_448[10]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[10]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[11]_i_4 
       (.I0(buffer_0_reg_448[9]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[9]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[11]_i_5 
       (.I0(buffer_0_reg_448[8]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[8]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \buffer_0_reg_448[15]_i_1 
       (.I0(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I1(output_r_ce0),
        .I2(ap_CS_fsm_state3),
        .O(\buffer_0_reg_448[15]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \buffer_0_reg_448[15]_i_10 
       (.I0(and_ln29_reg_1175_pp0_iter3_reg),
        .I1(sext_ln29_5_reg_1144[12]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(buffer_0_reg_448[15]),
        .O(select_ln24_fu_1040_p3));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[15]_i_3 
       (.I0(buffer_0_reg_448[14]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[12]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[15]_i_4 
       (.I0(buffer_0_reg_448[13]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[12]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[15]_i_5 
       (.I0(buffer_0_reg_448[12]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[12]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[3]_i_2 
       (.I0(buffer_0_reg_448[3]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[3]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[3]_i_3 
       (.I0(buffer_0_reg_448[2]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[2]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[3]_i_4 
       (.I0(buffer_0_reg_448[1]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[1]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[3]_i_5 
       (.I0(buffer_0_reg_448[0]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[0]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[7]_i_2 
       (.I0(buffer_0_reg_448[7]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[7]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[7]_i_3 
       (.I0(buffer_0_reg_448[6]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[6]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[7]_i_4 
       (.I0(buffer_0_reg_448[5]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[5]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[7]_i_5 
       (.I0(buffer_0_reg_448[4]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_5_reg_1144[4]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[7]_i_5_n_5 ));
  FDRE \buffer_0_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_33),
        .Q(buffer_0_reg_448[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_23),
        .Q(buffer_0_reg_448[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_22),
        .Q(buffer_0_reg_448[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_21),
        .Q(buffer_0_reg_448[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_20),
        .Q(buffer_0_reg_448[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_19),
        .Q(buffer_0_reg_448[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_18),
        .Q(buffer_0_reg_448[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_32),
        .Q(buffer_0_reg_448[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_31),
        .Q(buffer_0_reg_448[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_30),
        .Q(buffer_0_reg_448[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_29),
        .Q(buffer_0_reg_448[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_28),
        .Q(buffer_0_reg_448[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_27),
        .Q(buffer_0_reg_448[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_26),
        .Q(buffer_0_reg_448[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_25),
        .Q(buffer_0_reg_448[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1_n_5 ),
        .D(SeparableConv2D_1_b_s_U_n_24),
        .Q(buffer_0_reg_448[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_1_fu_560_ap_ready),
        .I1(Q[0]),
        .I2(grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg),
        .O(\ap_CS_fsm_reg[14] ));
  FDRE \icmp_ln20_reg_1156_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\icmp_ln20_reg_1156_reg_n_5_[0] ),
        .Q(icmp_ln20_reg_1156_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1156_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln20_reg_1156_pp0_iter1_reg),
        .Q(icmp_ln20_reg_1156_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1156_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln20_reg_1156_pp0_iter2_reg),
        .Q(icmp_ln20_reg_1156_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1156_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25),
        .Q(\icmp_ln20_reg_1156_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1165_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(icmp_ln21_reg_1165),
        .Q(icmp_ln21_reg_1165_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1165_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln21_reg_1165_pp0_iter1_reg),
        .Q(icmp_ln21_reg_1165_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1165_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln21_reg_1165_pp0_iter2_reg),
        .Q(icmp_ln21_reg_1165_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1165_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(icmp_ln21_fu_565_p2),
        .Q(icmp_ln21_reg_1165),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    icmp_ln24_fu_1013_p2
       (.I0(in_d_reg_1202_pp0_iter2_reg[4]),
        .I1(in_d_reg_1202_pp0_iter2_reg[2]),
        .I2(in_d_reg_1202_pp0_iter2_reg[1]),
        .I3(in_d_reg_1202_pp0_iter2_reg[3]),
        .I4(in_d_reg_1202_pp0_iter2_reg[0]),
        .O(icmp_ln24_fu_1013_p2__0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln24_reg_1233[0]_i_1 
       (.I0(icmp_ln24_reg_1233),
        .I1(icmp_ln20_reg_1156_pp0_iter2_reg),
        .I2(icmp_ln24_fu_1013_p2__0),
        .O(\icmp_ln24_reg_1233[0]_i_1_n_5 ));
  FDRE \icmp_ln24_reg_1233_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_reg_1233[0]_i_1_n_5 ),
        .Q(icmp_ln24_reg_1233),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \in_d_0_reg_458[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(\icmp_ln20_reg_1156_reg_n_5_[0] ),
        .O(in_d_0_reg_458));
  FDRE \in_d_0_reg_458_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(in_d_reg_1202[0]),
        .Q(\in_d_0_reg_458_reg_n_5_[0] ),
        .R(in_d_0_reg_458));
  FDRE \in_d_0_reg_458_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(in_d_reg_1202[1]),
        .Q(\in_d_0_reg_458_reg_n_5_[1] ),
        .R(in_d_0_reg_458));
  FDRE \in_d_0_reg_458_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(in_d_reg_1202[2]),
        .Q(\in_d_0_reg_458_reg_n_5_[2] ),
        .R(in_d_0_reg_458));
  FDRE \in_d_0_reg_458_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(in_d_reg_1202[3]),
        .Q(\in_d_0_reg_458_reg_n_5_[3] ),
        .R(in_d_0_reg_458));
  FDRE \in_d_0_reg_458_reg[4] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(in_d_reg_1202[4]),
        .Q(\in_d_0_reg_458_reg_n_5_[4] ),
        .R(in_d_0_reg_458));
  LUT6 #(
    .INIT(64'hABAAAAAAFBFFFFFF)) 
    \in_d_reg_1202[0]_i_1 
       (.I0(p_0_in0_out),
        .I1(in_d_reg_1202[0]),
        .I2(\icmp_ln20_reg_1156_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\in_d_0_reg_458_reg_n_5_[0] ),
        .O(in_d_fu_697_p2[0]));
  LUT6 #(
    .INIT(64'h050A0303050A0C0C)) 
    \in_d_reg_1202[1]_i_1 
       (.I0(in_d_reg_1202[0]),
        .I1(\in_d_0_reg_458_reg_n_5_[0] ),
        .I2(p_0_in0_out),
        .I3(in_d_reg_1202[1]),
        .I4(in_d_0_reg_4580),
        .I5(\in_d_0_reg_458_reg_n_5_[1] ),
        .O(in_d_fu_697_p2[1]));
  LUT6 #(
    .INIT(64'hA9AAA9A9A9AAAAAA)) 
    \in_d_reg_1202[2]_i_1 
       (.I0(\in_d_reg_1202[3]_i_2_n_5 ),
        .I1(icmp_ln21_fu_565_p2),
        .I2(p_1_in),
        .I3(in_d_reg_1202[2]),
        .I4(in_d_0_reg_4580),
        .I5(\in_d_0_reg_458_reg_n_5_[2] ),
        .O(in_d_fu_697_p2[2]));
  LUT6 #(
    .INIT(64'h000057F70000A808)) 
    \in_d_reg_1202[3]_i_1 
       (.I0(\in_d_reg_1202[3]_i_2_n_5 ),
        .I1(\in_d_0_reg_458_reg_n_5_[2] ),
        .I2(in_d_0_reg_4580),
        .I3(in_d_reg_1202[2]),
        .I4(p_0_in0_out),
        .I5(ap_phi_mux_in_d_0_phi_fu_462_p4[3]),
        .O(in_d_fu_697_p2[3]));
  LUT6 #(
    .INIT(64'h0A000C0C0A000000)) 
    \in_d_reg_1202[3]_i_2 
       (.I0(in_d_reg_1202[1]),
        .I1(\in_d_0_reg_458_reg_n_5_[1] ),
        .I2(p_0_in0_out),
        .I3(in_d_reg_1202[0]),
        .I4(in_d_0_reg_4580),
        .I5(\in_d_0_reg_458_reg_n_5_[0] ),
        .O(\in_d_reg_1202[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \in_d_reg_1202[4]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25),
        .I2(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten20_reg_4040));
  LUT6 #(
    .INIT(64'h1444444444444440)) 
    \in_d_reg_1202[4]_i_2 
       (.I0(icmp_ln21_fu_565_p2),
        .I1(ap_phi_mux_in_d_0_phi_fu_462_p4[4]),
        .I2(ap_phi_mux_in_d_0_phi_fu_462_p4[2]),
        .I3(ap_phi_mux_in_d_0_phi_fu_462_p4[1]),
        .I4(ap_phi_mux_in_d_0_phi_fu_462_p4[3]),
        .I5(ap_phi_mux_in_d_0_phi_fu_462_p4[0]),
        .O(in_d_fu_697_p2[4]));
  FDRE \in_d_reg_1202_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(in_d_reg_1202[0]),
        .Q(in_d_reg_1202_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(in_d_reg_1202[1]),
        .Q(in_d_reg_1202_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(in_d_reg_1202[2]),
        .Q(in_d_reg_1202_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(in_d_reg_1202[3]),
        .Q(in_d_reg_1202_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(in_d_reg_1202[4]),
        .Q(in_d_reg_1202_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_reg_1202_pp0_iter1_reg[0]),
        .Q(in_d_reg_1202_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_reg_1202_pp0_iter1_reg[1]),
        .Q(in_d_reg_1202_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_reg_1202_pp0_iter1_reg[2]),
        .Q(in_d_reg_1202_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_reg_1202_pp0_iter1_reg[3]),
        .Q(in_d_reg_1202_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_reg_1202_pp0_iter1_reg[4]),
        .Q(in_d_reg_1202_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \in_d_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(in_d_fu_697_p2[0]),
        .Q(in_d_reg_1202[0]),
        .R(1'b0));
  FDRE \in_d_reg_1202_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(in_d_fu_697_p2[1]),
        .Q(in_d_reg_1202[1]),
        .R(1'b0));
  FDRE \in_d_reg_1202_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(in_d_fu_697_p2[2]),
        .Q(in_d_reg_1202[2]),
        .R(1'b0));
  FDRE \in_d_reg_1202_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(in_d_fu_697_p2[3]),
        .Q(in_d_reg_1202[3]),
        .R(1'b0));
  FDRE \in_d_reg_1202_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(in_d_fu_697_p2[4]),
        .Q(in_d_reg_1202[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF00)) 
    \indvar_flatten20_reg_404[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_state3),
        .O(indvar_flatten20_reg_404));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten20_reg_404[0]_i_3 
       (.I0(indvar_flatten20_reg_404_reg[0]),
        .O(\indvar_flatten20_reg_404[0]_i_3_n_5 ));
  FDRE \indvar_flatten20_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[0]_i_2_n_12 ),
        .Q(indvar_flatten20_reg_404_reg[0]),
        .R(indvar_flatten20_reg_404));
  CARRY4 \indvar_flatten20_reg_404_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten20_reg_404_reg[0]_i_2_n_5 ,\indvar_flatten20_reg_404_reg[0]_i_2_n_6 ,\indvar_flatten20_reg_404_reg[0]_i_2_n_7 ,\indvar_flatten20_reg_404_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten20_reg_404_reg[0]_i_2_n_9 ,\indvar_flatten20_reg_404_reg[0]_i_2_n_10 ,\indvar_flatten20_reg_404_reg[0]_i_2_n_11 ,\indvar_flatten20_reg_404_reg[0]_i_2_n_12 }),
        .S({indvar_flatten20_reg_404_reg[3:1],\indvar_flatten20_reg_404[0]_i_3_n_5 }));
  FDRE \indvar_flatten20_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten20_reg_404_reg[10]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten20_reg_404_reg[11]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[0]_i_2_n_11 ),
        .Q(indvar_flatten20_reg_404_reg[1]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[0]_i_2_n_10 ),
        .Q(indvar_flatten20_reg_404_reg[2]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[0]_i_2_n_9 ),
        .Q(indvar_flatten20_reg_404_reg[3]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten20_reg_404_reg[4]),
        .R(indvar_flatten20_reg_404));
  CARRY4 \indvar_flatten20_reg_404_reg[4]_i_1 
       (.CI(\indvar_flatten20_reg_404_reg[0]_i_2_n_5 ),
        .CO({\indvar_flatten20_reg_404_reg[4]_i_1_n_5 ,\indvar_flatten20_reg_404_reg[4]_i_1_n_6 ,\indvar_flatten20_reg_404_reg[4]_i_1_n_7 ,\indvar_flatten20_reg_404_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten20_reg_404_reg[4]_i_1_n_9 ,\indvar_flatten20_reg_404_reg[4]_i_1_n_10 ,\indvar_flatten20_reg_404_reg[4]_i_1_n_11 ,\indvar_flatten20_reg_404_reg[4]_i_1_n_12 }),
        .S(indvar_flatten20_reg_404_reg[7:4]));
  FDRE \indvar_flatten20_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten20_reg_404_reg[5]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten20_reg_404_reg[6]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten20_reg_404_reg[7]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten20_reg_404_reg[8]),
        .R(indvar_flatten20_reg_404));
  CARRY4 \indvar_flatten20_reg_404_reg[8]_i_1 
       (.CI(\indvar_flatten20_reg_404_reg[4]_i_1_n_5 ),
        .CO({\NLW_indvar_flatten20_reg_404_reg[8]_i_1_CO_UNCONNECTED [3],\indvar_flatten20_reg_404_reg[8]_i_1_n_6 ,\indvar_flatten20_reg_404_reg[8]_i_1_n_7 ,\indvar_flatten20_reg_404_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten20_reg_404_reg[8]_i_1_n_9 ,\indvar_flatten20_reg_404_reg[8]_i_1_n_10 ,\indvar_flatten20_reg_404_reg[8]_i_1_n_11 ,\indvar_flatten20_reg_404_reg[8]_i_1_n_12 }),
        .S(indvar_flatten20_reg_404_reg[11:8]));
  FDRE \indvar_flatten20_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten20_reg_404_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten20_reg_404_reg[9]),
        .R(indvar_flatten20_reg_404));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_reg_426[0]_i_1 
       (.I0(icmp_ln21_fu_565_p2),
        .I1(indvar_flatten_reg_426_reg[0]),
        .O(\indvar_flatten_reg_426[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_426[1]_i_1 
       (.I0(indvar_flatten_reg_426_reg[1]),
        .I1(indvar_flatten_reg_426_reg[0]),
        .I2(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \indvar_flatten_reg_426[2]_i_1 
       (.I0(indvar_flatten_reg_426_reg[2]),
        .I1(indvar_flatten_reg_426_reg[1]),
        .I2(indvar_flatten_reg_426_reg[0]),
        .I3(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \indvar_flatten_reg_426[3]_i_1 
       (.I0(indvar_flatten_reg_426_reg[3]),
        .I1(indvar_flatten_reg_426_reg[2]),
        .I2(indvar_flatten_reg_426_reg[0]),
        .I3(indvar_flatten_reg_426_reg[1]),
        .I4(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \indvar_flatten_reg_426[4]_i_1 
       (.I0(indvar_flatten_reg_426_reg[4]),
        .I1(indvar_flatten_reg_426_reg[3]),
        .I2(indvar_flatten_reg_426_reg[1]),
        .I3(indvar_flatten_reg_426_reg[0]),
        .I4(indvar_flatten_reg_426_reg[2]),
        .I5(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_426[5]_i_1 
       (.I0(indvar_flatten_reg_426_reg[5]),
        .I1(\indvar_flatten_reg_426[5]_i_2_n_5 ),
        .I2(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten_reg_426[5]_i_2 
       (.I0(indvar_flatten_reg_426_reg[4]),
        .I1(indvar_flatten_reg_426_reg[2]),
        .I2(indvar_flatten_reg_426_reg[0]),
        .I3(indvar_flatten_reg_426_reg[1]),
        .I4(indvar_flatten_reg_426_reg[3]),
        .O(\indvar_flatten_reg_426[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_426[6]_i_1 
       (.I0(indvar_flatten_reg_426_reg[6]),
        .I1(\indvar_flatten_reg_426[8]_i_2_n_5 ),
        .I2(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \indvar_flatten_reg_426[7]_i_1 
       (.I0(indvar_flatten_reg_426_reg[7]),
        .I1(indvar_flatten_reg_426_reg[6]),
        .I2(\indvar_flatten_reg_426[8]_i_2_n_5 ),
        .I3(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \indvar_flatten_reg_426[8]_i_1 
       (.I0(indvar_flatten_reg_426_reg[8]),
        .I1(indvar_flatten_reg_426_reg[7]),
        .I2(\indvar_flatten_reg_426[8]_i_2_n_5 ),
        .I3(indvar_flatten_reg_426_reg[6]),
        .I4(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_reg_426[8]_i_2 
       (.I0(indvar_flatten_reg_426_reg[5]),
        .I1(indvar_flatten_reg_426_reg[3]),
        .I2(indvar_flatten_reg_426_reg[1]),
        .I3(indvar_flatten_reg_426_reg[0]),
        .I4(indvar_flatten_reg_426_reg[2]),
        .I5(indvar_flatten_reg_426_reg[4]),
        .O(\indvar_flatten_reg_426[8]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[0]_i_1_n_5 ),
        .Q(indvar_flatten_reg_426_reg[0]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[1]_i_1_n_5 ),
        .Q(indvar_flatten_reg_426_reg[1]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[2]_i_1_n_5 ),
        .Q(indvar_flatten_reg_426_reg[2]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[3]_i_1_n_5 ),
        .Q(indvar_flatten_reg_426_reg[3]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[4]_i_1_n_5 ),
        .Q(indvar_flatten_reg_426_reg[4]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[5]_i_1_n_5 ),
        .Q(indvar_flatten_reg_426_reg[5]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[6]_i_1_n_5 ),
        .Q(indvar_flatten_reg_426_reg[6]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[7]_i_1_n_5 ),
        .Q(indvar_flatten_reg_426_reg[7]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[8]_i_1_n_5 ),
        .Q(indvar_flatten_reg_426_reg[8]),
        .R(indvar_flatten20_reg_404));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln29_1_reg_1228_reg
       (.A({tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[15],tmp_2_fu_739_p130[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln29_1_reg_1228_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln29_1_reg_1228_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln29_1_reg_1228_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln29_1_reg_1228_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln29_1_reg_1228_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln29_1_reg_1228_reg_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln29_1_reg_1228_reg_i_2_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln29_1_reg_1228_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln29_1_reg_1228_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln29_1_reg_1228_reg_P_UNCONNECTED[47:32],mul_ln29_1_reg_1228_reg_n_79,mul_ln29_1_reg_1228_reg_n_80,sext_ln29_9_fu_1055_p1,mul_ln29_1_reg_1228_reg_n_97,mul_ln29_1_reg_1228_reg_n_98,mul_ln29_1_reg_1228_reg_n_99,mul_ln29_1_reg_1228_reg_n_100,mul_ln29_1_reg_1228_reg_n_101,mul_ln29_1_reg_1228_reg_n_102,mul_ln29_1_reg_1228_reg_n_103,mul_ln29_1_reg_1228_reg_n_104,mul_ln29_1_reg_1228_reg_n_105,mul_ln29_1_reg_1228_reg_n_106,mul_ln29_1_reg_1228_reg_n_107,mul_ln29_1_reg_1228_reg_n_108,mul_ln29_1_reg_1228_reg_n_109,mul_ln29_1_reg_1228_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln29_1_reg_1228_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln29_1_reg_1228_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln29_1_reg_1228_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln29_1_reg_1228_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln29_1_reg_1228_reg_i_1
       (.I0(icmp_ln20_reg_1156_pp0_iter1_reg),
        .O(mul_ln29_1_reg_1228_reg_i_1_n_5));
  MUXF7 mul_ln29_1_reg_1228_reg_i_10
       (.I0(mux_6_0[7]),
        .I1(mux_6_1[7]),
        .O(tmp_2_fu_739_p130[7]),
        .S(tmp_2_fu_739_p129[6]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_11
       (.I0(mux_6_0[6]),
        .I1(mux_6_1[6]),
        .O(tmp_2_fu_739_p130[6]),
        .S(tmp_2_fu_739_p129[6]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_12
       (.I0(mux_6_0[5]),
        .I1(mux_6_1[5]),
        .O(tmp_2_fu_739_p130[5]),
        .S(tmp_2_fu_739_p129[6]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_13
       (.I0(mux_6_0[4]),
        .I1(mux_6_1[4]),
        .O(tmp_2_fu_739_p130[4]),
        .S(tmp_2_fu_739_p129[6]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_14
       (.I0(mux_6_0[3]),
        .I1(mux_6_1[3]),
        .O(tmp_2_fu_739_p130[3]),
        .S(tmp_2_fu_739_p129[6]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_15
       (.I0(mux_6_0[2]),
        .I1(mux_6_1[2]),
        .O(tmp_2_fu_739_p130[2]),
        .S(tmp_2_fu_739_p129[6]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_16
       (.I0(mux_6_0[1]),
        .I1(mux_6_1[1]),
        .O(tmp_2_fu_739_p130[1]),
        .S(tmp_2_fu_739_p129[6]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_17
       (.I0(mux_6_0[0]),
        .I1(mux_6_1[0]),
        .O(tmp_2_fu_739_p130[0]),
        .S(tmp_2_fu_739_p129[6]));
  CARRY4 mul_ln29_1_reg_1228_reg_i_18
       (.CI(1'b0),
        .CO({NLW_mul_ln29_1_reg_1228_reg_i_18_CO_UNCONNECTED[3:2],mul_ln29_1_reg_1228_reg_i_18_n_7,mul_ln29_1_reg_1228_reg_i_18_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,select_ln24_9_reg_1185_pp0_iter1_reg[4]}),
        .O({NLW_mul_ln29_1_reg_1228_reg_i_18_O_UNCONNECTED[3],tmp_2_fu_739_p129[6:5],NLW_mul_ln29_1_reg_1228_reg_i_18_O_UNCONNECTED[0]}),
        .S({1'b0,shl_ln_reg_1151[6:5],mul_ln29_1_reg_1228_reg_i_49_n_5}));
  LUT6 #(
    .INIT(64'h5EB5CCC6B135D1D7)) 
    mul_ln29_1_reg_1228_reg_i_19
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[15]));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln29_1_reg_1228_reg_i_2
       (.I0(icmp_ln20_reg_1156_pp0_iter2_reg),
        .O(mul_ln29_1_reg_1228_reg_i_2_n_5));
  LUT6 #(
    .INIT(64'hD5DA891D55DD8058)) 
    mul_ln29_1_reg_1228_reg_i_20
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_1[15]));
  LUT6 #(
    .INIT(64'h5EB5CCC6A134D1D7)) 
    mul_ln29_1_reg_1228_reg_i_21
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[13]));
  LUT6 #(
    .INIT(64'hD5DA981D51DD8018)) 
    mul_ln29_1_reg_1228_reg_i_22
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_1[13]));
  LUT6 #(
    .INIT(64'hB87FB6E48BC9E591)) 
    mul_ln29_1_reg_1228_reg_i_23
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_0[12]));
  LUT6 #(
    .INIT(64'h9166C795E7748FC2)) 
    mul_ln29_1_reg_1228_reg_i_24
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'h93BECBC5FB84D152)) 
    mul_ln29_1_reg_1228_reg_i_25
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[11]));
  LUT6 #(
    .INIT(64'hC4FB840EE522A371)) 
    mul_ln29_1_reg_1228_reg_i_26
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'h1745E408DE37779B)) 
    mul_ln29_1_reg_1228_reg_i_27
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[10]));
  LUT6 #(
    .INIT(64'h8BD15DE80731D857)) 
    mul_ln29_1_reg_1228_reg_i_28
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'hB0839D21F4C1106C)) 
    mul_ln29_1_reg_1228_reg_i_29
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_0[9]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_3
       (.I0(mux_6_0[15]),
        .I1(mux_6_1[15]),
        .O(tmp_2_fu_739_p130[15]),
        .S(tmp_2_fu_739_p129[6]));
  LUT6 #(
    .INIT(64'h4C8685BB4E353EC8)) 
    mul_ln29_1_reg_1228_reg_i_30
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_1[9]));
  LUT6 #(
    .INIT(64'h8A0540FAFF1E232F)) 
    mul_ln29_1_reg_1228_reg_i_31
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h5E4394B830CB0D5B)) 
    mul_ln29_1_reg_1228_reg_i_32
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'h40F55C4C42CA8255)) 
    mul_ln29_1_reg_1228_reg_i_33
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h51824D001E2C9079)) 
    mul_ln29_1_reg_1228_reg_i_34
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h9904F0048D23A305)) 
    mul_ln29_1_reg_1228_reg_i_35
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h641526AF8A5505F0)) 
    mul_ln29_1_reg_1228_reg_i_36
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'hEF5F488AE9B3F285)) 
    mul_ln29_1_reg_1228_reg_i_37
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h7E04B035E553C930)) 
    mul_ln29_1_reg_1228_reg_i_38
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'h78E01D596648EEEC)) 
    mul_ln29_1_reg_1228_reg_i_39
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[4]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_4
       (.I0(mux_6_0[13]),
        .I1(mux_6_1[13]),
        .O(tmp_2_fu_739_p130[13]),
        .S(tmp_2_fu_739_p129[6]));
  LUT6 #(
    .INIT(64'h1BCBCE4C20A3EB29)) 
    mul_ln29_1_reg_1228_reg_i_40
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_1[4]));
  LUT6 #(
    .INIT(64'hDF7E5FE5F24D7E8A)) 
    mul_ln29_1_reg_1228_reg_i_41
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h80D3F097B3AE586D)) 
    mul_ln29_1_reg_1228_reg_i_42
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'h2317D5A87EB0F4AA)) 
    mul_ln29_1_reg_1228_reg_i_43
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'h1A3AAD66497C6A15)) 
    mul_ln29_1_reg_1228_reg_i_44
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_1[2]));
  LUT6 #(
    .INIT(64'hAC9917D96B837D49)) 
    mul_ln29_1_reg_1228_reg_i_45
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .O(mux_6_0[1]));
  LUT6 #(
    .INIT(64'h02393B1D8D614410)) 
    mul_ln29_1_reg_1228_reg_i_46
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'hD44A78C8188A4E1F)) 
    mul_ln29_1_reg_1228_reg_i_47
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_0[0]));
  LUT6 #(
    .INIT(64'h0BC36B00B0D63C4A)) 
    mul_ln29_1_reg_1228_reg_i_48
       (.I0(tmp_2_fu_739_p129[5]),
        .I1(tmp_2_fu_739_p129[4]),
        .I2(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .O(mux_6_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln29_1_reg_1228_reg_i_49
       (.I0(select_ln24_9_reg_1185_pp0_iter1_reg[4]),
        .I1(shl_ln_reg_1151[4]),
        .O(mul_ln29_1_reg_1228_reg_i_49_n_5));
  MUXF7 mul_ln29_1_reg_1228_reg_i_5
       (.I0(mux_6_0[12]),
        .I1(mux_6_1[12]),
        .O(tmp_2_fu_739_p130[12]),
        .S(tmp_2_fu_739_p129[6]));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln29_1_reg_1228_reg_i_50
       (.I0(select_ln24_9_reg_1185_pp0_iter1_reg[4]),
        .I1(shl_ln_reg_1151[4]),
        .O(tmp_2_fu_739_p129[4]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_6
       (.I0(mux_6_0[11]),
        .I1(mux_6_1[11]),
        .O(tmp_2_fu_739_p130[11]),
        .S(tmp_2_fu_739_p129[6]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_7
       (.I0(mux_6_0[10]),
        .I1(mux_6_1[10]),
        .O(tmp_2_fu_739_p130[10]),
        .S(tmp_2_fu_739_p129[6]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_8
       (.I0(mux_6_0[9]),
        .I1(mux_6_1[9]),
        .O(tmp_2_fu_739_p130[9]),
        .S(tmp_2_fu_739_p129[6]));
  MUXF7 mul_ln29_1_reg_1228_reg_i_9
       (.I0(mux_6_0[8]),
        .I1(mux_6_1[8]),
        .O(tmp_2_fu_739_p130[8]),
        .S(tmp_2_fu_739_p129[6]));
  design_1_network_0_0_network_mac_muladd_5ns_9ns_9s_13_1_1 network_mac_muladd_5ns_9ns_9s_13_1_1_U68
       (.DI(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_23),
        .E(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .Q(Q[3:1]),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23]_0 ),
        .\ap_CS_fsm_reg[23]_0 (\ap_CS_fsm_reg[23]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(select_ln29_fu_571_p3),
        .ap_phi_mux_in_d_0_phi_fu_462_p4(ap_phi_mux_in_d_0_phi_fu_462_p4),
        .icmp_ln21_fu_565_p2(icmp_ln21_fu_565_p2),
        .\icmp_ln21_reg_1165_reg[0] (indvar_flatten_reg_426_reg),
        .in_d_0_reg_4580(in_d_0_reg_4580),
        .indvar_flatten20_reg_404_reg(indvar_flatten20_reg_404_reg),
        .indvar_flatten20_reg_404_reg_9_sp_1(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25),
        .input_r_address0(input_r_address0),
        .\out_w_0_reg_437_reg[0] (\icmp_ln20_reg_1156_reg_n_5_[0] ),
        .p(p),
        .p_0(out_h_0_reg_415_reg),
        .p_0_in0_out(p_0_in0_out),
        .p_1(\ap_CS_fsm_reg[3]_0 ),
        .p_1_in(p_1_in),
        .p_2(ap_enable_reg_pp0_iter1),
        .p_i_34(select_ln24_10_reg_1191),
        .p_i_34_0(out_w_0_reg_437),
        .ram_reg_0(ram_reg_0_1),
        .ram_reg_0_0(ram_reg_0_2),
        .\select_ln24_10_reg_1191_reg[1] (network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_24),
        .\select_ln24_9_reg_1185_reg[4] ({\in_d_0_reg_458_reg_n_5_[4] ,\in_d_0_reg_458_reg_n_5_[3] ,\in_d_0_reg_458_reg_n_5_[2] ,\in_d_0_reg_458_reg_n_5_[1] ,\in_d_0_reg_458_reg_n_5_[0] }),
        .\select_ln24_9_reg_1185_reg[4]_0 (in_d_reg_1202));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_381[3]_i_1 
       (.I0(grp_pointwise_conv2d_fix_1_fu_560_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state9),
        .O(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_1129[0]),
        .Q(\out_d_0_reg_381_reg_n_5_[0] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_1129[1]),
        .Q(\out_d_0_reg_381_reg_n_5_[1] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_1129[2]),
        .Q(\out_d_0_reg_381_reg_n_5_[2] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_1129[3]),
        .Q(\out_d_0_reg_381_reg_n_5_[3] ),
        .R(out_d_0_reg_381));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1129[0]_i_1 
       (.I0(\out_d_0_reg_381_reg_n_5_[0] ),
        .O(out_d_fu_481_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_1129[1]_i_1 
       (.I0(\out_d_0_reg_381_reg_n_5_[0] ),
        .I1(\out_d_0_reg_381_reg_n_5_[1] ),
        .O(out_d_fu_481_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_1129[2]_i_1 
       (.I0(\out_d_0_reg_381_reg_n_5_[0] ),
        .I1(\out_d_0_reg_381_reg_n_5_[1] ),
        .I2(\out_d_0_reg_381_reg_n_5_[2] ),
        .O(out_d_fu_481_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_1129[3]_i_1 
       (.I0(\out_d_0_reg_381_reg_n_5_[1] ),
        .I1(\out_d_0_reg_381_reg_n_5_[0] ),
        .I2(\out_d_0_reg_381_reg_n_5_[2] ),
        .I3(\out_d_0_reg_381_reg_n_5_[3] ),
        .O(out_d_fu_481_p2[3]));
  FDRE \out_d_reg_1129_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_481_p2[0]),
        .Q(out_d_reg_1129[0]),
        .R(1'b0));
  FDRE \out_d_reg_1129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_481_p2[1]),
        .Q(out_d_reg_1129[1]),
        .R(1'b0));
  FDRE \out_d_reg_1129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_481_p2[2]),
        .Q(out_d_reg_1129[2]),
        .R(1'b0));
  FDRE \out_d_reg_1129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_481_p2[3]),
        .Q(out_d_reg_1129[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_0_reg_415[0]_i_1 
       (.I0(out_h_0_reg_415_reg[0]),
        .O(\out_h_0_reg_415[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_0_reg_415[1]_i_1 
       (.I0(out_h_0_reg_415_reg[0]),
        .I1(out_h_0_reg_415_reg[1]),
        .O(out_h_fu_559_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_0_reg_415[2]_i_1 
       (.I0(out_h_0_reg_415_reg[0]),
        .I1(out_h_0_reg_415_reg[1]),
        .I2(out_h_0_reg_415_reg[2]),
        .O(out_h_fu_559_p2[2]));
  LUT4 #(
    .INIT(16'h2000)) 
    \out_h_0_reg_415[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln21_fu_565_p2),
        .O(out_h_0_reg_415));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_0_reg_415[3]_i_2 
       (.I0(out_h_0_reg_415_reg[1]),
        .I1(out_h_0_reg_415_reg[0]),
        .I2(out_h_0_reg_415_reg[2]),
        .I3(out_h_0_reg_415_reg[3]),
        .O(out_h_fu_559_p2[3]));
  FDRE \out_h_0_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_415),
        .D(\out_h_0_reg_415[0]_i_1_n_5 ),
        .Q(out_h_0_reg_415_reg[0]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_415),
        .D(out_h_fu_559_p2[1]),
        .Q(out_h_0_reg_415_reg[1]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_415),
        .D(out_h_fu_559_p2[2]),
        .Q(out_h_0_reg_415_reg[2]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_415),
        .D(out_h_fu_559_p2[3]),
        .Q(out_h_0_reg_415_reg[3]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_w_0_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(select_ln24_10_reg_1191[0]),
        .Q(out_w_0_reg_437[0]),
        .R(in_d_0_reg_458));
  FDRE \out_w_0_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(select_ln24_10_reg_1191[1]),
        .Q(out_w_0_reg_437[1]),
        .R(in_d_0_reg_458));
  FDRE \out_w_0_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(select_ln24_10_reg_1191[2]),
        .Q(out_w_0_reg_437[2]),
        .R(in_d_0_reg_458));
  FDRE \out_w_0_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(select_ln24_10_reg_1191[3]),
        .Q(out_w_0_reg_437[3]),
        .R(in_d_0_reg_458));
  FDRE \phi_mul_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[10]),
        .Q(phi_mul_reg_392[10]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[2]),
        .Q(phi_mul_reg_392[2]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[3]),
        .Q(phi_mul_reg_392[3]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[4]),
        .Q(phi_mul_reg_392[4]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[5]),
        .Q(phi_mul_reg_392[5]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[6]),
        .Q(phi_mul_reg_392[6]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[7]),
        .Q(phi_mul_reg_392[7]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[8]),
        .Q(phi_mul_reg_392[8]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[9]),
        .Q(phi_mul_reg_392[9]),
        .R(out_d_0_reg_381));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_0_i_126
       (.I0(ram_reg_0_3),
        .I1(trunc_ln33_fu_1073_p1[1]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_13 ));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_0_i_128
       (.I0(ram_reg_0_4),
        .I1(trunc_ln33_fu_1073_p1[0]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_14 ));
  CARRY4 ram_reg_0_i_243
       (.CI(1'b0),
        .CO({ram_reg_0_i_243_n_5,ram_reg_0_i_243_n_6,ram_reg_0_i_243_n_7,ram_reg_0_i_243_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_9_fu_1055_p1[3:0]),
        .O(trunc_ln33_fu_1073_p1[3:0]),
        .S({ram_reg_0_i_412_n_5,ram_reg_0_i_413_n_5,ram_reg_0_i_414_n_5,ram_reg_0_i_415_n_5}));
  CARRY4 ram_reg_0_i_244
       (.CI(ram_reg_4_i_10_n_5),
        .CO({NLW_ram_reg_0_i_244_CO_UNCONNECTED[3],ram_reg_0_i_244_n_6,ram_reg_0_i_244_n_7,ram_reg_0_i_244_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln29_9_fu_1055_p1[14:12]}),
        .O(trunc_ln33_fu_1073_p1[15:12]),
        .S({ram_reg_0_i_416_n_5,ram_reg_0_i_417_n_5,ram_reg_0_i_418_n_5,ram_reg_0_i_419_n_5}));
  LUT6 #(
    .INIT(64'hBBB8B8B8B8B8B8B8)) 
    ram_reg_0_i_33__0
       (.I0(ram_reg_2),
        .I1(ram_reg_2_0),
        .I2(ram_reg_2_1),
        .I3(Q[1]),
        .I4(output_r_ce0),
        .I5(icmp_ln24_reg_1233),
        .O(WEA[0]));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_412
       (.I0(sext_ln29_9_fu_1055_p1[3]),
        .I1(buffer_0_reg_448[3]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[3]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_412_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_413
       (.I0(sext_ln29_9_fu_1055_p1[2]),
        .I1(buffer_0_reg_448[2]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[2]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_413_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_414
       (.I0(sext_ln29_9_fu_1055_p1[1]),
        .I1(buffer_0_reg_448[1]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[1]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_414_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_415
       (.I0(sext_ln29_9_fu_1055_p1[0]),
        .I1(buffer_0_reg_448[0]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[0]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_415_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_416
       (.I0(sext_ln29_9_fu_1055_p1[15]),
        .I1(buffer_0_reg_448[15]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[12]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_416_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_417
       (.I0(sext_ln29_9_fu_1055_p1[14]),
        .I1(buffer_0_reg_448[14]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[12]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_417_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_418
       (.I0(sext_ln29_9_fu_1055_p1[13]),
        .I1(buffer_0_reg_448[13]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[12]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_418_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_419
       (.I0(sext_ln29_9_fu_1055_p1[12]),
        .I1(buffer_0_reg_448[12]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[12]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_419_n_5));
  LUT6 #(
    .INIT(64'h00104454AABAEEFE)) 
    ram_reg_0_i_55
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_1_fu_560_output_r_address0),
        .I4(ram_reg_0),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[23] ));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_1_i_4__0
       (.I0(ram_reg_1),
        .I1(trunc_ln33_fu_1073_p1[3]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_11 ));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_1_i_6__0
       (.I0(ram_reg_1_0),
        .I1(trunc_ln33_fu_1073_p1[2]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_12 ));
  CARRY4 ram_reg_2_i_11
       (.CI(ram_reg_0_i_243_n_5),
        .CO({ram_reg_2_i_11_n_5,ram_reg_2_i_11_n_6,ram_reg_2_i_11_n_7,ram_reg_2_i_11_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_9_fu_1055_p1[7:4]),
        .O(trunc_ln33_fu_1073_p1[7:4]),
        .S({ram_reg_2_i_22_n_5,ram_reg_2_i_23_n_5,ram_reg_2_i_24_n_5,ram_reg_2_i_25_n_5}));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_22
       (.I0(sext_ln29_9_fu_1055_p1[7]),
        .I1(buffer_0_reg_448[7]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[7]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_2_i_22_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_23
       (.I0(sext_ln29_9_fu_1055_p1[6]),
        .I1(buffer_0_reg_448[6]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[6]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_2_i_23_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_24
       (.I0(sext_ln29_9_fu_1055_p1[5]),
        .I1(buffer_0_reg_448[5]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[5]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_2_i_24_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_25
       (.I0(sext_ln29_9_fu_1055_p1[4]),
        .I1(buffer_0_reg_448[4]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[4]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_2_i_25_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B8B8B8B8B8)) 
    ram_reg_2_i_3
       (.I0(ram_reg_2),
        .I1(ram_reg_2_0),
        .I2(ram_reg_2_1),
        .I3(Q[1]),
        .I4(output_r_ce0),
        .I5(icmp_ln24_reg_1233),
        .O(WEA[1]));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_2_i_5
       (.I0(ram_reg_2_2),
        .I1(trunc_ln33_fu_1073_p1[5]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_9 ));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_2_i_7
       (.I0(ram_reg_2_3),
        .I1(trunc_ln33_fu_1073_p1[4]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_10 ));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_3_i_4__0
       (.I0(ram_reg_3),
        .I1(trunc_ln33_fu_1073_p1[7]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_7 ));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_3_i_6__0
       (.I0(ram_reg_3_0),
        .I1(trunc_ln33_fu_1073_p1[6]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_8 ));
  CARRY4 ram_reg_4_i_10
       (.CI(ram_reg_2_i_11_n_5),
        .CO({ram_reg_4_i_10_n_5,ram_reg_4_i_10_n_6,ram_reg_4_i_10_n_7,ram_reg_4_i_10_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_9_fu_1055_p1[11:8]),
        .O(trunc_ln33_fu_1073_p1[11:8]),
        .S({ram_reg_4_i_21_n_5,ram_reg_4_i_22_n_5,ram_reg_4_i_23_n_5,ram_reg_4_i_24_n_5}));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_21
       (.I0(sext_ln29_9_fu_1055_p1[11]),
        .I1(buffer_0_reg_448[11]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[11]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_4_i_21_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_22
       (.I0(sext_ln29_9_fu_1055_p1[10]),
        .I1(buffer_0_reg_448[10]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[10]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_4_i_22_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_23
       (.I0(sext_ln29_9_fu_1055_p1[9]),
        .I1(buffer_0_reg_448[9]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[9]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_4_i_23_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_24
       (.I0(sext_ln29_9_fu_1055_p1[8]),
        .I1(buffer_0_reg_448[8]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_5_reg_1144[8]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_4_i_24_n_5));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_4_i_4__0
       (.I0(ram_reg_4),
        .I1(trunc_ln33_fu_1073_p1[9]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_5 ));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_4_i_6__0
       (.I0(ram_reg_4_0),
        .I1(trunc_ln33_fu_1073_p1[8]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_6 ));
  LUT6 #(
    .INIT(64'hBBB8B8B8B8B8B8B8)) 
    ram_reg_5_i_3
       (.I0(ram_reg_2),
        .I1(ram_reg_2_0),
        .I2(ram_reg_2_1),
        .I3(Q[1]),
        .I4(output_r_ce0),
        .I5(icmp_ln24_reg_1233),
        .O(\ap_CS_fsm_reg[15] [0]));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_5_i_5
       (.I0(ram_reg_5),
        .I1(trunc_ln33_fu_1073_p1[11]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_3 ));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_5_i_7
       (.I0(ram_reg_5_0),
        .I1(trunc_ln33_fu_1073_p1[10]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_4 ));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_6_i_4__0
       (.I0(ram_reg_6),
        .I1(trunc_ln33_fu_1073_p1[13]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_1 ));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_6_i_6__0
       (.I0(ram_reg_6_0),
        .I1(trunc_ln33_fu_1073_p1[12]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hBBB8B8B8B8B8B8B8)) 
    ram_reg_7_i_3
       (.I0(ram_reg_2),
        .I1(ram_reg_2_0),
        .I2(ram_reg_2_1),
        .I3(Q[1]),
        .I4(output_r_ce0),
        .I5(icmp_ln24_reg_1233),
        .O(\ap_CS_fsm_reg[15] [1]));
  LUT4 #(
    .INIT(16'h0455)) 
    ram_reg_7_i_5
       (.I0(ram_reg_7),
        .I1(trunc_ln33_fu_1073_p1[14]),
        .I2(trunc_ln33_fu_1073_p1[15]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hFF1B00E4)) 
    \select_ln24_10_reg_1191[0]_i_1 
       (.I0(in_d_0_reg_4580),
        .I1(out_w_0_reg_437[0]),
        .I2(select_ln24_10_reg_1191[0]),
        .I3(icmp_ln21_fu_565_p2),
        .I4(p_1_in),
        .O(select_ln24_10_fu_671_p3[0]));
  LUT6 #(
    .INIT(64'hAAAA569A0000FC30)) 
    \select_ln24_10_reg_1191[1]_i_1 
       (.I0(select_ln29_fu_571_p3),
        .I1(in_d_0_reg_4580),
        .I2(out_w_0_reg_437[1]),
        .I3(select_ln24_10_reg_1191[1]),
        .I4(icmp_ln21_fu_565_p2),
        .I5(p_1_in),
        .O(select_ln24_10_fu_671_p3[1]));
  LUT6 #(
    .INIT(64'hAAAA569A0000FC30)) 
    \select_ln24_10_reg_1191[2]_i_1 
       (.I0(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_24),
        .I1(in_d_0_reg_4580),
        .I2(out_w_0_reg_437[2]),
        .I3(select_ln24_10_reg_1191[2]),
        .I4(icmp_ln21_fu_565_p2),
        .I5(p_1_in),
        .O(select_ln24_10_fu_671_p3[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEBA)) 
    \select_ln24_10_reg_1191[3]_i_1 
       (.I0(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_23),
        .I1(in_d_0_reg_4580),
        .I2(out_w_0_reg_437[3]),
        .I3(select_ln24_10_reg_1191[3]),
        .I4(icmp_ln21_fu_565_p2),
        .I5(p_1_in),
        .O(select_ln24_10_fu_671_p3[3]));
  FDRE \select_ln24_10_reg_1191_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(select_ln24_10_reg_1191[0]),
        .Q(select_ln24_10_reg_1191_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(select_ln24_10_reg_1191[1]),
        .Q(select_ln24_10_reg_1191_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(select_ln24_10_reg_1191[2]),
        .Q(select_ln24_10_reg_1191_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(select_ln24_10_reg_1191[3]),
        .Q(select_ln24_10_reg_1191_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_10_reg_1191_pp0_iter1_reg[0]),
        .Q(select_ln24_10_reg_1191_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_10_reg_1191_pp0_iter1_reg[1]),
        .Q(select_ln24_10_reg_1191_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_10_reg_1191_pp0_iter1_reg[2]),
        .Q(select_ln24_10_reg_1191_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_10_reg_1191_pp0_iter1_reg[3]),
        .Q(select_ln24_10_reg_1191_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_10_fu_671_p3[0]),
        .Q(select_ln24_10_reg_1191[0]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_10_fu_671_p3[1]),
        .Q(select_ln24_10_reg_1191[1]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_10_fu_671_p3[2]),
        .Q(select_ln24_10_reg_1191[2]),
        .R(1'b0));
  FDRE \select_ln24_10_reg_1191_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_10_fu_671_p3[3]),
        .Q(select_ln24_10_reg_1191[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2220)) 
    \select_ln24_9_reg_1185[4]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_25),
        .I2(p_1_in),
        .I3(icmp_ln21_fu_565_p2),
        .O(\select_ln24_9_reg_1185[4]_i_1_n_5 ));
  FDRE \select_ln24_9_reg_1185_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(select_ln24_9_reg_1185[0]),
        .Q(select_ln24_9_reg_1185_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln24_9_reg_1185_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(select_ln24_9_reg_1185[1]),
        .Q(select_ln24_9_reg_1185_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln24_9_reg_1185_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(select_ln24_9_reg_1185[2]),
        .Q(select_ln24_9_reg_1185_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln24_9_reg_1185_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(select_ln24_9_reg_1185[3]),
        .Q(select_ln24_9_reg_1185_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln24_9_reg_1185_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(select_ln24_9_reg_1185[4]),
        .Q(select_ln24_9_reg_1185_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln24_9_reg_1185_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(ap_phi_mux_in_d_0_phi_fu_462_p4[0]),
        .Q(select_ln24_9_reg_1185[0]),
        .R(\select_ln24_9_reg_1185[4]_i_1_n_5 ));
  FDRE \select_ln24_9_reg_1185_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(ap_phi_mux_in_d_0_phi_fu_462_p4[1]),
        .Q(select_ln24_9_reg_1185[1]),
        .R(\select_ln24_9_reg_1185[4]_i_1_n_5 ));
  FDRE \select_ln24_9_reg_1185_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(ap_phi_mux_in_d_0_phi_fu_462_p4[2]),
        .Q(select_ln24_9_reg_1185[2]),
        .R(\select_ln24_9_reg_1185[4]_i_1_n_5 ));
  FDRE \select_ln24_9_reg_1185_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(ap_phi_mux_in_d_0_phi_fu_462_p4[3]),
        .Q(select_ln24_9_reg_1185[3]),
        .R(\select_ln24_9_reg_1185[4]_i_1_n_5 ));
  FDRE \select_ln24_9_reg_1185_reg[4] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(ap_phi_mux_in_d_0_phi_fu_462_p4[4]),
        .Q(select_ln24_9_reg_1185[4]),
        .R(\select_ln24_9_reg_1185[4]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln29_10_reg_1170[1]_i_1 
       (.I0(out_h_0_reg_415_reg[0]),
        .I1(icmp_ln21_fu_565_p2),
        .O(select_ln29_10_fu_609_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h36)) 
    \select_ln29_10_reg_1170[2]_i_1 
       (.I0(out_h_0_reg_415_reg[0]),
        .I1(out_h_0_reg_415_reg[1]),
        .I2(icmp_ln21_fu_565_p2),
        .O(select_ln29_10_fu_609_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0F1E)) 
    \select_ln29_10_reg_1170[3]_i_1 
       (.I0(out_h_0_reg_415_reg[0]),
        .I1(out_h_0_reg_415_reg[1]),
        .I2(out_h_0_reg_415_reg[2]),
        .I3(icmp_ln21_fu_565_p2),
        .O(select_ln29_10_fu_609_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h0FF0F01E)) 
    \select_ln29_10_reg_1170[4]_i_1 
       (.I0(out_h_0_reg_415_reg[2]),
        .I1(out_h_0_reg_415_reg[1]),
        .I2(out_h_0_reg_415_reg[3]),
        .I3(out_h_0_reg_415_reg[0]),
        .I4(icmp_ln21_fu_565_p2),
        .O(select_ln29_10_fu_609_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h4F300CF2)) 
    \select_ln29_10_reg_1170[5]_i_1 
       (.I0(out_h_0_reg_415_reg[2]),
        .I1(out_h_0_reg_415_reg[0]),
        .I2(out_h_0_reg_415_reg[3]),
        .I3(out_h_0_reg_415_reg[1]),
        .I4(icmp_ln21_fu_565_p2),
        .O(select_ln29_10_fu_609_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h7B04BA44)) 
    \select_ln29_10_reg_1170[6]_i_1 
       (.I0(out_h_0_reg_415_reg[1]),
        .I1(out_h_0_reg_415_reg[3]),
        .I2(out_h_0_reg_415_reg[0]),
        .I3(out_h_0_reg_415_reg[2]),
        .I4(icmp_ln21_fu_565_p2),
        .O(select_ln29_10_fu_609_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h7E00FA00)) 
    \select_ln29_10_reg_1170[7]_i_1 
       (.I0(out_h_0_reg_415_reg[2]),
        .I1(out_h_0_reg_415_reg[0]),
        .I2(out_h_0_reg_415_reg[1]),
        .I3(out_h_0_reg_415_reg[3]),
        .I4(icmp_ln21_fu_565_p2),
        .O(select_ln29_10_fu_609_p3[7]));
  FDRE \select_ln29_10_reg_1170_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\select_ln29_10_reg_1170_reg_n_5_[1] ),
        .Q(select_ln29_10_reg_1170_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\select_ln29_10_reg_1170_reg_n_5_[2] ),
        .Q(select_ln29_10_reg_1170_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\select_ln29_10_reg_1170_reg_n_5_[3] ),
        .Q(select_ln29_10_reg_1170_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\select_ln29_10_reg_1170_reg_n_5_[4] ),
        .Q(select_ln29_10_reg_1170_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\select_ln29_10_reg_1170_reg_n_5_[5] ),
        .Q(select_ln29_10_reg_1170_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\select_ln29_10_reg_1170_reg_n_5_[6] ),
        .Q(select_ln29_10_reg_1170_pp0_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(\select_ln29_10_reg_1170_reg_n_5_[7] ),
        .Q(select_ln29_10_reg_1170_pp0_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_10_reg_1170_pp0_iter1_reg_reg[0]),
        .Q(sext_ln29_10_fu_1001_p1[1]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_10_reg_1170_pp0_iter1_reg_reg[1]),
        .Q(sext_ln29_10_fu_1001_p1[2]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_10_reg_1170_pp0_iter1_reg_reg[2]),
        .Q(sext_ln29_10_fu_1001_p1[3]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_10_reg_1170_pp0_iter1_reg_reg[3]),
        .Q(sext_ln29_10_fu_1001_p1[4]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_10_reg_1170_pp0_iter1_reg_reg[4]),
        .Q(sext_ln29_10_fu_1001_p1[5]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_10_reg_1170_pp0_iter1_reg_reg[5]),
        .Q(sext_ln29_10_fu_1001_p1[6]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_10_reg_1170_pp0_iter1_reg_reg[6]),
        .Q(sext_ln29_10_fu_1001_p1[7]),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(select_ln29_10_fu_609_p3[1]),
        .Q(\select_ln29_10_reg_1170_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(select_ln29_10_fu_609_p3[2]),
        .Q(\select_ln29_10_reg_1170_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(select_ln29_10_fu_609_p3[3]),
        .Q(\select_ln29_10_reg_1170_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_reg[4] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(select_ln29_10_fu_609_p3[4]),
        .Q(\select_ln29_10_reg_1170_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_reg[5] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(select_ln29_10_fu_609_p3[5]),
        .Q(\select_ln29_10_reg_1170_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_reg[6] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(select_ln29_10_fu_609_p3[6]),
        .Q(\select_ln29_10_reg_1170_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \select_ln29_10_reg_1170_reg[7] 
       (.C(ap_clk),
        .CE(network_mac_muladd_5ns_9ns_9s_13_1_1_U68_n_15),
        .D(select_ln29_10_fu_609_p3[7]),
        .Q(\select_ln29_10_reg_1170_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[0]),
        .Q(sext_ln29_5_reg_1144[0]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[10]),
        .Q(sext_ln29_5_reg_1144[10]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[11]),
        .Q(sext_ln29_5_reg_1144[11]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[12]),
        .Q(sext_ln29_5_reg_1144[12]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[1]),
        .Q(sext_ln29_5_reg_1144[1]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[2]),
        .Q(sext_ln29_5_reg_1144[2]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[3]),
        .Q(sext_ln29_5_reg_1144[3]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[4]),
        .Q(sext_ln29_5_reg_1144[4]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[5]),
        .Q(sext_ln29_5_reg_1144[5]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[6]),
        .Q(sext_ln29_5_reg_1144[6]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[7]),
        .Q(sext_ln29_5_reg_1144[7]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[8]),
        .Q(sext_ln29_5_reg_1144[8]),
        .R(1'b0));
  FDRE \sext_ln29_5_reg_1144_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_1_b_s_q0[9]),
        .Q(sext_ln29_5_reg_1144[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_1151_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln29_reg_1139[0]),
        .Q(shl_ln_reg_1151[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_1151_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln29_reg_1139[1]),
        .Q(shl_ln_reg_1151[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1151_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln29_reg_1139[2]),
        .Q(shl_ln_reg_1151[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDFD88888888)) 
    \trunc_ln29_reg_1139[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[0] ),
        .I2(\out_d_0_reg_381_reg_n_5_[3] ),
        .I3(\out_d_0_reg_381_reg_n_5_[1] ),
        .I4(\out_d_0_reg_381_reg_n_5_[2] ),
        .I5(trunc_ln29_reg_1139[0]),
        .O(\trunc_ln29_reg_1139[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFF55FF75AA00AA00)) 
    \trunc_ln29_reg_1139[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[0] ),
        .I2(\out_d_0_reg_381_reg_n_5_[3] ),
        .I3(\out_d_0_reg_381_reg_n_5_[1] ),
        .I4(\out_d_0_reg_381_reg_n_5_[2] ),
        .I5(trunc_ln29_reg_1139[1]),
        .O(\trunc_ln29_reg_1139[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF5575AAAA0000)) 
    \trunc_ln29_reg_1139[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[0] ),
        .I2(\out_d_0_reg_381_reg_n_5_[3] ),
        .I3(\out_d_0_reg_381_reg_n_5_[1] ),
        .I4(\out_d_0_reg_381_reg_n_5_[2] ),
        .I5(trunc_ln29_reg_1139[2]),
        .O(\trunc_ln29_reg_1139[2]_i_1_n_5 ));
  FDRE \trunc_ln29_reg_1139_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_1139[0]_i_1_n_5 ),
        .Q(trunc_ln29_reg_1139[0]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1139_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_1139[1]_i_1_n_5 ),
        .Q(trunc_ln29_reg_1139[1]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1139_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_1139[2]_i_1_n_5 ),
        .Q(trunc_ln29_reg_1139[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_SeparableConv2D_1_b_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s
   (\q0_reg[12] ,
    out,
    Q,
    \q0_reg[0] ,
    ap_clk,
    DI,
    \buffer_0_reg_448_reg[7] ,
    \buffer_0_reg_448_reg[11] ,
    \buffer_0_reg_448_reg[15] ,
    icmp_ln20_reg_1156_pp0_iter3_reg,
    \buffer_0_reg_448_reg[3] ,
    P,
    select_ln24_fu_1040_p3);
  output [12:0]\q0_reg[12] ;
  output [15:0]out;
  input [2:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;
  input [3:0]DI;
  input [3:0]\buffer_0_reg_448_reg[7] ;
  input [3:0]\buffer_0_reg_448_reg[11] ;
  input [2:0]\buffer_0_reg_448_reg[15] ;
  input icmp_ln20_reg_1156_pp0_iter3_reg;
  input \buffer_0_reg_448_reg[3] ;
  input [15:0]P;
  input [0:0]select_ln24_fu_1040_p3;

  wire [3:0]DI;
  wire [15:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire [3:0]\buffer_0_reg_448_reg[11] ;
  wire [2:0]\buffer_0_reg_448_reg[15] ;
  wire \buffer_0_reg_448_reg[3] ;
  wire [3:0]\buffer_0_reg_448_reg[7] ;
  wire icmp_ln20_reg_1156_pp0_iter3_reg;
  wire [15:0]out;
  wire [0:0]\q0_reg[0] ;
  wire [12:0]\q0_reg[12] ;
  wire [0:0]select_ln24_fu_1040_p3;

  design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U
       (.DI(DI),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\buffer_0_reg_448_reg[11] (\buffer_0_reg_448_reg[11] ),
        .\buffer_0_reg_448_reg[15] (\buffer_0_reg_448_reg[15] ),
        .\buffer_0_reg_448_reg[3] (\buffer_0_reg_448_reg[3] ),
        .\buffer_0_reg_448_reg[7] (\buffer_0_reg_448_reg[7] ),
        .icmp_ln20_reg_1156_pp0_iter3_reg(icmp_ln20_reg_1156_pp0_iter3_reg),
        .out(out),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .select_ln24_fu_1040_p3(select_ln24_fu_1040_p3));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom
   (\q0_reg[12]_0 ,
    out,
    Q,
    \q0_reg[0]_0 ,
    ap_clk,
    DI,
    \buffer_0_reg_448_reg[7] ,
    \buffer_0_reg_448_reg[11] ,
    \buffer_0_reg_448_reg[15] ,
    icmp_ln20_reg_1156_pp0_iter3_reg,
    \buffer_0_reg_448_reg[3] ,
    P,
    select_ln24_fu_1040_p3);
  output [12:0]\q0_reg[12]_0 ;
  output [15:0]out;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;
  input [3:0]DI;
  input [3:0]\buffer_0_reg_448_reg[7] ;
  input [3:0]\buffer_0_reg_448_reg[11] ;
  input [2:0]\buffer_0_reg_448_reg[15] ;
  input icmp_ln20_reg_1156_pp0_iter3_reg;
  input \buffer_0_reg_448_reg[3] ;
  input [15:0]P;
  input [0:0]select_ln24_fu_1040_p3;

  wire [3:0]DI;
  wire [15:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire \buffer_0_reg_448[11]_i_6_n_5 ;
  wire \buffer_0_reg_448[11]_i_7_n_5 ;
  wire \buffer_0_reg_448[11]_i_8_n_5 ;
  wire \buffer_0_reg_448[11]_i_9_n_5 ;
  wire \buffer_0_reg_448[15]_i_6_n_5 ;
  wire \buffer_0_reg_448[15]_i_7_n_5 ;
  wire \buffer_0_reg_448[15]_i_8_n_5 ;
  wire \buffer_0_reg_448[15]_i_9_n_5 ;
  wire \buffer_0_reg_448[3]_i_6_n_5 ;
  wire \buffer_0_reg_448[3]_i_7_n_5 ;
  wire \buffer_0_reg_448[3]_i_8_n_5 ;
  wire \buffer_0_reg_448[3]_i_9_n_5 ;
  wire \buffer_0_reg_448[7]_i_6_n_5 ;
  wire \buffer_0_reg_448[7]_i_7_n_5 ;
  wire \buffer_0_reg_448[7]_i_8_n_5 ;
  wire \buffer_0_reg_448[7]_i_9_n_5 ;
  wire [3:0]\buffer_0_reg_448_reg[11] ;
  wire \buffer_0_reg_448_reg[11]_i_1_n_5 ;
  wire \buffer_0_reg_448_reg[11]_i_1_n_6 ;
  wire \buffer_0_reg_448_reg[11]_i_1_n_7 ;
  wire \buffer_0_reg_448_reg[11]_i_1_n_8 ;
  wire [2:0]\buffer_0_reg_448_reg[15] ;
  wire \buffer_0_reg_448_reg[15]_i_2_n_6 ;
  wire \buffer_0_reg_448_reg[15]_i_2_n_7 ;
  wire \buffer_0_reg_448_reg[15]_i_2_n_8 ;
  wire \buffer_0_reg_448_reg[3] ;
  wire \buffer_0_reg_448_reg[3]_i_1_n_5 ;
  wire \buffer_0_reg_448_reg[3]_i_1_n_6 ;
  wire \buffer_0_reg_448_reg[3]_i_1_n_7 ;
  wire \buffer_0_reg_448_reg[3]_i_1_n_8 ;
  wire [3:0]\buffer_0_reg_448_reg[7] ;
  wire \buffer_0_reg_448_reg[7]_i_1_n_5 ;
  wire \buffer_0_reg_448_reg[7]_i_1_n_6 ;
  wire \buffer_0_reg_448_reg[7]_i_1_n_7 ;
  wire \buffer_0_reg_448_reg[7]_i_1_n_8 ;
  wire icmp_ln20_reg_1156_pp0_iter3_reg;
  wire [15:0]out;
  wire [12:0]p_0_out;
  wire \q0[4]_i_1__2_n_5 ;
  wire \q0[6]_i_1__2_n_5 ;
  wire \q0[8]_i_1__2_n_5 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [12:0]\q0_reg[12]_0 ;
  wire [0:0]select_ln24_fu_1040_p3;
  wire [3:3]\NLW_buffer_0_reg_448_reg[15]_i_2_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[11]_i_6 
       (.I0(\buffer_0_reg_448_reg[11] [3]),
        .I1(\q0_reg[12]_0 [11]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[11]),
        .O(\buffer_0_reg_448[11]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[11]_i_7 
       (.I0(\buffer_0_reg_448_reg[11] [2]),
        .I1(\q0_reg[12]_0 [10]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[10]),
        .O(\buffer_0_reg_448[11]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[11]_i_8 
       (.I0(\buffer_0_reg_448_reg[11] [1]),
        .I1(\q0_reg[12]_0 [9]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[9]),
        .O(\buffer_0_reg_448[11]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[11]_i_9 
       (.I0(\buffer_0_reg_448_reg[11] [0]),
        .I1(\q0_reg[12]_0 [8]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[8]),
        .O(\buffer_0_reg_448[11]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC5CCCACC)) 
    \buffer_0_reg_448[15]_i_6 
       (.I0(select_ln24_fu_1040_p3),
        .I1(\q0_reg[12]_0 [12]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[15]),
        .O(\buffer_0_reg_448[15]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[15]_i_7 
       (.I0(\buffer_0_reg_448_reg[15] [2]),
        .I1(\q0_reg[12]_0 [12]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[14]),
        .O(\buffer_0_reg_448[15]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[15]_i_8 
       (.I0(\buffer_0_reg_448_reg[15] [1]),
        .I1(\q0_reg[12]_0 [12]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[13]),
        .O(\buffer_0_reg_448[15]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[15]_i_9 
       (.I0(\buffer_0_reg_448_reg[15] [0]),
        .I1(\q0_reg[12]_0 [12]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[12]),
        .O(\buffer_0_reg_448[15]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[3]_i_6 
       (.I0(DI[3]),
        .I1(\q0_reg[12]_0 [3]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[3]),
        .O(\buffer_0_reg_448[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[3]_i_7 
       (.I0(DI[2]),
        .I1(\q0_reg[12]_0 [2]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[2]),
        .O(\buffer_0_reg_448[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[3]_i_8 
       (.I0(DI[1]),
        .I1(\q0_reg[12]_0 [1]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[1]),
        .O(\buffer_0_reg_448[3]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[3]_i_9 
       (.I0(DI[0]),
        .I1(\q0_reg[12]_0 [0]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[0]),
        .O(\buffer_0_reg_448[3]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[7]_i_6 
       (.I0(\buffer_0_reg_448_reg[7] [3]),
        .I1(\q0_reg[12]_0 [7]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[7]),
        .O(\buffer_0_reg_448[7]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[7]_i_7 
       (.I0(\buffer_0_reg_448_reg[7] [2]),
        .I1(\q0_reg[12]_0 [6]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[6]),
        .O(\buffer_0_reg_448[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[7]_i_8 
       (.I0(\buffer_0_reg_448_reg[7] [1]),
        .I1(\q0_reg[12]_0 [5]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[5]),
        .O(\buffer_0_reg_448[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[7]_i_9 
       (.I0(\buffer_0_reg_448_reg[7] [0]),
        .I1(\q0_reg[12]_0 [4]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(\buffer_0_reg_448_reg[3] ),
        .I4(P[4]),
        .O(\buffer_0_reg_448[7]_i_9_n_5 ));
  CARRY4 \buffer_0_reg_448_reg[11]_i_1 
       (.CI(\buffer_0_reg_448_reg[7]_i_1_n_5 ),
        .CO({\buffer_0_reg_448_reg[11]_i_1_n_5 ,\buffer_0_reg_448_reg[11]_i_1_n_6 ,\buffer_0_reg_448_reg[11]_i_1_n_7 ,\buffer_0_reg_448_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(\buffer_0_reg_448_reg[11] ),
        .O(out[11:8]),
        .S({\buffer_0_reg_448[11]_i_6_n_5 ,\buffer_0_reg_448[11]_i_7_n_5 ,\buffer_0_reg_448[11]_i_8_n_5 ,\buffer_0_reg_448[11]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_448_reg[15]_i_2 
       (.CI(\buffer_0_reg_448_reg[11]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_448_reg[15]_i_2_CO_UNCONNECTED [3],\buffer_0_reg_448_reg[15]_i_2_n_6 ,\buffer_0_reg_448_reg[15]_i_2_n_7 ,\buffer_0_reg_448_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_0_reg_448_reg[15] }),
        .O(out[15:12]),
        .S({\buffer_0_reg_448[15]_i_6_n_5 ,\buffer_0_reg_448[15]_i_7_n_5 ,\buffer_0_reg_448[15]_i_8_n_5 ,\buffer_0_reg_448[15]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_448_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\buffer_0_reg_448_reg[3]_i_1_n_5 ,\buffer_0_reg_448_reg[3]_i_1_n_6 ,\buffer_0_reg_448_reg[3]_i_1_n_7 ,\buffer_0_reg_448_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(out[3:0]),
        .S({\buffer_0_reg_448[3]_i_6_n_5 ,\buffer_0_reg_448[3]_i_7_n_5 ,\buffer_0_reg_448[3]_i_8_n_5 ,\buffer_0_reg_448[3]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_448_reg[7]_i_1 
       (.CI(\buffer_0_reg_448_reg[3]_i_1_n_5 ),
        .CO({\buffer_0_reg_448_reg[7]_i_1_n_5 ,\buffer_0_reg_448_reg[7]_i_1_n_6 ,\buffer_0_reg_448_reg[7]_i_1_n_7 ,\buffer_0_reg_448_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(\buffer_0_reg_448_reg[7] ),
        .O(out[7:4]),
        .S({\buffer_0_reg_448[7]_i_6_n_5 ,\buffer_0_reg_448[7]_i_7_n_5 ,\buffer_0_reg_448[7]_i_8_n_5 ,\buffer_0_reg_448[7]_i_9_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[10]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \q0[11]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \q0[12]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \q0[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \q0[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hA7)) 
    \q0[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_out[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \q0[4]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q0[4]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \q0[5]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \q0[6]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\q0[6]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \q0[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \q0[8]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\q0[8]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \q0[9]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[12]),
        .Q(\q0_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[4]_i_1__2_n_5 ),
        .Q(\q0_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[6]_i_1__2_n_5 ),
        .Q(\q0_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[8]_i_1__2_n_5 ),
        .Q(\q0_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[12]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2" *) 
module design_1_network_0_0_pointwise_conv2d_fix_2
   (ADDRARDADDR,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[23] ,
    D,
    ap_enable_reg_pp0_iter4_reg_0,
    \add_ln34_1_reg_950_pp0_iter3_reg_reg[0]_0 ,
    output_r_address0,
    \add_ln34_1_reg_950_pp0_iter3_reg_reg[1]_0 ,
    \add_ln34_1_reg_950_pp0_iter3_reg_reg[2]_0 ,
    \add_ln34_1_reg_950_pp0_iter3_reg_reg[3]_0 ,
    \add_ln34_1_reg_950_pp0_iter3_reg_reg[4]_0 ,
    \add_ln34_1_reg_950_pp0_iter3_reg_reg[5]_0 ,
    \add_ln34_1_reg_950_pp0_iter3_reg_reg[6]_0 ,
    \add_ln34_1_reg_950_pp0_iter3_reg_reg[7]_0 ,
    \add_ln34_1_reg_950_pp0_iter3_reg_reg[8]_0 ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    \ap_CS_fsm_reg[22] ,
    trunc_ln33_fu_791_p1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    Q,
    ram_reg_0_i_21__0,
    ram_reg_2,
    ram_reg_2_0,
    grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg,
    ram_reg_0_4,
    ram_reg_0_5,
    input_r_address0,
    output_r_ce0,
    ram_reg_0_i_35__0,
    ram_reg_0_i_49_0,
    ram_reg_0_i_49_1,
    ram_reg_0_6,
    ram_reg_0_7,
    ap_clk,
    SS,
    q0,
    ap_rst_n);
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[23] ;
  output [1:0]D;
  output ap_enable_reg_pp0_iter4_reg_0;
  output \add_ln34_1_reg_950_pp0_iter3_reg_reg[0]_0 ;
  output [0:0]output_r_address0;
  output \add_ln34_1_reg_950_pp0_iter3_reg_reg[1]_0 ;
  output \add_ln34_1_reg_950_pp0_iter3_reg_reg[2]_0 ;
  output \add_ln34_1_reg_950_pp0_iter3_reg_reg[3]_0 ;
  output \add_ln34_1_reg_950_pp0_iter3_reg_reg[4]_0 ;
  output \add_ln34_1_reg_950_pp0_iter3_reg_reg[5]_0 ;
  output \add_ln34_1_reg_950_pp0_iter3_reg_reg[6]_0 ;
  output \add_ln34_1_reg_950_pp0_iter3_reg_reg[7]_0 ;
  output \add_ln34_1_reg_950_pp0_iter3_reg_reg[8]_0 ;
  output p;
  output [0:0]p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output \ap_CS_fsm_reg[22] ;
  output [15:0]trunc_ln33_fu_791_p1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input [4:0]Q;
  input ram_reg_0_i_21__0;
  input ram_reg_2;
  input [0:0]ram_reg_2_0;
  input grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [0:0]input_r_address0;
  input output_r_ce0;
  input ram_reg_0_i_35__0;
  input [9:0]ram_reg_0_i_49_0;
  input [9:0]ram_reg_0_i_49_1;
  input [9:0]ram_reg_0_6;
  input [9:0]ram_reg_0_7;
  input ap_clk;
  input [0:0]SS;
  input [15:0]q0;
  input ap_rst_n;

  wire [0:0]ADDRARDADDR;
  wire [1:0]D;
  wire [4:0]Q;
  wire [0:0]SS;
  wire SeparableConv2D_2_b_s_U_n_10;
  wire SeparableConv2D_2_b_s_U_n_11;
  wire SeparableConv2D_2_b_s_U_n_12;
  wire SeparableConv2D_2_b_s_U_n_13;
  wire SeparableConv2D_2_b_s_U_n_14;
  wire SeparableConv2D_2_b_s_U_n_15;
  wire SeparableConv2D_2_b_s_U_n_16;
  wire SeparableConv2D_2_b_s_U_n_17;
  wire SeparableConv2D_2_b_s_U_n_18;
  wire SeparableConv2D_2_b_s_U_n_19;
  wire SeparableConv2D_2_b_s_U_n_20;
  wire SeparableConv2D_2_b_s_U_n_5;
  wire SeparableConv2D_2_b_s_U_n_6;
  wire SeparableConv2D_2_b_s_U_n_7;
  wire SeparableConv2D_2_b_s_U_n_8;
  wire SeparableConv2D_2_b_s_U_n_9;
  wire [12:0]SeparableConv2D_2_b_s_q0;
  wire [8:0]add_ln19_fu_331_p2;
  wire [8:0]add_ln19_reg_839;
  wire \add_ln19_reg_839[4]_i_1_n_5 ;
  wire \add_ln19_reg_839[5]_i_1_n_5 ;
  wire \add_ln19_reg_839[8]_i_2_n_5 ;
  wire [8:0]add_ln20_fu_407_p2;
  wire [9:0]add_ln34_1_fu_740_p2;
  wire [9:0]add_ln34_1_reg_950;
  wire \add_ln34_1_reg_950[3]_i_3_n_5 ;
  wire \add_ln34_1_reg_950[3]_i_4_n_5 ;
  wire \add_ln34_1_reg_950[3]_i_5_n_5 ;
  wire \add_ln34_1_reg_950[3]_i_6_n_5 ;
  wire \add_ln34_1_reg_950[3]_i_7_n_5 ;
  wire \add_ln34_1_reg_950[3]_i_8_n_5 ;
  wire \add_ln34_1_reg_950[3]_i_9_n_5 ;
  wire \add_ln34_1_reg_950[7]_i_2_n_5 ;
  wire \add_ln34_1_reg_950[7]_i_3_n_5 ;
  wire \add_ln34_1_reg_950[7]_i_4_n_5 ;
  wire \add_ln34_1_reg_950[7]_i_5_n_5 ;
  wire \add_ln34_1_reg_950[9]_i_3_n_5 ;
  wire \add_ln34_1_reg_950[9]_i_4_n_5 ;
  wire \add_ln34_1_reg_950_pp0_iter3_reg_reg[0]_0 ;
  wire \add_ln34_1_reg_950_pp0_iter3_reg_reg[1]_0 ;
  wire \add_ln34_1_reg_950_pp0_iter3_reg_reg[2]_0 ;
  wire \add_ln34_1_reg_950_pp0_iter3_reg_reg[3]_0 ;
  wire \add_ln34_1_reg_950_pp0_iter3_reg_reg[4]_0 ;
  wire \add_ln34_1_reg_950_pp0_iter3_reg_reg[5]_0 ;
  wire \add_ln34_1_reg_950_pp0_iter3_reg_reg[6]_0 ;
  wire \add_ln34_1_reg_950_pp0_iter3_reg_reg[7]_0 ;
  wire \add_ln34_1_reg_950_pp0_iter3_reg_reg[8]_0 ;
  wire \add_ln34_1_reg_950_reg[3]_i_1_n_5 ;
  wire \add_ln34_1_reg_950_reg[3]_i_1_n_6 ;
  wire \add_ln34_1_reg_950_reg[3]_i_1_n_7 ;
  wire \add_ln34_1_reg_950_reg[3]_i_1_n_8 ;
  wire \add_ln34_1_reg_950_reg[3]_i_2_n_10 ;
  wire \add_ln34_1_reg_950_reg[3]_i_2_n_11 ;
  wire \add_ln34_1_reg_950_reg[3]_i_2_n_12 ;
  wire \add_ln34_1_reg_950_reg[3]_i_2_n_5 ;
  wire \add_ln34_1_reg_950_reg[3]_i_2_n_6 ;
  wire \add_ln34_1_reg_950_reg[3]_i_2_n_7 ;
  wire \add_ln34_1_reg_950_reg[3]_i_2_n_8 ;
  wire \add_ln34_1_reg_950_reg[3]_i_2_n_9 ;
  wire \add_ln34_1_reg_950_reg[7]_i_1_n_5 ;
  wire \add_ln34_1_reg_950_reg[7]_i_1_n_6 ;
  wire \add_ln34_1_reg_950_reg[7]_i_1_n_7 ;
  wire \add_ln34_1_reg_950_reg[7]_i_1_n_8 ;
  wire \add_ln34_1_reg_950_reg[9]_i_1_n_8 ;
  wire \add_ln34_1_reg_950_reg[9]_i_2_n_10 ;
  wire \add_ln34_1_reg_950_reg[9]_i_2_n_11 ;
  wire \add_ln34_1_reg_950_reg[9]_i_2_n_12 ;
  wire \add_ln34_1_reg_950_reg[9]_i_2_n_5 ;
  wire \add_ln34_1_reg_950_reg[9]_i_2_n_6 ;
  wire \add_ln34_1_reg_950_reg[9]_i_2_n_7 ;
  wire \add_ln34_1_reg_950_reg[9]_i_2_n_8 ;
  wire \add_ln34_1_reg_950_reg[9]_i_2_n_9 ;
  wire \add_ln34_1_reg_950_reg[9]_i_5_n_12 ;
  wire and_ln29_reg_893;
  wire and_ln29_reg_893_pp0_iter1_reg;
  wire and_ln29_reg_893_pp0_iter2_reg;
  wire and_ln29_reg_893_pp0_iter3_reg;
  wire \ap_CS_fsm[3]_i_2__2_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state9;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_rst_n;
  wire [15:0]buffer_0_reg_310;
  wire \buffer_0_reg_310[11]_i_2_n_5 ;
  wire \buffer_0_reg_310[11]_i_3_n_5 ;
  wire \buffer_0_reg_310[11]_i_4_n_5 ;
  wire \buffer_0_reg_310[11]_i_5_n_5 ;
  wire \buffer_0_reg_310[11]_i_7_n_5 ;
  wire \buffer_0_reg_310[15]_i_1_n_5 ;
  wire \buffer_0_reg_310[15]_i_3_n_5 ;
  wire \buffer_0_reg_310[15]_i_4_n_5 ;
  wire \buffer_0_reg_310[15]_i_5_n_5 ;
  wire \buffer_0_reg_310[3]_i_2_n_5 ;
  wire \buffer_0_reg_310[3]_i_3_n_5 ;
  wire \buffer_0_reg_310[3]_i_4_n_5 ;
  wire \buffer_0_reg_310[3]_i_5_n_5 ;
  wire \buffer_0_reg_310[7]_i_2_n_5 ;
  wire \buffer_0_reg_310[7]_i_3_n_5 ;
  wire \buffer_0_reg_310[7]_i_4_n_5 ;
  wire \buffer_0_reg_310[7]_i_5_n_5 ;
  wire grp_pointwise_conv2d_fix_2_fu_576_ap_ready;
  wire grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg;
  wire [8:0]grp_pointwise_conv2d_fix_2_fu_576_output_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0;
  wire icmp_ln20_fu_401_p2;
  wire icmp_ln20_reg_874_pp0_iter1_reg;
  wire icmp_ln20_reg_874_pp0_iter2_reg;
  wire icmp_ln20_reg_874_pp0_iter3_reg;
  wire \icmp_ln20_reg_874_reg_n_5_[0] ;
  wire icmp_ln21_fu_419_p2;
  wire icmp_ln21_reg_883;
  wire icmp_ln21_reg_883_pp0_iter1_reg;
  wire icmp_ln21_reg_883_pp0_iter2_reg;
  wire icmp_ln21_reg_883_pp0_iter3_reg;
  wire icmp_ln24_3_fu_725_p2__0;
  wire icmp_ln24_3_reg_946;
  wire \icmp_ln24_3_reg_946[0]_i_1_n_5 ;
  wire icmp_ln24_3_reg_946_pp0_iter3_reg;
  wire in_d_0_reg_320;
  wire in_d_0_reg_3200;
  wire \in_d_0_reg_320_reg_n_5_[0] ;
  wire \in_d_0_reg_320_reg_n_5_[1] ;
  wire \in_d_0_reg_320_reg_n_5_[2] ;
  wire \in_d_0_reg_320_reg_n_5_[3] ;
  wire [3:0]in_d_fu_543_p2;
  wire [3:0]in_d_reg_920;
  wire [3:0]in_d_reg_920_pp0_iter1_reg;
  wire indvar_flatten20_reg_266;
  wire indvar_flatten20_reg_2660;
  wire \indvar_flatten20_reg_266[8]_i_3_n_5 ;
  wire [8:0]indvar_flatten20_reg_266_reg;
  wire \indvar_flatten_reg_288[6]_i_2_n_5 ;
  wire [6:0]indvar_flatten_reg_288_reg;
  wire [0:0]input_r_address0;
  wire [15:0]merge_i_fu_591_p66;
  wire mul_ln29_2_reg_955_reg_i_18_n_5;
  wire mul_ln29_2_reg_955_reg_i_19_n_5;
  wire mul_ln29_2_reg_955_reg_i_1_n_5;
  wire mul_ln29_2_reg_955_reg_i_2_n_5;
  wire mul_ln29_2_reg_955_reg_n_100;
  wire mul_ln29_2_reg_955_reg_n_101;
  wire mul_ln29_2_reg_955_reg_n_102;
  wire mul_ln29_2_reg_955_reg_n_103;
  wire mul_ln29_2_reg_955_reg_n_104;
  wire mul_ln29_2_reg_955_reg_n_105;
  wire mul_ln29_2_reg_955_reg_n_106;
  wire mul_ln29_2_reg_955_reg_n_107;
  wire mul_ln29_2_reg_955_reg_n_108;
  wire mul_ln29_2_reg_955_reg_n_109;
  wire mul_ln29_2_reg_955_reg_n_110;
  wire mul_ln29_2_reg_955_reg_n_79;
  wire mul_ln29_2_reg_955_reg_n_80;
  wire mul_ln29_2_reg_955_reg_n_97;
  wire mul_ln29_2_reg_955_reg_n_98;
  wire mul_ln29_2_reg_955_reg_n_99;
  wire network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_25;
  wire network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6;
  wire out_d_0_reg_243;
  wire \out_d_0_reg_243_reg_n_5_[0] ;
  wire \out_d_0_reg_243_reg_n_5_[1] ;
  wire \out_d_0_reg_243_reg_n_5_[2] ;
  wire \out_d_0_reg_243_reg_n_5_[3] ;
  wire [3:0]out_d_fu_343_p2;
  wire [3:0]out_d_reg_847;
  wire \out_h_0_reg_277[0]_i_1_n_5 ;
  wire \out_h_0_reg_277[1]_i_1_n_5 ;
  wire \out_h_0_reg_277[2]_i_1_n_5 ;
  wire [2:0]out_w_0_reg_299;
  wire [0:0]output_r_address0;
  wire output_r_ce0;
  wire p;
  wire [0:0]p_0;
  wire p_0_in0_out;
  wire p_1;
  wire p_1_in;
  wire p_2;
  wire p_3;
  wire p_3_in;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [8:0]phi_mul_reg_254;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire [9:0]ram_reg_0_6;
  wire [9:0]ram_reg_0_7;
  wire ram_reg_0_i_154_n_5;
  wire ram_reg_0_i_21__0;
  wire ram_reg_0_i_236_n_5;
  wire ram_reg_0_i_236_n_6;
  wire ram_reg_0_i_236_n_7;
  wire ram_reg_0_i_236_n_8;
  wire ram_reg_0_i_237_n_6;
  wire ram_reg_0_i_237_n_7;
  wire ram_reg_0_i_237_n_8;
  wire ram_reg_0_i_35__0;
  wire ram_reg_0_i_394_n_5;
  wire ram_reg_0_i_395_n_5;
  wire ram_reg_0_i_396_n_5;
  wire ram_reg_0_i_397_n_5;
  wire ram_reg_0_i_398_n_5;
  wire ram_reg_0_i_399_n_5;
  wire ram_reg_0_i_400_n_5;
  wire ram_reg_0_i_401_n_5;
  wire [9:0]ram_reg_0_i_49_0;
  wire [9:0]ram_reg_0_i_49_1;
  wire ram_reg_0_i_49_n_5;
  wire ram_reg_2;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_i_13_n_5;
  wire ram_reg_2_i_14_n_5;
  wire ram_reg_2_i_15_n_5;
  wire ram_reg_2_i_16_n_5;
  wire ram_reg_2_i_8_n_5;
  wire ram_reg_2_i_8_n_6;
  wire ram_reg_2_i_8_n_7;
  wire ram_reg_2_i_8_n_8;
  wire ram_reg_4_i_12_n_5;
  wire ram_reg_4_i_13_n_5;
  wire ram_reg_4_i_14_n_5;
  wire ram_reg_4_i_15_n_5;
  wire ram_reg_4_i_7_n_5;
  wire ram_reg_4_i_7_n_6;
  wire ram_reg_4_i_7_n_7;
  wire ram_reg_4_i_7_n_8;
  wire [6:0]select_ln21_fu_555_p3;
  wire [3:0]select_ln24_6_fu_509_p3;
  wire [3:0]select_ln24_6_reg_903;
  wire [3:0]select_ln24_6_reg_903_pp0_iter1_reg;
  wire [2:0]select_ln24_7_fu_517_p3;
  wire [2:0]select_ln24_7_reg_909;
  wire [2:0]select_ln24_7_reg_909_pp0_iter1_reg;
  wire [15:15]select_ln24_fu_758_p3;
  wire [5:0]select_ln29_7_fu_455_p3;
  wire [5:0]select_ln29_7_reg_888;
  wire [5:0]select_ln29_7_reg_888_pp0_iter1_reg;
  wire [0:0]select_ln29_fu_425_p3;
  wire [15:0]sext_ln29_9_fu_773_p1;
  wire [12:0]sext_ln29_reg_862;
  wire [5:3]shl_ln_reg_869;
  wire [2:0]trunc_ln29_reg_857;
  wire \trunc_ln29_reg_857[0]_i_1_n_5 ;
  wire \trunc_ln29_reg_857[1]_i_1_n_5 ;
  wire \trunc_ln29_reg_857[2]_i_1_n_5 ;
  wire [15:0]trunc_ln33_fu_791_p1;
  wire [5:3]zext_ln29_12_fu_381_p1;
  wire [3:1]\NLW_add_ln34_1_reg_950_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln34_1_reg_950_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_1_reg_950_reg[9]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_1_reg_950_reg[9]_i_5_O_UNCONNECTED ;
  wire NLW_mul_ln29_2_reg_955_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln29_2_reg_955_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln29_2_reg_955_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln29_2_reg_955_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln29_2_reg_955_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln29_2_reg_955_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln29_2_reg_955_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln29_2_reg_955_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln29_2_reg_955_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln29_2_reg_955_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln29_2_reg_955_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_237_CO_UNCONNECTED;

  design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s SeparableConv2D_2_b_s_U
       (.D({SeparableConv2D_2_b_s_U_n_5,SeparableConv2D_2_b_s_U_n_6,SeparableConv2D_2_b_s_U_n_7,SeparableConv2D_2_b_s_U_n_8,SeparableConv2D_2_b_s_U_n_9,SeparableConv2D_2_b_s_U_n_10,SeparableConv2D_2_b_s_U_n_11,SeparableConv2D_2_b_s_U_n_12,SeparableConv2D_2_b_s_U_n_13,SeparableConv2D_2_b_s_U_n_14,SeparableConv2D_2_b_s_U_n_15,SeparableConv2D_2_b_s_U_n_16,SeparableConv2D_2_b_s_U_n_17,SeparableConv2D_2_b_s_U_n_18,SeparableConv2D_2_b_s_U_n_19,SeparableConv2D_2_b_s_U_n_20}),
        .DI({\buffer_0_reg_310[3]_i_2_n_5 ,\buffer_0_reg_310[3]_i_3_n_5 ,\buffer_0_reg_310[3]_i_4_n_5 ,\buffer_0_reg_310[3]_i_5_n_5 }),
        .P({sext_ln29_9_fu_773_p1[15:11],sext_ln29_9_fu_773_p1[9:0]}),
        .Q({SeparableConv2D_2_b_s_q0[12:11],SeparableConv2D_2_b_s_q0[8:0]}),
        .S(\buffer_0_reg_310[11]_i_7_n_5 ),
        .ap_clk(ap_clk),
        .\buffer_0_reg_310_reg[11] ({\buffer_0_reg_310[11]_i_2_n_5 ,\buffer_0_reg_310[11]_i_3_n_5 ,\buffer_0_reg_310[11]_i_4_n_5 ,\buffer_0_reg_310[11]_i_5_n_5 }),
        .\buffer_0_reg_310_reg[15] ({\buffer_0_reg_310[15]_i_3_n_5 ,\buffer_0_reg_310[15]_i_4_n_5 ,\buffer_0_reg_310[15]_i_5_n_5 }),
        .\buffer_0_reg_310_reg[7] ({\buffer_0_reg_310[7]_i_2_n_5 ,\buffer_0_reg_310[7]_i_3_n_5 ,\buffer_0_reg_310[7]_i_4_n_5 ,\buffer_0_reg_310[7]_i_5_n_5 }),
        .icmp_ln20_reg_874_pp0_iter3_reg(icmp_ln20_reg_874_pp0_iter3_reg),
        .output_r_ce0(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .\q0_reg[0] ({\out_d_0_reg_243_reg_n_5_[2] ,\out_d_0_reg_243_reg_n_5_[1] ,\out_d_0_reg_243_reg_n_5_[0] }),
        .\q0_reg[0]_0 (ap_CS_fsm_state2),
        .select_ln24_fu_758_p3(select_ln24_fu_758_p3));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_839[0]_i_1 
       (.I0(phi_mul_reg_254[0]),
        .O(add_ln19_fu_331_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln19_reg_839[1]_i_1 
       (.I0(phi_mul_reg_254[0]),
        .I1(phi_mul_reg_254[1]),
        .O(add_ln19_fu_331_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln19_reg_839[2]_i_1 
       (.I0(phi_mul_reg_254[0]),
        .I1(phi_mul_reg_254[1]),
        .I2(phi_mul_reg_254[2]),
        .O(add_ln19_fu_331_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln19_reg_839[3]_i_1 
       (.I0(phi_mul_reg_254[1]),
        .I1(phi_mul_reg_254[0]),
        .I2(phi_mul_reg_254[2]),
        .I3(phi_mul_reg_254[3]),
        .O(add_ln19_fu_331_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \add_ln19_reg_839[4]_i_1 
       (.I0(phi_mul_reg_254[2]),
        .I1(phi_mul_reg_254[0]),
        .I2(phi_mul_reg_254[1]),
        .I3(phi_mul_reg_254[3]),
        .I4(phi_mul_reg_254[4]),
        .O(\add_ln19_reg_839[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln19_reg_839[5]_i_1 
       (.I0(phi_mul_reg_254[4]),
        .I1(phi_mul_reg_254[3]),
        .I2(phi_mul_reg_254[1]),
        .I3(phi_mul_reg_254[0]),
        .I4(phi_mul_reg_254[2]),
        .I5(phi_mul_reg_254[5]),
        .O(\add_ln19_reg_839[5]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln19_reg_839[6]_i_1 
       (.I0(\add_ln19_reg_839[8]_i_2_n_5 ),
        .I1(phi_mul_reg_254[6]),
        .O(add_ln19_fu_331_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln19_reg_839[7]_i_1 
       (.I0(\add_ln19_reg_839[8]_i_2_n_5 ),
        .I1(phi_mul_reg_254[6]),
        .I2(phi_mul_reg_254[7]),
        .O(add_ln19_fu_331_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln19_reg_839[8]_i_1 
       (.I0(phi_mul_reg_254[6]),
        .I1(\add_ln19_reg_839[8]_i_2_n_5 ),
        .I2(phi_mul_reg_254[7]),
        .I3(phi_mul_reg_254[8]),
        .O(add_ln19_fu_331_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \add_ln19_reg_839[8]_i_2 
       (.I0(phi_mul_reg_254[4]),
        .I1(phi_mul_reg_254[3]),
        .I2(phi_mul_reg_254[1]),
        .I3(phi_mul_reg_254[0]),
        .I4(phi_mul_reg_254[2]),
        .I5(phi_mul_reg_254[5]),
        .O(\add_ln19_reg_839[8]_i_2_n_5 ));
  FDRE \add_ln19_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_331_p2[0]),
        .Q(add_ln19_reg_839[0]),
        .R(1'b0));
  FDRE \add_ln19_reg_839_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_331_p2[1]),
        .Q(add_ln19_reg_839[1]),
        .R(1'b0));
  FDRE \add_ln19_reg_839_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_331_p2[2]),
        .Q(add_ln19_reg_839[2]),
        .R(1'b0));
  FDRE \add_ln19_reg_839_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_331_p2[3]),
        .Q(add_ln19_reg_839[3]),
        .R(1'b0));
  FDRE \add_ln19_reg_839_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln19_reg_839[4]_i_1_n_5 ),
        .Q(add_ln19_reg_839[4]),
        .R(1'b0));
  FDRE \add_ln19_reg_839_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln19_reg_839[5]_i_1_n_5 ),
        .Q(add_ln19_reg_839[5]),
        .R(1'b0));
  FDRE \add_ln19_reg_839_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_331_p2[6]),
        .Q(add_ln19_reg_839[6]),
        .R(1'b0));
  FDRE \add_ln19_reg_839_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_331_p2[7]),
        .Q(add_ln19_reg_839[7]),
        .R(1'b0));
  FDRE \add_ln19_reg_839_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_331_p2[8]),
        .Q(add_ln19_reg_839[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_950[3]_i_3 
       (.I0(\add_ln34_1_reg_950_reg[3]_i_2_n_9 ),
        .I1(select_ln29_7_reg_888_pp0_iter1_reg[3]),
        .O(\add_ln34_1_reg_950[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_950[3]_i_4 
       (.I0(\add_ln34_1_reg_950_reg[3]_i_2_n_10 ),
        .I1(select_ln29_7_reg_888_pp0_iter1_reg[2]),
        .O(\add_ln34_1_reg_950[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_950[3]_i_5 
       (.I0(\add_ln34_1_reg_950_reg[3]_i_2_n_11 ),
        .I1(select_ln29_7_reg_888_pp0_iter1_reg[1]),
        .O(\add_ln34_1_reg_950[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_950[3]_i_6 
       (.I0(\add_ln34_1_reg_950_reg[3]_i_2_n_12 ),
        .I1(select_ln29_7_reg_888_pp0_iter1_reg[0]),
        .O(\add_ln34_1_reg_950[3]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_950[3]_i_7 
       (.I0(phi_mul_reg_254[2]),
        .I1(select_ln24_7_reg_909_pp0_iter1_reg[2]),
        .O(\add_ln34_1_reg_950[3]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_950[3]_i_8 
       (.I0(phi_mul_reg_254[1]),
        .I1(select_ln24_7_reg_909_pp0_iter1_reg[1]),
        .O(\add_ln34_1_reg_950[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_950[3]_i_9 
       (.I0(phi_mul_reg_254[0]),
        .I1(select_ln24_7_reg_909_pp0_iter1_reg[0]),
        .O(\add_ln34_1_reg_950[3]_i_9_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_1_reg_950[7]_i_2 
       (.I0(\add_ln34_1_reg_950_reg[9]_i_2_n_9 ),
        .O(\add_ln34_1_reg_950[7]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_1_reg_950[7]_i_3 
       (.I0(\add_ln34_1_reg_950_reg[9]_i_2_n_10 ),
        .O(\add_ln34_1_reg_950[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_950[7]_i_4 
       (.I0(\add_ln34_1_reg_950_reg[9]_i_2_n_11 ),
        .I1(select_ln29_7_reg_888_pp0_iter1_reg[5]),
        .O(\add_ln34_1_reg_950[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_950[7]_i_5 
       (.I0(\add_ln34_1_reg_950_reg[9]_i_2_n_12 ),
        .I1(select_ln29_7_reg_888_pp0_iter1_reg[4]),
        .O(\add_ln34_1_reg_950[7]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_1_reg_950[9]_i_3 
       (.I0(\add_ln34_1_reg_950_reg[9]_i_5_n_12 ),
        .O(\add_ln34_1_reg_950[9]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_1_reg_950[9]_i_4 
       (.I0(\add_ln34_1_reg_950_reg[9]_i_2_n_9 ),
        .I1(\add_ln34_1_reg_950_reg[9]_i_5_n_12 ),
        .O(\add_ln34_1_reg_950[9]_i_4_n_5 ));
  FDRE \add_ln34_1_reg_950_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln34_1_reg_950[0]),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln34_1_reg_950[1]),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln34_1_reg_950[2]),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln34_1_reg_950[3]),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln34_1_reg_950[4]),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln34_1_reg_950[5]),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln34_1_reg_950[6]),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln34_1_reg_950[7]),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln34_1_reg_950[8]),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln34_1_reg_950[9]),
        .Q(output_r_address0),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln24_3_fu_725_p2__0),
        .D(add_ln34_1_fu_740_p2[0]),
        .Q(add_ln34_1_reg_950[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln24_3_fu_725_p2__0),
        .D(add_ln34_1_fu_740_p2[1]),
        .Q(add_ln34_1_reg_950[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln24_3_fu_725_p2__0),
        .D(add_ln34_1_fu_740_p2[2]),
        .Q(add_ln34_1_reg_950[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln24_3_fu_725_p2__0),
        .D(add_ln34_1_fu_740_p2[3]),
        .Q(add_ln34_1_reg_950[3]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_950_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_950_reg[3]_i_1_n_5 ,\add_ln34_1_reg_950_reg[3]_i_1_n_6 ,\add_ln34_1_reg_950_reg[3]_i_1_n_7 ,\add_ln34_1_reg_950_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln34_1_reg_950_reg[3]_i_2_n_9 ,\add_ln34_1_reg_950_reg[3]_i_2_n_10 ,\add_ln34_1_reg_950_reg[3]_i_2_n_11 ,\add_ln34_1_reg_950_reg[3]_i_2_n_12 }),
        .O(add_ln34_1_fu_740_p2[3:0]),
        .S({\add_ln34_1_reg_950[3]_i_3_n_5 ,\add_ln34_1_reg_950[3]_i_4_n_5 ,\add_ln34_1_reg_950[3]_i_5_n_5 ,\add_ln34_1_reg_950[3]_i_6_n_5 }));
  CARRY4 \add_ln34_1_reg_950_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_950_reg[3]_i_2_n_5 ,\add_ln34_1_reg_950_reg[3]_i_2_n_6 ,\add_ln34_1_reg_950_reg[3]_i_2_n_7 ,\add_ln34_1_reg_950_reg[3]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_254[2:0]}),
        .O({\add_ln34_1_reg_950_reg[3]_i_2_n_9 ,\add_ln34_1_reg_950_reg[3]_i_2_n_10 ,\add_ln34_1_reg_950_reg[3]_i_2_n_11 ,\add_ln34_1_reg_950_reg[3]_i_2_n_12 }),
        .S({phi_mul_reg_254[3],\add_ln34_1_reg_950[3]_i_7_n_5 ,\add_ln34_1_reg_950[3]_i_8_n_5 ,\add_ln34_1_reg_950[3]_i_9_n_5 }));
  FDRE \add_ln34_1_reg_950_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln24_3_fu_725_p2__0),
        .D(add_ln34_1_fu_740_p2[4]),
        .Q(add_ln34_1_reg_950[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln24_3_fu_725_p2__0),
        .D(add_ln34_1_fu_740_p2[5]),
        .Q(add_ln34_1_reg_950[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln24_3_fu_725_p2__0),
        .D(add_ln34_1_fu_740_p2[6]),
        .Q(add_ln34_1_reg_950[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln24_3_fu_725_p2__0),
        .D(add_ln34_1_fu_740_p2[7]),
        .Q(add_ln34_1_reg_950[7]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_950_reg[7]_i_1 
       (.CI(\add_ln34_1_reg_950_reg[3]_i_1_n_5 ),
        .CO({\add_ln34_1_reg_950_reg[7]_i_1_n_5 ,\add_ln34_1_reg_950_reg[7]_i_1_n_6 ,\add_ln34_1_reg_950_reg[7]_i_1_n_7 ,\add_ln34_1_reg_950_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,\add_ln34_1_reg_950_reg[9]_i_2_n_11 ,\add_ln34_1_reg_950_reg[9]_i_2_n_12 }),
        .O(add_ln34_1_fu_740_p2[7:4]),
        .S({\add_ln34_1_reg_950[7]_i_2_n_5 ,\add_ln34_1_reg_950[7]_i_3_n_5 ,\add_ln34_1_reg_950[7]_i_4_n_5 ,\add_ln34_1_reg_950[7]_i_5_n_5 }));
  FDRE \add_ln34_1_reg_950_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln24_3_fu_725_p2__0),
        .D(add_ln34_1_fu_740_p2[8]),
        .Q(add_ln34_1_reg_950[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_950_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln24_3_fu_725_p2__0),
        .D(add_ln34_1_fu_740_p2[9]),
        .Q(add_ln34_1_reg_950[9]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_950_reg[9]_i_1 
       (.CI(\add_ln34_1_reg_950_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln34_1_reg_950_reg[9]_i_1_CO_UNCONNECTED [3:1],\add_ln34_1_reg_950_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln34_1_reg_950_reg[9]_i_2_n_9 }),
        .O({\NLW_add_ln34_1_reg_950_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln34_1_fu_740_p2[9:8]}),
        .S({1'b0,1'b0,\add_ln34_1_reg_950[9]_i_3_n_5 ,\add_ln34_1_reg_950[9]_i_4_n_5 }));
  CARRY4 \add_ln34_1_reg_950_reg[9]_i_2 
       (.CI(\add_ln34_1_reg_950_reg[3]_i_2_n_5 ),
        .CO({\add_ln34_1_reg_950_reg[9]_i_2_n_5 ,\add_ln34_1_reg_950_reg[9]_i_2_n_6 ,\add_ln34_1_reg_950_reg[9]_i_2_n_7 ,\add_ln34_1_reg_950_reg[9]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln34_1_reg_950_reg[9]_i_2_n_9 ,\add_ln34_1_reg_950_reg[9]_i_2_n_10 ,\add_ln34_1_reg_950_reg[9]_i_2_n_11 ,\add_ln34_1_reg_950_reg[9]_i_2_n_12 }),
        .S(phi_mul_reg_254[7:4]));
  CARRY4 \add_ln34_1_reg_950_reg[9]_i_5 
       (.CI(\add_ln34_1_reg_950_reg[9]_i_2_n_5 ),
        .CO(\NLW_add_ln34_1_reg_950_reg[9]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln34_1_reg_950_reg[9]_i_5_O_UNCONNECTED [3:1],\add_ln34_1_reg_950_reg[9]_i_5_n_12 }),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_254[8]}));
  FDRE \and_ln29_reg_893_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(and_ln29_reg_893),
        .Q(and_ln29_reg_893_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_893_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln29_reg_893_pp0_iter1_reg),
        .Q(and_ln29_reg_893_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_893_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln29_reg_893_pp0_iter2_reg),
        .Q(and_ln29_reg_893_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_893_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(p_1_in),
        .Q(and_ln29_reg_893),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(\out_d_0_reg_243_reg_n_5_[3] ),
        .I1(\out_d_0_reg_243_reg_n_5_[2] ),
        .I2(\out_d_0_reg_243_reg_n_5_[0] ),
        .I3(\out_d_0_reg_243_reg_n_5_[1] ),
        .I4(ap_CS_fsm_state2),
        .O(grp_pointwise_conv2d_fix_2_fu_576_ap_ready));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_2_fu_576_ap_ready),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg),
        .I3(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_243_reg_n_5_[1] ),
        .I2(\out_d_0_reg_243_reg_n_5_[0] ),
        .I3(\out_d_0_reg_243_reg_n_5_[2] ),
        .I4(\out_d_0_reg_243_reg_n_5_[3] ),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(\ap_CS_fsm[3]_i_2__2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hCFFF4555)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln20_fu_401_p2),
        .I4(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[3]_i_2__2_n_5 ));
  LUT6 #(
    .INIT(64'h2222A2220000A000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln20_fu_401_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln20_fu_401_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln20_fu_401_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[11]_i_2 
       (.I0(buffer_0_reg_310[11]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[11]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[11]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \buffer_0_reg_310[11]_i_3 
       (.I0(and_ln29_reg_893_pp0_iter3_reg),
        .I1(buffer_0_reg_310[10]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(icmp_ln20_reg_874_pp0_iter3_reg),
        .I4(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[11]_i_4 
       (.I0(buffer_0_reg_310[9]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[12]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[11]_i_5 
       (.I0(buffer_0_reg_310[8]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[8]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FB040000)) 
    \buffer_0_reg_310[11]_i_7 
       (.I0(icmp_ln21_reg_883_pp0_iter3_reg),
        .I1(buffer_0_reg_310[10]),
        .I2(and_ln29_reg_893_pp0_iter3_reg),
        .I3(sext_ln29_9_fu_773_p1[10]),
        .I4(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .I5(icmp_ln20_reg_874_pp0_iter3_reg),
        .O(\buffer_0_reg_310[11]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \buffer_0_reg_310[15]_i_1 
       (.I0(icmp_ln20_reg_874_pp0_iter3_reg),
        .I1(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .I2(ap_CS_fsm_state3),
        .O(\buffer_0_reg_310[15]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \buffer_0_reg_310[15]_i_10 
       (.I0(and_ln29_reg_893_pp0_iter3_reg),
        .I1(sext_ln29_reg_862[12]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(buffer_0_reg_310[15]),
        .O(select_ln24_fu_758_p3));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[15]_i_3 
       (.I0(buffer_0_reg_310[14]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[12]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[15]_i_4 
       (.I0(buffer_0_reg_310[13]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[12]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[15]_i_5 
       (.I0(buffer_0_reg_310[12]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[12]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[3]_i_2 
       (.I0(buffer_0_reg_310[3]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[3]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[3]_i_3 
       (.I0(buffer_0_reg_310[2]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[2]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[3]_i_4 
       (.I0(buffer_0_reg_310[1]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[1]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[3]_i_5 
       (.I0(buffer_0_reg_310[0]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[0]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[7]_i_2 
       (.I0(buffer_0_reg_310[7]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[7]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[7]_i_3 
       (.I0(buffer_0_reg_310[6]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[6]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[7]_i_4 
       (.I0(buffer_0_reg_310[5]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[5]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_310[7]_i_5 
       (.I0(buffer_0_reg_310[4]),
        .I1(icmp_ln21_reg_883_pp0_iter3_reg),
        .I2(sext_ln29_reg_862[4]),
        .I3(and_ln29_reg_893_pp0_iter3_reg),
        .I4(icmp_ln20_reg_874_pp0_iter3_reg),
        .I5(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .O(\buffer_0_reg_310[7]_i_5_n_5 ));
  FDRE \buffer_0_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_20),
        .Q(buffer_0_reg_310[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_10),
        .Q(buffer_0_reg_310[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_9),
        .Q(buffer_0_reg_310[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_8),
        .Q(buffer_0_reg_310[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_7),
        .Q(buffer_0_reg_310[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_6),
        .Q(buffer_0_reg_310[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_5),
        .Q(buffer_0_reg_310[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_19),
        .Q(buffer_0_reg_310[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_18),
        .Q(buffer_0_reg_310[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_17),
        .Q(buffer_0_reg_310[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_16),
        .Q(buffer_0_reg_310[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_15),
        .Q(buffer_0_reg_310[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_14),
        .Q(buffer_0_reg_310[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_13),
        .Q(buffer_0_reg_310[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_12),
        .Q(buffer_0_reg_310[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_310_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_310[15]_i_1_n_5 ),
        .D(SeparableConv2D_2_b_s_U_n_11),
        .Q(buffer_0_reg_310[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_ap_ready),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg),
        .O(\ap_CS_fsm_reg[22] ));
  FDRE \icmp_ln20_reg_874_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln20_reg_874_reg_n_5_[0] ),
        .Q(icmp_ln20_reg_874_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_874_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln20_reg_874_pp0_iter1_reg),
        .Q(icmp_ln20_reg_874_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_874_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln20_reg_874_pp0_iter2_reg),
        .Q(icmp_ln20_reg_874_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_874_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_fu_401_p2),
        .Q(\icmp_ln20_reg_874_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln21_reg_883_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln21_reg_883),
        .Q(icmp_ln21_reg_883_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_883_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln21_reg_883_pp0_iter1_reg),
        .Q(icmp_ln21_reg_883_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_883_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln21_reg_883_pp0_iter2_reg),
        .Q(icmp_ln21_reg_883_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_883_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(icmp_ln21_fu_419_p2),
        .Q(icmp_ln21_reg_883),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    icmp_ln24_3_fu_725_p2
       (.I0(in_d_reg_920_pp0_iter1_reg[0]),
        .I1(in_d_reg_920_pp0_iter1_reg[2]),
        .I2(in_d_reg_920_pp0_iter1_reg[3]),
        .I3(in_d_reg_920_pp0_iter1_reg[1]),
        .O(icmp_ln24_3_fu_725_p2__0));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \icmp_ln24_3_reg_946[0]_i_1 
       (.I0(icmp_ln24_3_reg_946),
        .I1(icmp_ln20_reg_874_pp0_iter1_reg),
        .I2(in_d_reg_920_pp0_iter1_reg[0]),
        .I3(in_d_reg_920_pp0_iter1_reg[2]),
        .I4(in_d_reg_920_pp0_iter1_reg[3]),
        .I5(in_d_reg_920_pp0_iter1_reg[1]),
        .O(\icmp_ln24_3_reg_946[0]_i_1_n_5 ));
  FDRE \icmp_ln24_3_reg_946_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln24_3_reg_946),
        .Q(icmp_ln24_3_reg_946_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln24_3_reg_946_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_3_reg_946[0]_i_1_n_5 ),
        .Q(icmp_ln24_3_reg_946),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \in_d_0_reg_320[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_ln20_reg_874_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(in_d_0_reg_320));
  FDRE \in_d_0_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_3200),
        .D(in_d_reg_920[0]),
        .Q(\in_d_0_reg_320_reg_n_5_[0] ),
        .R(in_d_0_reg_320));
  FDRE \in_d_0_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_3200),
        .D(in_d_reg_920[1]),
        .Q(\in_d_0_reg_320_reg_n_5_[1] ),
        .R(in_d_0_reg_320));
  FDRE \in_d_0_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_3200),
        .D(in_d_reg_920[2]),
        .Q(\in_d_0_reg_320_reg_n_5_[2] ),
        .R(in_d_0_reg_320));
  FDRE \in_d_0_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_3200),
        .D(in_d_reg_920[3]),
        .Q(\in_d_0_reg_320_reg_n_5_[3] ),
        .R(in_d_0_reg_320));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \in_d_reg_920[0]_i_1 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(p_1_in),
        .I2(in_d_reg_920[0]),
        .I3(in_d_0_reg_3200),
        .I4(\in_d_0_reg_320_reg_n_5_[0] ),
        .O(in_d_fu_543_p2[0]));
  LUT6 #(
    .INIT(64'h050A0303050A0C0C)) 
    \in_d_reg_920[1]_i_1 
       (.I0(in_d_reg_920[0]),
        .I1(\in_d_0_reg_320_reg_n_5_[0] ),
        .I2(p_0_in0_out),
        .I3(in_d_reg_920[1]),
        .I4(in_d_0_reg_3200),
        .I5(\in_d_0_reg_320_reg_n_5_[1] ),
        .O(in_d_fu_543_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \in_d_reg_920[1]_i_2 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(p_1_in),
        .O(p_0_in0_out));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \in_d_reg_920[2]_i_1 
       (.I0(select_ln24_6_fu_509_p3[0]),
        .I1(select_ln24_6_fu_509_p3[1]),
        .I2(select_ln24_6_fu_509_p3[2]),
        .O(in_d_fu_543_p2[2]));
  LUT3 #(
    .INIT(8'h08)) 
    \in_d_reg_920[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln20_fu_401_p2),
        .O(indvar_flatten20_reg_2660));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \in_d_reg_920[3]_i_2 
       (.I0(select_ln24_6_fu_509_p3[1]),
        .I1(select_ln24_6_fu_509_p3[0]),
        .I2(select_ln24_6_fu_509_p3[2]),
        .I3(select_ln24_6_fu_509_p3[3]),
        .O(in_d_fu_543_p2[3]));
  FDRE \in_d_reg_920_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_d_reg_920[0]),
        .Q(in_d_reg_920_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \in_d_reg_920_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_d_reg_920[1]),
        .Q(in_d_reg_920_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \in_d_reg_920_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_d_reg_920[2]),
        .Q(in_d_reg_920_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \in_d_reg_920_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_d_reg_920[3]),
        .Q(in_d_reg_920_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \in_d_reg_920_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(in_d_fu_543_p2[0]),
        .Q(in_d_reg_920[0]),
        .R(1'b0));
  FDRE \in_d_reg_920_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(in_d_fu_543_p2[1]),
        .Q(in_d_reg_920[1]),
        .R(1'b0));
  FDRE \in_d_reg_920_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(in_d_fu_543_p2[2]),
        .Q(in_d_reg_920[2]),
        .R(1'b0));
  FDRE \in_d_reg_920_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(in_d_fu_543_p2[3]),
        .Q(in_d_reg_920[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten20_reg_266[0]_i_1 
       (.I0(indvar_flatten20_reg_266_reg[0]),
        .O(add_ln20_fu_407_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten20_reg_266[1]_i_1 
       (.I0(indvar_flatten20_reg_266_reg[0]),
        .I1(indvar_flatten20_reg_266_reg[1]),
        .O(add_ln20_fu_407_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten20_reg_266[2]_i_1 
       (.I0(indvar_flatten20_reg_266_reg[0]),
        .I1(indvar_flatten20_reg_266_reg[1]),
        .I2(indvar_flatten20_reg_266_reg[2]),
        .O(add_ln20_fu_407_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten20_reg_266[3]_i_1 
       (.I0(indvar_flatten20_reg_266_reg[1]),
        .I1(indvar_flatten20_reg_266_reg[0]),
        .I2(indvar_flatten20_reg_266_reg[2]),
        .I3(indvar_flatten20_reg_266_reg[3]),
        .O(add_ln20_fu_407_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten20_reg_266[4]_i_1 
       (.I0(indvar_flatten20_reg_266_reg[2]),
        .I1(indvar_flatten20_reg_266_reg[0]),
        .I2(indvar_flatten20_reg_266_reg[1]),
        .I3(indvar_flatten20_reg_266_reg[3]),
        .I4(indvar_flatten20_reg_266_reg[4]),
        .O(add_ln20_fu_407_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten20_reg_266[5]_i_1 
       (.I0(indvar_flatten20_reg_266_reg[3]),
        .I1(indvar_flatten20_reg_266_reg[1]),
        .I2(indvar_flatten20_reg_266_reg[0]),
        .I3(indvar_flatten20_reg_266_reg[2]),
        .I4(indvar_flatten20_reg_266_reg[4]),
        .I5(indvar_flatten20_reg_266_reg[5]),
        .O(add_ln20_fu_407_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten20_reg_266[6]_i_1 
       (.I0(\indvar_flatten20_reg_266[8]_i_3_n_5 ),
        .I1(indvar_flatten20_reg_266_reg[6]),
        .O(add_ln20_fu_407_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten20_reg_266[7]_i_1 
       (.I0(\indvar_flatten20_reg_266[8]_i_3_n_5 ),
        .I1(indvar_flatten20_reg_266_reg[6]),
        .I2(indvar_flatten20_reg_266_reg[7]),
        .O(add_ln20_fu_407_p2[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten20_reg_266[8]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(indvar_flatten20_reg_2660),
        .O(indvar_flatten20_reg_266));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten20_reg_266[8]_i_2 
       (.I0(indvar_flatten20_reg_266_reg[6]),
        .I1(\indvar_flatten20_reg_266[8]_i_3_n_5 ),
        .I2(indvar_flatten20_reg_266_reg[7]),
        .I3(indvar_flatten20_reg_266_reg[8]),
        .O(add_ln20_fu_407_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten20_reg_266[8]_i_3 
       (.I0(indvar_flatten20_reg_266_reg[5]),
        .I1(indvar_flatten20_reg_266_reg[3]),
        .I2(indvar_flatten20_reg_266_reg[1]),
        .I3(indvar_flatten20_reg_266_reg[0]),
        .I4(indvar_flatten20_reg_266_reg[2]),
        .I5(indvar_flatten20_reg_266_reg[4]),
        .O(\indvar_flatten20_reg_266[8]_i_3_n_5 ));
  FDRE \indvar_flatten20_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(add_ln20_fu_407_p2[0]),
        .Q(indvar_flatten20_reg_266_reg[0]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten20_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(add_ln20_fu_407_p2[1]),
        .Q(indvar_flatten20_reg_266_reg[1]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten20_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(add_ln20_fu_407_p2[2]),
        .Q(indvar_flatten20_reg_266_reg[2]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten20_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(add_ln20_fu_407_p2[3]),
        .Q(indvar_flatten20_reg_266_reg[3]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten20_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(add_ln20_fu_407_p2[4]),
        .Q(indvar_flatten20_reg_266_reg[4]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten20_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(add_ln20_fu_407_p2[5]),
        .Q(indvar_flatten20_reg_266_reg[5]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten20_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(add_ln20_fu_407_p2[6]),
        .Q(indvar_flatten20_reg_266_reg[6]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten20_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(add_ln20_fu_407_p2[7]),
        .Q(indvar_flatten20_reg_266_reg[7]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten20_reg_266_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(add_ln20_fu_407_p2[8]),
        .Q(indvar_flatten20_reg_266_reg[8]),
        .R(indvar_flatten20_reg_266));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_reg_288[0]_i_1 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(indvar_flatten_reg_288_reg[0]),
        .O(select_ln21_fu_555_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten_reg_288[1]_i_1 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(indvar_flatten_reg_288_reg[0]),
        .I2(indvar_flatten_reg_288_reg[1]),
        .O(select_ln21_fu_555_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \indvar_flatten_reg_288[2]_i_1 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(indvar_flatten_reg_288_reg[0]),
        .I2(indvar_flatten_reg_288_reg[1]),
        .I3(indvar_flatten_reg_288_reg[2]),
        .O(select_ln21_fu_555_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \indvar_flatten_reg_288[3]_i_1 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(indvar_flatten_reg_288_reg[1]),
        .I2(indvar_flatten_reg_288_reg[0]),
        .I3(indvar_flatten_reg_288_reg[2]),
        .I4(indvar_flatten_reg_288_reg[3]),
        .O(select_ln21_fu_555_p3[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \indvar_flatten_reg_288[4]_i_1 
       (.I0(indvar_flatten_reg_288_reg[3]),
        .I1(indvar_flatten_reg_288_reg[1]),
        .I2(indvar_flatten_reg_288_reg[0]),
        .I3(indvar_flatten_reg_288_reg[2]),
        .I4(icmp_ln21_fu_419_p2),
        .I5(indvar_flatten_reg_288_reg[4]),
        .O(select_ln21_fu_555_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \indvar_flatten_reg_288[5]_i_1 
       (.I0(\indvar_flatten_reg_288[6]_i_2_n_5 ),
        .I1(icmp_ln21_fu_419_p2),
        .I2(indvar_flatten_reg_288_reg[5]),
        .O(select_ln21_fu_555_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten_reg_288[6]_i_1 
       (.I0(indvar_flatten_reg_288_reg[5]),
        .I1(\indvar_flatten_reg_288[6]_i_2_n_5 ),
        .I2(icmp_ln21_fu_419_p2),
        .I3(indvar_flatten_reg_288_reg[6]),
        .O(select_ln21_fu_555_p3[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten_reg_288[6]_i_2 
       (.I0(indvar_flatten_reg_288_reg[4]),
        .I1(indvar_flatten_reg_288_reg[2]),
        .I2(indvar_flatten_reg_288_reg[0]),
        .I3(indvar_flatten_reg_288_reg[1]),
        .I4(indvar_flatten_reg_288_reg[3]),
        .O(\indvar_flatten_reg_288[6]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(select_ln21_fu_555_p3[0]),
        .Q(indvar_flatten_reg_288_reg[0]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten_reg_288_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(select_ln21_fu_555_p3[1]),
        .Q(indvar_flatten_reg_288_reg[1]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten_reg_288_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(select_ln21_fu_555_p3[2]),
        .Q(indvar_flatten_reg_288_reg[2]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten_reg_288_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(select_ln21_fu_555_p3[3]),
        .Q(indvar_flatten_reg_288_reg[3]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten_reg_288_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(select_ln21_fu_555_p3[4]),
        .Q(indvar_flatten_reg_288_reg[4]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten_reg_288_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(select_ln21_fu_555_p3[5]),
        .Q(indvar_flatten_reg_288_reg[5]),
        .R(indvar_flatten20_reg_266));
  FDRE \indvar_flatten_reg_288_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(select_ln21_fu_555_p3[6]),
        .Q(indvar_flatten_reg_288_reg[6]),
        .R(indvar_flatten20_reg_266));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln29_2_reg_955_reg
       (.A({merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[15],merge_i_fu_591_p66[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln29_2_reg_955_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln29_2_reg_955_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln29_2_reg_955_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln29_2_reg_955_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln29_2_reg_955_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln29_2_reg_955_reg_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln29_2_reg_955_reg_i_2_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln29_2_reg_955_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln29_2_reg_955_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln29_2_reg_955_reg_P_UNCONNECTED[47:32],mul_ln29_2_reg_955_reg_n_79,mul_ln29_2_reg_955_reg_n_80,sext_ln29_9_fu_773_p1,mul_ln29_2_reg_955_reg_n_97,mul_ln29_2_reg_955_reg_n_98,mul_ln29_2_reg_955_reg_n_99,mul_ln29_2_reg_955_reg_n_100,mul_ln29_2_reg_955_reg_n_101,mul_ln29_2_reg_955_reg_n_102,mul_ln29_2_reg_955_reg_n_103,mul_ln29_2_reg_955_reg_n_104,mul_ln29_2_reg_955_reg_n_105,mul_ln29_2_reg_955_reg_n_106,mul_ln29_2_reg_955_reg_n_107,mul_ln29_2_reg_955_reg_n_108,mul_ln29_2_reg_955_reg_n_109,mul_ln29_2_reg_955_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln29_2_reg_955_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln29_2_reg_955_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln29_2_reg_955_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln29_2_reg_955_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln29_2_reg_955_reg_i_1
       (.I0(icmp_ln20_reg_874_pp0_iter1_reg),
        .O(mul_ln29_2_reg_955_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hF897112A63094C39)) 
    mul_ln29_2_reg_955_reg_i_10
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .I5(p_3_in),
        .O(merge_i_fu_591_p66[7]));
  LUT6 #(
    .INIT(64'h5699FCD0929F7C36)) 
    mul_ln29_2_reg_955_reg_i_11
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I5(p_3_in),
        .O(merge_i_fu_591_p66[6]));
  LUT6 #(
    .INIT(64'h8CAE5C9BE7D33466)) 
    mul_ln29_2_reg_955_reg_i_12
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I5(p_3_in),
        .O(merge_i_fu_591_p66[5]));
  LUT6 #(
    .INIT(64'h5A8F9FCCFA4F16DD)) 
    mul_ln29_2_reg_955_reg_i_13
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(p_3_in),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .I5(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .O(merge_i_fu_591_p66[4]));
  LUT6 #(
    .INIT(64'h30A2CD78D4597FDC)) 
    mul_ln29_2_reg_955_reg_i_14
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(p_3_in),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .I5(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .O(merge_i_fu_591_p66[3]));
  LUT6 #(
    .INIT(64'h864FEDFA529AAC3C)) 
    mul_ln29_2_reg_955_reg_i_15
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(p_3_in),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I5(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .O(merge_i_fu_591_p66[2]));
  LUT6 #(
    .INIT(64'h0C285D80E5829F41)) 
    mul_ln29_2_reg_955_reg_i_16
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(p_3_in),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I5(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .O(merge_i_fu_591_p66[1]));
  LUT6 #(
    .INIT(64'h027DEFCDADC56C50)) 
    mul_ln29_2_reg_955_reg_i_17
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(p_3_in),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I5(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .O(merge_i_fu_591_p66[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    mul_ln29_2_reg_955_reg_i_18
       (.I0(shl_ln_reg_869[3]),
        .I1(select_ln24_6_reg_903_pp0_iter1_reg[3]),
        .I2(shl_ln_reg_869[4]),
        .I3(shl_ln_reg_869[5]),
        .O(mul_ln29_2_reg_955_reg_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h78)) 
    mul_ln29_2_reg_955_reg_i_19
       (.I0(select_ln24_6_reg_903_pp0_iter1_reg[3]),
        .I1(shl_ln_reg_869[3]),
        .I2(shl_ln_reg_869[4]),
        .O(mul_ln29_2_reg_955_reg_i_19_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln29_2_reg_955_reg_i_2
       (.I0(icmp_ln20_reg_874_pp0_iter2_reg),
        .O(mul_ln29_2_reg_955_reg_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    mul_ln29_2_reg_955_reg_i_20
       (.I0(select_ln24_6_reg_903_pp0_iter1_reg[3]),
        .I1(shl_ln_reg_869[3]),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h3913DBE0CD408976)) 
    mul_ln29_2_reg_955_reg_i_3
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .I5(p_3_in),
        .O(merge_i_fu_591_p66[15]));
  LUT6 #(
    .INIT(64'h3EBD4E50D989E34B)) 
    mul_ln29_2_reg_955_reg_i_4
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(p_3_in),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I5(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .O(merge_i_fu_591_p66[13]));
  LUT6 #(
    .INIT(64'h59B00B2BD6F5B224)) 
    mul_ln29_2_reg_955_reg_i_5
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(p_3_in),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I5(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .O(merge_i_fu_591_p66[12]));
  LUT6 #(
    .INIT(64'h3756FF9A1F1686F7)) 
    mul_ln29_2_reg_955_reg_i_6
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .I3(p_3_in),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I5(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .O(merge_i_fu_591_p66[11]));
  LUT6 #(
    .INIT(64'hB56B202C0F18708C)) 
    mul_ln29_2_reg_955_reg_i_7
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I5(p_3_in),
        .O(merge_i_fu_591_p66[10]));
  LUT6 #(
    .INIT(64'h9B3320E95CBADDC5)) 
    mul_ln29_2_reg_955_reg_i_8
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .I5(p_3_in),
        .O(merge_i_fu_591_p66[9]));
  LUT6 #(
    .INIT(64'hFBF96B1A23622B6C)) 
    mul_ln29_2_reg_955_reg_i_9
       (.I0(mul_ln29_2_reg_955_reg_i_18_n_5),
        .I1(mul_ln29_2_reg_955_reg_i_19_n_5),
        .I2(p_3_in),
        .I3(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .I4(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .I5(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .O(merge_i_fu_591_p66[8]));
  design_1_network_0_0_network_mac_muladd_4ns_7ns_7s_10_1_1 network_mac_muladd_4ns_7ns_7s_10_1_1_U101
       (.D(select_ln24_6_fu_509_p3),
        .Q({Q[4:3],Q[1]}),
        .\and_ln29_reg_893_reg[0] ({\in_d_0_reg_320_reg_n_5_[3] ,\in_d_0_reg_320_reg_n_5_[2] ,\in_d_0_reg_320_reg_n_5_[1] ,\in_d_0_reg_320_reg_n_5_[0] }),
        .\and_ln29_reg_893_reg[0]_0 (in_d_reg_920),
        .\ap_CS_fsm_reg[3] (network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .icmp_ln20_fu_401_p2(icmp_ln20_fu_401_p2),
        .\icmp_ln20_reg_874_reg[0] (indvar_flatten20_reg_266_reg),
        .icmp_ln21_fu_419_p2(icmp_ln21_fu_419_p2),
        .\icmp_ln21_reg_883_reg[0] (indvar_flatten_reg_288_reg),
        .in_d_0_reg_3200(in_d_0_reg_3200),
        .\out_h_0_reg_277_reg[1] (select_ln29_7_fu_455_p3[2]),
        .\out_w_0_reg_299_reg[0] (ap_CS_fsm_pp0_stage0),
        .\out_w_0_reg_299_reg[0]_0 (\icmp_ln20_reg_874_reg_n_5_[0] ),
        .\out_w_0_reg_299_reg[1] (network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_25),
        .p(p_0),
        .p_0(p),
        .p_1(p_1),
        .p_1_in(p_1_in),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .p_i_25__5(select_ln24_7_reg_909),
        .p_i_25__5_0(out_w_0_reg_299),
        .ram_reg_0(ram_reg_0_6),
        .ram_reg_0_0(ram_reg_0_7),
        .select_ln29_fu_425_p3(select_ln29_fu_425_p3),
        .zext_ln29_12_fu_381_p1(zext_ln29_12_fu_381_p1));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_243[3]_i_1 
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state9),
        .O(out_d_0_reg_243));
  FDRE \out_d_0_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_847[0]),
        .Q(\out_d_0_reg_243_reg_n_5_[0] ),
        .R(out_d_0_reg_243));
  FDRE \out_d_0_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_847[1]),
        .Q(\out_d_0_reg_243_reg_n_5_[1] ),
        .R(out_d_0_reg_243));
  FDRE \out_d_0_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_847[2]),
        .Q(\out_d_0_reg_243_reg_n_5_[2] ),
        .R(out_d_0_reg_243));
  FDRE \out_d_0_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_847[3]),
        .Q(\out_d_0_reg_243_reg_n_5_[3] ),
        .R(out_d_0_reg_243));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_847[0]_i_1 
       (.I0(\out_d_0_reg_243_reg_n_5_[0] ),
        .O(out_d_fu_343_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_847[1]_i_1 
       (.I0(\out_d_0_reg_243_reg_n_5_[0] ),
        .I1(\out_d_0_reg_243_reg_n_5_[1] ),
        .O(out_d_fu_343_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_847[2]_i_1 
       (.I0(\out_d_0_reg_243_reg_n_5_[1] ),
        .I1(\out_d_0_reg_243_reg_n_5_[0] ),
        .I2(\out_d_0_reg_243_reg_n_5_[2] ),
        .O(out_d_fu_343_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_847[3]_i_1 
       (.I0(\out_d_0_reg_243_reg_n_5_[0] ),
        .I1(\out_d_0_reg_243_reg_n_5_[1] ),
        .I2(\out_d_0_reg_243_reg_n_5_[2] ),
        .I3(\out_d_0_reg_243_reg_n_5_[3] ),
        .O(out_d_fu_343_p2[3]));
  FDRE \out_d_reg_847_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_343_p2[0]),
        .Q(out_d_reg_847[0]),
        .R(1'b0));
  FDRE \out_d_reg_847_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_343_p2[1]),
        .Q(out_d_reg_847[1]),
        .R(1'b0));
  FDRE \out_d_reg_847_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_343_p2[2]),
        .Q(out_d_reg_847[2]),
        .R(1'b0));
  FDRE \out_d_reg_847_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_343_p2[3]),
        .Q(out_d_reg_847[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h606A)) 
    \out_h_0_reg_277[0]_i_1 
       (.I0(zext_ln29_12_fu_381_p1[3]),
        .I1(icmp_ln21_fu_419_p2),
        .I2(indvar_flatten20_reg_2660),
        .I3(ap_CS_fsm_state3),
        .O(\out_h_0_reg_277[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h6A006AAA)) 
    \out_h_0_reg_277[1]_i_1 
       (.I0(zext_ln29_12_fu_381_p1[4]),
        .I1(icmp_ln21_fu_419_p2),
        .I2(zext_ln29_12_fu_381_p1[3]),
        .I3(indvar_flatten20_reg_2660),
        .I4(ap_CS_fsm_state3),
        .O(\out_h_0_reg_277[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAA00006AAAAAAA)) 
    \out_h_0_reg_277[2]_i_1 
       (.I0(zext_ln29_12_fu_381_p1[5]),
        .I1(icmp_ln21_fu_419_p2),
        .I2(zext_ln29_12_fu_381_p1[4]),
        .I3(zext_ln29_12_fu_381_p1[3]),
        .I4(indvar_flatten20_reg_2660),
        .I5(ap_CS_fsm_state3),
        .O(\out_h_0_reg_277[2]_i_1_n_5 ));
  FDRE \out_h_0_reg_277_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_277[0]_i_1_n_5 ),
        .Q(zext_ln29_12_fu_381_p1[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_277_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_277[1]_i_1_n_5 ),
        .Q(zext_ln29_12_fu_381_p1[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_277_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_277[2]_i_1_n_5 ),
        .Q(zext_ln29_12_fu_381_p1[5]),
        .R(1'b0));
  FDRE \out_w_0_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_3200),
        .D(select_ln24_7_reg_909[0]),
        .Q(out_w_0_reg_299[0]),
        .R(in_d_0_reg_320));
  FDRE \out_w_0_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_3200),
        .D(select_ln24_7_reg_909[1]),
        .Q(out_w_0_reg_299[1]),
        .R(in_d_0_reg_320));
  FDRE \out_w_0_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_3200),
        .D(select_ln24_7_reg_909[2]),
        .Q(out_w_0_reg_299[2]),
        .R(in_d_0_reg_320));
  FDRE \phi_mul_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_839[0]),
        .Q(phi_mul_reg_254[0]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_839[1]),
        .Q(phi_mul_reg_254[1]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_839[2]),
        .Q(phi_mul_reg_254[2]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_839[3]),
        .Q(phi_mul_reg_254[3]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_839[4]),
        .Q(phi_mul_reg_254[4]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_839[5]),
        .Q(phi_mul_reg_254[5]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_839[6]),
        .Q(phi_mul_reg_254[6]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_839[7]),
        .Q(phi_mul_reg_254[7]),
        .R(out_d_0_reg_243));
  FDRE \phi_mul_reg_254_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_839[8]),
        .Q(phi_mul_reg_254[8]),
        .R(out_d_0_reg_243));
  LUT6 #(
    .INIT(64'hFFFFEAAAAAAAEAAA)) 
    ram_reg_0_i_129
       (.I0(ram_reg_2),
        .I1(Q[3]),
        .I2(icmp_ln24_3_reg_946_pp0_iter3_reg),
        .I3(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .I4(Q[0]),
        .I5(ram_reg_2_0),
        .O(\ap_CS_fsm_reg[23] ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_133
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_ce0),
        .I1(Q[3]),
        .I2(output_r_ce0),
        .I3(ram_reg_0_i_35__0),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCF000)) 
    ram_reg_0_i_154
       (.I0(output_r_address0),
        .I1(ram_reg_0_i_49_0[9]),
        .I2(ram_reg_0_i_49_1[9]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(ram_reg_0_i_154_n_5));
  CARRY4 ram_reg_0_i_236
       (.CI(1'b0),
        .CO({ram_reg_0_i_236_n_5,ram_reg_0_i_236_n_6,ram_reg_0_i_236_n_7,ram_reg_0_i_236_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_9_fu_773_p1[3:0]),
        .O(trunc_ln33_fu_791_p1[3:0]),
        .S({ram_reg_0_i_394_n_5,ram_reg_0_i_395_n_5,ram_reg_0_i_396_n_5,ram_reg_0_i_397_n_5}));
  CARRY4 ram_reg_0_i_237
       (.CI(ram_reg_4_i_7_n_5),
        .CO({NLW_ram_reg_0_i_237_CO_UNCONNECTED[3],ram_reg_0_i_237_n_6,ram_reg_0_i_237_n_7,ram_reg_0_i_237_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln29_9_fu_773_p1[14:12]}),
        .O(trunc_ln33_fu_791_p1[15:12]),
        .S({ram_reg_0_i_398_n_5,ram_reg_0_i_399_n_5,ram_reg_0_i_400_n_5,ram_reg_0_i_401_n_5}));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_394
       (.I0(sext_ln29_9_fu_773_p1[3]),
        .I1(buffer_0_reg_310[3]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[3]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_0_i_394_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_395
       (.I0(sext_ln29_9_fu_773_p1[2]),
        .I1(buffer_0_reg_310[2]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[2]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_0_i_395_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_396
       (.I0(sext_ln29_9_fu_773_p1[1]),
        .I1(buffer_0_reg_310[1]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[1]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_0_i_396_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_397
       (.I0(sext_ln29_9_fu_773_p1[0]),
        .I1(buffer_0_reg_310[0]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[0]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_0_i_397_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_398
       (.I0(sext_ln29_9_fu_773_p1[15]),
        .I1(buffer_0_reg_310[15]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[12]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_0_i_398_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_399
       (.I0(sext_ln29_9_fu_773_p1[14]),
        .I1(buffer_0_reg_310[14]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[12]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_0_i_399_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_400
       (.I0(sext_ln29_9_fu_773_p1[13]),
        .I1(buffer_0_reg_310[13]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[12]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_0_i_400_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_401
       (.I0(sext_ln29_9_fu_773_p1[12]),
        .I1(buffer_0_reg_310[12]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[12]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_0_i_401_n_5));
  LUT6 #(
    .INIT(64'hFFF8F0F8F0F8F0F8)) 
    ram_reg_0_i_49
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_154_n_5),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_0),
        .I4(ram_reg_0_5),
        .I5(input_r_address0),
        .O(ram_reg_0_i_49_n_5));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_59
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[8]),
        .I1(Q[3]),
        .I2(ram_reg_0_i_49_0[8]),
        .I3(ram_reg_0_i_49_1[8]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln34_1_reg_950_pp0_iter3_reg_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFAFAAABAAABAAAB)) 
    ram_reg_0_i_6
       (.I0(ram_reg_0_i_49_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_63__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[7]),
        .I1(Q[3]),
        .I2(ram_reg_0_i_49_0[7]),
        .I3(ram_reg_0_i_49_1[7]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln34_1_reg_950_pp0_iter3_reg_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h000000000FFFEEEE)) 
    ram_reg_0_i_66__0
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(Q[3]),
        .I5(ram_reg_0_i_21__0),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_67
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[6]),
        .I1(Q[3]),
        .I2(ram_reg_0_i_49_0[6]),
        .I3(ram_reg_0_i_49_1[6]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln34_1_reg_950_pp0_iter3_reg_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_71__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[5]),
        .I1(Q[3]),
        .I2(ram_reg_0_i_49_0[5]),
        .I3(ram_reg_0_i_49_1[5]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln34_1_reg_950_pp0_iter3_reg_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_75
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[4]),
        .I1(Q[3]),
        .I2(ram_reg_0_i_49_0[4]),
        .I3(ram_reg_0_i_49_1[4]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln34_1_reg_950_pp0_iter3_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_79
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[3]),
        .I1(Q[3]),
        .I2(ram_reg_0_i_49_0[3]),
        .I3(ram_reg_0_i_49_1[3]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln34_1_reg_950_pp0_iter3_reg_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_83__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[2]),
        .I1(Q[3]),
        .I2(ram_reg_0_i_49_0[2]),
        .I3(ram_reg_0_i_49_1[2]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln34_1_reg_950_pp0_iter3_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_87__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[1]),
        .I1(Q[3]),
        .I2(ram_reg_0_i_49_0[1]),
        .I3(ram_reg_0_i_49_1[1]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln34_1_reg_950_pp0_iter3_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    ram_reg_0_i_91
       (.I0(grp_pointwise_conv2d_fix_2_fu_576_output_r_address0[0]),
        .I1(Q[3]),
        .I2(ram_reg_0_i_49_0[0]),
        .I3(ram_reg_0_i_49_1[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln34_1_reg_950_pp0_iter3_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_13
       (.I0(sext_ln29_9_fu_773_p1[7]),
        .I1(buffer_0_reg_310[7]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[7]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_2_i_13_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_14
       (.I0(sext_ln29_9_fu_773_p1[6]),
        .I1(buffer_0_reg_310[6]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[6]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_2_i_14_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_15
       (.I0(sext_ln29_9_fu_773_p1[5]),
        .I1(buffer_0_reg_310[5]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[5]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_2_i_15_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_16
       (.I0(sext_ln29_9_fu_773_p1[4]),
        .I1(buffer_0_reg_310[4]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[4]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_2_i_16_n_5));
  CARRY4 ram_reg_2_i_8
       (.CI(ram_reg_0_i_236_n_5),
        .CO({ram_reg_2_i_8_n_5,ram_reg_2_i_8_n_6,ram_reg_2_i_8_n_7,ram_reg_2_i_8_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_9_fu_773_p1[7:4]),
        .O(trunc_ln33_fu_791_p1[7:4]),
        .S({ram_reg_2_i_13_n_5,ram_reg_2_i_14_n_5,ram_reg_2_i_15_n_5,ram_reg_2_i_16_n_5}));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_12
       (.I0(sext_ln29_9_fu_773_p1[11]),
        .I1(buffer_0_reg_310[11]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[11]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_4_i_12_n_5));
  LUT4 #(
    .INIT(16'hAA9A)) 
    ram_reg_4_i_13
       (.I0(sext_ln29_9_fu_773_p1[10]),
        .I1(and_ln29_reg_893_pp0_iter3_reg),
        .I2(buffer_0_reg_310[10]),
        .I3(icmp_ln21_reg_883_pp0_iter3_reg),
        .O(ram_reg_4_i_13_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_14
       (.I0(sext_ln29_9_fu_773_p1[9]),
        .I1(buffer_0_reg_310[9]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[12]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_4_i_14_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_15
       (.I0(sext_ln29_9_fu_773_p1[8]),
        .I1(buffer_0_reg_310[8]),
        .I2(icmp_ln21_reg_883_pp0_iter3_reg),
        .I3(sext_ln29_reg_862[8]),
        .I4(and_ln29_reg_893_pp0_iter3_reg),
        .O(ram_reg_4_i_15_n_5));
  CARRY4 ram_reg_4_i_7
       (.CI(ram_reg_2_i_8_n_5),
        .CO({ram_reg_4_i_7_n_5,ram_reg_4_i_7_n_6,ram_reg_4_i_7_n_7,ram_reg_4_i_7_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_9_fu_773_p1[11:8]),
        .O(trunc_ln33_fu_791_p1[11:8]),
        .S({ram_reg_4_i_12_n_5,ram_reg_4_i_13_n_5,ram_reg_4_i_14_n_5,ram_reg_4_i_15_n_5}));
  FDRE \select_ln24_6_reg_903_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_6_reg_903[0]),
        .Q(select_ln24_6_reg_903_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln24_6_reg_903_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_6_reg_903[1]),
        .Q(select_ln24_6_reg_903_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln24_6_reg_903_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_6_reg_903[2]),
        .Q(select_ln24_6_reg_903_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln24_6_reg_903_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_6_reg_903[3]),
        .Q(select_ln24_6_reg_903_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln24_6_reg_903_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(select_ln24_6_fu_509_p3[0]),
        .Q(select_ln24_6_reg_903[0]),
        .R(1'b0));
  FDRE \select_ln24_6_reg_903_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(select_ln24_6_fu_509_p3[1]),
        .Q(select_ln24_6_reg_903[1]),
        .R(1'b0));
  FDRE \select_ln24_6_reg_903_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(select_ln24_6_fu_509_p3[2]),
        .Q(select_ln24_6_reg_903[2]),
        .R(1'b0));
  FDRE \select_ln24_6_reg_903_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(select_ln24_6_fu_509_p3[3]),
        .Q(select_ln24_6_reg_903[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \select_ln24_7_reg_909[0]_i_1 
       (.I0(p_1_in),
        .I1(icmp_ln21_fu_419_p2),
        .I2(select_ln24_7_reg_909[0]),
        .I3(in_d_0_reg_3200),
        .I4(out_w_0_reg_299[0]),
        .O(select_ln24_7_fu_517_p3[0]));
  LUT6 #(
    .INIT(64'h8888888877788878)) 
    \select_ln24_7_reg_909[1]_i_1 
       (.I0(select_ln29_fu_425_p3),
        .I1(p_1_in),
        .I2(out_w_0_reg_299[1]),
        .I3(in_d_0_reg_3200),
        .I4(select_ln24_7_reg_909[1]),
        .I5(icmp_ln21_fu_419_p2),
        .O(select_ln24_7_fu_517_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln24_7_reg_909[2]_i_1 
       (.I0(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_25),
        .I1(p_1_in),
        .I2(out_w_0_reg_299[2]),
        .I3(in_d_0_reg_3200),
        .I4(select_ln24_7_reg_909[2]),
        .I5(icmp_ln21_fu_419_p2),
        .O(select_ln24_7_fu_517_p3[2]));
  FDRE \select_ln24_7_reg_909_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_7_reg_909[0]),
        .Q(select_ln24_7_reg_909_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln24_7_reg_909_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_7_reg_909[1]),
        .Q(select_ln24_7_reg_909_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln24_7_reg_909_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_7_reg_909[2]),
        .Q(select_ln24_7_reg_909_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln24_7_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(select_ln24_7_fu_517_p3[0]),
        .Q(select_ln24_7_reg_909[0]),
        .R(1'b0));
  FDRE \select_ln24_7_reg_909_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(select_ln24_7_fu_517_p3[1]),
        .Q(select_ln24_7_reg_909[1]),
        .R(1'b0));
  FDRE \select_ln24_7_reg_909_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_2660),
        .D(select_ln24_7_fu_517_p3[2]),
        .Q(select_ln24_7_reg_909[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln29_7_reg_888[0]_i_1 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(zext_ln29_12_fu_381_p1[3]),
        .O(select_ln29_7_fu_455_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h36)) 
    \select_ln29_7_reg_888[1]_i_1 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(zext_ln29_12_fu_381_p1[4]),
        .I2(zext_ln29_12_fu_381_p1[3]),
        .O(select_ln29_7_fu_455_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h2A54)) 
    \select_ln29_7_reg_888[3]_i_1 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(zext_ln29_12_fu_381_p1[5]),
        .I2(zext_ln29_12_fu_381_p1[4]),
        .I3(zext_ln29_12_fu_381_p1[3]),
        .O(select_ln29_7_fu_455_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h6E10)) 
    \select_ln29_7_reg_888[4]_i_1 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(zext_ln29_12_fu_381_p1[3]),
        .I2(zext_ln29_12_fu_381_p1[5]),
        .I3(zext_ln29_12_fu_381_p1[4]),
        .O(select_ln29_7_fu_455_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h7E00)) 
    \select_ln29_7_reg_888[5]_i_1 
       (.I0(icmp_ln21_fu_419_p2),
        .I1(zext_ln29_12_fu_381_p1[4]),
        .I2(zext_ln29_12_fu_381_p1[3]),
        .I3(zext_ln29_12_fu_381_p1[5]),
        .O(select_ln29_7_fu_455_p3[5]));
  FDRE \select_ln29_7_reg_888_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_7_reg_888[0]),
        .Q(select_ln29_7_reg_888_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_7_reg_888[1]),
        .Q(select_ln29_7_reg_888_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_7_reg_888[2]),
        .Q(select_ln29_7_reg_888_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_7_reg_888[3]),
        .Q(select_ln29_7_reg_888_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_7_reg_888[4]),
        .Q(select_ln29_7_reg_888_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln29_7_reg_888[5]),
        .Q(select_ln29_7_reg_888_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(select_ln29_7_fu_455_p3[0]),
        .Q(select_ln29_7_reg_888[0]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(select_ln29_7_fu_455_p3[1]),
        .Q(select_ln29_7_reg_888[1]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(select_ln29_7_fu_455_p3[2]),
        .Q(select_ln29_7_reg_888[2]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(select_ln29_7_fu_455_p3[3]),
        .Q(select_ln29_7_reg_888[3]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_reg[4] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(select_ln29_7_fu_455_p3[4]),
        .Q(select_ln29_7_reg_888[4]),
        .R(1'b0));
  FDRE \select_ln29_7_reg_888_reg[5] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U101_n_6),
        .D(select_ln29_7_fu_455_p3[5]),
        .Q(select_ln29_7_reg_888[5]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[0]),
        .Q(sext_ln29_reg_862[0]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[11]),
        .Q(sext_ln29_reg_862[11]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[12]),
        .Q(sext_ln29_reg_862[12]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[1]),
        .Q(sext_ln29_reg_862[1]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[2]),
        .Q(sext_ln29_reg_862[2]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[3]),
        .Q(sext_ln29_reg_862[3]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[4]),
        .Q(sext_ln29_reg_862[4]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[5]),
        .Q(sext_ln29_reg_862[5]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[6]),
        .Q(sext_ln29_reg_862[6]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[7]),
        .Q(sext_ln29_reg_862[7]),
        .R(1'b0));
  FDRE \sext_ln29_reg_862_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_2_b_s_q0[8]),
        .Q(sext_ln29_reg_862[8]),
        .R(1'b0));
  FDRE \shl_ln_reg_869_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln29_reg_857[0]),
        .Q(shl_ln_reg_869[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_869_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln29_reg_857[1]),
        .Q(shl_ln_reg_869[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_869_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln29_reg_857[2]),
        .Q(shl_ln_reg_869[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF55FF5DAA00AA00)) 
    \trunc_ln29_reg_857[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_243_reg_n_5_[3] ),
        .I2(\out_d_0_reg_243_reg_n_5_[2] ),
        .I3(\out_d_0_reg_243_reg_n_5_[0] ),
        .I4(\out_d_0_reg_243_reg_n_5_[1] ),
        .I5(trunc_ln29_reg_857[0]),
        .O(\trunc_ln29_reg_857[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF555DAAAA0000)) 
    \trunc_ln29_reg_857[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_243_reg_n_5_[3] ),
        .I2(\out_d_0_reg_243_reg_n_5_[2] ),
        .I3(\out_d_0_reg_243_reg_n_5_[0] ),
        .I4(\out_d_0_reg_243_reg_n_5_[1] ),
        .I5(trunc_ln29_reg_857[1]),
        .O(\trunc_ln29_reg_857[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F5FDA0A0A0A0)) 
    \trunc_ln29_reg_857[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_243_reg_n_5_[3] ),
        .I2(\out_d_0_reg_243_reg_n_5_[2] ),
        .I3(\out_d_0_reg_243_reg_n_5_[0] ),
        .I4(\out_d_0_reg_243_reg_n_5_[1] ),
        .I5(trunc_ln29_reg_857[2]),
        .O(\trunc_ln29_reg_857[2]_i_1_n_5 ));
  FDRE \trunc_ln29_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_857[0]_i_1_n_5 ),
        .Q(trunc_ln29_reg_857[0]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_857_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_857[1]_i_1_n_5 ),
        .Q(trunc_ln29_reg_857[1]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_857_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln29_reg_857[2]_i_1_n_5 ),
        .Q(trunc_ln29_reg_857[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2_SeparableConv2D_2_b_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s
   (D,
    Q,
    DI,
    \buffer_0_reg_310_reg[7] ,
    \buffer_0_reg_310_reg[11] ,
    S,
    \buffer_0_reg_310_reg[15] ,
    icmp_ln20_reg_874_pp0_iter3_reg,
    output_r_ce0,
    P,
    select_ln24_fu_758_p3,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    ap_clk);
  output [15:0]D;
  output [10:0]Q;
  input [3:0]DI;
  input [3:0]\buffer_0_reg_310_reg[7] ;
  input [3:0]\buffer_0_reg_310_reg[11] ;
  input [0:0]S;
  input [2:0]\buffer_0_reg_310_reg[15] ;
  input icmp_ln20_reg_874_pp0_iter3_reg;
  input output_r_ce0;
  input [14:0]P;
  input [0:0]select_ln24_fu_758_p3;
  input [2:0]\q0_reg[0] ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [15:0]D;
  wire [3:0]DI;
  wire [14:0]P;
  wire [10:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [3:0]\buffer_0_reg_310_reg[11] ;
  wire [2:0]\buffer_0_reg_310_reg[15] ;
  wire [3:0]\buffer_0_reg_310_reg[7] ;
  wire icmp_ln20_reg_874_pp0_iter3_reg;
  wire output_r_ce0;
  wire [2:0]\q0_reg[0] ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [0:0]select_ln24_fu_758_p3;

  design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U
       (.D(D),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\buffer_0_reg_310_reg[11] (\buffer_0_reg_310_reg[11] ),
        .\buffer_0_reg_310_reg[15] (\buffer_0_reg_310_reg[15] ),
        .\buffer_0_reg_310_reg[7] (\buffer_0_reg_310_reg[7] ),
        .icmp_ln20_reg_874_pp0_iter3_reg(icmp_ln20_reg_874_pp0_iter3_reg),
        .output_r_ce0(output_r_ce0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .select_ln24_fu_758_p3(select_ln24_fu_758_p3));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom
   (D,
    Q,
    DI,
    \buffer_0_reg_310_reg[7] ,
    \buffer_0_reg_310_reg[11] ,
    S,
    \buffer_0_reg_310_reg[15] ,
    icmp_ln20_reg_874_pp0_iter3_reg,
    output_r_ce0,
    P,
    select_ln24_fu_758_p3,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk);
  output [15:0]D;
  output [10:0]Q;
  input [3:0]DI;
  input [3:0]\buffer_0_reg_310_reg[7] ;
  input [3:0]\buffer_0_reg_310_reg[11] ;
  input [0:0]S;
  input [2:0]\buffer_0_reg_310_reg[15] ;
  input icmp_ln20_reg_874_pp0_iter3_reg;
  input output_r_ce0;
  input [14:0]P;
  input [0:0]select_ln24_fu_758_p3;
  input [2:0]\q0_reg[0]_0 ;
  input [0:0]\q0_reg[0]_1 ;
  input ap_clk;

  wire [15:0]D;
  wire [3:0]DI;
  wire [14:0]P;
  wire [10:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire \buffer_0_reg_310[11]_i_6_n_5 ;
  wire \buffer_0_reg_310[11]_i_8_n_5 ;
  wire \buffer_0_reg_310[11]_i_9_n_5 ;
  wire \buffer_0_reg_310[15]_i_6_n_5 ;
  wire \buffer_0_reg_310[15]_i_7_n_5 ;
  wire \buffer_0_reg_310[15]_i_8_n_5 ;
  wire \buffer_0_reg_310[15]_i_9_n_5 ;
  wire \buffer_0_reg_310[3]_i_6_n_5 ;
  wire \buffer_0_reg_310[3]_i_7_n_5 ;
  wire \buffer_0_reg_310[3]_i_8_n_5 ;
  wire \buffer_0_reg_310[3]_i_9_n_5 ;
  wire \buffer_0_reg_310[7]_i_6_n_5 ;
  wire \buffer_0_reg_310[7]_i_7_n_5 ;
  wire \buffer_0_reg_310[7]_i_8_n_5 ;
  wire \buffer_0_reg_310[7]_i_9_n_5 ;
  wire [3:0]\buffer_0_reg_310_reg[11] ;
  wire \buffer_0_reg_310_reg[11]_i_1_n_5 ;
  wire \buffer_0_reg_310_reg[11]_i_1_n_6 ;
  wire \buffer_0_reg_310_reg[11]_i_1_n_7 ;
  wire \buffer_0_reg_310_reg[11]_i_1_n_8 ;
  wire [2:0]\buffer_0_reg_310_reg[15] ;
  wire \buffer_0_reg_310_reg[15]_i_2_n_6 ;
  wire \buffer_0_reg_310_reg[15]_i_2_n_7 ;
  wire \buffer_0_reg_310_reg[15]_i_2_n_8 ;
  wire \buffer_0_reg_310_reg[3]_i_1_n_5 ;
  wire \buffer_0_reg_310_reg[3]_i_1_n_6 ;
  wire \buffer_0_reg_310_reg[3]_i_1_n_7 ;
  wire \buffer_0_reg_310_reg[3]_i_1_n_8 ;
  wire [3:0]\buffer_0_reg_310_reg[7] ;
  wire \buffer_0_reg_310_reg[7]_i_1_n_5 ;
  wire \buffer_0_reg_310_reg[7]_i_1_n_6 ;
  wire \buffer_0_reg_310_reg[7]_i_1_n_7 ;
  wire \buffer_0_reg_310_reg[7]_i_1_n_8 ;
  wire icmp_ln20_reg_874_pp0_iter3_reg;
  wire output_r_ce0;
  wire [12:0]p_0_out;
  wire [2:0]\q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire [0:0]select_ln24_fu_758_p3;
  wire [3:3]\NLW_buffer_0_reg_310_reg[15]_i_2_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[11]_i_6 
       (.I0(\buffer_0_reg_310_reg[11] [3]),
        .I1(Q[9]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[10]),
        .O(\buffer_0_reg_310[11]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[11]_i_8 
       (.I0(\buffer_0_reg_310_reg[11] [1]),
        .I1(Q[10]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[9]),
        .O(\buffer_0_reg_310[11]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[11]_i_9 
       (.I0(\buffer_0_reg_310_reg[11] [0]),
        .I1(Q[8]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[8]),
        .O(\buffer_0_reg_310[11]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hC5CCCACC)) 
    \buffer_0_reg_310[15]_i_6 
       (.I0(select_ln24_fu_758_p3),
        .I1(Q[10]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[14]),
        .O(\buffer_0_reg_310[15]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[15]_i_7 
       (.I0(\buffer_0_reg_310_reg[15] [2]),
        .I1(Q[10]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[13]),
        .O(\buffer_0_reg_310[15]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[15]_i_8 
       (.I0(\buffer_0_reg_310_reg[15] [1]),
        .I1(Q[10]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[12]),
        .O(\buffer_0_reg_310[15]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[15]_i_9 
       (.I0(\buffer_0_reg_310_reg[15] [0]),
        .I1(Q[10]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[11]),
        .O(\buffer_0_reg_310[15]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[3]_i_6 
       (.I0(DI[3]),
        .I1(Q[3]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[3]),
        .O(\buffer_0_reg_310[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[3]_i_7 
       (.I0(DI[2]),
        .I1(Q[2]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[2]),
        .O(\buffer_0_reg_310[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[3]_i_8 
       (.I0(DI[1]),
        .I1(Q[1]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[1]),
        .O(\buffer_0_reg_310[3]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[3]_i_9 
       (.I0(DI[0]),
        .I1(Q[0]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[0]),
        .O(\buffer_0_reg_310[3]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[7]_i_6 
       (.I0(\buffer_0_reg_310_reg[7] [3]),
        .I1(Q[7]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[7]),
        .O(\buffer_0_reg_310[7]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[7]_i_7 
       (.I0(\buffer_0_reg_310_reg[7] [2]),
        .I1(Q[6]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[6]),
        .O(\buffer_0_reg_310[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[7]_i_8 
       (.I0(\buffer_0_reg_310_reg[7] [1]),
        .I1(Q[5]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[5]),
        .O(\buffer_0_reg_310[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_310[7]_i_9 
       (.I0(\buffer_0_reg_310_reg[7] [0]),
        .I1(Q[4]),
        .I2(icmp_ln20_reg_874_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[4]),
        .O(\buffer_0_reg_310[7]_i_9_n_5 ));
  CARRY4 \buffer_0_reg_310_reg[11]_i_1 
       (.CI(\buffer_0_reg_310_reg[7]_i_1_n_5 ),
        .CO({\buffer_0_reg_310_reg[11]_i_1_n_5 ,\buffer_0_reg_310_reg[11]_i_1_n_6 ,\buffer_0_reg_310_reg[11]_i_1_n_7 ,\buffer_0_reg_310_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(\buffer_0_reg_310_reg[11] ),
        .O(D[11:8]),
        .S({\buffer_0_reg_310[11]_i_6_n_5 ,S,\buffer_0_reg_310[11]_i_8_n_5 ,\buffer_0_reg_310[11]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_310_reg[15]_i_2 
       (.CI(\buffer_0_reg_310_reg[11]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_310_reg[15]_i_2_CO_UNCONNECTED [3],\buffer_0_reg_310_reg[15]_i_2_n_6 ,\buffer_0_reg_310_reg[15]_i_2_n_7 ,\buffer_0_reg_310_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_0_reg_310_reg[15] }),
        .O(D[15:12]),
        .S({\buffer_0_reg_310[15]_i_6_n_5 ,\buffer_0_reg_310[15]_i_7_n_5 ,\buffer_0_reg_310[15]_i_8_n_5 ,\buffer_0_reg_310[15]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_310_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\buffer_0_reg_310_reg[3]_i_1_n_5 ,\buffer_0_reg_310_reg[3]_i_1_n_6 ,\buffer_0_reg_310_reg[3]_i_1_n_7 ,\buffer_0_reg_310_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(D[3:0]),
        .S({\buffer_0_reg_310[3]_i_6_n_5 ,\buffer_0_reg_310[3]_i_7_n_5 ,\buffer_0_reg_310[3]_i_8_n_5 ,\buffer_0_reg_310[3]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_310_reg[7]_i_1 
       (.CI(\buffer_0_reg_310_reg[3]_i_1_n_5 ),
        .CO({\buffer_0_reg_310_reg[7]_i_1_n_5 ,\buffer_0_reg_310_reg[7]_i_1_n_6 ,\buffer_0_reg_310_reg[7]_i_1_n_7 ,\buffer_0_reg_310_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(\buffer_0_reg_310_reg[7] ),
        .O(D[7:4]),
        .S({\buffer_0_reg_310[7]_i_6_n_5 ,\buffer_0_reg_310[7]_i_7_n_5 ,\buffer_0_reg_310[7]_i_8_n_5 ,\buffer_0_reg_310[7]_i_9_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[0]_i_1__1 
       (.I0(\q0_reg[0]_0 [0]),
        .I1(\q0_reg[0]_0 [1]),
        .I2(\q0_reg[0]_0 [2]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[11]_i_1__1 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_0 [1]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[12]_i_1__1 
       (.I0(\q0_reg[0]_0 [0]),
        .I1(\q0_reg[0]_0 [1]),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB5)) 
    \q0[1]_i_1__1 
       (.I0(\q0_reg[0]_0 [0]),
        .I1(\q0_reg[0]_0 [1]),
        .I2(\q0_reg[0]_0 [2]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \q0[2]_i_1__1 
       (.I0(\q0_reg[0]_0 [0]),
        .I1(\q0_reg[0]_0 [2]),
        .I2(\q0_reg[0]_0 [1]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \q0[3]_i_1__1 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_0 [1]),
        .I2(\q0_reg[0]_0 [0]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h89)) 
    \q0[4]_i_1__0 
       (.I0(\q0_reg[0]_0 [0]),
        .I1(\q0_reg[0]_0 [2]),
        .I2(\q0_reg[0]_0 [1]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \q0[6]_i_1__0 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_0 [1]),
        .I2(\q0_reg[0]_0 [0]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[7]_i_1__1 
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_0 [0]),
        .I2(\q0_reg[0]_0 [2]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \q0[8]_i_1__0 
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_0 [1]),
        .I2(\q0_reg[0]_0 [0]),
        .O(p_0_out[8]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(p_0_out[11]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(p_0_out[12]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(\q0_reg[0]_0 [1]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(p_0_out[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_1 ),
        .D(p_0_out[8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3" *) 
module design_1_network_0_0_pointwise_conv2d_fix_3
   (\ap_CS_fsm_reg[3]_0 ,
    D,
    \ap_CS_fsm_reg[7] ,
    output_r_ce0,
    \ap_CS_fsm_reg[23] ,
    output_r_address0,
    \ap_CS_fsm_reg[23]_0 ,
    \ap_CS_fsm_reg[30] ,
    input_r_address0,
    trunc_ln33_fu_1073_p1,
    ram_reg_0_i_66__0,
    ram_reg_0_i_66__0_0,
    ap_enable_reg_pp0_iter1,
    ram_reg_0_i_66__0_1,
    grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg,
    Q,
    ram_reg_0,
    ram_reg_0_0,
    ap_clk,
    SS,
    q0,
    ap_rst_n);
  output \ap_CS_fsm_reg[3]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output output_r_ce0;
  output \ap_CS_fsm_reg[23] ;
  output [10:0]output_r_address0;
  output \ap_CS_fsm_reg[23]_0 ;
  output \ap_CS_fsm_reg[30] ;
  output [11:0]input_r_address0;
  output [15:0]trunc_ln33_fu_1073_p1;
  input ram_reg_0_i_66__0;
  input [0:0]ram_reg_0_i_66__0_0;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_0_i_66__0_1;
  input grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg;
  input [4:0]Q;
  input [0:0]ram_reg_0;
  input [0:0]ram_reg_0_0;
  input ap_clk;
  input [0:0]SS;
  input [15:0]q0;
  input ap_rst_n;

  wire [1:0]D;
  wire [4:0]Q;
  wire [0:0]SS;
  wire SeparableConv2D_3_b_s_U_n_19;
  wire SeparableConv2D_3_b_s_U_n_20;
  wire SeparableConv2D_3_b_s_U_n_21;
  wire SeparableConv2D_3_b_s_U_n_22;
  wire SeparableConv2D_3_b_s_U_n_23;
  wire SeparableConv2D_3_b_s_U_n_24;
  wire SeparableConv2D_3_b_s_U_n_25;
  wire SeparableConv2D_3_b_s_U_n_26;
  wire SeparableConv2D_3_b_s_U_n_27;
  wire SeparableConv2D_3_b_s_U_n_28;
  wire SeparableConv2D_3_b_s_U_n_29;
  wire SeparableConv2D_3_b_s_U_n_30;
  wire SeparableConv2D_3_b_s_U_n_31;
  wire SeparableConv2D_3_b_s_U_n_32;
  wire SeparableConv2D_3_b_s_U_n_33;
  wire SeparableConv2D_3_b_s_U_n_34;
  wire [13:0]SeparableConv2D_3_b_s_q0;
  wire [11:1]add_ln19_fu_469_p2;
  wire [11:1]add_ln19_reg_1121;
  wire \add_ln19_reg_1121[4]_i_2_n_5 ;
  wire \add_ln19_reg_1121[8]_i_2_n_5 ;
  wire \add_ln19_reg_1121[8]_i_3_n_5 ;
  wire \add_ln19_reg_1121_reg[11]_i_1_n_7 ;
  wire \add_ln19_reg_1121_reg[11]_i_1_n_8 ;
  wire \add_ln19_reg_1121_reg[4]_i_1_n_5 ;
  wire \add_ln19_reg_1121_reg[4]_i_1_n_6 ;
  wire \add_ln19_reg_1121_reg[4]_i_1_n_7 ;
  wire \add_ln19_reg_1121_reg[4]_i_1_n_8 ;
  wire \add_ln19_reg_1121_reg[8]_i_1_n_5 ;
  wire \add_ln19_reg_1121_reg[8]_i_1_n_6 ;
  wire \add_ln19_reg_1121_reg[8]_i_1_n_7 ;
  wire \add_ln19_reg_1121_reg[8]_i_1_n_8 ;
  wire [10:0]add_ln20_fu_553_p2;
  wire [12:1]add_ln34_1_fu_1028_p2;
  wire \add_ln34_1_reg_1237[0]_i_2__0_n_5 ;
  wire \add_ln34_1_reg_1237[0]_i_3__0_n_5 ;
  wire \add_ln34_1_reg_1237[0]_i_4__0_n_5 ;
  wire \add_ln34_1_reg_1237[0]_i_5__0_n_5 ;
  wire \add_ln34_1_reg_1237[12]_i_3_n_5 ;
  wire \add_ln34_1_reg_1237[12]_i_4_n_5 ;
  wire \add_ln34_1_reg_1237[12]_i_5_n_5 ;
  wire \add_ln34_1_reg_1237[12]_i_6_n_5 ;
  wire \add_ln34_1_reg_1237[4]_i_2__0_n_5 ;
  wire \add_ln34_1_reg_1237[4]_i_3__0_n_5 ;
  wire \add_ln34_1_reg_1237[4]_i_4__0_n_5 ;
  wire \add_ln34_1_reg_1237[4]_i_5__0_n_5 ;
  wire \add_ln34_1_reg_1237[8]_i_3__0_n_5 ;
  wire \add_ln34_1_reg_1237[8]_i_4__0_n_5 ;
  wire \add_ln34_1_reg_1237[8]_i_5__0_n_5 ;
  wire \add_ln34_1_reg_1237[8]_i_6__0_n_5 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1__0_n_5 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1__0_n_6 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1__0_n_7 ;
  wire \add_ln34_1_reg_1237_reg[0]_i_1__0_n_8 ;
  wire \add_ln34_1_reg_1237_reg[12]_i_1_n_6 ;
  wire \add_ln34_1_reg_1237_reg[12]_i_1_n_7 ;
  wire \add_ln34_1_reg_1237_reg[12]_i_1_n_8 ;
  wire \add_ln34_1_reg_1237_reg[12]_i_2_n_6 ;
  wire \add_ln34_1_reg_1237_reg[12]_i_2_n_7 ;
  wire \add_ln34_1_reg_1237_reg[12]_i_2_n_8 ;
  wire \add_ln34_1_reg_1237_reg[4]_i_1__0_n_5 ;
  wire \add_ln34_1_reg_1237_reg[4]_i_1__0_n_6 ;
  wire \add_ln34_1_reg_1237_reg[4]_i_1__0_n_7 ;
  wire \add_ln34_1_reg_1237_reg[4]_i_1__0_n_8 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_1__0_n_5 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_1__0_n_6 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_1__0_n_7 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_1__0_n_8 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2__0_n_5 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2__0_n_6 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2__0_n_7 ;
  wire \add_ln34_1_reg_1237_reg[8]_i_2__0_n_8 ;
  wire and_ln29_reg_1175;
  wire and_ln29_reg_1175_pp0_iter1_reg;
  wire and_ln29_reg_1175_pp0_iter2_reg;
  wire and_ln29_reg_1175_pp0_iter3_reg;
  wire \ap_CS_fsm[2]_i_1__6_n_5 ;
  wire \ap_CS_fsm[3]_i_2__1_n_5 ;
  wire \ap_CS_fsm[4]_i_1__6_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state9;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire [3:0]ap_phi_mux_in_d_0_phi_fu_462_p4;
  wire ap_rst_n;
  wire [15:0]buffer_0_reg_448;
  wire \buffer_0_reg_448[11]_i_2__0_n_5 ;
  wire \buffer_0_reg_448[11]_i_3__0_n_5 ;
  wire \buffer_0_reg_448[11]_i_4__0_n_5 ;
  wire \buffer_0_reg_448[11]_i_5__0_n_5 ;
  wire \buffer_0_reg_448[15]_i_1__0_n_5 ;
  wire \buffer_0_reg_448[15]_i_3__0_n_5 ;
  wire \buffer_0_reg_448[15]_i_4__0_n_5 ;
  wire \buffer_0_reg_448[15]_i_5__0_n_5 ;
  wire \buffer_0_reg_448[3]_i_2__0_n_5 ;
  wire \buffer_0_reg_448[3]_i_3__0_n_5 ;
  wire \buffer_0_reg_448[3]_i_4__0_n_5 ;
  wire \buffer_0_reg_448[3]_i_5__0_n_5 ;
  wire \buffer_0_reg_448[7]_i_2__0_n_5 ;
  wire \buffer_0_reg_448[7]_i_3__0_n_5 ;
  wire \buffer_0_reg_448[7]_i_4__0_n_5 ;
  wire \buffer_0_reg_448[7]_i_5__0_n_5 ;
  wire grp_pointwise_conv2d_fix_3_fu_568_ap_ready;
  wire grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg;
  wire [13:11]grp_pointwise_conv2d_fix_3_fu_568_output_r_address0;
  wire icmp_ln20_fu_547_p2;
  wire icmp_ln20_reg_1156_pp0_iter1_reg;
  wire icmp_ln20_reg_1156_pp0_iter2_reg;
  wire icmp_ln20_reg_1156_pp0_iter3_reg;
  wire \icmp_ln20_reg_1156_reg_n_5_[0] ;
  wire icmp_ln21_fu_565_p2;
  wire icmp_ln21_reg_1165;
  wire icmp_ln21_reg_1165_pp0_iter1_reg;
  wire icmp_ln21_reg_1165_pp0_iter2_reg;
  wire icmp_ln21_reg_1165_pp0_iter3_reg;
  wire icmp_ln24_2_fu_1013_p2__0;
  wire icmp_ln24_2_reg_1233;
  wire \icmp_ln24_2_reg_1233[0]_i_1_n_5 ;
  wire in_d_0_reg_458;
  wire in_d_0_reg_4580;
  wire \in_d_0_reg_458_reg_n_5_[0] ;
  wire \in_d_0_reg_458_reg_n_5_[1] ;
  wire \in_d_0_reg_458_reg_n_5_[2] ;
  wire \in_d_0_reg_458_reg_n_5_[3] ;
  wire [3:0]in_d_fu_697_p2;
  wire [3:0]in_d_reg_1202;
  wire \in_d_reg_1202[3]_i_3_n_5 ;
  wire [3:0]in_d_reg_1202_pp0_iter1_reg;
  wire [3:0]in_d_reg_1202_pp0_iter2_reg;
  wire indvar_flatten20_reg_404;
  wire indvar_flatten20_reg_4040;
  wire \indvar_flatten20_reg_404[10]_i_3_n_5 ;
  wire [10:0]indvar_flatten20_reg_404_reg;
  wire \indvar_flatten_reg_426[0]_i_1__0_n_5 ;
  wire \indvar_flatten_reg_426[1]_i_1__0_n_5 ;
  wire \indvar_flatten_reg_426[2]_i_1__0_n_5 ;
  wire \indvar_flatten_reg_426[3]_i_1__0_n_5 ;
  wire \indvar_flatten_reg_426[4]_i_1__0_n_5 ;
  wire \indvar_flatten_reg_426[5]_i_1__0_n_5 ;
  wire \indvar_flatten_reg_426[5]_i_2__0_n_5 ;
  wire \indvar_flatten_reg_426[6]_i_1__0_n_5 ;
  wire \indvar_flatten_reg_426[7]_i_1__0_n_5 ;
  wire \indvar_flatten_reg_426[7]_i_2_n_5 ;
  wire [7:0]indvar_flatten_reg_426_reg;
  wire [11:0]input_r_address0;
  wire mul_ln29_reg_1228_reg_i_100_n_5;
  wire mul_ln29_reg_1228_reg_i_101_n_5;
  wire mul_ln29_reg_1228_reg_i_102_n_5;
  wire mul_ln29_reg_1228_reg_i_18_n_5;
  wire mul_ln29_reg_1228_reg_i_19_n_5;
  wire mul_ln29_reg_1228_reg_i_1_n_5;
  wire mul_ln29_reg_1228_reg_i_20_n_5;
  wire mul_ln29_reg_1228_reg_i_21_n_5;
  wire mul_ln29_reg_1228_reg_i_22_n_5;
  wire mul_ln29_reg_1228_reg_i_23_n_5;
  wire mul_ln29_reg_1228_reg_i_24_n_5;
  wire mul_ln29_reg_1228_reg_i_25_n_5;
  wire mul_ln29_reg_1228_reg_i_26_n_5;
  wire mul_ln29_reg_1228_reg_i_27_n_5;
  wire mul_ln29_reg_1228_reg_i_28_n_5;
  wire mul_ln29_reg_1228_reg_i_29_n_5;
  wire mul_ln29_reg_1228_reg_i_2_n_5;
  wire mul_ln29_reg_1228_reg_i_30_n_5;
  wire mul_ln29_reg_1228_reg_i_31_n_5;
  wire mul_ln29_reg_1228_reg_i_32_n_5;
  wire mul_ln29_reg_1228_reg_i_33_n_5;
  wire mul_ln29_reg_1228_reg_i_34_n_5;
  wire mul_ln29_reg_1228_reg_i_35_n_5;
  wire mul_ln29_reg_1228_reg_i_36_n_5;
  wire mul_ln29_reg_1228_reg_i_37_n_5;
  wire mul_ln29_reg_1228_reg_i_38_n_5;
  wire mul_ln29_reg_1228_reg_i_39_n_5;
  wire mul_ln29_reg_1228_reg_i_40_n_5;
  wire mul_ln29_reg_1228_reg_i_41_n_5;
  wire mul_ln29_reg_1228_reg_i_42_n_5;
  wire mul_ln29_reg_1228_reg_i_43_n_5;
  wire mul_ln29_reg_1228_reg_i_44_n_5;
  wire mul_ln29_reg_1228_reg_i_45_n_5;
  wire mul_ln29_reg_1228_reg_i_46_n_5;
  wire mul_ln29_reg_1228_reg_i_47_n_5;
  wire mul_ln29_reg_1228_reg_i_48_n_5;
  wire mul_ln29_reg_1228_reg_i_49_n_5;
  wire mul_ln29_reg_1228_reg_i_50_n_5;
  wire mul_ln29_reg_1228_reg_i_51_n_5;
  wire mul_ln29_reg_1228_reg_i_52_n_5;
  wire mul_ln29_reg_1228_reg_i_53_n_5;
  wire mul_ln29_reg_1228_reg_i_54_n_5;
  wire mul_ln29_reg_1228_reg_i_55_n_5;
  wire mul_ln29_reg_1228_reg_i_56_n_5;
  wire mul_ln29_reg_1228_reg_i_57_n_5;
  wire mul_ln29_reg_1228_reg_i_58_n_5;
  wire mul_ln29_reg_1228_reg_i_59_n_5;
  wire mul_ln29_reg_1228_reg_i_60_n_5;
  wire mul_ln29_reg_1228_reg_i_61_n_5;
  wire mul_ln29_reg_1228_reg_i_62_n_5;
  wire mul_ln29_reg_1228_reg_i_63_n_5;
  wire mul_ln29_reg_1228_reg_i_64_n_5;
  wire mul_ln29_reg_1228_reg_i_65_n_5;
  wire mul_ln29_reg_1228_reg_i_66_n_5;
  wire mul_ln29_reg_1228_reg_i_67_n_5;
  wire mul_ln29_reg_1228_reg_i_68_n_5;
  wire mul_ln29_reg_1228_reg_i_69_n_5;
  wire mul_ln29_reg_1228_reg_i_70_n_5;
  wire mul_ln29_reg_1228_reg_i_71_n_5;
  wire mul_ln29_reg_1228_reg_i_72_n_5;
  wire mul_ln29_reg_1228_reg_i_73_n_5;
  wire mul_ln29_reg_1228_reg_i_74_n_5;
  wire mul_ln29_reg_1228_reg_i_75_n_5;
  wire mul_ln29_reg_1228_reg_i_76_n_5;
  wire mul_ln29_reg_1228_reg_i_77_n_5;
  wire mul_ln29_reg_1228_reg_i_78_n_5;
  wire mul_ln29_reg_1228_reg_i_79_n_5;
  wire mul_ln29_reg_1228_reg_i_80_n_5;
  wire mul_ln29_reg_1228_reg_i_81_n_5;
  wire mul_ln29_reg_1228_reg_i_82_n_5;
  wire mul_ln29_reg_1228_reg_i_83_n_5;
  wire mul_ln29_reg_1228_reg_i_84_n_5;
  wire mul_ln29_reg_1228_reg_i_85_n_5;
  wire mul_ln29_reg_1228_reg_i_86_n_5;
  wire mul_ln29_reg_1228_reg_i_87_n_5;
  wire mul_ln29_reg_1228_reg_i_88_n_5;
  wire mul_ln29_reg_1228_reg_i_89_n_5;
  wire mul_ln29_reg_1228_reg_i_90_n_5;
  wire mul_ln29_reg_1228_reg_i_91_n_5;
  wire mul_ln29_reg_1228_reg_i_92_n_5;
  wire mul_ln29_reg_1228_reg_i_93_n_5;
  wire mul_ln29_reg_1228_reg_i_94_n_5;
  wire mul_ln29_reg_1228_reg_i_95_n_5;
  wire mul_ln29_reg_1228_reg_i_96_n_5;
  wire mul_ln29_reg_1228_reg_i_97_n_5;
  wire mul_ln29_reg_1228_reg_i_98_n_5;
  wire mul_ln29_reg_1228_reg_i_99_n_5;
  wire mul_ln29_reg_1228_reg_n_100;
  wire mul_ln29_reg_1228_reg_n_101;
  wire mul_ln29_reg_1228_reg_n_102;
  wire mul_ln29_reg_1228_reg_n_103;
  wire mul_ln29_reg_1228_reg_n_104;
  wire mul_ln29_reg_1228_reg_n_105;
  wire mul_ln29_reg_1228_reg_n_106;
  wire mul_ln29_reg_1228_reg_n_107;
  wire mul_ln29_reg_1228_reg_n_108;
  wire mul_ln29_reg_1228_reg_n_109;
  wire mul_ln29_reg_1228_reg_n_110;
  wire mul_ln29_reg_1228_reg_n_79;
  wire mul_ln29_reg_1228_reg_n_80;
  wire mul_ln29_reg_1228_reg_n_97;
  wire mul_ln29_reg_1228_reg_n_98;
  wire mul_ln29_reg_1228_reg_n_99;
  wire network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17;
  wire network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18;
  wire network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_22;
  wire network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_23;
  wire out_d_0_reg_381;
  wire \out_d_0_reg_381_reg_n_5_[0] ;
  wire \out_d_0_reg_381_reg_n_5_[1] ;
  wire \out_d_0_reg_381_reg_n_5_[2] ;
  wire \out_d_0_reg_381_reg_n_5_[3] ;
  wire \out_d_0_reg_381_reg_n_5_[4] ;
  wire [4:0]out_d_fu_481_p2;
  wire [4:0]out_d_reg_1129;
  wire out_h_0_reg_415;
  wire \out_h_0_reg_415[0]_i_1__0_n_5 ;
  wire [3:0]out_h_0_reg_415_reg;
  wire [3:1]out_h_fu_559_p2;
  wire [3:0]out_w_0_reg_437;
  wire [10:0]output_r_address0;
  wire output_r_ce0;
  wire p_0_in0_out;
  wire [0:0]p_1_in;
  wire [11:1]p_1_in__0;
  wire [11:1]phi_mul_reg_392;
  wire [15:0]q0;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_i_239_n_5;
  wire ram_reg_0_i_239_n_6;
  wire ram_reg_0_i_239_n_7;
  wire ram_reg_0_i_239_n_8;
  wire ram_reg_0_i_240_n_6;
  wire ram_reg_0_i_240_n_7;
  wire ram_reg_0_i_240_n_8;
  wire ram_reg_0_i_402_n_5;
  wire ram_reg_0_i_403_n_5;
  wire ram_reg_0_i_404_n_5;
  wire ram_reg_0_i_405_n_5;
  wire ram_reg_0_i_406_n_5;
  wire ram_reg_0_i_407_n_5;
  wire ram_reg_0_i_408_n_5;
  wire ram_reg_0_i_409_n_5;
  wire ram_reg_0_i_66__0;
  wire [0:0]ram_reg_0_i_66__0_0;
  wire ram_reg_0_i_66__0_1;
  wire ram_reg_2_i_17_n_5;
  wire ram_reg_2_i_18_n_5;
  wire ram_reg_2_i_19_n_5;
  wire ram_reg_2_i_20_n_5;
  wire ram_reg_2_i_9_n_5;
  wire ram_reg_2_i_9_n_6;
  wire ram_reg_2_i_9_n_7;
  wire ram_reg_2_i_9_n_8;
  wire ram_reg_4_i_16_n_5;
  wire ram_reg_4_i_17_n_5;
  wire ram_reg_4_i_18_n_5;
  wire ram_reg_4_i_19_n_5;
  wire ram_reg_4_i_8_n_5;
  wire ram_reg_4_i_8_n_6;
  wire ram_reg_4_i_8_n_7;
  wire ram_reg_4_i_8_n_8;
  wire [3:0]select_ln24_3_reg_1185;
  wire \select_ln24_3_reg_1185[3]_i_1_n_5 ;
  wire [3:0]select_ln24_3_reg_1185_pp0_iter1_reg;
  wire [3:0]select_ln24_4_fu_671_p3;
  wire [3:0]select_ln24_4_reg_1191;
  wire [3:0]select_ln24_4_reg_1191_pp0_iter1_reg;
  wire [3:0]select_ln24_4_reg_1191_pp0_iter2_reg;
  wire [15:15]select_ln24_fu_1040_p3;
  wire [7:1]select_ln29_4_fu_609_p3;
  wire [6:0]select_ln29_4_reg_1170_pp0_iter1_reg_reg;
  wire \select_ln29_4_reg_1170_reg_n_5_[1] ;
  wire \select_ln29_4_reg_1170_reg_n_5_[2] ;
  wire \select_ln29_4_reg_1170_reg_n_5_[3] ;
  wire \select_ln29_4_reg_1170_reg_n_5_[4] ;
  wire \select_ln29_4_reg_1170_reg_n_5_[5] ;
  wire \select_ln29_4_reg_1170_reg_n_5_[6] ;
  wire \select_ln29_4_reg_1170_reg_n_5_[7] ;
  wire [0:0]select_ln29_fu_571_p3;
  wire [7:1]sext_ln29_4_fu_1001_p1;
  wire [15:0]sext_ln29_6_fu_1055_p1;
  wire [13:0]sext_ln29_reg_1144;
  wire [6:3]shl_ln_reg_1151;
  wire [15:0]tmp_3_fu_739_p130;
  wire [3:0]trunc_ln29_reg_1139;
  wire trunc_ln29_reg_11390;
  wire [15:0]trunc_ln33_fu_1073_p1;
  wire [3:2]\NLW_add_ln19_reg_1121_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln19_reg_1121_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_1_reg_1237_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_1_reg_1237_reg[12]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_1_reg_1237_reg[4]_i_1__0_O_UNCONNECTED ;
  wire NLW_mul_ln29_reg_1228_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln29_reg_1228_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln29_reg_1228_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln29_reg_1228_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln29_reg_1228_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln29_reg_1228_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln29_reg_1228_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln29_reg_1228_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln29_reg_1228_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln29_reg_1228_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln29_reg_1228_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_240_CO_UNCONNECTED;

  design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s SeparableConv2D_3_b_s_U
       (.DI({\buffer_0_reg_448[3]_i_2__0_n_5 ,\buffer_0_reg_448[3]_i_3__0_n_5 ,\buffer_0_reg_448[3]_i_4__0_n_5 ,\buffer_0_reg_448[3]_i_5__0_n_5 }),
        .P(sext_ln29_6_fu_1055_p1),
        .Q({\out_d_0_reg_381_reg_n_5_[3] ,\out_d_0_reg_381_reg_n_5_[2] ,\out_d_0_reg_381_reg_n_5_[1] ,\out_d_0_reg_381_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .\buffer_0_reg_448_reg[11] ({\buffer_0_reg_448[11]_i_2__0_n_5 ,\buffer_0_reg_448[11]_i_3__0_n_5 ,\buffer_0_reg_448[11]_i_4__0_n_5 ,\buffer_0_reg_448[11]_i_5__0_n_5 }),
        .\buffer_0_reg_448_reg[15] ({\buffer_0_reg_448[15]_i_3__0_n_5 ,\buffer_0_reg_448[15]_i_4__0_n_5 ,\buffer_0_reg_448[15]_i_5__0_n_5 }),
        .\buffer_0_reg_448_reg[7] ({\buffer_0_reg_448[7]_i_2__0_n_5 ,\buffer_0_reg_448[7]_i_3__0_n_5 ,\buffer_0_reg_448[7]_i_4__0_n_5 ,\buffer_0_reg_448[7]_i_5__0_n_5 }),
        .icmp_ln20_reg_1156_pp0_iter3_reg(icmp_ln20_reg_1156_pp0_iter3_reg),
        .out({SeparableConv2D_3_b_s_U_n_19,SeparableConv2D_3_b_s_U_n_20,SeparableConv2D_3_b_s_U_n_21,SeparableConv2D_3_b_s_U_n_22,SeparableConv2D_3_b_s_U_n_23,SeparableConv2D_3_b_s_U_n_24,SeparableConv2D_3_b_s_U_n_25,SeparableConv2D_3_b_s_U_n_26,SeparableConv2D_3_b_s_U_n_27,SeparableConv2D_3_b_s_U_n_28,SeparableConv2D_3_b_s_U_n_29,SeparableConv2D_3_b_s_U_n_30,SeparableConv2D_3_b_s_U_n_31,SeparableConv2D_3_b_s_U_n_32,SeparableConv2D_3_b_s_U_n_33,SeparableConv2D_3_b_s_U_n_34}),
        .output_r_ce0(output_r_ce0),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[13] (SeparableConv2D_3_b_s_q0),
        .select_ln24_fu_1040_p3(select_ln24_fu_1040_p3));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_1121[4]_i_2 
       (.I0(phi_mul_reg_392[2]),
        .O(\add_ln19_reg_1121[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_1121[8]_i_2 
       (.I0(phi_mul_reg_392[7]),
        .O(\add_ln19_reg_1121[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_1121[8]_i_3 
       (.I0(phi_mul_reg_392[6]),
        .O(\add_ln19_reg_1121[8]_i_3_n_5 ));
  FDRE \add_ln19_reg_1121_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[10]),
        .Q(add_ln19_reg_1121[10]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[11]),
        .Q(add_ln19_reg_1121[11]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_1121_reg[11]_i_1 
       (.CI(\add_ln19_reg_1121_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln19_reg_1121_reg[11]_i_1_CO_UNCONNECTED [3:2],\add_ln19_reg_1121_reg[11]_i_1_n_7 ,\add_ln19_reg_1121_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln19_reg_1121_reg[11]_i_1_O_UNCONNECTED [3],add_ln19_fu_469_p2[11:9]}),
        .S({1'b0,phi_mul_reg_392[11:9]}));
  FDRE \add_ln19_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[1]),
        .Q(add_ln19_reg_1121[1]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[2]),
        .Q(add_ln19_reg_1121[2]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[3]),
        .Q(add_ln19_reg_1121[3]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[4]),
        .Q(add_ln19_reg_1121[4]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_1121_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln19_reg_1121_reg[4]_i_1_n_5 ,\add_ln19_reg_1121_reg[4]_i_1_n_6 ,\add_ln19_reg_1121_reg[4]_i_1_n_7 ,\add_ln19_reg_1121_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_392[2],1'b0}),
        .O(add_ln19_fu_469_p2[4:1]),
        .S({phi_mul_reg_392[4:3],\add_ln19_reg_1121[4]_i_2_n_5 ,phi_mul_reg_392[1]}));
  FDRE \add_ln19_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[5]),
        .Q(add_ln19_reg_1121[5]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[6]),
        .Q(add_ln19_reg_1121[6]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[7]),
        .Q(add_ln19_reg_1121[7]),
        .R(1'b0));
  FDRE \add_ln19_reg_1121_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[8]),
        .Q(add_ln19_reg_1121[8]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_1121_reg[8]_i_1 
       (.CI(\add_ln19_reg_1121_reg[4]_i_1_n_5 ),
        .CO({\add_ln19_reg_1121_reg[8]_i_1_n_5 ,\add_ln19_reg_1121_reg[8]_i_1_n_6 ,\add_ln19_reg_1121_reg[8]_i_1_n_7 ,\add_ln19_reg_1121_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_392[7:6],1'b0}),
        .O(add_ln19_fu_469_p2[8:5]),
        .S({phi_mul_reg_392[8],\add_ln19_reg_1121[8]_i_2_n_5 ,\add_ln19_reg_1121[8]_i_3_n_5 ,phi_mul_reg_392[5]}));
  FDRE \add_ln19_reg_1121_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln19_fu_469_p2[9]),
        .Q(add_ln19_reg_1121[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[0]_i_2__0 
       (.I0(phi_mul_reg_392[3]),
        .I1(select_ln24_4_reg_1191_pp0_iter2_reg[3]),
        .O(\add_ln34_1_reg_1237[0]_i_2__0_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[0]_i_3__0 
       (.I0(phi_mul_reg_392[2]),
        .I1(select_ln24_4_reg_1191_pp0_iter2_reg[2]),
        .O(\add_ln34_1_reg_1237[0]_i_3__0_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[0]_i_4__0 
       (.I0(phi_mul_reg_392[1]),
        .I1(select_ln24_4_reg_1191_pp0_iter2_reg[1]),
        .O(\add_ln34_1_reg_1237[0]_i_4__0_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_1_reg_1237[0]_i_5__0 
       (.I0(select_ln24_4_reg_1191_pp0_iter2_reg[0]),
        .O(\add_ln34_1_reg_1237[0]_i_5__0_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln34_1_reg_1237[12]_i_3 
       (.I0(p_1_in__0[11]),
        .O(\add_ln34_1_reg_1237[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_1_reg_1237[12]_i_4 
       (.I0(p_1_in__0[10]),
        .I1(p_1_in__0[11]),
        .O(\add_ln34_1_reg_1237[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln34_1_reg_1237[12]_i_5 
       (.I0(p_1_in__0[9]),
        .I1(p_1_in__0[10]),
        .O(\add_ln34_1_reg_1237[12]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_1_reg_1237[12]_i_6 
       (.I0(p_1_in__0[9]),
        .O(\add_ln34_1_reg_1237[12]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[1]_i_1__0 
       (.I0(p_1_in__0[1]),
        .I1(sext_ln29_4_fu_1001_p1[1]),
        .O(add_ln34_1_fu_1028_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[4]_i_2__0 
       (.I0(p_1_in__0[4]),
        .I1(sext_ln29_4_fu_1001_p1[4]),
        .O(\add_ln34_1_reg_1237[4]_i_2__0_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[4]_i_3__0 
       (.I0(p_1_in__0[3]),
        .I1(sext_ln29_4_fu_1001_p1[3]),
        .O(\add_ln34_1_reg_1237[4]_i_3__0_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[4]_i_4__0 
       (.I0(p_1_in__0[2]),
        .I1(sext_ln29_4_fu_1001_p1[2]),
        .O(\add_ln34_1_reg_1237[4]_i_4__0_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[4]_i_5__0 
       (.I0(p_1_in__0[1]),
        .I1(sext_ln29_4_fu_1001_p1[1]),
        .O(\add_ln34_1_reg_1237[4]_i_5__0_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln34_1_reg_1237[8]_i_3__0 
       (.I0(p_1_in__0[8]),
        .O(\add_ln34_1_reg_1237[8]_i_3__0_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[8]_i_4__0 
       (.I0(p_1_in__0[7]),
        .I1(sext_ln29_4_fu_1001_p1[7]),
        .O(\add_ln34_1_reg_1237[8]_i_4__0_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[8]_i_5__0 
       (.I0(p_1_in__0[6]),
        .I1(sext_ln29_4_fu_1001_p1[6]),
        .O(\add_ln34_1_reg_1237[8]_i_5__0_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_1237[8]_i_6__0 
       (.I0(p_1_in__0[5]),
        .I1(sext_ln29_4_fu_1001_p1[5]),
        .O(\add_ln34_1_reg_1237[8]_i_6__0_n_5 ));
  FDRE \add_ln34_1_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(p_1_in),
        .Q(output_r_address0[0]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1237_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_1237_reg[0]_i_1__0_n_5 ,\add_ln34_1_reg_1237_reg[0]_i_1__0_n_6 ,\add_ln34_1_reg_1237_reg[0]_i_1__0_n_7 ,\add_ln34_1_reg_1237_reg[0]_i_1__0_n_8 }),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_392[3:1],1'b0}),
        .O({p_1_in__0[3:1],p_1_in}),
        .S({\add_ln34_1_reg_1237[0]_i_2__0_n_5 ,\add_ln34_1_reg_1237[0]_i_3__0_n_5 ,\add_ln34_1_reg_1237[0]_i_4__0_n_5 ,\add_ln34_1_reg_1237[0]_i_5__0_n_5 }));
  FDRE \add_ln34_1_reg_1237_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[10]),
        .Q(output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[11]),
        .Q(grp_pointwise_conv2d_fix_3_fu_568_output_r_address0[11]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[12]),
        .Q(grp_pointwise_conv2d_fix_3_fu_568_output_r_address0[13]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1237_reg[12]_i_1 
       (.CI(\add_ln34_1_reg_1237_reg[8]_i_1__0_n_5 ),
        .CO({\NLW_add_ln34_1_reg_1237_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln34_1_reg_1237_reg[12]_i_1_n_6 ,\add_ln34_1_reg_1237_reg[12]_i_1_n_7 ,\add_ln34_1_reg_1237_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in__0[10:9],1'b1}),
        .O(add_ln34_1_fu_1028_p2[12:9]),
        .S({\add_ln34_1_reg_1237[12]_i_3_n_5 ,\add_ln34_1_reg_1237[12]_i_4_n_5 ,\add_ln34_1_reg_1237[12]_i_5_n_5 ,\add_ln34_1_reg_1237[12]_i_6_n_5 }));
  CARRY4 \add_ln34_1_reg_1237_reg[12]_i_2 
       (.CI(\add_ln34_1_reg_1237_reg[8]_i_2__0_n_5 ),
        .CO({\NLW_add_ln34_1_reg_1237_reg[12]_i_2_CO_UNCONNECTED [3],\add_ln34_1_reg_1237_reg[12]_i_2_n_6 ,\add_ln34_1_reg_1237_reg[12]_i_2_n_7 ,\add_ln34_1_reg_1237_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in__0[11:8]),
        .S(phi_mul_reg_392[11:8]));
  FDRE \add_ln34_1_reg_1237_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[1]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[2]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[3]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[4]),
        .Q(output_r_address0[4]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1237_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_1237_reg[4]_i_1__0_n_5 ,\add_ln34_1_reg_1237_reg[4]_i_1__0_n_6 ,\add_ln34_1_reg_1237_reg[4]_i_1__0_n_7 ,\add_ln34_1_reg_1237_reg[4]_i_1__0_n_8 }),
        .CYINIT(1'b0),
        .DI(p_1_in__0[4:1]),
        .O({add_ln34_1_fu_1028_p2[4:2],\NLW_add_ln34_1_reg_1237_reg[4]_i_1__0_O_UNCONNECTED [0]}),
        .S({\add_ln34_1_reg_1237[4]_i_2__0_n_5 ,\add_ln34_1_reg_1237[4]_i_3__0_n_5 ,\add_ln34_1_reg_1237[4]_i_4__0_n_5 ,\add_ln34_1_reg_1237[4]_i_5__0_n_5 }));
  FDRE \add_ln34_1_reg_1237_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[5]),
        .Q(output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[6]),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[7]),
        .Q(output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_1237_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[8]),
        .Q(output_r_address0[8]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_1237_reg[8]_i_1__0 
       (.CI(\add_ln34_1_reg_1237_reg[4]_i_1__0_n_5 ),
        .CO({\add_ln34_1_reg_1237_reg[8]_i_1__0_n_5 ,\add_ln34_1_reg_1237_reg[8]_i_1__0_n_6 ,\add_ln34_1_reg_1237_reg[8]_i_1__0_n_7 ,\add_ln34_1_reg_1237_reg[8]_i_1__0_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in__0[7:5]}),
        .O(add_ln34_1_fu_1028_p2[8:5]),
        .S({\add_ln34_1_reg_1237[8]_i_3__0_n_5 ,\add_ln34_1_reg_1237[8]_i_4__0_n_5 ,\add_ln34_1_reg_1237[8]_i_5__0_n_5 ,\add_ln34_1_reg_1237[8]_i_6__0_n_5 }));
  CARRY4 \add_ln34_1_reg_1237_reg[8]_i_2__0 
       (.CI(\add_ln34_1_reg_1237_reg[0]_i_1__0_n_5 ),
        .CO({\add_ln34_1_reg_1237_reg[8]_i_2__0_n_5 ,\add_ln34_1_reg_1237_reg[8]_i_2__0_n_6 ,\add_ln34_1_reg_1237_reg[8]_i_2__0_n_7 ,\add_ln34_1_reg_1237_reg[8]_i_2__0_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in__0[7:4]),
        .S(phi_mul_reg_392[7:4]));
  FDRE \add_ln34_1_reg_1237_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln24_2_fu_1013_p2__0),
        .D(add_ln34_1_fu_1028_p2[9]),
        .Q(output_r_address0[9]),
        .R(1'b0));
  FDRE \and_ln29_reg_1175_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(and_ln29_reg_1175),
        .Q(and_ln29_reg_1175_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_1175_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln29_reg_1175_pp0_iter1_reg),
        .Q(and_ln29_reg_1175_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_1175_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln29_reg_1175_pp0_iter2_reg),
        .Q(and_ln29_reg_1175_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln29_reg_1175_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18),
        .Q(and_ln29_reg_1175),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_3_fu_568_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\out_d_0_reg_381_reg_n_5_[1] ),
        .I1(\out_d_0_reg_381_reg_n_5_[0] ),
        .I2(\out_d_0_reg_381_reg_n_5_[4] ),
        .I3(\out_d_0_reg_381_reg_n_5_[2] ),
        .I4(\out_d_0_reg_381_reg_n_5_[3] ),
        .I5(ap_CS_fsm_state2),
        .O(grp_pointwise_conv2d_fix_3_fu_568_ap_ready));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[3] ),
        .I2(\out_d_0_reg_381_reg_n_5_[2] ),
        .I3(\out_d_0_reg_381_reg_n_5_[4] ),
        .I4(\out_d_0_reg_381_reg_n_5_[0] ),
        .I5(\out_d_0_reg_381_reg_n_5_[1] ),
        .O(\ap_CS_fsm[2]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_568_ap_ready),
        .I1(grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_3_fu_568_ap_ready),
        .I3(Q[4]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__1_n_5 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hDF00DFDF)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(icmp_ln20_fu_547_p2),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(output_r_ce0),
        .O(\ap_CS_fsm[3]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h0808AA0808080808)) 
    \ap_CS_fsm[4]_i_1__6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(output_r_ce0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(icmp_ln20_fu_547_p2),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[4]_i_1__6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__6_n_5 ),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__6_n_5 ),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln20_fu_547_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_rst_n),
        .I2(icmp_ln20_fu_547_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(output_r_ce0),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[11]_i_2__0 
       (.I0(buffer_0_reg_448[11]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[11]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[11]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[11]_i_3__0 
       (.I0(buffer_0_reg_448[10]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[10]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[11]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[11]_i_4__0 
       (.I0(buffer_0_reg_448[9]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[9]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[11]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[11]_i_5__0 
       (.I0(buffer_0_reg_448[8]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[8]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[11]_i_5__0_n_5 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \buffer_0_reg_448[15]_i_10__0 
       (.I0(and_ln29_reg_1175_pp0_iter3_reg),
        .I1(sext_ln29_reg_1144[13]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(buffer_0_reg_448[15]),
        .O(select_ln24_fu_1040_p3));
  LUT3 #(
    .INIT(8'hF4)) 
    \buffer_0_reg_448[15]_i_1__0 
       (.I0(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I1(output_r_ce0),
        .I2(ap_CS_fsm_state3),
        .O(\buffer_0_reg_448[15]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[15]_i_3__0 
       (.I0(buffer_0_reg_448[14]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[13]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[15]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[15]_i_4__0 
       (.I0(buffer_0_reg_448[13]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[13]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[15]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[15]_i_5__0 
       (.I0(buffer_0_reg_448[12]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[12]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[15]_i_5__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[3]_i_2__0 
       (.I0(buffer_0_reg_448[3]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[3]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[3]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[3]_i_3__0 
       (.I0(buffer_0_reg_448[2]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[2]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[3]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[3]_i_4__0 
       (.I0(buffer_0_reg_448[1]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[1]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[3]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[3]_i_5__0 
       (.I0(buffer_0_reg_448[0]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[0]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[3]_i_5__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[7]_i_2__0 
       (.I0(buffer_0_reg_448[7]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[7]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[7]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[7]_i_3__0 
       (.I0(buffer_0_reg_448[6]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[6]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[7]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[7]_i_4__0 
       (.I0(buffer_0_reg_448[5]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[5]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[7]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h0000F0E200000000)) 
    \buffer_0_reg_448[7]_i_5__0 
       (.I0(buffer_0_reg_448[4]),
        .I1(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I2(sext_ln29_reg_1144[4]),
        .I3(and_ln29_reg_1175_pp0_iter3_reg),
        .I4(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I5(output_r_ce0),
        .O(\buffer_0_reg_448[7]_i_5__0_n_5 ));
  FDRE \buffer_0_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_34),
        .Q(buffer_0_reg_448[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_24),
        .Q(buffer_0_reg_448[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_23),
        .Q(buffer_0_reg_448[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_22),
        .Q(buffer_0_reg_448[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_21),
        .Q(buffer_0_reg_448[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_20),
        .Q(buffer_0_reg_448[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_19),
        .Q(buffer_0_reg_448[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_33),
        .Q(buffer_0_reg_448[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_32),
        .Q(buffer_0_reg_448[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_31),
        .Q(buffer_0_reg_448[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_30),
        .Q(buffer_0_reg_448[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_29),
        .Q(buffer_0_reg_448[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_28),
        .Q(buffer_0_reg_448[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_27),
        .Q(buffer_0_reg_448[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_26),
        .Q(buffer_0_reg_448[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_448_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_448[15]_i_1__0_n_5 ),
        .D(SeparableConv2D_3_b_s_U_n_25),
        .Q(buffer_0_reg_448[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_3_fu_568_ap_ready),
        .I1(Q[3]),
        .I2(grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg),
        .O(\ap_CS_fsm_reg[30] ));
  FDRE \icmp_ln20_reg_1156_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln20_reg_1156_reg_n_5_[0] ),
        .Q(icmp_ln20_reg_1156_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1156_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln20_reg_1156_pp0_iter1_reg),
        .Q(icmp_ln20_reg_1156_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1156_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln20_reg_1156_pp0_iter2_reg),
        .Q(icmp_ln20_reg_1156_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_1156_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln20_fu_547_p2),
        .Q(\icmp_ln20_reg_1156_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1165_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln21_reg_1165),
        .Q(icmp_ln21_reg_1165_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1165_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln21_reg_1165_pp0_iter1_reg),
        .Q(icmp_ln21_reg_1165_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1165_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln21_reg_1165_pp0_iter2_reg),
        .Q(icmp_ln21_reg_1165_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_1165_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(icmp_ln21_fu_565_p2),
        .Q(icmp_ln21_reg_1165),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    icmp_ln24_2_fu_1013_p2
       (.I0(in_d_reg_1202_pp0_iter2_reg[0]),
        .I1(in_d_reg_1202_pp0_iter2_reg[2]),
        .I2(in_d_reg_1202_pp0_iter2_reg[3]),
        .I3(in_d_reg_1202_pp0_iter2_reg[1]),
        .O(icmp_ln24_2_fu_1013_p2__0));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \icmp_ln24_2_reg_1233[0]_i_1 
       (.I0(icmp_ln24_2_reg_1233),
        .I1(icmp_ln20_reg_1156_pp0_iter2_reg),
        .I2(in_d_reg_1202_pp0_iter2_reg[0]),
        .I3(in_d_reg_1202_pp0_iter2_reg[2]),
        .I4(in_d_reg_1202_pp0_iter2_reg[3]),
        .I5(in_d_reg_1202_pp0_iter2_reg[1]),
        .O(\icmp_ln24_2_reg_1233[0]_i_1_n_5 ));
  FDRE \icmp_ln24_2_reg_1233_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_2_reg_1233[0]_i_1_n_5 ),
        .Q(icmp_ln24_2_reg_1233),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \in_d_0_reg_458[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln20_reg_1156_reg_n_5_[0] ),
        .O(in_d_0_reg_458));
  FDRE \in_d_0_reg_458_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(in_d_reg_1202[0]),
        .Q(\in_d_0_reg_458_reg_n_5_[0] ),
        .R(in_d_0_reg_458));
  FDRE \in_d_0_reg_458_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(in_d_reg_1202[1]),
        .Q(\in_d_0_reg_458_reg_n_5_[1] ),
        .R(in_d_0_reg_458));
  FDRE \in_d_0_reg_458_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(in_d_reg_1202[2]),
        .Q(\in_d_0_reg_458_reg_n_5_[2] ),
        .R(in_d_0_reg_458));
  FDRE \in_d_0_reg_458_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(in_d_reg_1202[3]),
        .Q(\in_d_0_reg_458_reg_n_5_[3] ),
        .R(in_d_0_reg_458));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \in_d_reg_1202[0]_i_1__0 
       (.I0(icmp_ln21_fu_565_p2),
        .I1(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18),
        .I2(in_d_reg_1202[0]),
        .I3(in_d_0_reg_4580),
        .I4(\in_d_0_reg_458_reg_n_5_[0] ),
        .O(in_d_fu_697_p2[0]));
  LUT6 #(
    .INIT(64'h050A0303050A0C0C)) 
    \in_d_reg_1202[1]_i_1__0 
       (.I0(in_d_reg_1202[0]),
        .I1(\in_d_0_reg_458_reg_n_5_[0] ),
        .I2(p_0_in0_out),
        .I3(in_d_reg_1202[1]),
        .I4(in_d_0_reg_4580),
        .I5(\in_d_0_reg_458_reg_n_5_[1] ),
        .O(in_d_fu_697_p2[1]));
  LUT6 #(
    .INIT(64'hA9AAA9A9A9AAAAAA)) 
    \in_d_reg_1202[2]_i_1__0 
       (.I0(\in_d_reg_1202[3]_i_3_n_5 ),
        .I1(icmp_ln21_fu_565_p2),
        .I2(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18),
        .I3(in_d_reg_1202[2]),
        .I4(in_d_0_reg_4580),
        .I5(\in_d_0_reg_458_reg_n_5_[2] ),
        .O(in_d_fu_697_p2[2]));
  LUT3 #(
    .INIT(8'h20)) 
    \in_d_reg_1202[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln20_fu_547_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten20_reg_4040));
  LUT6 #(
    .INIT(64'h000057F70000A808)) 
    \in_d_reg_1202[3]_i_2__0 
       (.I0(\in_d_reg_1202[3]_i_3_n_5 ),
        .I1(\in_d_0_reg_458_reg_n_5_[2] ),
        .I2(in_d_0_reg_4580),
        .I3(in_d_reg_1202[2]),
        .I4(p_0_in0_out),
        .I5(ap_phi_mux_in_d_0_phi_fu_462_p4[3]),
        .O(in_d_fu_697_p2[3]));
  LUT6 #(
    .INIT(64'h0A000C0C0A000000)) 
    \in_d_reg_1202[3]_i_3 
       (.I0(in_d_reg_1202[1]),
        .I1(\in_d_0_reg_458_reg_n_5_[1] ),
        .I2(p_0_in0_out),
        .I3(in_d_reg_1202[0]),
        .I4(in_d_0_reg_4580),
        .I5(\in_d_0_reg_458_reg_n_5_[0] ),
        .O(\in_d_reg_1202[3]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \in_d_reg_1202[3]_i_4 
       (.I0(icmp_ln21_fu_565_p2),
        .I1(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18),
        .O(p_0_in0_out));
  FDRE \in_d_reg_1202_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_d_reg_1202[0]),
        .Q(in_d_reg_1202_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_d_reg_1202[1]),
        .Q(in_d_reg_1202_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_d_reg_1202[2]),
        .Q(in_d_reg_1202_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(in_d_reg_1202[3]),
        .Q(in_d_reg_1202_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_reg_1202_pp0_iter1_reg[0]),
        .Q(in_d_reg_1202_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_reg_1202_pp0_iter1_reg[1]),
        .Q(in_d_reg_1202_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_reg_1202_pp0_iter1_reg[2]),
        .Q(in_d_reg_1202_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \in_d_reg_1202_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_reg_1202_pp0_iter1_reg[3]),
        .Q(in_d_reg_1202_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \in_d_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(in_d_fu_697_p2[0]),
        .Q(in_d_reg_1202[0]),
        .R(1'b0));
  FDRE \in_d_reg_1202_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(in_d_fu_697_p2[1]),
        .Q(in_d_reg_1202[1]),
        .R(1'b0));
  FDRE \in_d_reg_1202_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(in_d_fu_697_p2[2]),
        .Q(in_d_reg_1202[2]),
        .R(1'b0));
  FDRE \in_d_reg_1202_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(in_d_fu_697_p2[3]),
        .Q(in_d_reg_1202[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten20_reg_404[0]_i_1 
       (.I0(indvar_flatten20_reg_404_reg[0]),
        .O(add_ln20_fu_553_p2[0]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \indvar_flatten20_reg_404[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln20_fu_547_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_state3),
        .O(indvar_flatten20_reg_404));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten20_reg_404[10]_i_2 
       (.I0(indvar_flatten20_reg_404_reg[8]),
        .I1(indvar_flatten20_reg_404_reg[6]),
        .I2(\indvar_flatten20_reg_404[10]_i_3_n_5 ),
        .I3(indvar_flatten20_reg_404_reg[7]),
        .I4(indvar_flatten20_reg_404_reg[9]),
        .I5(indvar_flatten20_reg_404_reg[10]),
        .O(add_ln20_fu_553_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten20_reg_404[10]_i_3 
       (.I0(indvar_flatten20_reg_404_reg[5]),
        .I1(indvar_flatten20_reg_404_reg[3]),
        .I2(indvar_flatten20_reg_404_reg[1]),
        .I3(indvar_flatten20_reg_404_reg[0]),
        .I4(indvar_flatten20_reg_404_reg[2]),
        .I5(indvar_flatten20_reg_404_reg[4]),
        .O(\indvar_flatten20_reg_404[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten20_reg_404[1]_i_1 
       (.I0(indvar_flatten20_reg_404_reg[0]),
        .I1(indvar_flatten20_reg_404_reg[1]),
        .O(add_ln20_fu_553_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten20_reg_404[2]_i_1 
       (.I0(indvar_flatten20_reg_404_reg[0]),
        .I1(indvar_flatten20_reg_404_reg[1]),
        .I2(indvar_flatten20_reg_404_reg[2]),
        .O(add_ln20_fu_553_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten20_reg_404[3]_i_1 
       (.I0(indvar_flatten20_reg_404_reg[1]),
        .I1(indvar_flatten20_reg_404_reg[0]),
        .I2(indvar_flatten20_reg_404_reg[2]),
        .I3(indvar_flatten20_reg_404_reg[3]),
        .O(add_ln20_fu_553_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten20_reg_404[4]_i_1 
       (.I0(indvar_flatten20_reg_404_reg[2]),
        .I1(indvar_flatten20_reg_404_reg[0]),
        .I2(indvar_flatten20_reg_404_reg[1]),
        .I3(indvar_flatten20_reg_404_reg[3]),
        .I4(indvar_flatten20_reg_404_reg[4]),
        .O(add_ln20_fu_553_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten20_reg_404[5]_i_1 
       (.I0(indvar_flatten20_reg_404_reg[3]),
        .I1(indvar_flatten20_reg_404_reg[1]),
        .I2(indvar_flatten20_reg_404_reg[0]),
        .I3(indvar_flatten20_reg_404_reg[2]),
        .I4(indvar_flatten20_reg_404_reg[4]),
        .I5(indvar_flatten20_reg_404_reg[5]),
        .O(add_ln20_fu_553_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten20_reg_404[6]_i_1 
       (.I0(\indvar_flatten20_reg_404[10]_i_3_n_5 ),
        .I1(indvar_flatten20_reg_404_reg[6]),
        .O(add_ln20_fu_553_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten20_reg_404[7]_i_1 
       (.I0(\indvar_flatten20_reg_404[10]_i_3_n_5 ),
        .I1(indvar_flatten20_reg_404_reg[6]),
        .I2(indvar_flatten20_reg_404_reg[7]),
        .O(add_ln20_fu_553_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten20_reg_404[8]_i_1 
       (.I0(indvar_flatten20_reg_404_reg[6]),
        .I1(\indvar_flatten20_reg_404[10]_i_3_n_5 ),
        .I2(indvar_flatten20_reg_404_reg[7]),
        .I3(indvar_flatten20_reg_404_reg[8]),
        .O(add_ln20_fu_553_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten20_reg_404[9]_i_1 
       (.I0(indvar_flatten20_reg_404_reg[7]),
        .I1(\indvar_flatten20_reg_404[10]_i_3_n_5 ),
        .I2(indvar_flatten20_reg_404_reg[6]),
        .I3(indvar_flatten20_reg_404_reg[8]),
        .I4(indvar_flatten20_reg_404_reg[9]),
        .O(add_ln20_fu_553_p2[9]));
  FDRE \indvar_flatten20_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[0]),
        .Q(indvar_flatten20_reg_404_reg[0]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[10]),
        .Q(indvar_flatten20_reg_404_reg[10]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[1]),
        .Q(indvar_flatten20_reg_404_reg[1]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[2]),
        .Q(indvar_flatten20_reg_404_reg[2]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[3]),
        .Q(indvar_flatten20_reg_404_reg[3]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[4]),
        .Q(indvar_flatten20_reg_404_reg[4]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[5]),
        .Q(indvar_flatten20_reg_404_reg[5]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[6]),
        .Q(indvar_flatten20_reg_404_reg[6]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[7]),
        .Q(indvar_flatten20_reg_404_reg[7]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[8]),
        .Q(indvar_flatten20_reg_404_reg[8]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten20_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(add_ln20_fu_553_p2[9]),
        .Q(indvar_flatten20_reg_404_reg[9]),
        .R(indvar_flatten20_reg_404));
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_reg_426[0]_i_1__0 
       (.I0(icmp_ln21_fu_565_p2),
        .I1(indvar_flatten_reg_426_reg[0]),
        .O(\indvar_flatten_reg_426[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_426[1]_i_1__0 
       (.I0(indvar_flatten_reg_426_reg[1]),
        .I1(indvar_flatten_reg_426_reg[0]),
        .I2(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \indvar_flatten_reg_426[2]_i_1__0 
       (.I0(indvar_flatten_reg_426_reg[2]),
        .I1(indvar_flatten_reg_426_reg[1]),
        .I2(indvar_flatten_reg_426_reg[0]),
        .I3(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \indvar_flatten_reg_426[3]_i_1__0 
       (.I0(indvar_flatten_reg_426_reg[3]),
        .I1(indvar_flatten_reg_426_reg[2]),
        .I2(indvar_flatten_reg_426_reg[0]),
        .I3(indvar_flatten_reg_426_reg[1]),
        .I4(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \indvar_flatten_reg_426[4]_i_1__0 
       (.I0(indvar_flatten_reg_426_reg[4]),
        .I1(indvar_flatten_reg_426_reg[3]),
        .I2(indvar_flatten_reg_426_reg[1]),
        .I3(indvar_flatten_reg_426_reg[0]),
        .I4(indvar_flatten_reg_426_reg[2]),
        .I5(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_426[5]_i_1__0 
       (.I0(indvar_flatten_reg_426_reg[5]),
        .I1(\indvar_flatten_reg_426[5]_i_2__0_n_5 ),
        .I2(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[5]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten_reg_426[5]_i_2__0 
       (.I0(indvar_flatten_reg_426_reg[4]),
        .I1(indvar_flatten_reg_426_reg[2]),
        .I2(indvar_flatten_reg_426_reg[0]),
        .I3(indvar_flatten_reg_426_reg[1]),
        .I4(indvar_flatten_reg_426_reg[3]),
        .O(\indvar_flatten_reg_426[5]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_426[6]_i_1__0 
       (.I0(indvar_flatten_reg_426_reg[6]),
        .I1(\indvar_flatten_reg_426[7]_i_2_n_5 ),
        .I2(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \indvar_flatten_reg_426[7]_i_1__0 
       (.I0(indvar_flatten_reg_426_reg[7]),
        .I1(indvar_flatten_reg_426_reg[6]),
        .I2(\indvar_flatten_reg_426[7]_i_2_n_5 ),
        .I3(icmp_ln21_fu_565_p2),
        .O(\indvar_flatten_reg_426[7]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_reg_426[7]_i_2 
       (.I0(indvar_flatten_reg_426_reg[5]),
        .I1(indvar_flatten_reg_426_reg[3]),
        .I2(indvar_flatten_reg_426_reg[1]),
        .I3(indvar_flatten_reg_426_reg[0]),
        .I4(indvar_flatten_reg_426_reg[2]),
        .I5(indvar_flatten_reg_426_reg[4]),
        .O(\indvar_flatten_reg_426[7]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[0]_i_1__0_n_5 ),
        .Q(indvar_flatten_reg_426_reg[0]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[1]_i_1__0_n_5 ),
        .Q(indvar_flatten_reg_426_reg[1]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[2]_i_1__0_n_5 ),
        .Q(indvar_flatten_reg_426_reg[2]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[3]_i_1__0_n_5 ),
        .Q(indvar_flatten_reg_426_reg[3]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[4]_i_1__0_n_5 ),
        .Q(indvar_flatten_reg_426_reg[4]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[5]_i_1__0_n_5 ),
        .Q(indvar_flatten_reg_426_reg[5]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[6]_i_1__0_n_5 ),
        .Q(indvar_flatten_reg_426_reg[6]),
        .R(indvar_flatten20_reg_404));
  FDRE \indvar_flatten_reg_426_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(\indvar_flatten_reg_426[7]_i_1__0_n_5 ),
        .Q(indvar_flatten_reg_426_reg[7]),
        .R(indvar_flatten20_reg_404));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln29_reg_1228_reg
       (.A({tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[15],tmp_3_fu_739_p130[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln29_reg_1228_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln29_reg_1228_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln29_reg_1228_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln29_reg_1228_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln29_reg_1228_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln29_reg_1228_reg_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln29_reg_1228_reg_i_2_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln29_reg_1228_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln29_reg_1228_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln29_reg_1228_reg_P_UNCONNECTED[47:32],mul_ln29_reg_1228_reg_n_79,mul_ln29_reg_1228_reg_n_80,sext_ln29_6_fu_1055_p1,mul_ln29_reg_1228_reg_n_97,mul_ln29_reg_1228_reg_n_98,mul_ln29_reg_1228_reg_n_99,mul_ln29_reg_1228_reg_n_100,mul_ln29_reg_1228_reg_n_101,mul_ln29_reg_1228_reg_n_102,mul_ln29_reg_1228_reg_n_103,mul_ln29_reg_1228_reg_n_104,mul_ln29_reg_1228_reg_n_105,mul_ln29_reg_1228_reg_n_106,mul_ln29_reg_1228_reg_n_107,mul_ln29_reg_1228_reg_n_108,mul_ln29_reg_1228_reg_n_109,mul_ln29_reg_1228_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln29_reg_1228_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln29_reg_1228_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln29_reg_1228_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln29_reg_1228_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln29_reg_1228_reg_i_1
       (.I0(icmp_ln20_reg_1156_pp0_iter1_reg),
        .O(mul_ln29_reg_1228_reg_i_1_n_5));
  MUXF8 mul_ln29_reg_1228_reg_i_10
       (.I0(mul_ln29_reg_1228_reg_i_35_n_5),
        .I1(mul_ln29_reg_1228_reg_i_36_n_5),
        .O(tmp_3_fu_739_p130[7]),
        .S(shl_ln_reg_1151[6]));
  LUT6 #(
    .INIT(64'h6A43FF57D74214EA)) 
    mul_ln29_reg_1228_reg_i_100
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_100_n_5));
  LUT6 #(
    .INIT(64'h6AC34256EBA84243)) 
    mul_ln29_reg_1228_reg_i_101
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_101_n_5));
  LUT6 #(
    .INIT(64'h80153D2980C26AFE)) 
    mul_ln29_reg_1228_reg_i_102
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_102_n_5));
  MUXF8 mul_ln29_reg_1228_reg_i_11
       (.I0(mul_ln29_reg_1228_reg_i_37_n_5),
        .I1(mul_ln29_reg_1228_reg_i_38_n_5),
        .O(tmp_3_fu_739_p130[6]),
        .S(shl_ln_reg_1151[6]));
  MUXF8 mul_ln29_reg_1228_reg_i_12
       (.I0(mul_ln29_reg_1228_reg_i_39_n_5),
        .I1(mul_ln29_reg_1228_reg_i_40_n_5),
        .O(tmp_3_fu_739_p130[5]),
        .S(shl_ln_reg_1151[6]));
  MUXF8 mul_ln29_reg_1228_reg_i_13
       (.I0(mul_ln29_reg_1228_reg_i_41_n_5),
        .I1(mul_ln29_reg_1228_reg_i_42_n_5),
        .O(tmp_3_fu_739_p130[4]),
        .S(shl_ln_reg_1151[6]));
  MUXF8 mul_ln29_reg_1228_reg_i_14
       (.I0(mul_ln29_reg_1228_reg_i_43_n_5),
        .I1(mul_ln29_reg_1228_reg_i_44_n_5),
        .O(tmp_3_fu_739_p130[3]),
        .S(shl_ln_reg_1151[6]));
  MUXF8 mul_ln29_reg_1228_reg_i_15
       (.I0(mul_ln29_reg_1228_reg_i_45_n_5),
        .I1(mul_ln29_reg_1228_reg_i_46_n_5),
        .O(tmp_3_fu_739_p130[2]),
        .S(shl_ln_reg_1151[6]));
  MUXF8 mul_ln29_reg_1228_reg_i_16
       (.I0(mul_ln29_reg_1228_reg_i_47_n_5),
        .I1(mul_ln29_reg_1228_reg_i_48_n_5),
        .O(tmp_3_fu_739_p130[1]),
        .S(shl_ln_reg_1151[6]));
  MUXF8 mul_ln29_reg_1228_reg_i_17
       (.I0(mul_ln29_reg_1228_reg_i_49_n_5),
        .I1(mul_ln29_reg_1228_reg_i_50_n_5),
        .O(tmp_3_fu_739_p130[0]),
        .S(shl_ln_reg_1151[6]));
  LUT6 #(
    .INIT(64'h42D7D67E7F296BFF)) 
    mul_ln29_reg_1228_reg_i_18
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_18_n_5));
  LUT6 #(
    .INIT(64'h6B95C3C22815A995)) 
    mul_ln29_reg_1228_reg_i_19
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_19_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln29_reg_1228_reg_i_2
       (.I0(icmp_ln20_reg_1156_pp0_iter2_reg),
        .O(mul_ln29_reg_1228_reg_i_2_n_5));
  LUT6 #(
    .INIT(64'hFF943CC3FF3CC3BC)) 
    mul_ln29_reg_1228_reg_i_20
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_20_n_5));
  LUT6 #(
    .INIT(64'hA843BC6A6BC2A857)) 
    mul_ln29_reg_1228_reg_i_21
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_21_n_5));
  LUT6 #(
    .INIT(64'h427FD743D7297FFF)) 
    mul_ln29_reg_1228_reg_i_22
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_22_n_5));
  LUT6 #(
    .INIT(64'h6B95C3C2BC95A9D7)) 
    mul_ln29_reg_1228_reg_i_23
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_23_n_5));
  LUT6 #(
    .INIT(64'hA857BC6A7FC2A843)) 
    mul_ln29_reg_1228_reg_i_24
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_24_n_5));
  MUXF7 mul_ln29_reg_1228_reg_i_25
       (.I0(mul_ln29_reg_1228_reg_i_51_n_5),
        .I1(mul_ln29_reg_1228_reg_i_52_n_5),
        .O(mul_ln29_reg_1228_reg_i_25_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_26
       (.I0(mul_ln29_reg_1228_reg_i_53_n_5),
        .I1(mul_ln29_reg_1228_reg_i_54_n_5),
        .O(mul_ln29_reg_1228_reg_i_26_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_27
       (.I0(mul_ln29_reg_1228_reg_i_55_n_5),
        .I1(mul_ln29_reg_1228_reg_i_56_n_5),
        .O(mul_ln29_reg_1228_reg_i_27_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_28
       (.I0(mul_ln29_reg_1228_reg_i_57_n_5),
        .I1(mul_ln29_reg_1228_reg_i_58_n_5),
        .O(mul_ln29_reg_1228_reg_i_28_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_29
       (.I0(mul_ln29_reg_1228_reg_i_59_n_5),
        .I1(mul_ln29_reg_1228_reg_i_60_n_5),
        .O(mul_ln29_reg_1228_reg_i_29_n_5),
        .S(shl_ln_reg_1151[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln29_reg_1228_reg_i_3
       (.I0(mul_ln29_reg_1228_reg_i_18_n_5),
        .I1(mul_ln29_reg_1228_reg_i_19_n_5),
        .I2(shl_ln_reg_1151[6]),
        .I3(mul_ln29_reg_1228_reg_i_20_n_5),
        .I4(shl_ln_reg_1151[5]),
        .I5(mul_ln29_reg_1228_reg_i_21_n_5),
        .O(tmp_3_fu_739_p130[15]));
  MUXF7 mul_ln29_reg_1228_reg_i_30
       (.I0(mul_ln29_reg_1228_reg_i_61_n_5),
        .I1(mul_ln29_reg_1228_reg_i_62_n_5),
        .O(mul_ln29_reg_1228_reg_i_30_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_31
       (.I0(mul_ln29_reg_1228_reg_i_63_n_5),
        .I1(mul_ln29_reg_1228_reg_i_64_n_5),
        .O(mul_ln29_reg_1228_reg_i_31_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_32
       (.I0(mul_ln29_reg_1228_reg_i_65_n_5),
        .I1(mul_ln29_reg_1228_reg_i_66_n_5),
        .O(mul_ln29_reg_1228_reg_i_32_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_33
       (.I0(mul_ln29_reg_1228_reg_i_67_n_5),
        .I1(mul_ln29_reg_1228_reg_i_68_n_5),
        .O(mul_ln29_reg_1228_reg_i_33_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_34
       (.I0(mul_ln29_reg_1228_reg_i_69_n_5),
        .I1(mul_ln29_reg_1228_reg_i_70_n_5),
        .O(mul_ln29_reg_1228_reg_i_34_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_35
       (.I0(mul_ln29_reg_1228_reg_i_71_n_5),
        .I1(mul_ln29_reg_1228_reg_i_72_n_5),
        .O(mul_ln29_reg_1228_reg_i_35_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_36
       (.I0(mul_ln29_reg_1228_reg_i_73_n_5),
        .I1(mul_ln29_reg_1228_reg_i_74_n_5),
        .O(mul_ln29_reg_1228_reg_i_36_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_37
       (.I0(mul_ln29_reg_1228_reg_i_75_n_5),
        .I1(mul_ln29_reg_1228_reg_i_76_n_5),
        .O(mul_ln29_reg_1228_reg_i_37_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_38
       (.I0(mul_ln29_reg_1228_reg_i_77_n_5),
        .I1(mul_ln29_reg_1228_reg_i_78_n_5),
        .O(mul_ln29_reg_1228_reg_i_38_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_39
       (.I0(mul_ln29_reg_1228_reg_i_79_n_5),
        .I1(mul_ln29_reg_1228_reg_i_80_n_5),
        .O(mul_ln29_reg_1228_reg_i_39_n_5),
        .S(shl_ln_reg_1151[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln29_reg_1228_reg_i_4
       (.I0(mul_ln29_reg_1228_reg_i_22_n_5),
        .I1(mul_ln29_reg_1228_reg_i_23_n_5),
        .I2(shl_ln_reg_1151[6]),
        .I3(mul_ln29_reg_1228_reg_i_20_n_5),
        .I4(shl_ln_reg_1151[5]),
        .I5(mul_ln29_reg_1228_reg_i_24_n_5),
        .O(tmp_3_fu_739_p130[13]));
  MUXF7 mul_ln29_reg_1228_reg_i_40
       (.I0(mul_ln29_reg_1228_reg_i_81_n_5),
        .I1(mul_ln29_reg_1228_reg_i_82_n_5),
        .O(mul_ln29_reg_1228_reg_i_40_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_41
       (.I0(mul_ln29_reg_1228_reg_i_83_n_5),
        .I1(mul_ln29_reg_1228_reg_i_84_n_5),
        .O(mul_ln29_reg_1228_reg_i_41_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_42
       (.I0(mul_ln29_reg_1228_reg_i_85_n_5),
        .I1(mul_ln29_reg_1228_reg_i_86_n_5),
        .O(mul_ln29_reg_1228_reg_i_42_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_43
       (.I0(mul_ln29_reg_1228_reg_i_87_n_5),
        .I1(mul_ln29_reg_1228_reg_i_88_n_5),
        .O(mul_ln29_reg_1228_reg_i_43_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_44
       (.I0(mul_ln29_reg_1228_reg_i_89_n_5),
        .I1(mul_ln29_reg_1228_reg_i_90_n_5),
        .O(mul_ln29_reg_1228_reg_i_44_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_45
       (.I0(mul_ln29_reg_1228_reg_i_91_n_5),
        .I1(mul_ln29_reg_1228_reg_i_92_n_5),
        .O(mul_ln29_reg_1228_reg_i_45_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_46
       (.I0(mul_ln29_reg_1228_reg_i_93_n_5),
        .I1(mul_ln29_reg_1228_reg_i_94_n_5),
        .O(mul_ln29_reg_1228_reg_i_46_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_47
       (.I0(mul_ln29_reg_1228_reg_i_95_n_5),
        .I1(mul_ln29_reg_1228_reg_i_96_n_5),
        .O(mul_ln29_reg_1228_reg_i_47_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_48
       (.I0(mul_ln29_reg_1228_reg_i_97_n_5),
        .I1(mul_ln29_reg_1228_reg_i_98_n_5),
        .O(mul_ln29_reg_1228_reg_i_48_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF7 mul_ln29_reg_1228_reg_i_49
       (.I0(mul_ln29_reg_1228_reg_i_99_n_5),
        .I1(mul_ln29_reg_1228_reg_i_100_n_5),
        .O(mul_ln29_reg_1228_reg_i_49_n_5),
        .S(shl_ln_reg_1151[5]));
  MUXF8 mul_ln29_reg_1228_reg_i_5
       (.I0(mul_ln29_reg_1228_reg_i_25_n_5),
        .I1(mul_ln29_reg_1228_reg_i_26_n_5),
        .O(tmp_3_fu_739_p130[12]),
        .S(shl_ln_reg_1151[6]));
  MUXF7 mul_ln29_reg_1228_reg_i_50
       (.I0(mul_ln29_reg_1228_reg_i_101_n_5),
        .I1(mul_ln29_reg_1228_reg_i_102_n_5),
        .O(mul_ln29_reg_1228_reg_i_50_n_5),
        .S(shl_ln_reg_1151[5]));
  LUT6 #(
    .INIT(64'h578042EA42A87E15)) 
    mul_ln29_reg_1228_reg_i_51
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_51_n_5));
  LUT6 #(
    .INIT(64'hEA28007E43158142)) 
    mul_ln29_reg_1228_reg_i_52
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_52_n_5));
  LUT6 #(
    .INIT(64'h7FEA0000D67F4200)) 
    mul_ln29_reg_1228_reg_i_53
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_53_n_5));
  LUT6 #(
    .INIT(64'hD67F153C284228EA)) 
    mul_ln29_reg_1228_reg_i_54
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_54_n_5));
  LUT6 #(
    .INIT(64'h7F01436A00FEA9FE)) 
    mul_ln29_reg_1228_reg_i_55
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_55_n_5));
  LUT6 #(
    .INIT(64'h42EA7EA828BD3DFF)) 
    mul_ln29_reg_1228_reg_i_56
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_56_n_5));
  LUT6 #(
    .INIT(64'h3B46CC2AFCD8F371)) 
    mul_ln29_reg_1228_reg_i_57
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_57_n_5));
  LUT6 #(
    .INIT(64'h94D7007EEB43A901)) 
    mul_ln29_reg_1228_reg_i_58
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_58_n_5));
  LUT6 #(
    .INIT(64'h00BD4214C33D3C81)) 
    mul_ln29_reg_1228_reg_i_59
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_59_n_5));
  MUXF8 mul_ln29_reg_1228_reg_i_6
       (.I0(mul_ln29_reg_1228_reg_i_27_n_5),
        .I1(mul_ln29_reg_1228_reg_i_28_n_5),
        .O(tmp_3_fu_739_p130[11]),
        .S(shl_ln_reg_1151[6]));
  LUT6 #(
    .INIT(64'hEAD7FF7E004256BD)) 
    mul_ln29_reg_1228_reg_i_60
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_60_n_5));
  LUT6 #(
    .INIT(64'hEBA9158080D64295)) 
    mul_ln29_reg_1228_reg_i_61
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_61_n_5));
  LUT6 #(
    .INIT(64'h70F1D268E7BFAF9F)) 
    mul_ln29_reg_1228_reg_i_62
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_62_n_5));
  LUT6 #(
    .INIT(64'h80FE3C94BC7F4280)) 
    mul_ln29_reg_1228_reg_i_63
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_63_n_5));
  LUT6 #(
    .INIT(64'h43BDC280FFA895FF)) 
    mul_ln29_reg_1228_reg_i_64
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_64_n_5));
  LUT6 #(
    .INIT(64'h5643294381FF6B7F)) 
    mul_ln29_reg_1228_reg_i_65
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_65_n_5));
  LUT6 #(
    .INIT(64'h32C8472E5577C422)) 
    mul_ln29_reg_1228_reg_i_66
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_66_n_5));
  LUT6 #(
    .INIT(64'hBC94EABC29949443)) 
    mul_ln29_reg_1228_reg_i_67
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_67_n_5));
  LUT6 #(
    .INIT(64'hD757EA7F15C35756)) 
    mul_ln29_reg_1228_reg_i_68
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_68_n_5));
  LUT6 #(
    .INIT(64'hEBD6EB42943D2894)) 
    mul_ln29_reg_1228_reg_i_69
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_69_n_5));
  MUXF8 mul_ln29_reg_1228_reg_i_7
       (.I0(mul_ln29_reg_1228_reg_i_29_n_5),
        .I1(mul_ln29_reg_1228_reg_i_30_n_5),
        .O(tmp_3_fu_739_p130[10]),
        .S(shl_ln_reg_1151[6]));
  LUT6 #(
    .INIT(64'h0157957E01007EC3)) 
    mul_ln29_reg_1228_reg_i_70
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_70_n_5));
  LUT6 #(
    .INIT(64'h43D64214D680C3BD)) 
    mul_ln29_reg_1228_reg_i_71
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_71_n_5));
  LUT6 #(
    .INIT(64'hFEA980A83DEB6BBD)) 
    mul_ln29_reg_1228_reg_i_72
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_72_n_5));
  LUT6 #(
    .INIT(64'h0E1B2B8CE5B74A39)) 
    mul_ln29_reg_1228_reg_i_73
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_73_n_5));
  LUT6 #(
    .INIT(64'hFE1500D7296A6AFF)) 
    mul_ln29_reg_1228_reg_i_74
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_74_n_5));
  LUT6 #(
    .INIT(64'hD72895010000283C)) 
    mul_ln29_reg_1228_reg_i_75
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_75_n_5));
  LUT6 #(
    .INIT(64'hB2D9954637CE66AA)) 
    mul_ln29_reg_1228_reg_i_76
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_76_n_5));
  LUT6 #(
    .INIT(64'h48316CA2A5862E8A)) 
    mul_ln29_reg_1228_reg_i_77
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_77_n_5));
  LUT6 #(
    .INIT(64'hEA0194FE15283D6B)) 
    mul_ln29_reg_1228_reg_i_78
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_78_n_5));
  LUT6 #(
    .INIT(64'h95EAA9EA6A147EC3)) 
    mul_ln29_reg_1228_reg_i_79
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_79_n_5));
  MUXF8 mul_ln29_reg_1228_reg_i_8
       (.I0(mul_ln29_reg_1228_reg_i_31_n_5),
        .I1(mul_ln29_reg_1228_reg_i_32_n_5),
        .O(tmp_3_fu_739_p130[9]),
        .S(shl_ln_reg_1151[6]));
  LUT6 #(
    .INIT(64'h817F14143D954295)) 
    mul_ln29_reg_1228_reg_i_80
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_80_n_5));
  LUT6 #(
    .INIT(64'h43EAD6D6BC00FFBD)) 
    mul_ln29_reg_1228_reg_i_81
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_81_n_5));
  LUT6 #(
    .INIT(64'hD6C36B2815436BD7)) 
    mul_ln29_reg_1228_reg_i_82
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_82_n_5));
  LUT6 #(
    .INIT(64'h43FE15576B2980FE)) 
    mul_ln29_reg_1228_reg_i_83
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_83_n_5));
  LUT6 #(
    .INIT(64'hEAC3566A00A8EB01)) 
    mul_ln29_reg_1228_reg_i_84
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_84_n_5));
  LUT6 #(
    .INIT(64'hC3943C5795289514)) 
    mul_ln29_reg_1228_reg_i_85
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_85_n_5));
  LUT6 #(
    .INIT(64'h81FFFE0043EA953C)) 
    mul_ln29_reg_1228_reg_i_86
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_86_n_5));
  LUT6 #(
    .INIT(64'hC2FE6B953CEBFE00)) 
    mul_ln29_reg_1228_reg_i_87
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_87_n_5));
  LUT6 #(
    .INIT(64'h57FE145781153D6A)) 
    mul_ln29_reg_1228_reg_i_88
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_88_n_5));
  LUT6 #(
    .INIT(64'hC2C3BC9495147E42)) 
    mul_ln29_reg_1228_reg_i_89
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_89_n_5));
  MUXF8 mul_ln29_reg_1228_reg_i_9
       (.I0(mul_ln29_reg_1228_reg_i_33_n_5),
        .I1(mul_ln29_reg_1228_reg_i_34_n_5),
        .O(tmp_3_fu_739_p130[8]),
        .S(shl_ln_reg_1151[6]));
  LUT6 #(
    .INIT(64'h7F15EB7F29A8FE7E)) 
    mul_ln29_reg_1228_reg_i_90
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_90_n_5));
  LUT6 #(
    .INIT(64'h00571542A9812915)) 
    mul_ln29_reg_1228_reg_i_91
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_91_n_5));
  LUT6 #(
    .INIT(64'hFCE24C226CB3DC62)) 
    mul_ln29_reg_1228_reg_i_92
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_92_n_5));
  LUT6 #(
    .INIT(64'h57A8D701FE018101)) 
    mul_ln29_reg_1228_reg_i_93
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_93_n_5));
  LUT6 #(
    .INIT(64'h28C395FE959415C2)) 
    mul_ln29_reg_1228_reg_i_94
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_94_n_5));
  LUT6 #(
    .INIT(64'hA93C4280BCA87EBC)) 
    mul_ln29_reg_1228_reg_i_95
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_95_n_5));
  LUT6 #(
    .INIT(64'h01953C3C567F3DC3)) 
    mul_ln29_reg_1228_reg_i_96
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .O(mul_ln29_reg_1228_reg_i_96_n_5));
  LUT6 #(
    .INIT(64'h00A83C6A1528A87F)) 
    mul_ln29_reg_1228_reg_i_97
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .O(mul_ln29_reg_1228_reg_i_97_n_5));
  LUT6 #(
    .INIT(64'h801443007E6B6A42)) 
    mul_ln29_reg_1228_reg_i_98
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_98_n_5));
  LUT6 #(
    .INIT(64'h57C2BC3CEBC26B43)) 
    mul_ln29_reg_1228_reg_i_99
       (.I0(shl_ln_reg_1151[4]),
        .I1(shl_ln_reg_1151[3]),
        .I2(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .I3(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .I4(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .I5(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .O(mul_ln29_reg_1228_reg_i_99_n_5));
  design_1_network_0_0_network_mac_muladd_4ns_9ns_9s_12_1_1 network_mac_muladd_4ns_9ns_9s_12_1_1_U122
       (.DI(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_22),
        .E(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .Q(select_ln24_4_reg_1191),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter1_reg(select_ln29_fu_571_p3),
        .ap_phi_mux_in_d_0_phi_fu_462_p4(ap_phi_mux_in_d_0_phi_fu_462_p4),
        .icmp_ln20_fu_547_p2(icmp_ln20_fu_547_p2),
        .\icmp_ln20_reg_1156_reg[0] (indvar_flatten20_reg_404_reg),
        .icmp_ln21_fu_565_p2(icmp_ln21_fu_565_p2),
        .\icmp_ln21_reg_1165_reg[0] (indvar_flatten_reg_426_reg),
        .in_d_0_reg_4580(in_d_0_reg_4580),
        .\in_d_reg_1202_reg[1] (network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18),
        .input_r_address0(input_r_address0),
        .\out_w_0_reg_437_reg[0] (\icmp_ln20_reg_1156_reg_n_5_[0] ),
        .p(out_h_0_reg_415_reg),
        .p_0(ap_CS_fsm_pp0_stage0),
        .p_i_32__0(out_w_0_reg_437),
        .\select_ln24_3_reg_1185_reg[3] ({\in_d_0_reg_458_reg_n_5_[3] ,\in_d_0_reg_458_reg_n_5_[2] ,\in_d_0_reg_458_reg_n_5_[1] ,\in_d_0_reg_458_reg_n_5_[0] }),
        .\select_ln24_3_reg_1185_reg[3]_0 (in_d_reg_1202),
        .\select_ln24_4_reg_1191_reg[1] (network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_23));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_381[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_568_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state9),
        .O(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_1129[0]),
        .Q(\out_d_0_reg_381_reg_n_5_[0] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_1129[1]),
        .Q(\out_d_0_reg_381_reg_n_5_[1] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_1129[2]),
        .Q(\out_d_0_reg_381_reg_n_5_[2] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_1129[3]),
        .Q(\out_d_0_reg_381_reg_n_5_[3] ),
        .R(out_d_0_reg_381));
  FDRE \out_d_0_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(out_d_reg_1129[4]),
        .Q(\out_d_0_reg_381_reg_n_5_[4] ),
        .R(out_d_0_reg_381));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1129[0]_i_1__0 
       (.I0(\out_d_0_reg_381_reg_n_5_[0] ),
        .O(out_d_fu_481_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_1129[1]_i_1__0 
       (.I0(\out_d_0_reg_381_reg_n_5_[0] ),
        .I1(\out_d_0_reg_381_reg_n_5_[1] ),
        .O(out_d_fu_481_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_1129[2]_i_1__0 
       (.I0(\out_d_0_reg_381_reg_n_5_[0] ),
        .I1(\out_d_0_reg_381_reg_n_5_[1] ),
        .I2(\out_d_0_reg_381_reg_n_5_[2] ),
        .O(out_d_fu_481_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_1129[3]_i_1__0 
       (.I0(\out_d_0_reg_381_reg_n_5_[1] ),
        .I1(\out_d_0_reg_381_reg_n_5_[0] ),
        .I2(\out_d_0_reg_381_reg_n_5_[2] ),
        .I3(\out_d_0_reg_381_reg_n_5_[3] ),
        .O(out_d_fu_481_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_1129[4]_i_1 
       (.I0(\out_d_0_reg_381_reg_n_5_[2] ),
        .I1(\out_d_0_reg_381_reg_n_5_[0] ),
        .I2(\out_d_0_reg_381_reg_n_5_[1] ),
        .I3(\out_d_0_reg_381_reg_n_5_[3] ),
        .I4(\out_d_0_reg_381_reg_n_5_[4] ),
        .O(out_d_fu_481_p2[4]));
  FDRE \out_d_reg_1129_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_481_p2[0]),
        .Q(out_d_reg_1129[0]),
        .R(1'b0));
  FDRE \out_d_reg_1129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_481_p2[1]),
        .Q(out_d_reg_1129[1]),
        .R(1'b0));
  FDRE \out_d_reg_1129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_481_p2[2]),
        .Q(out_d_reg_1129[2]),
        .R(1'b0));
  FDRE \out_d_reg_1129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_481_p2[3]),
        .Q(out_d_reg_1129[3]),
        .R(1'b0));
  FDRE \out_d_reg_1129_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_481_p2[4]),
        .Q(out_d_reg_1129[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_0_reg_415[0]_i_1__0 
       (.I0(out_h_0_reg_415_reg[0]),
        .O(\out_h_0_reg_415[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_0_reg_415[1]_i_1__0 
       (.I0(out_h_0_reg_415_reg[0]),
        .I1(out_h_0_reg_415_reg[1]),
        .O(out_h_fu_559_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_0_reg_415[2]_i_1__0 
       (.I0(out_h_0_reg_415_reg[0]),
        .I1(out_h_0_reg_415_reg[1]),
        .I2(out_h_0_reg_415_reg[2]),
        .O(out_h_fu_559_p2[2]));
  LUT4 #(
    .INIT(16'h2000)) 
    \out_h_0_reg_415[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln20_fu_547_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln21_fu_565_p2),
        .O(out_h_0_reg_415));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_0_reg_415[3]_i_2__0 
       (.I0(out_h_0_reg_415_reg[1]),
        .I1(out_h_0_reg_415_reg[0]),
        .I2(out_h_0_reg_415_reg[2]),
        .I3(out_h_0_reg_415_reg[3]),
        .O(out_h_fu_559_p2[3]));
  FDRE \out_h_0_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_415),
        .D(\out_h_0_reg_415[0]_i_1__0_n_5 ),
        .Q(out_h_0_reg_415_reg[0]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_415),
        .D(out_h_fu_559_p2[1]),
        .Q(out_h_0_reg_415_reg[1]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_415),
        .D(out_h_fu_559_p2[2]),
        .Q(out_h_0_reg_415_reg[2]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_h_0_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_415),
        .D(out_h_fu_559_p2[3]),
        .Q(out_h_0_reg_415_reg[3]),
        .R(indvar_flatten20_reg_404));
  FDRE \out_w_0_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(select_ln24_4_reg_1191[0]),
        .Q(out_w_0_reg_437[0]),
        .R(in_d_0_reg_458));
  FDRE \out_w_0_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(select_ln24_4_reg_1191[1]),
        .Q(out_w_0_reg_437[1]),
        .R(in_d_0_reg_458));
  FDRE \out_w_0_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(select_ln24_4_reg_1191[2]),
        .Q(out_w_0_reg_437[2]),
        .R(in_d_0_reg_458));
  FDRE \out_w_0_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_4580),
        .D(select_ln24_4_reg_1191[3]),
        .Q(out_w_0_reg_437[3]),
        .R(in_d_0_reg_458));
  FDRE \phi_mul_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[10]),
        .Q(phi_mul_reg_392[10]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[11]),
        .Q(phi_mul_reg_392[11]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[1]),
        .Q(phi_mul_reg_392[1]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[2]),
        .Q(phi_mul_reg_392[2]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[3]),
        .Q(phi_mul_reg_392[3]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[4]),
        .Q(phi_mul_reg_392[4]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[5]),
        .Q(phi_mul_reg_392[5]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[6]),
        .Q(phi_mul_reg_392[6]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[7]),
        .Q(phi_mul_reg_392[7]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[8]),
        .Q(phi_mul_reg_392[8]),
        .R(out_d_0_reg_381));
  FDRE \phi_mul_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln19_reg_1121[9]),
        .Q(phi_mul_reg_392[9]),
        .R(out_d_0_reg_381));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_0_i_115__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ram_reg_0_i_66__0),
        .I3(ram_reg_0_i_66__0_0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ram_reg_0_i_66__0_1),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h04AE15BF04AE04AE)) 
    ram_reg_0_i_153
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(grp_pointwise_conv2d_fix_3_fu_568_output_r_address0[11]),
        .I3(ram_reg_0),
        .I4(ram_reg_0_0),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[23] ));
  CARRY4 ram_reg_0_i_239
       (.CI(1'b0),
        .CO({ram_reg_0_i_239_n_5,ram_reg_0_i_239_n_6,ram_reg_0_i_239_n_7,ram_reg_0_i_239_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_6_fu_1055_p1[3:0]),
        .O(trunc_ln33_fu_1073_p1[3:0]),
        .S({ram_reg_0_i_402_n_5,ram_reg_0_i_403_n_5,ram_reg_0_i_404_n_5,ram_reg_0_i_405_n_5}));
  CARRY4 ram_reg_0_i_240
       (.CI(ram_reg_4_i_8_n_5),
        .CO({NLW_ram_reg_0_i_240_CO_UNCONNECTED[3],ram_reg_0_i_240_n_6,ram_reg_0_i_240_n_7,ram_reg_0_i_240_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln29_6_fu_1055_p1[14:12]}),
        .O(trunc_ln33_fu_1073_p1[15:12]),
        .S({ram_reg_0_i_406_n_5,ram_reg_0_i_407_n_5,ram_reg_0_i_408_n_5,ram_reg_0_i_409_n_5}));
  LUT5 #(
    .INIT(32'h04000000)) 
    ram_reg_0_i_246
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(icmp_ln24_2_reg_1233),
        .I4(output_r_ce0),
        .O(\ap_CS_fsm_reg[7] ));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_402
       (.I0(sext_ln29_6_fu_1055_p1[3]),
        .I1(buffer_0_reg_448[3]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[3]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_402_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_403
       (.I0(sext_ln29_6_fu_1055_p1[2]),
        .I1(buffer_0_reg_448[2]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[2]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_403_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_404
       (.I0(sext_ln29_6_fu_1055_p1[1]),
        .I1(buffer_0_reg_448[1]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[1]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_404_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_405
       (.I0(sext_ln29_6_fu_1055_p1[0]),
        .I1(buffer_0_reg_448[0]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[0]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_405_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_406
       (.I0(sext_ln29_6_fu_1055_p1[15]),
        .I1(buffer_0_reg_448[15]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[13]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_406_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_407
       (.I0(sext_ln29_6_fu_1055_p1[14]),
        .I1(buffer_0_reg_448[14]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[13]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_407_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_408
       (.I0(sext_ln29_6_fu_1055_p1[13]),
        .I1(buffer_0_reg_448[13]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[13]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_408_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_409
       (.I0(sext_ln29_6_fu_1055_p1[12]),
        .I1(buffer_0_reg_448[12]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[12]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_0_i_409_n_5));
  LUT6 #(
    .INIT(64'h04AE15BF04AE04AE)) 
    ram_reg_0_i_44
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(grp_pointwise_conv2d_fix_3_fu_568_output_r_address0[13]),
        .I3(ram_reg_0),
        .I4(ram_reg_0_0),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[23]_0 ));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_17
       (.I0(sext_ln29_6_fu_1055_p1[7]),
        .I1(buffer_0_reg_448[7]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[7]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_2_i_17_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_18
       (.I0(sext_ln29_6_fu_1055_p1[6]),
        .I1(buffer_0_reg_448[6]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[6]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_2_i_18_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_19
       (.I0(sext_ln29_6_fu_1055_p1[5]),
        .I1(buffer_0_reg_448[5]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[5]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_2_i_19_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_2_i_20
       (.I0(sext_ln29_6_fu_1055_p1[4]),
        .I1(buffer_0_reg_448[4]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[4]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_2_i_20_n_5));
  CARRY4 ram_reg_2_i_9
       (.CI(ram_reg_0_i_239_n_5),
        .CO({ram_reg_2_i_9_n_5,ram_reg_2_i_9_n_6,ram_reg_2_i_9_n_7,ram_reg_2_i_9_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_6_fu_1055_p1[7:4]),
        .O(trunc_ln33_fu_1073_p1[7:4]),
        .S({ram_reg_2_i_17_n_5,ram_reg_2_i_18_n_5,ram_reg_2_i_19_n_5,ram_reg_2_i_20_n_5}));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_16
       (.I0(sext_ln29_6_fu_1055_p1[11]),
        .I1(buffer_0_reg_448[11]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[11]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_4_i_16_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_17
       (.I0(sext_ln29_6_fu_1055_p1[10]),
        .I1(buffer_0_reg_448[10]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[10]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_4_i_17_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_18
       (.I0(sext_ln29_6_fu_1055_p1[9]),
        .I1(buffer_0_reg_448[9]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[9]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_4_i_18_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_4_i_19
       (.I0(sext_ln29_6_fu_1055_p1[8]),
        .I1(buffer_0_reg_448[8]),
        .I2(icmp_ln21_reg_1165_pp0_iter3_reg),
        .I3(sext_ln29_reg_1144[8]),
        .I4(and_ln29_reg_1175_pp0_iter3_reg),
        .O(ram_reg_4_i_19_n_5));
  CARRY4 ram_reg_4_i_8
       (.CI(ram_reg_2_i_9_n_5),
        .CO({ram_reg_4_i_8_n_5,ram_reg_4_i_8_n_6,ram_reg_4_i_8_n_7,ram_reg_4_i_8_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_6_fu_1055_p1[11:8]),
        .O(trunc_ln33_fu_1073_p1[11:8]),
        .S({ram_reg_4_i_16_n_5,ram_reg_4_i_17_n_5,ram_reg_4_i_18_n_5,ram_reg_4_i_19_n_5}));
  LUT4 #(
    .INIT(16'h2220)) 
    \select_ln24_3_reg_1185[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln20_fu_547_p2),
        .I2(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18),
        .I3(icmp_ln21_fu_565_p2),
        .O(\select_ln24_3_reg_1185[3]_i_1_n_5 ));
  FDRE \select_ln24_3_reg_1185_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_3_reg_1185[0]),
        .Q(select_ln24_3_reg_1185_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln24_3_reg_1185_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_3_reg_1185[1]),
        .Q(select_ln24_3_reg_1185_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln24_3_reg_1185_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_3_reg_1185[2]),
        .Q(select_ln24_3_reg_1185_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln24_3_reg_1185_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_3_reg_1185[3]),
        .Q(select_ln24_3_reg_1185_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln24_3_reg_1185_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(ap_phi_mux_in_d_0_phi_fu_462_p4[0]),
        .Q(select_ln24_3_reg_1185[0]),
        .R(\select_ln24_3_reg_1185[3]_i_1_n_5 ));
  FDRE \select_ln24_3_reg_1185_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(ap_phi_mux_in_d_0_phi_fu_462_p4[1]),
        .Q(select_ln24_3_reg_1185[1]),
        .R(\select_ln24_3_reg_1185[3]_i_1_n_5 ));
  FDRE \select_ln24_3_reg_1185_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(ap_phi_mux_in_d_0_phi_fu_462_p4[2]),
        .Q(select_ln24_3_reg_1185[2]),
        .R(\select_ln24_3_reg_1185[3]_i_1_n_5 ));
  FDRE \select_ln24_3_reg_1185_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(ap_phi_mux_in_d_0_phi_fu_462_p4[3]),
        .Q(select_ln24_3_reg_1185[3]),
        .R(\select_ln24_3_reg_1185[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFF1B00E4)) 
    \select_ln24_4_reg_1191[0]_i_1 
       (.I0(in_d_0_reg_4580),
        .I1(out_w_0_reg_437[0]),
        .I2(select_ln24_4_reg_1191[0]),
        .I3(icmp_ln21_fu_565_p2),
        .I4(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18),
        .O(select_ln24_4_fu_671_p3[0]));
  LUT6 #(
    .INIT(64'hAAAA569A0000FC30)) 
    \select_ln24_4_reg_1191[1]_i_1 
       (.I0(select_ln29_fu_571_p3),
        .I1(in_d_0_reg_4580),
        .I2(out_w_0_reg_437[1]),
        .I3(select_ln24_4_reg_1191[1]),
        .I4(icmp_ln21_fu_565_p2),
        .I5(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18),
        .O(select_ln24_4_fu_671_p3[1]));
  LUT6 #(
    .INIT(64'hAAAA569A0000FC30)) 
    \select_ln24_4_reg_1191[2]_i_1 
       (.I0(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_23),
        .I1(in_d_0_reg_4580),
        .I2(out_w_0_reg_437[2]),
        .I3(select_ln24_4_reg_1191[2]),
        .I4(icmp_ln21_fu_565_p2),
        .I5(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18),
        .O(select_ln24_4_fu_671_p3[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEBA)) 
    \select_ln24_4_reg_1191[3]_i_1 
       (.I0(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_22),
        .I1(in_d_0_reg_4580),
        .I2(out_w_0_reg_437[3]),
        .I3(select_ln24_4_reg_1191[3]),
        .I4(icmp_ln21_fu_565_p2),
        .I5(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_18),
        .O(select_ln24_4_fu_671_p3[3]));
  FDRE \select_ln24_4_reg_1191_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_4_reg_1191[0]),
        .Q(select_ln24_4_reg_1191_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_4_reg_1191[1]),
        .Q(select_ln24_4_reg_1191_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_4_reg_1191[2]),
        .Q(select_ln24_4_reg_1191_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln24_4_reg_1191[3]),
        .Q(select_ln24_4_reg_1191_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_4_reg_1191_pp0_iter1_reg[0]),
        .Q(select_ln24_4_reg_1191_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_4_reg_1191_pp0_iter1_reg[1]),
        .Q(select_ln24_4_reg_1191_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_4_reg_1191_pp0_iter1_reg[2]),
        .Q(select_ln24_4_reg_1191_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln24_4_reg_1191_pp0_iter1_reg[3]),
        .Q(select_ln24_4_reg_1191_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_4_fu_671_p3[0]),
        .Q(select_ln24_4_reg_1191[0]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_4_fu_671_p3[1]),
        .Q(select_ln24_4_reg_1191[1]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_4_fu_671_p3[2]),
        .Q(select_ln24_4_reg_1191[2]),
        .R(1'b0));
  FDRE \select_ln24_4_reg_1191_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten20_reg_4040),
        .D(select_ln24_4_fu_671_p3[3]),
        .Q(select_ln24_4_reg_1191[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln29_4_reg_1170[1]_i_1 
       (.I0(out_h_0_reg_415_reg[0]),
        .I1(icmp_ln21_fu_565_p2),
        .O(select_ln29_4_fu_609_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h36)) 
    \select_ln29_4_reg_1170[2]_i_1 
       (.I0(out_h_0_reg_415_reg[0]),
        .I1(out_h_0_reg_415_reg[1]),
        .I2(icmp_ln21_fu_565_p2),
        .O(select_ln29_4_fu_609_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0F1E)) 
    \select_ln29_4_reg_1170[3]_i_1 
       (.I0(out_h_0_reg_415_reg[0]),
        .I1(out_h_0_reg_415_reg[1]),
        .I2(out_h_0_reg_415_reg[2]),
        .I3(icmp_ln21_fu_565_p2),
        .O(select_ln29_4_fu_609_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h0FF0F01E)) 
    \select_ln29_4_reg_1170[4]_i_1 
       (.I0(out_h_0_reg_415_reg[2]),
        .I1(out_h_0_reg_415_reg[1]),
        .I2(out_h_0_reg_415_reg[3]),
        .I3(out_h_0_reg_415_reg[0]),
        .I4(icmp_ln21_fu_565_p2),
        .O(select_ln29_4_fu_609_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h4F300CF2)) 
    \select_ln29_4_reg_1170[5]_i_1 
       (.I0(out_h_0_reg_415_reg[2]),
        .I1(out_h_0_reg_415_reg[0]),
        .I2(out_h_0_reg_415_reg[3]),
        .I3(out_h_0_reg_415_reg[1]),
        .I4(icmp_ln21_fu_565_p2),
        .O(select_ln29_4_fu_609_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h7B04BA44)) 
    \select_ln29_4_reg_1170[6]_i_1 
       (.I0(out_h_0_reg_415_reg[1]),
        .I1(out_h_0_reg_415_reg[3]),
        .I2(out_h_0_reg_415_reg[0]),
        .I3(out_h_0_reg_415_reg[2]),
        .I4(icmp_ln21_fu_565_p2),
        .O(select_ln29_4_fu_609_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h7E00FA00)) 
    \select_ln29_4_reg_1170[7]_i_1 
       (.I0(out_h_0_reg_415_reg[2]),
        .I1(out_h_0_reg_415_reg[0]),
        .I2(out_h_0_reg_415_reg[1]),
        .I3(out_h_0_reg_415_reg[3]),
        .I4(icmp_ln21_fu_565_p2),
        .O(select_ln29_4_fu_609_p3[7]));
  FDRE \select_ln29_4_reg_1170_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln29_4_reg_1170_reg_n_5_[1] ),
        .Q(select_ln29_4_reg_1170_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln29_4_reg_1170_reg_n_5_[2] ),
        .Q(select_ln29_4_reg_1170_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln29_4_reg_1170_reg_n_5_[3] ),
        .Q(select_ln29_4_reg_1170_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln29_4_reg_1170_reg_n_5_[4] ),
        .Q(select_ln29_4_reg_1170_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln29_4_reg_1170_reg_n_5_[5] ),
        .Q(select_ln29_4_reg_1170_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln29_4_reg_1170_reg_n_5_[6] ),
        .Q(select_ln29_4_reg_1170_pp0_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\select_ln29_4_reg_1170_reg_n_5_[7] ),
        .Q(select_ln29_4_reg_1170_pp0_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_4_reg_1170_pp0_iter1_reg_reg[0]),
        .Q(sext_ln29_4_fu_1001_p1[1]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_4_reg_1170_pp0_iter1_reg_reg[1]),
        .Q(sext_ln29_4_fu_1001_p1[2]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_4_reg_1170_pp0_iter1_reg_reg[2]),
        .Q(sext_ln29_4_fu_1001_p1[3]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_4_reg_1170_pp0_iter1_reg_reg[3]),
        .Q(sext_ln29_4_fu_1001_p1[4]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_4_reg_1170_pp0_iter1_reg_reg[4]),
        .Q(sext_ln29_4_fu_1001_p1[5]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_4_reg_1170_pp0_iter1_reg_reg[5]),
        .Q(sext_ln29_4_fu_1001_p1[6]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_4_reg_1170_pp0_iter1_reg_reg[6]),
        .Q(sext_ln29_4_fu_1001_p1[7]),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(select_ln29_4_fu_609_p3[1]),
        .Q(\select_ln29_4_reg_1170_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(select_ln29_4_fu_609_p3[2]),
        .Q(\select_ln29_4_reg_1170_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(select_ln29_4_fu_609_p3[3]),
        .Q(\select_ln29_4_reg_1170_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_reg[4] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(select_ln29_4_fu_609_p3[4]),
        .Q(\select_ln29_4_reg_1170_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_reg[5] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(select_ln29_4_fu_609_p3[5]),
        .Q(\select_ln29_4_reg_1170_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_reg[6] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(select_ln29_4_fu_609_p3[6]),
        .Q(\select_ln29_4_reg_1170_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \select_ln29_4_reg_1170_reg[7] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U122_n_17),
        .D(select_ln29_4_fu_609_p3[7]),
        .Q(\select_ln29_4_reg_1170_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[0]),
        .Q(sext_ln29_reg_1144[0]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[10]),
        .Q(sext_ln29_reg_1144[10]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[11]),
        .Q(sext_ln29_reg_1144[11]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[12]),
        .Q(sext_ln29_reg_1144[12]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[13]),
        .Q(sext_ln29_reg_1144[13]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[1]),
        .Q(sext_ln29_reg_1144[1]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[2]),
        .Q(sext_ln29_reg_1144[2]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[3]),
        .Q(sext_ln29_reg_1144[3]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[4]),
        .Q(sext_ln29_reg_1144[4]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[5]),
        .Q(sext_ln29_reg_1144[5]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[6]),
        .Q(sext_ln29_reg_1144[6]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[7]),
        .Q(sext_ln29_reg_1144[7]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[8]),
        .Q(sext_ln29_reg_1144[8]),
        .R(1'b0));
  FDRE \sext_ln29_reg_1144_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(SeparableConv2D_3_b_s_q0[9]),
        .Q(sext_ln29_reg_1144[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_1151_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln29_reg_1139[0]),
        .Q(shl_ln_reg_1151[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_1151_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln29_reg_1139[1]),
        .Q(shl_ln_reg_1151[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_1151_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln29_reg_1139[2]),
        .Q(shl_ln_reg_1151[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1151_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln29_reg_1139[3]),
        .Q(shl_ln_reg_1151[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \trunc_ln29_reg_1139[3]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_381_reg_n_5_[1] ),
        .I2(\out_d_0_reg_381_reg_n_5_[0] ),
        .I3(\out_d_0_reg_381_reg_n_5_[4] ),
        .I4(\out_d_0_reg_381_reg_n_5_[2] ),
        .I5(\out_d_0_reg_381_reg_n_5_[3] ),
        .O(trunc_ln29_reg_11390));
  FDRE \trunc_ln29_reg_1139_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln29_reg_11390),
        .D(\out_d_0_reg_381_reg_n_5_[0] ),
        .Q(trunc_ln29_reg_1139[0]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1139_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln29_reg_11390),
        .D(\out_d_0_reg_381_reg_n_5_[1] ),
        .Q(trunc_ln29_reg_1139[1]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1139_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln29_reg_11390),
        .D(\out_d_0_reg_381_reg_n_5_[2] ),
        .Q(trunc_ln29_reg_1139[2]),
        .R(1'b0));
  FDRE \trunc_ln29_reg_1139_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln29_reg_11390),
        .D(\out_d_0_reg_381_reg_n_5_[3] ),
        .Q(trunc_ln29_reg_1139[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3_SeparableConv2D_3_b_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
   (\q0_reg[13] ,
    out,
    Q,
    \q0_reg[0] ,
    ap_clk,
    DI,
    \buffer_0_reg_448_reg[7] ,
    \buffer_0_reg_448_reg[11] ,
    \buffer_0_reg_448_reg[15] ,
    icmp_ln20_reg_1156_pp0_iter3_reg,
    output_r_ce0,
    P,
    select_ln24_fu_1040_p3);
  output [13:0]\q0_reg[13] ;
  output [15:0]out;
  input [3:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;
  input [3:0]DI;
  input [3:0]\buffer_0_reg_448_reg[7] ;
  input [3:0]\buffer_0_reg_448_reg[11] ;
  input [2:0]\buffer_0_reg_448_reg[15] ;
  input icmp_ln20_reg_1156_pp0_iter3_reg;
  input output_r_ce0;
  input [15:0]P;
  input [0:0]select_ln24_fu_1040_p3;

  wire [3:0]DI;
  wire [15:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire [3:0]\buffer_0_reg_448_reg[11] ;
  wire [2:0]\buffer_0_reg_448_reg[15] ;
  wire [3:0]\buffer_0_reg_448_reg[7] ;
  wire icmp_ln20_reg_1156_pp0_iter3_reg;
  wire [15:0]out;
  wire output_r_ce0;
  wire [0:0]\q0_reg[0] ;
  wire [13:0]\q0_reg[13] ;
  wire [0:0]select_ln24_fu_1040_p3;

  design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom_U
       (.DI(DI),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\buffer_0_reg_448_reg[11] (\buffer_0_reg_448_reg[11] ),
        .\buffer_0_reg_448_reg[15] (\buffer_0_reg_448_reg[15] ),
        .\buffer_0_reg_448_reg[7] (\buffer_0_reg_448_reg[7] ),
        .icmp_ln20_reg_1156_pp0_iter3_reg(icmp_ln20_reg_1156_pp0_iter3_reg),
        .out(out),
        .output_r_ce0(output_r_ce0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .select_ln24_fu_1040_p3(select_ln24_fu_1040_p3));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom
   (\q0_reg[13]_0 ,
    out,
    Q,
    \q0_reg[0]_0 ,
    ap_clk,
    DI,
    \buffer_0_reg_448_reg[7] ,
    \buffer_0_reg_448_reg[11] ,
    \buffer_0_reg_448_reg[15] ,
    icmp_ln20_reg_1156_pp0_iter3_reg,
    output_r_ce0,
    P,
    select_ln24_fu_1040_p3);
  output [13:0]\q0_reg[13]_0 ;
  output [15:0]out;
  input [3:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;
  input [3:0]DI;
  input [3:0]\buffer_0_reg_448_reg[7] ;
  input [3:0]\buffer_0_reg_448_reg[11] ;
  input [2:0]\buffer_0_reg_448_reg[15] ;
  input icmp_ln20_reg_1156_pp0_iter3_reg;
  input output_r_ce0;
  input [15:0]P;
  input [0:0]select_ln24_fu_1040_p3;

  wire [3:0]DI;
  wire [15:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire \buffer_0_reg_448[11]_i_6__0_n_5 ;
  wire \buffer_0_reg_448[11]_i_7__0_n_5 ;
  wire \buffer_0_reg_448[11]_i_8__0_n_5 ;
  wire \buffer_0_reg_448[11]_i_9__0_n_5 ;
  wire \buffer_0_reg_448[15]_i_6__0_n_5 ;
  wire \buffer_0_reg_448[15]_i_7__0_n_5 ;
  wire \buffer_0_reg_448[15]_i_8__0_n_5 ;
  wire \buffer_0_reg_448[15]_i_9__0_n_5 ;
  wire \buffer_0_reg_448[3]_i_6__0_n_5 ;
  wire \buffer_0_reg_448[3]_i_7__0_n_5 ;
  wire \buffer_0_reg_448[3]_i_8__0_n_5 ;
  wire \buffer_0_reg_448[3]_i_9__0_n_5 ;
  wire \buffer_0_reg_448[7]_i_6__0_n_5 ;
  wire \buffer_0_reg_448[7]_i_7__0_n_5 ;
  wire \buffer_0_reg_448[7]_i_8__0_n_5 ;
  wire \buffer_0_reg_448[7]_i_9__0_n_5 ;
  wire [3:0]\buffer_0_reg_448_reg[11] ;
  wire \buffer_0_reg_448_reg[11]_i_1__0_n_5 ;
  wire \buffer_0_reg_448_reg[11]_i_1__0_n_6 ;
  wire \buffer_0_reg_448_reg[11]_i_1__0_n_7 ;
  wire \buffer_0_reg_448_reg[11]_i_1__0_n_8 ;
  wire [2:0]\buffer_0_reg_448_reg[15] ;
  wire \buffer_0_reg_448_reg[15]_i_2__0_n_6 ;
  wire \buffer_0_reg_448_reg[15]_i_2__0_n_7 ;
  wire \buffer_0_reg_448_reg[15]_i_2__0_n_8 ;
  wire \buffer_0_reg_448_reg[3]_i_1__0_n_5 ;
  wire \buffer_0_reg_448_reg[3]_i_1__0_n_6 ;
  wire \buffer_0_reg_448_reg[3]_i_1__0_n_7 ;
  wire \buffer_0_reg_448_reg[3]_i_1__0_n_8 ;
  wire [3:0]\buffer_0_reg_448_reg[7] ;
  wire \buffer_0_reg_448_reg[7]_i_1__0_n_5 ;
  wire \buffer_0_reg_448_reg[7]_i_1__0_n_6 ;
  wire \buffer_0_reg_448_reg[7]_i_1__0_n_7 ;
  wire \buffer_0_reg_448_reg[7]_i_1__0_n_8 ;
  wire icmp_ln20_reg_1156_pp0_iter3_reg;
  wire [15:0]out;
  wire output_r_ce0;
  wire [13:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [13:0]\q0_reg[13]_0 ;
  wire [0:0]select_ln24_fu_1040_p3;
  wire [3:3]\NLW_buffer_0_reg_448_reg[15]_i_2__0_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[11]_i_6__0 
       (.I0(\buffer_0_reg_448_reg[11] [3]),
        .I1(\q0_reg[13]_0 [11]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[11]),
        .O(\buffer_0_reg_448[11]_i_6__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[11]_i_7__0 
       (.I0(\buffer_0_reg_448_reg[11] [2]),
        .I1(\q0_reg[13]_0 [10]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[10]),
        .O(\buffer_0_reg_448[11]_i_7__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[11]_i_8__0 
       (.I0(\buffer_0_reg_448_reg[11] [1]),
        .I1(\q0_reg[13]_0 [9]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[9]),
        .O(\buffer_0_reg_448[11]_i_8__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[11]_i_9__0 
       (.I0(\buffer_0_reg_448_reg[11] [0]),
        .I1(\q0_reg[13]_0 [8]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[8]),
        .O(\buffer_0_reg_448[11]_i_9__0_n_5 ));
  LUT5 #(
    .INIT(32'hC5CCCACC)) 
    \buffer_0_reg_448[15]_i_6__0 
       (.I0(select_ln24_fu_1040_p3),
        .I1(\q0_reg[13]_0 [13]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[15]),
        .O(\buffer_0_reg_448[15]_i_6__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[15]_i_7__0 
       (.I0(\buffer_0_reg_448_reg[15] [2]),
        .I1(\q0_reg[13]_0 [13]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[14]),
        .O(\buffer_0_reg_448[15]_i_7__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[15]_i_8__0 
       (.I0(\buffer_0_reg_448_reg[15] [1]),
        .I1(\q0_reg[13]_0 [13]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[13]),
        .O(\buffer_0_reg_448[15]_i_8__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[15]_i_9__0 
       (.I0(\buffer_0_reg_448_reg[15] [0]),
        .I1(\q0_reg[13]_0 [12]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[12]),
        .O(\buffer_0_reg_448[15]_i_9__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[3]_i_6__0 
       (.I0(DI[3]),
        .I1(\q0_reg[13]_0 [3]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[3]),
        .O(\buffer_0_reg_448[3]_i_6__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[3]_i_7__0 
       (.I0(DI[2]),
        .I1(\q0_reg[13]_0 [2]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[2]),
        .O(\buffer_0_reg_448[3]_i_7__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[3]_i_8__0 
       (.I0(DI[1]),
        .I1(\q0_reg[13]_0 [1]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[1]),
        .O(\buffer_0_reg_448[3]_i_8__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[3]_i_9__0 
       (.I0(DI[0]),
        .I1(\q0_reg[13]_0 [0]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[0]),
        .O(\buffer_0_reg_448[3]_i_9__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[7]_i_6__0 
       (.I0(\buffer_0_reg_448_reg[7] [3]),
        .I1(\q0_reg[13]_0 [7]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[7]),
        .O(\buffer_0_reg_448[7]_i_6__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[7]_i_7__0 
       (.I0(\buffer_0_reg_448_reg[7] [2]),
        .I1(\q0_reg[13]_0 [6]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[6]),
        .O(\buffer_0_reg_448[7]_i_7__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[7]_i_8__0 
       (.I0(\buffer_0_reg_448_reg[7] [1]),
        .I1(\q0_reg[13]_0 [5]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[5]),
        .O(\buffer_0_reg_448[7]_i_8__0_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \buffer_0_reg_448[7]_i_9__0 
       (.I0(\buffer_0_reg_448_reg[7] [0]),
        .I1(\q0_reg[13]_0 [4]),
        .I2(icmp_ln20_reg_1156_pp0_iter3_reg),
        .I3(output_r_ce0),
        .I4(P[4]),
        .O(\buffer_0_reg_448[7]_i_9__0_n_5 ));
  CARRY4 \buffer_0_reg_448_reg[11]_i_1__0 
       (.CI(\buffer_0_reg_448_reg[7]_i_1__0_n_5 ),
        .CO({\buffer_0_reg_448_reg[11]_i_1__0_n_5 ,\buffer_0_reg_448_reg[11]_i_1__0_n_6 ,\buffer_0_reg_448_reg[11]_i_1__0_n_7 ,\buffer_0_reg_448_reg[11]_i_1__0_n_8 }),
        .CYINIT(1'b0),
        .DI(\buffer_0_reg_448_reg[11] ),
        .O(out[11:8]),
        .S({\buffer_0_reg_448[11]_i_6__0_n_5 ,\buffer_0_reg_448[11]_i_7__0_n_5 ,\buffer_0_reg_448[11]_i_8__0_n_5 ,\buffer_0_reg_448[11]_i_9__0_n_5 }));
  CARRY4 \buffer_0_reg_448_reg[15]_i_2__0 
       (.CI(\buffer_0_reg_448_reg[11]_i_1__0_n_5 ),
        .CO({\NLW_buffer_0_reg_448_reg[15]_i_2__0_CO_UNCONNECTED [3],\buffer_0_reg_448_reg[15]_i_2__0_n_6 ,\buffer_0_reg_448_reg[15]_i_2__0_n_7 ,\buffer_0_reg_448_reg[15]_i_2__0_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_0_reg_448_reg[15] }),
        .O(out[15:12]),
        .S({\buffer_0_reg_448[15]_i_6__0_n_5 ,\buffer_0_reg_448[15]_i_7__0_n_5 ,\buffer_0_reg_448[15]_i_8__0_n_5 ,\buffer_0_reg_448[15]_i_9__0_n_5 }));
  CARRY4 \buffer_0_reg_448_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\buffer_0_reg_448_reg[3]_i_1__0_n_5 ,\buffer_0_reg_448_reg[3]_i_1__0_n_6 ,\buffer_0_reg_448_reg[3]_i_1__0_n_7 ,\buffer_0_reg_448_reg[3]_i_1__0_n_8 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(out[3:0]),
        .S({\buffer_0_reg_448[3]_i_6__0_n_5 ,\buffer_0_reg_448[3]_i_7__0_n_5 ,\buffer_0_reg_448[3]_i_8__0_n_5 ,\buffer_0_reg_448[3]_i_9__0_n_5 }));
  CARRY4 \buffer_0_reg_448_reg[7]_i_1__0 
       (.CI(\buffer_0_reg_448_reg[3]_i_1__0_n_5 ),
        .CO({\buffer_0_reg_448_reg[7]_i_1__0_n_5 ,\buffer_0_reg_448_reg[7]_i_1__0_n_6 ,\buffer_0_reg_448_reg[7]_i_1__0_n_7 ,\buffer_0_reg_448_reg[7]_i_1__0_n_8 }),
        .CYINIT(1'b0),
        .DI(\buffer_0_reg_448_reg[7] ),
        .O(out[7:4]),
        .S({\buffer_0_reg_448[7]_i_6__0_n_5 ,\buffer_0_reg_448[7]_i_7__0_n_5 ,\buffer_0_reg_448[7]_i_8__0_n_5 ,\buffer_0_reg_448[7]_i_9__0_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h2742)) 
    \q0[0]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0074)) 
    \q0[10]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h8074)) 
    \q0[11]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h8636)) 
    \q0[12]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h843E)) 
    \q0[13]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hC5B1)) 
    \q0[1]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h04C7)) 
    \q0[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h08C7)) 
    \q0[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h34C4)) 
    \q0[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h8682)) 
    \q0[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h84F8)) 
    \q0[6]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h462E)) 
    \q0[7]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h415C)) 
    \q0[8]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0436)) 
    \q0[9]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[12]),
        .Q(\q0_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[13]),
        .Q(\q0_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[13]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_4" *) 
module design_1_network_0_0_pointwise_conv2d_fix_4
   (ap_enable_reg_pp0_iter5_reg_0,
    output_r_ce0,
    ram_reg_7,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    \add_ln34_1_reg_820_reg[0]_0 ,
    output_r_address0,
    \add_ln34_1_reg_820_reg[1]_0 ,
    \add_ln34_1_reg_820_reg[2]_0 ,
    \add_ln34_1_reg_820_reg[3]_0 ,
    \add_ln34_1_reg_820_reg[4]_0 ,
    \add_ln34_1_reg_820_reg[5]_0 ,
    \add_ln34_1_reg_820_reg[6]_0 ,
    \add_ln34_1_reg_820_reg[7]_0 ,
    \add_ln34_1_reg_820_reg[8]_0 ,
    \add_ln34_1_reg_820_reg[9]_0 ,
    SR,
    D,
    ap_enable_reg_pp1_iter0_reg,
    ADDRARDADDR,
    input_r_address0,
    \add_ln34_1_reg_820_reg[10]_0 ,
    input_r_ce0,
    \ap_CS_fsm_reg[2]_0 ,
    ap_clk,
    MemBank_B_address010_out,
    Q,
    grp_padding2d_fix16_fu_515_output_r_we0,
    ap_phi_mux_o_count_3_phi_fu_303_p429_out,
    q0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg,
    E,
    ap_enable_reg_pp1_iter0,
    icmp_ln177_fu_665_p2,
    ap_rst_n,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    SS);
  output ap_enable_reg_pp0_iter5_reg_0;
  output output_r_ce0;
  output ram_reg_7;
  output ram_reg_6;
  output ram_reg_6_0;
  output ram_reg_5;
  output ram_reg_5_0;
  output ram_reg_4;
  output ram_reg_4_0;
  output ram_reg_3;
  output ram_reg_3_0;
  output ram_reg_2;
  output ram_reg_2_0;
  output ram_reg_1;
  output ram_reg_1_0;
  output ram_reg_0;
  output ram_reg_0_0;
  output \add_ln34_1_reg_820_reg[0]_0 ;
  output [0:0]output_r_address0;
  output \add_ln34_1_reg_820_reg[1]_0 ;
  output \add_ln34_1_reg_820_reg[2]_0 ;
  output \add_ln34_1_reg_820_reg[3]_0 ;
  output \add_ln34_1_reg_820_reg[4]_0 ;
  output \add_ln34_1_reg_820_reg[5]_0 ;
  output \add_ln34_1_reg_820_reg[6]_0 ;
  output \add_ln34_1_reg_820_reg[7]_0 ;
  output \add_ln34_1_reg_820_reg[8]_0 ;
  output \add_ln34_1_reg_820_reg[9]_0 ;
  output [0:0]SR;
  output [1:0]D;
  output ap_enable_reg_pp1_iter0_reg;
  output [1:0]ADDRARDADDR;
  output [11:0]input_r_address0;
  output \add_ln34_1_reg_820_reg[10]_0 ;
  output input_r_ce0;
  output \ap_CS_fsm_reg[2]_0 ;
  input ap_clk;
  input MemBank_B_address010_out;
  input [3:0]Q;
  input grp_padding2d_fix16_fu_515_output_r_we0;
  input ap_phi_mux_o_count_3_phi_fu_303_p429_out;
  input [15:0]q0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg;
  input [0:0]E;
  input ap_enable_reg_pp1_iter0;
  input icmp_ln177_fu_665_p2;
  input ap_rst_n;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input [0:0]SS;

  wire [1:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire MemBank_B_address010_out;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [9:1]add_ln21_fu_502_p2;
  wire [9:3]add_ln29_2_fu_531_p2;
  wire [10:1]add_ln29_fu_290_p2;
  wire [10:0]add_ln29_reg_728;
  wire add_ln29_reg_7280;
  wire \add_ln29_reg_728[10]_i_3_n_5 ;
  wire \add_ln29_reg_728[4]_i_2_n_5 ;
  wire \add_ln29_reg_728[4]_i_3_n_5 ;
  wire \add_ln29_reg_728[4]_i_4_n_5 ;
  wire \add_ln29_reg_728[8]_i_2_n_5 ;
  wire \add_ln29_reg_728[8]_i_3_n_5 ;
  wire \add_ln29_reg_728[8]_i_4_n_5 ;
  wire \add_ln29_reg_728_reg[4]_i_1_n_5 ;
  wire \add_ln29_reg_728_reg[4]_i_1_n_6 ;
  wire \add_ln29_reg_728_reg[4]_i_1_n_7 ;
  wire \add_ln29_reg_728_reg[4]_i_1_n_8 ;
  wire \add_ln29_reg_728_reg[8]_i_1_n_5 ;
  wire \add_ln29_reg_728_reg[8]_i_1_n_6 ;
  wire \add_ln29_reg_728_reg[8]_i_1_n_7 ;
  wire \add_ln29_reg_728_reg[8]_i_1_n_8 ;
  wire [10:2]add_ln34_1_fu_614_p2;
  wire \add_ln34_1_reg_820[5]_i_2_n_5 ;
  wire \add_ln34_1_reg_820[5]_i_3_n_5 ;
  wire \add_ln34_1_reg_820[5]_i_4_n_5 ;
  wire \add_ln34_1_reg_820_reg[0]_0 ;
  wire \add_ln34_1_reg_820_reg[10]_0 ;
  wire \add_ln34_1_reg_820_reg[1]_0 ;
  wire \add_ln34_1_reg_820_reg[2]_0 ;
  wire \add_ln34_1_reg_820_reg[3]_0 ;
  wire \add_ln34_1_reg_820_reg[4]_0 ;
  wire \add_ln34_1_reg_820_reg[5]_0 ;
  wire \add_ln34_1_reg_820_reg[5]_i_1_n_5 ;
  wire \add_ln34_1_reg_820_reg[5]_i_1_n_6 ;
  wire \add_ln34_1_reg_820_reg[5]_i_1_n_7 ;
  wire \add_ln34_1_reg_820_reg[5]_i_1_n_8 ;
  wire \add_ln34_1_reg_820_reg[6]_0 ;
  wire \add_ln34_1_reg_820_reg[7]_0 ;
  wire \add_ln34_1_reg_820_reg[8]_0 ;
  wire \add_ln34_1_reg_820_reg[9]_0 ;
  wire \add_ln34_1_reg_820_reg[9]_i_1_n_5 ;
  wire \add_ln34_1_reg_820_reg[9]_i_1_n_6 ;
  wire \add_ln34_1_reg_820_reg[9]_i_1_n_7 ;
  wire \add_ln34_1_reg_820_reg[9]_i_1_n_8 ;
  wire and_ln29_reg_749;
  wire and_ln34_2_reg_733;
  wire \ap_CS_fsm[0]_i_1__10_n_5 ;
  wire \ap_CS_fsm[1]_i_2_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [2:1]ap_NS_fsm;
  wire ap_NS_fsm195_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_phi_mux_o_count_3_phi_fu_303_p429_out;
  wire ap_rst_n;
  wire buffer_0_reg_201;
  wire buffer_0_reg_2010;
  wire \buffer_0_reg_201[0]_i_4_n_5 ;
  wire \buffer_0_reg_201[0]_i_5_n_5 ;
  wire \buffer_0_reg_201[0]_i_6_n_5 ;
  wire \buffer_0_reg_201[0]_i_7_n_5 ;
  wire \buffer_0_reg_201[12]_i_2_n_5 ;
  wire \buffer_0_reg_201[12]_i_3_n_5 ;
  wire \buffer_0_reg_201[12]_i_4_n_5 ;
  wire \buffer_0_reg_201[12]_i_5_n_5 ;
  wire \buffer_0_reg_201[4]_i_2_n_5 ;
  wire \buffer_0_reg_201[4]_i_3_n_5 ;
  wire \buffer_0_reg_201[4]_i_4_n_5 ;
  wire \buffer_0_reg_201[4]_i_5_n_5 ;
  wire \buffer_0_reg_201[8]_i_2_n_5 ;
  wire \buffer_0_reg_201[8]_i_3_n_5 ;
  wire \buffer_0_reg_201[8]_i_4_n_5 ;
  wire \buffer_0_reg_201[8]_i_5_n_5 ;
  wire [15:0]buffer_0_reg_201_reg;
  wire \buffer_0_reg_201_reg[0]_i_3_n_10 ;
  wire \buffer_0_reg_201_reg[0]_i_3_n_11 ;
  wire \buffer_0_reg_201_reg[0]_i_3_n_12 ;
  wire \buffer_0_reg_201_reg[0]_i_3_n_5 ;
  wire \buffer_0_reg_201_reg[0]_i_3_n_6 ;
  wire \buffer_0_reg_201_reg[0]_i_3_n_7 ;
  wire \buffer_0_reg_201_reg[0]_i_3_n_8 ;
  wire \buffer_0_reg_201_reg[0]_i_3_n_9 ;
  wire \buffer_0_reg_201_reg[12]_i_1_n_10 ;
  wire \buffer_0_reg_201_reg[12]_i_1_n_11 ;
  wire \buffer_0_reg_201_reg[12]_i_1_n_12 ;
  wire \buffer_0_reg_201_reg[12]_i_1_n_6 ;
  wire \buffer_0_reg_201_reg[12]_i_1_n_7 ;
  wire \buffer_0_reg_201_reg[12]_i_1_n_8 ;
  wire \buffer_0_reg_201_reg[12]_i_1_n_9 ;
  wire \buffer_0_reg_201_reg[4]_i_1_n_10 ;
  wire \buffer_0_reg_201_reg[4]_i_1_n_11 ;
  wire \buffer_0_reg_201_reg[4]_i_1_n_12 ;
  wire \buffer_0_reg_201_reg[4]_i_1_n_5 ;
  wire \buffer_0_reg_201_reg[4]_i_1_n_6 ;
  wire \buffer_0_reg_201_reg[4]_i_1_n_7 ;
  wire \buffer_0_reg_201_reg[4]_i_1_n_8 ;
  wire \buffer_0_reg_201_reg[4]_i_1_n_9 ;
  wire \buffer_0_reg_201_reg[8]_i_1_n_10 ;
  wire \buffer_0_reg_201_reg[8]_i_1_n_11 ;
  wire \buffer_0_reg_201_reg[8]_i_1_n_12 ;
  wire \buffer_0_reg_201_reg[8]_i_1_n_5 ;
  wire \buffer_0_reg_201_reg[8]_i_1_n_6 ;
  wire \buffer_0_reg_201_reg[8]_i_1_n_7 ;
  wire \buffer_0_reg_201_reg[8]_i_1_n_8 ;
  wire \buffer_0_reg_201_reg[8]_i_1_n_9 ;
  wire grp_padding2d_fix16_fu_515_output_r_we0;
  wire grp_pointwise_conv2d_fix_4_fu_554_ap_ready;
  wire grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg;
  wire [9:0]grp_pointwise_conv2d_fix_4_fu_554_output_r_address0;
  wire icmp_ln177_fu_665_p2;
  wire icmp_ln20_fu_236_p2;
  wire icmp_ln20_reg_710;
  wire \icmp_ln20_reg_710[0]_i_1_n_5 ;
  wire \icmp_ln20_reg_710[0]_i_3_n_5 ;
  wire \icmp_ln20_reg_710[0]_i_4_n_5 ;
  wire icmp_ln20_reg_710_pp0_iter1_reg;
  wire \icmp_ln20_reg_710_pp0_iter1_reg[0]_i_1_n_5 ;
  wire icmp_ln20_reg_710_pp0_iter2_reg;
  wire icmp_ln20_reg_710_pp0_iter3_reg;
  wire \icmp_ln24_1_reg_801[0]_i_1_n_5 ;
  wire \icmp_ln24_1_reg_801[0]_i_2_n_5 ;
  wire icmp_ln24_1_reg_801_pp0_iter3_reg;
  wire icmp_ln24_1_reg_801_pp0_iter4_reg;
  wire \icmp_ln24_1_reg_801_reg_n_5_[0] ;
  wire icmp_ln34_fu_224_p2;
  wire icmp_ln34_reg_701;
  wire \icmp_ln34_reg_701[0]_i_1_n_5 ;
  wire icmp_ln34_reg_701_pp0_iter1_reg;
  wire \icmp_ln34_reg_701_pp0_iter1_reg[0]_i_1_n_5 ;
  wire icmp_ln34_reg_701_pp0_iter2_reg;
  wire icmp_ln34_reg_701_pp0_iter3_reg;
  wire icmp_ln34_reg_701_pp0_iter4_reg;
  wire \icmp_ln34_reg_701_reg_n_5_[0] ;
  wire in_d_0_reg_213;
  wire \in_d_0_reg_213_reg_n_5_[0] ;
  wire \in_d_0_reg_213_reg_n_5_[1] ;
  wire \in_d_0_reg_213_reg_n_5_[2] ;
  wire \in_d_0_reg_213_reg_n_5_[3] ;
  wire \in_d_0_reg_213_reg_n_5_[4] ;
  wire [4:1]in_d_fu_496_p2;
  wire [4:0]in_d_reg_785;
  wire \in_d_reg_785[2]_i_2_n_5 ;
  wire \in_d_reg_785[4]_i_2_n_5 ;
  wire indvar_flatten18_reg_145;
  wire indvar_flatten18_reg_1450;
  wire \indvar_flatten18_reg_145[0]_i_5_n_5 ;
  wire \indvar_flatten18_reg_145[0]_i_6_n_5 ;
  wire \indvar_flatten18_reg_145[0]_i_7_n_5 ;
  wire \indvar_flatten18_reg_145[0]_i_8_n_5 ;
  wire \indvar_flatten18_reg_145[12]_i_2_n_5 ;
  wire \indvar_flatten18_reg_145[12]_i_3_n_5 ;
  wire \indvar_flatten18_reg_145[8]_i_2_n_5 ;
  wire [13:0]indvar_flatten18_reg_145_reg;
  wire \indvar_flatten18_reg_145_reg[0]_i_3_n_10 ;
  wire \indvar_flatten18_reg_145_reg[0]_i_3_n_11 ;
  wire \indvar_flatten18_reg_145_reg[0]_i_3_n_12 ;
  wire \indvar_flatten18_reg_145_reg[0]_i_3_n_5 ;
  wire \indvar_flatten18_reg_145_reg[0]_i_3_n_6 ;
  wire \indvar_flatten18_reg_145_reg[0]_i_3_n_7 ;
  wire \indvar_flatten18_reg_145_reg[0]_i_3_n_8 ;
  wire \indvar_flatten18_reg_145_reg[0]_i_3_n_9 ;
  wire \indvar_flatten18_reg_145_reg[12]_i_1_n_11 ;
  wire \indvar_flatten18_reg_145_reg[12]_i_1_n_12 ;
  wire \indvar_flatten18_reg_145_reg[12]_i_1_n_8 ;
  wire \indvar_flatten18_reg_145_reg[4]_i_1_n_10 ;
  wire \indvar_flatten18_reg_145_reg[4]_i_1_n_11 ;
  wire \indvar_flatten18_reg_145_reg[4]_i_1_n_12 ;
  wire \indvar_flatten18_reg_145_reg[4]_i_1_n_5 ;
  wire \indvar_flatten18_reg_145_reg[4]_i_1_n_6 ;
  wire \indvar_flatten18_reg_145_reg[4]_i_1_n_7 ;
  wire \indvar_flatten18_reg_145_reg[4]_i_1_n_8 ;
  wire \indvar_flatten18_reg_145_reg[4]_i_1_n_9 ;
  wire \indvar_flatten18_reg_145_reg[8]_i_1_n_10 ;
  wire \indvar_flatten18_reg_145_reg[8]_i_1_n_11 ;
  wire \indvar_flatten18_reg_145_reg[8]_i_1_n_12 ;
  wire \indvar_flatten18_reg_145_reg[8]_i_1_n_5 ;
  wire \indvar_flatten18_reg_145_reg[8]_i_1_n_6 ;
  wire \indvar_flatten18_reg_145_reg[8]_i_1_n_7 ;
  wire \indvar_flatten18_reg_145_reg[8]_i_1_n_8 ;
  wire \indvar_flatten18_reg_145_reg[8]_i_1_n_9 ;
  wire \indvar_flatten59_reg_134[0]_i_2_n_5 ;
  wire [13:0]indvar_flatten59_reg_134_reg;
  wire \indvar_flatten59_reg_134_reg[0]_i_1_n_10 ;
  wire \indvar_flatten59_reg_134_reg[0]_i_1_n_11 ;
  wire \indvar_flatten59_reg_134_reg[0]_i_1_n_12 ;
  wire \indvar_flatten59_reg_134_reg[0]_i_1_n_5 ;
  wire \indvar_flatten59_reg_134_reg[0]_i_1_n_6 ;
  wire \indvar_flatten59_reg_134_reg[0]_i_1_n_7 ;
  wire \indvar_flatten59_reg_134_reg[0]_i_1_n_8 ;
  wire \indvar_flatten59_reg_134_reg[0]_i_1_n_9 ;
  wire \indvar_flatten59_reg_134_reg[12]_i_1_n_11 ;
  wire \indvar_flatten59_reg_134_reg[12]_i_1_n_12 ;
  wire \indvar_flatten59_reg_134_reg[12]_i_1_n_8 ;
  wire \indvar_flatten59_reg_134_reg[4]_i_1_n_10 ;
  wire \indvar_flatten59_reg_134_reg[4]_i_1_n_11 ;
  wire \indvar_flatten59_reg_134_reg[4]_i_1_n_12 ;
  wire \indvar_flatten59_reg_134_reg[4]_i_1_n_5 ;
  wire \indvar_flatten59_reg_134_reg[4]_i_1_n_6 ;
  wire \indvar_flatten59_reg_134_reg[4]_i_1_n_7 ;
  wire \indvar_flatten59_reg_134_reg[4]_i_1_n_8 ;
  wire \indvar_flatten59_reg_134_reg[4]_i_1_n_9 ;
  wire \indvar_flatten59_reg_134_reg[8]_i_1_n_10 ;
  wire \indvar_flatten59_reg_134_reg[8]_i_1_n_11 ;
  wire \indvar_flatten59_reg_134_reg[8]_i_1_n_12 ;
  wire \indvar_flatten59_reg_134_reg[8]_i_1_n_5 ;
  wire \indvar_flatten59_reg_134_reg[8]_i_1_n_6 ;
  wire \indvar_flatten59_reg_134_reg[8]_i_1_n_7 ;
  wire \indvar_flatten59_reg_134_reg[8]_i_1_n_8 ;
  wire \indvar_flatten59_reg_134_reg[8]_i_1_n_9 ;
  wire [9:9]indvar_flatten_reg_179;
  wire indvar_flatten_reg_1790;
  wire \indvar_flatten_reg_179[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_179[9]_i_3_n_5 ;
  wire \indvar_flatten_reg_179_reg_n_5_[0] ;
  wire \indvar_flatten_reg_179_reg_n_5_[1] ;
  wire \indvar_flatten_reg_179_reg_n_5_[2] ;
  wire \indvar_flatten_reg_179_reg_n_5_[3] ;
  wire \indvar_flatten_reg_179_reg_n_5_[4] ;
  wire \indvar_flatten_reg_179_reg_n_5_[5] ;
  wire \indvar_flatten_reg_179_reg_n_5_[6] ;
  wire \indvar_flatten_reg_179_reg_n_5_[7] ;
  wire \indvar_flatten_reg_179_reg_n_5_[8] ;
  wire \indvar_flatten_reg_179_reg_n_5_[9] ;
  wire [11:0]input_r_address0;
  wire input_r_ce0;
  wire mul_ln29_reg_815_reg_i_1_n_5;
  wire mul_ln29_reg_815_reg_i_2_n_5;
  wire mul_ln29_reg_815_reg_n_100;
  wire mul_ln29_reg_815_reg_n_101;
  wire mul_ln29_reg_815_reg_n_102;
  wire mul_ln29_reg_815_reg_n_103;
  wire mul_ln29_reg_815_reg_n_104;
  wire mul_ln29_reg_815_reg_n_105;
  wire mul_ln29_reg_815_reg_n_106;
  wire mul_ln29_reg_815_reg_n_107;
  wire mul_ln29_reg_815_reg_n_108;
  wire mul_ln29_reg_815_reg_n_109;
  wire mul_ln29_reg_815_reg_n_110;
  wire mul_ln29_reg_815_reg_n_79;
  wire mul_ln29_reg_815_reg_n_80;
  wire mul_ln29_reg_815_reg_n_97;
  wire mul_ln29_reg_815_reg_n_98;
  wire mul_ln29_reg_815_reg_n_99;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_27;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_30;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_31;
  wire or_ln24_1_reg_764;
  wire \or_ln24_1_reg_764_pp0_iter3_reg_reg[0]_srl2_n_5 ;
  wire or_ln24_1_reg_764_pp0_iter4_reg;
  wire out_d_0_mid2_reg_810;
  wire \out_d_0_mid2_reg_810[0]_i_1_n_5 ;
  wire \out_d_0_reg_156[0]_i_1_n_5 ;
  wire \out_d_0_reg_156_reg_n_5_[0] ;
  wire \out_h_0_reg_168[0]_i_1_n_5 ;
  wire \out_h_0_reg_168[1]_i_1_n_5 ;
  wire \out_h_0_reg_168[2]_i_1_n_5 ;
  wire \out_h_0_reg_168[3]_i_1_n_5 ;
  wire \out_h_0_reg_168[3]_i_2_n_5 ;
  wire \out_h_0_reg_168[4]_i_1_n_5 ;
  wire \out_h_0_reg_168[4]_i_2_n_5 ;
  wire \out_h_0_reg_168[4]_i_3_n_5 ;
  wire \out_h_0_reg_168[4]_i_4_n_5 ;
  wire \out_h_0_reg_168[4]_i_5_n_5 ;
  wire [0:0]out_h_fu_339_p2;
  wire [4:0]out_w_0_reg_190;
  wire \out_w_0_reg_190[4]_i_2_n_5 ;
  wire [4:0]out_w_fu_421_p2;
  wire [4:0]out_w_reg_759;
  wire \out_w_reg_759[1]_i_1_n_5 ;
  wire \out_w_reg_759[2]_i_1_n_5 ;
  wire \out_w_reg_759[3]_i_1_n_5 ;
  wire [0:0]output_r_address0;
  wire output_r_ce0;
  wire p_0_in1_out;
  wire p_0_in3_out;
  wire p_0_in4_out;
  wire p_i_17__5_n_8;
  wire p_i_18__5_n_5;
  wire p_i_18__5_n_6;
  wire p_i_18__5_n_7;
  wire p_i_18__5_n_8;
  wire p_i_19__5_n_5;
  wire p_i_19__5_n_6;
  wire p_i_19__5_n_7;
  wire p_i_19__5_n_8;
  wire p_i_21__3_n_5;
  wire p_i_22__3_n_5;
  wire p_i_23__3_n_5;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_410_n_5;
  wire ram_reg_0_i_410_n_6;
  wire ram_reg_0_i_410_n_7;
  wire ram_reg_0_i_410_n_8;
  wire ram_reg_0_i_411_n_6;
  wire ram_reg_0_i_411_n_7;
  wire ram_reg_0_i_411_n_8;
  wire ram_reg_0_i_501_n_5;
  wire ram_reg_0_i_502_n_5;
  wire ram_reg_0_i_503_n_5;
  wire ram_reg_0_i_504_n_5;
  wire ram_reg_0_i_505_n_5;
  wire ram_reg_0_i_506_n_5;
  wire ram_reg_0_i_507_n_5;
  wire ram_reg_0_i_508_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_i_21_n_5;
  wire ram_reg_2_i_21_n_6;
  wire ram_reg_2_i_21_n_7;
  wire ram_reg_2_i_21_n_8;
  wire ram_reg_2_i_26_n_5;
  wire ram_reg_2_i_27_n_5;
  wire ram_reg_2_i_28_n_5;
  wire ram_reg_2_i_29_n_5;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_i_20_n_5;
  wire ram_reg_4_i_20_n_6;
  wire ram_reg_4_i_20_n_7;
  wire ram_reg_4_i_20_n_8;
  wire ram_reg_4_i_25_n_5;
  wire ram_reg_4_i_26_n_5;
  wire ram_reg_4_i_27_n_5;
  wire ram_reg_4_i_28_n_5;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_7;
  wire [4:1]select_ln21_fu_446_p3;
  wire [4:0]select_ln21_reg_774;
  wire \select_ln21_reg_774[0]_i_1_n_5 ;
  wire \select_ln21_reg_774[1]_i_2_n_5 ;
  wire \select_ln21_reg_774[2]_i_2_n_5 ;
  wire \select_ln21_reg_774[4]_i_6_n_5 ;
  wire [4:0]select_ln21_reg_774_pp0_iter2_reg;
  wire [4:0]select_ln21_reg_774_pp0_iter3_reg;
  wire [3:1]select_ln24_1_fu_438_p3;
  wire [9:2]select_ln29_1_fu_388_p3;
  wire [9:2]select_ln29_1_reg_743;
  wire \select_ln29_1_reg_743[6]_i_2_n_5 ;
  wire \select_ln29_1_reg_743[7]_i_2_n_5 ;
  wire \select_ln29_1_reg_743[9]_i_1_n_5 ;
  wire [7:0]select_ln29_1_reg_743_pp0_iter2_reg_reg;
  wire [7:0]select_ln29_1_reg_743_pp0_iter3_reg_reg;
  wire [15:0]sext_ln29_3_fu_635_p1;
  wire [9:3]sub_ln29_1_fu_382_p2;
  wire \sub_ln29_1_reg_738[5]_i_1_n_5 ;
  wire \sub_ln29_1_reg_738[7]_i_1_n_5 ;
  wire \sub_ln29_1_reg_738_reg_n_5_[2] ;
  wire \sub_ln29_1_reg_738_reg_n_5_[3] ;
  wire \sub_ln29_1_reg_738_reg_n_5_[4] ;
  wire \sub_ln29_1_reg_738_reg_n_5_[5] ;
  wire \sub_ln29_1_reg_738_reg_n_5_[6] ;
  wire \sub_ln29_1_reg_738_reg_n_5_[7] ;
  wire \sub_ln29_1_reg_738_reg_n_5_[8] ;
  wire \sub_ln29_1_reg_738_reg_n_5_[9] ;
  wire [9:5]sub_ln29_fu_280_p2;
  wire [15:0]tmp_4_reg_780;
  wire \tmp_4_reg_780[0]_i_1_n_5 ;
  wire \tmp_4_reg_780[10]_i_1_n_5 ;
  wire \tmp_4_reg_780[11]_i_1_n_5 ;
  wire \tmp_4_reg_780[12]_i_1_n_5 ;
  wire \tmp_4_reg_780[13]_i_1_n_5 ;
  wire \tmp_4_reg_780[13]_i_2_n_5 ;
  wire \tmp_4_reg_780[13]_i_3_n_5 ;
  wire \tmp_4_reg_780[15]_i_1_n_5 ;
  wire \tmp_4_reg_780[1]_i_1_n_5 ;
  wire \tmp_4_reg_780[2]_i_1_n_5 ;
  wire \tmp_4_reg_780[3]_i_1_n_5 ;
  wire \tmp_4_reg_780[4]_i_1_n_5 ;
  wire \tmp_4_reg_780[5]_i_1_n_5 ;
  wire \tmp_4_reg_780[6]_i_1_n_5 ;
  wire \tmp_4_reg_780[7]_i_1_n_5 ;
  wire \tmp_4_reg_780[8]_i_1_n_5 ;
  wire \tmp_4_reg_780[9]_i_1_n_5 ;
  wire [15:0]trunc_ln33_fu_653_p1;
  wire [0:0]zext_ln24_fu_286_p1;
  wire [4:1]zext_ln24_fu_286_p1__0;
  wire [9:5]zext_ln29_fu_264_p1;
  wire [3:0]\NLW_add_ln29_reg_728_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln29_reg_728_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln34_1_reg_820_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln34_1_reg_820_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln34_1_reg_820_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_buffer_0_reg_201_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten18_reg_145_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten18_reg_145_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten59_reg_134_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten59_reg_134_reg[12]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln29_reg_815_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln29_reg_815_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln29_reg_815_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln29_reg_815_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln29_reg_815_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln29_reg_815_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln29_reg_815_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln29_reg_815_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln29_reg_815_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln29_reg_815_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln29_reg_815_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_p_i_17__5_CO_UNCONNECTED;
  wire [3:0]NLW_p_i_17__5_O_UNCONNECTED;
  wire [0:0]NLW_p_i_19__5_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_411_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln29_reg_728[0]_i_1 
       (.I0(out_w_0_reg_190[0]),
        .I1(icmp_ln34_reg_701_pp0_iter1_reg),
        .I2(input_r_ce0),
        .I3(select_ln21_reg_774[0]),
        .O(zext_ln24_fu_286_p1));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln29_reg_728[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln20_reg_710),
        .O(add_ln29_reg_7280));
  LUT5 #(
    .INIT(32'hFE00FA00)) 
    \add_ln29_reg_728[10]_i_3 
       (.I0(zext_ln29_fu_264_p1[8]),
        .I1(zext_ln29_fu_264_p1[5]),
        .I2(zext_ln29_fu_264_p1[7]),
        .I3(zext_ln29_fu_264_p1[9]),
        .I4(zext_ln29_fu_264_p1[6]),
        .O(\add_ln29_reg_728[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA9A9A9565656A956)) 
    \add_ln29_reg_728[4]_i_2 
       (.I0(zext_ln29_fu_264_p1[7]),
        .I1(zext_ln29_fu_264_p1[5]),
        .I2(zext_ln29_fu_264_p1[6]),
        .I3(select_ln21_reg_774[4]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I5(out_w_0_reg_190[4]),
        .O(\add_ln29_reg_728[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9999969966669666)) 
    \add_ln29_reg_728[4]_i_3 
       (.I0(zext_ln29_fu_264_p1[6]),
        .I1(zext_ln29_fu_264_p1[5]),
        .I2(select_ln21_reg_774[3]),
        .I3(input_r_ce0),
        .I4(icmp_ln34_reg_701_pp0_iter1_reg),
        .I5(out_w_0_reg_190[3]),
        .O(\add_ln29_reg_728[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \add_ln29_reg_728[4]_i_4 
       (.I0(zext_ln29_fu_264_p1[5]),
        .I1(select_ln21_reg_774[2]),
        .I2(input_r_ce0),
        .I3(icmp_ln34_reg_701_pp0_iter1_reg),
        .I4(out_w_0_reg_190[2]),
        .O(\add_ln29_reg_728[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln29_reg_728[4]_i_5 
       (.I0(out_w_0_reg_190[1]),
        .I1(icmp_ln34_reg_701_pp0_iter1_reg),
        .I2(input_r_ce0),
        .I3(select_ln21_reg_774[1]),
        .O(zext_ln24_fu_286_p1__0[1]));
  LUT5 #(
    .INIT(32'hF024F02C)) 
    \add_ln29_reg_728[8]_i_2 
       (.I0(zext_ln29_fu_264_p1[6]),
        .I1(zext_ln29_fu_264_p1[9]),
        .I2(zext_ln29_fu_264_p1[8]),
        .I3(zext_ln29_fu_264_p1[7]),
        .I4(zext_ln29_fu_264_p1[5]),
        .O(\add_ln29_reg_728[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h39CC3338)) 
    \add_ln29_reg_728[8]_i_3 
       (.I0(zext_ln29_fu_264_p1[5]),
        .I1(zext_ln29_fu_264_p1[7]),
        .I2(zext_ln29_fu_264_p1[8]),
        .I3(zext_ln29_fu_264_p1[9]),
        .I4(zext_ln29_fu_264_p1[6]),
        .O(\add_ln29_reg_728[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF50A0BF4)) 
    \add_ln29_reg_728[8]_i_4 
       (.I0(zext_ln29_fu_264_p1[5]),
        .I1(zext_ln29_fu_264_p1[7]),
        .I2(zext_ln29_fu_264_p1[8]),
        .I3(zext_ln29_fu_264_p1[9]),
        .I4(zext_ln29_fu_264_p1[6]),
        .O(\add_ln29_reg_728[8]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hF01E)) 
    \add_ln29_reg_728[8]_i_5 
       (.I0(zext_ln29_fu_264_p1[6]),
        .I1(zext_ln29_fu_264_p1[7]),
        .I2(zext_ln29_fu_264_p1[8]),
        .I3(zext_ln29_fu_264_p1[5]),
        .O(sub_ln29_fu_280_p2[5]));
  FDRE \add_ln29_reg_728_reg[0] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(zext_ln24_fu_286_p1),
        .Q(add_ln29_reg_728[0]),
        .R(1'b0));
  FDRE \add_ln29_reg_728_reg[10] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(add_ln29_fu_290_p2[10]),
        .Q(add_ln29_reg_728[10]),
        .R(1'b0));
  CARRY4 \add_ln29_reg_728_reg[10]_i_2 
       (.CI(\add_ln29_reg_728_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln29_reg_728_reg[10]_i_2_CO_UNCONNECTED [3:2],add_ln29_fu_290_p2[10],\NLW_add_ln29_reg_728_reg[10]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln29_reg_728_reg[10]_i_2_O_UNCONNECTED [3:1],add_ln29_fu_290_p2[9]}),
        .S({1'b0,1'b0,1'b1,\add_ln29_reg_728[10]_i_3_n_5 }));
  FDRE \add_ln29_reg_728_reg[1] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(add_ln29_fu_290_p2[1]),
        .Q(add_ln29_reg_728[1]),
        .R(1'b0));
  FDRE \add_ln29_reg_728_reg[2] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(add_ln29_fu_290_p2[2]),
        .Q(add_ln29_reg_728[2]),
        .R(1'b0));
  FDRE \add_ln29_reg_728_reg[3] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(add_ln29_fu_290_p2[3]),
        .Q(add_ln29_reg_728[3]),
        .R(1'b0));
  FDRE \add_ln29_reg_728_reg[4] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(add_ln29_fu_290_p2[4]),
        .Q(add_ln29_reg_728[4]),
        .R(1'b0));
  CARRY4 \add_ln29_reg_728_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln29_reg_728_reg[4]_i_1_n_5 ,\add_ln29_reg_728_reg[4]_i_1_n_6 ,\add_ln29_reg_728_reg[4]_i_1_n_7 ,\add_ln29_reg_728_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln24_fu_286_p1__0[4:3],zext_ln29_fu_264_p1[5],1'b0}),
        .O(add_ln29_fu_290_p2[4:1]),
        .S({\add_ln29_reg_728[4]_i_2_n_5 ,\add_ln29_reg_728[4]_i_3_n_5 ,\add_ln29_reg_728[4]_i_4_n_5 ,zext_ln24_fu_286_p1__0[1]}));
  FDRE \add_ln29_reg_728_reg[5] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(add_ln29_fu_290_p2[5]),
        .Q(add_ln29_reg_728[5]),
        .R(1'b0));
  FDRE \add_ln29_reg_728_reg[6] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(add_ln29_fu_290_p2[6]),
        .Q(add_ln29_reg_728[6]),
        .R(1'b0));
  FDRE \add_ln29_reg_728_reg[7] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(add_ln29_fu_290_p2[7]),
        .Q(add_ln29_reg_728[7]),
        .R(1'b0));
  FDRE \add_ln29_reg_728_reg[8] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(add_ln29_fu_290_p2[8]),
        .Q(add_ln29_reg_728[8]),
        .R(1'b0));
  CARRY4 \add_ln29_reg_728_reg[8]_i_1 
       (.CI(\add_ln29_reg_728_reg[4]_i_1_n_5 ),
        .CO({\add_ln29_reg_728_reg[8]_i_1_n_5 ,\add_ln29_reg_728_reg[8]_i_1_n_6 ,\add_ln29_reg_728_reg[8]_i_1_n_7 ,\add_ln29_reg_728_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln29_fu_290_p2[8:5]),
        .S({\add_ln29_reg_728[8]_i_2_n_5 ,\add_ln29_reg_728[8]_i_3_n_5 ,\add_ln29_reg_728[8]_i_4_n_5 ,sub_ln29_fu_280_p2[5]}));
  FDRE \add_ln29_reg_728_reg[9] 
       (.C(ap_clk),
        .CE(add_ln29_reg_7280),
        .D(add_ln29_fu_290_p2[9]),
        .Q(add_ln29_reg_728[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_820[2]_i_1 
       (.I0(select_ln21_reg_774_pp0_iter3_reg[2]),
        .I1(select_ln29_1_reg_743_pp0_iter3_reg_reg[0]),
        .O(add_ln34_1_fu_614_p2[2]));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    \add_ln34_1_reg_820[5]_i_2 
       (.I0(select_ln21_reg_774_pp0_iter3_reg[4]),
        .I1(icmp_ln20_reg_710_pp0_iter3_reg),
        .I2(\out_d_0_reg_156_reg_n_5_[0] ),
        .I3(buffer_0_reg_2010),
        .I4(out_d_0_mid2_reg_810),
        .I5(select_ln29_1_reg_743_pp0_iter3_reg_reg[2]),
        .O(\add_ln34_1_reg_820[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_820[5]_i_3 
       (.I0(select_ln21_reg_774_pp0_iter3_reg[3]),
        .I1(select_ln29_1_reg_743_pp0_iter3_reg_reg[1]),
        .O(\add_ln34_1_reg_820[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_1_reg_820[5]_i_4 
       (.I0(select_ln21_reg_774_pp0_iter3_reg[2]),
        .I1(select_ln29_1_reg_743_pp0_iter3_reg_reg[0]),
        .O(\add_ln34_1_reg_820[5]_i_4_n_5 ));
  FDRE \add_ln34_1_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(select_ln21_reg_774_pp0_iter3_reg[0]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_820_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(add_ln34_1_fu_614_p2[10]),
        .Q(output_r_address0),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_820_reg[10]_i_1 
       (.CI(\add_ln34_1_reg_820_reg[9]_i_1_n_5 ),
        .CO({\NLW_add_ln34_1_reg_820_reg[10]_i_1_CO_UNCONNECTED [3:1],add_ln34_1_fu_614_p2[10]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln34_1_reg_820_reg[10]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln34_1_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(select_ln21_reg_774_pp0_iter3_reg[1]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(add_ln34_1_fu_614_p2[2]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(add_ln34_1_fu_614_p2[3]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(add_ln34_1_fu_614_p2[4]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_820_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(add_ln34_1_fu_614_p2[5]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[5]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_820_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_1_reg_820_reg[5]_i_1_n_5 ,\add_ln34_1_reg_820_reg[5]_i_1_n_6 ,\add_ln34_1_reg_820_reg[5]_i_1_n_7 ,\add_ln34_1_reg_820_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln29_1_reg_743_pp0_iter3_reg_reg[2],select_ln21_reg_774_pp0_iter3_reg[3:2]}),
        .O({add_ln34_1_fu_614_p2[5:3],\NLW_add_ln34_1_reg_820_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln29_1_reg_743_pp0_iter3_reg_reg[3],\add_ln34_1_reg_820[5]_i_2_n_5 ,\add_ln34_1_reg_820[5]_i_3_n_5 ,\add_ln34_1_reg_820[5]_i_4_n_5 }));
  FDRE \add_ln34_1_reg_820_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(add_ln34_1_fu_614_p2[6]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_820_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(add_ln34_1_fu_614_p2[7]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_820_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(add_ln34_1_fu_614_p2[8]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln34_1_reg_820_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .D(add_ln34_1_fu_614_p2[9]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[9]),
        .R(1'b0));
  CARRY4 \add_ln34_1_reg_820_reg[9]_i_1 
       (.CI(\add_ln34_1_reg_820_reg[5]_i_1_n_5 ),
        .CO({\add_ln34_1_reg_820_reg[9]_i_1_n_5 ,\add_ln34_1_reg_820_reg[9]_i_1_n_6 ,\add_ln34_1_reg_820_reg[9]_i_1_n_7 ,\add_ln34_1_reg_820_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_614_p2[9:6]),
        .S(select_ln29_1_reg_743_pp0_iter3_reg_reg[7:4]));
  LUT2 #(
    .INIT(4'h4)) 
    \and_ln29_reg_749[0]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_27),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .O(p_0_in3_out));
  FDRE \and_ln29_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(p_0_in3_out),
        .Q(and_ln29_reg_749),
        .R(1'b0));
  FDRE \and_ln34_2_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(p_0_in4_out),
        .Q(and_ln34_2_reg_733),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .O(\ap_CS_fsm[0]_i_1__10_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[1]_i_2_n_5 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBBB0BBBBBB)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(output_r_ce0),
        .I2(input_r_ce0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00400040F0F00040)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(input_r_ce0),
        .I4(output_r_ce0),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_4_fu_554_ap_ready),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFF2A2A2A)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(icmp_ln177_fu_665_p2),
        .I3(Q[2]),
        .I4(ap_NS_fsm195_out),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[40]_i_2 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_4_fu_554_ap_ready),
        .I3(Q[2]),
        .O(ap_NS_fsm195_out));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__10_n_5 ),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_pointwise_conv2d_fix_4_fu_554_ap_ready),
        .R(SS));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(icmp_ln34_fu_224_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_5),
        .Q(input_r_ce0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_r_ce0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(output_r_ce0),
        .R(SS));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_NS_fsm195_out),
        .I2(ap_rst_n),
        .I3(icmp_ln177_fu_665_p2),
        .I4(Q[3]),
        .O(ap_enable_reg_pp1_iter0_reg));
  LUT4 #(
    .INIT(16'h8088)) 
    \buffer_0_reg_201[0]_i_1 
       (.I0(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(icmp_ln34_reg_701_pp0_iter4_reg),
        .I3(output_r_ce0),
        .O(buffer_0_reg_201));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_201[0]_i_2 
       (.I0(output_r_ce0),
        .I1(icmp_ln34_reg_701_pp0_iter4_reg),
        .O(buffer_0_reg_2010));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_201[0]_i_4 
       (.I0(sext_ln29_3_fu_635_p1[3]),
        .I1(buffer_0_reg_201_reg[3]),
        .I2(or_ln24_1_reg_764_pp0_iter4_reg),
        .O(\buffer_0_reg_201[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_201[0]_i_5 
       (.I0(sext_ln29_3_fu_635_p1[2]),
        .I1(buffer_0_reg_201_reg[2]),
        .I2(or_ln24_1_reg_764_pp0_iter4_reg),
        .O(\buffer_0_reg_201[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_201[0]_i_6 
       (.I0(sext_ln29_3_fu_635_p1[1]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(buffer_0_reg_201_reg[1]),
        .O(\buffer_0_reg_201[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_201[0]_i_7 
       (.I0(sext_ln29_3_fu_635_p1[0]),
        .I1(buffer_0_reg_201_reg[0]),
        .I2(or_ln24_1_reg_764_pp0_iter4_reg),
        .O(\buffer_0_reg_201[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_201[12]_i_2 
       (.I0(sext_ln29_3_fu_635_p1[15]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(buffer_0_reg_201_reg[15]),
        .O(\buffer_0_reg_201[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_201[12]_i_3 
       (.I0(sext_ln29_3_fu_635_p1[14]),
        .I1(buffer_0_reg_201_reg[14]),
        .I2(or_ln24_1_reg_764_pp0_iter4_reg),
        .O(\buffer_0_reg_201[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_201[12]_i_4 
       (.I0(sext_ln29_3_fu_635_p1[13]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(buffer_0_reg_201_reg[13]),
        .O(\buffer_0_reg_201[12]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_201[12]_i_5 
       (.I0(sext_ln29_3_fu_635_p1[12]),
        .I1(buffer_0_reg_201_reg[12]),
        .I2(or_ln24_1_reg_764_pp0_iter4_reg),
        .O(\buffer_0_reg_201[12]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_201[4]_i_2 
       (.I0(sext_ln29_3_fu_635_p1[7]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(buffer_0_reg_201_reg[7]),
        .O(\buffer_0_reg_201[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_201[4]_i_3 
       (.I0(sext_ln29_3_fu_635_p1[6]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(buffer_0_reg_201_reg[6]),
        .O(\buffer_0_reg_201[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_201[4]_i_4 
       (.I0(sext_ln29_3_fu_635_p1[5]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(buffer_0_reg_201_reg[5]),
        .O(\buffer_0_reg_201[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_201[4]_i_5 
       (.I0(sext_ln29_3_fu_635_p1[4]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(buffer_0_reg_201_reg[4]),
        .O(\buffer_0_reg_201[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_201[8]_i_2 
       (.I0(sext_ln29_3_fu_635_p1[11]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(buffer_0_reg_201_reg[11]),
        .O(\buffer_0_reg_201[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_201[8]_i_3 
       (.I0(sext_ln29_3_fu_635_p1[10]),
        .I1(buffer_0_reg_201_reg[10]),
        .I2(or_ln24_1_reg_764_pp0_iter4_reg),
        .O(\buffer_0_reg_201[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_201[8]_i_4 
       (.I0(sext_ln29_3_fu_635_p1[9]),
        .I1(buffer_0_reg_201_reg[9]),
        .I2(or_ln24_1_reg_764_pp0_iter4_reg),
        .O(\buffer_0_reg_201[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_201[8]_i_5 
       (.I0(sext_ln29_3_fu_635_p1[8]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(buffer_0_reg_201_reg[8]),
        .O(\buffer_0_reg_201[8]_i_5_n_5 ));
  FDSE \buffer_0_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[0]_i_3_n_12 ),
        .Q(buffer_0_reg_201_reg[0]),
        .S(buffer_0_reg_201));
  CARRY4 \buffer_0_reg_201_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\buffer_0_reg_201_reg[0]_i_3_n_5 ,\buffer_0_reg_201_reg[0]_i_3_n_6 ,\buffer_0_reg_201_reg[0]_i_3_n_7 ,\buffer_0_reg_201_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln29_3_fu_635_p1[3:0]),
        .O({\buffer_0_reg_201_reg[0]_i_3_n_9 ,\buffer_0_reg_201_reg[0]_i_3_n_10 ,\buffer_0_reg_201_reg[0]_i_3_n_11 ,\buffer_0_reg_201_reg[0]_i_3_n_12 }),
        .S({\buffer_0_reg_201[0]_i_4_n_5 ,\buffer_0_reg_201[0]_i_5_n_5 ,\buffer_0_reg_201[0]_i_6_n_5 ,\buffer_0_reg_201[0]_i_7_n_5 }));
  FDSE \buffer_0_reg_201_reg[10] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[8]_i_1_n_10 ),
        .Q(buffer_0_reg_201_reg[10]),
        .S(buffer_0_reg_201));
  FDRE \buffer_0_reg_201_reg[11] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[8]_i_1_n_9 ),
        .Q(buffer_0_reg_201_reg[11]),
        .R(buffer_0_reg_201));
  FDSE \buffer_0_reg_201_reg[12] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[12]_i_1_n_12 ),
        .Q(buffer_0_reg_201_reg[12]),
        .S(buffer_0_reg_201));
  CARRY4 \buffer_0_reg_201_reg[12]_i_1 
       (.CI(\buffer_0_reg_201_reg[8]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_201_reg[12]_i_1_CO_UNCONNECTED [3],\buffer_0_reg_201_reg[12]_i_1_n_6 ,\buffer_0_reg_201_reg[12]_i_1_n_7 ,\buffer_0_reg_201_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln29_3_fu_635_p1[14:12]}),
        .O({\buffer_0_reg_201_reg[12]_i_1_n_9 ,\buffer_0_reg_201_reg[12]_i_1_n_10 ,\buffer_0_reg_201_reg[12]_i_1_n_11 ,\buffer_0_reg_201_reg[12]_i_1_n_12 }),
        .S({\buffer_0_reg_201[12]_i_2_n_5 ,\buffer_0_reg_201[12]_i_3_n_5 ,\buffer_0_reg_201[12]_i_4_n_5 ,\buffer_0_reg_201[12]_i_5_n_5 }));
  FDRE \buffer_0_reg_201_reg[13] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[12]_i_1_n_11 ),
        .Q(buffer_0_reg_201_reg[13]),
        .R(buffer_0_reg_201));
  FDSE \buffer_0_reg_201_reg[14] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[12]_i_1_n_10 ),
        .Q(buffer_0_reg_201_reg[14]),
        .S(buffer_0_reg_201));
  FDSE \buffer_0_reg_201_reg[15] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[12]_i_1_n_9 ),
        .Q(buffer_0_reg_201_reg[15]),
        .S(buffer_0_reg_201));
  FDRE \buffer_0_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[0]_i_3_n_11 ),
        .Q(buffer_0_reg_201_reg[1]),
        .R(buffer_0_reg_201));
  FDSE \buffer_0_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[0]_i_3_n_10 ),
        .Q(buffer_0_reg_201_reg[2]),
        .S(buffer_0_reg_201));
  FDSE \buffer_0_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[0]_i_3_n_9 ),
        .Q(buffer_0_reg_201_reg[3]),
        .S(buffer_0_reg_201));
  FDRE \buffer_0_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[4]_i_1_n_12 ),
        .Q(buffer_0_reg_201_reg[4]),
        .R(buffer_0_reg_201));
  CARRY4 \buffer_0_reg_201_reg[4]_i_1 
       (.CI(\buffer_0_reg_201_reg[0]_i_3_n_5 ),
        .CO({\buffer_0_reg_201_reg[4]_i_1_n_5 ,\buffer_0_reg_201_reg[4]_i_1_n_6 ,\buffer_0_reg_201_reg[4]_i_1_n_7 ,\buffer_0_reg_201_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln29_3_fu_635_p1[7:4]),
        .O({\buffer_0_reg_201_reg[4]_i_1_n_9 ,\buffer_0_reg_201_reg[4]_i_1_n_10 ,\buffer_0_reg_201_reg[4]_i_1_n_11 ,\buffer_0_reg_201_reg[4]_i_1_n_12 }),
        .S({\buffer_0_reg_201[4]_i_2_n_5 ,\buffer_0_reg_201[4]_i_3_n_5 ,\buffer_0_reg_201[4]_i_4_n_5 ,\buffer_0_reg_201[4]_i_5_n_5 }));
  FDRE \buffer_0_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[4]_i_1_n_11 ),
        .Q(buffer_0_reg_201_reg[5]),
        .R(buffer_0_reg_201));
  FDRE \buffer_0_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[4]_i_1_n_10 ),
        .Q(buffer_0_reg_201_reg[6]),
        .R(buffer_0_reg_201));
  FDRE \buffer_0_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[4]_i_1_n_9 ),
        .Q(buffer_0_reg_201_reg[7]),
        .R(buffer_0_reg_201));
  FDRE \buffer_0_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[8]_i_1_n_12 ),
        .Q(buffer_0_reg_201_reg[8]),
        .R(buffer_0_reg_201));
  CARRY4 \buffer_0_reg_201_reg[8]_i_1 
       (.CI(\buffer_0_reg_201_reg[4]_i_1_n_5 ),
        .CO({\buffer_0_reg_201_reg[8]_i_1_n_5 ,\buffer_0_reg_201_reg[8]_i_1_n_6 ,\buffer_0_reg_201_reg[8]_i_1_n_7 ,\buffer_0_reg_201_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln29_3_fu_635_p1[11:8]),
        .O({\buffer_0_reg_201_reg[8]_i_1_n_9 ,\buffer_0_reg_201_reg[8]_i_1_n_10 ,\buffer_0_reg_201_reg[8]_i_1_n_11 ,\buffer_0_reg_201_reg[8]_i_1_n_12 }),
        .S({\buffer_0_reg_201[8]_i_2_n_5 ,\buffer_0_reg_201[8]_i_3_n_5 ,\buffer_0_reg_201[8]_i_4_n_5 ,\buffer_0_reg_201[8]_i_5_n_5 }));
  FDSE \buffer_0_reg_201_reg[9] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2010),
        .D(\buffer_0_reg_201_reg[8]_i_1_n_11 ),
        .Q(buffer_0_reg_201_reg[9]),
        .S(buffer_0_reg_201));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_4_fu_554_ap_ready),
        .I1(Q[1]),
        .I2(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h00008A88)) 
    \i_1_reg_427[9]_i_1 
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_ap_ready),
        .I2(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(E),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln20_reg_710[0]_i_1 
       (.I0(icmp_ln20_fu_236_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln34_fu_224_p2),
        .I3(icmp_ln20_reg_710),
        .O(\icmp_ln20_reg_710[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \icmp_ln20_reg_710[0]_i_2 
       (.I0(\icmp_ln20_reg_710[0]_i_3_n_5 ),
        .I1(\icmp_ln20_reg_710[0]_i_4_n_5 ),
        .I2(indvar_flatten18_reg_145_reg[8]),
        .I3(indvar_flatten18_reg_145_reg[12]),
        .I4(indvar_flatten18_reg_145_reg[13]),
        .I5(indvar_flatten18_reg_145_reg[0]),
        .O(icmp_ln20_fu_236_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln20_reg_710[0]_i_3 
       (.I0(indvar_flatten18_reg_145_reg[10]),
        .I1(indvar_flatten18_reg_145_reg[11]),
        .I2(indvar_flatten18_reg_145_reg[9]),
        .I3(indvar_flatten18_reg_145_reg[6]),
        .I4(indvar_flatten18_reg_145_reg[5]),
        .I5(indvar_flatten18_reg_145_reg[4]),
        .O(\icmp_ln20_reg_710[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln20_reg_710[0]_i_4 
       (.I0(indvar_flatten18_reg_145_reg[3]),
        .I1(indvar_flatten18_reg_145_reg[7]),
        .I2(indvar_flatten18_reg_145_reg[1]),
        .I3(indvar_flatten18_reg_145_reg[2]),
        .O(\icmp_ln20_reg_710[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln20_reg_710_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln20_reg_710),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln20_reg_710_pp0_iter1_reg),
        .O(\icmp_ln20_reg_710_pp0_iter1_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln20_reg_710_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln20_reg_710_pp0_iter1_reg[0]_i_1_n_5 ),
        .Q(icmp_ln20_reg_710_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_710_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln20_reg_710_pp0_iter1_reg),
        .Q(icmp_ln20_reg_710_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_710_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln20_reg_710_pp0_iter2_reg),
        .Q(icmp_ln20_reg_710_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln20_reg_710_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln20_reg_710[0]_i_1_n_5 ),
        .Q(icmp_ln20_reg_710),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \icmp_ln24_1_reg_801[0]_i_1 
       (.I0(\icmp_ln24_1_reg_801_reg_n_5_[0] ),
        .I1(icmp_ln34_reg_701_pp0_iter1_reg),
        .I2(\icmp_ln24_1_reg_801[0]_i_2_n_5 ),
        .O(\icmp_ln24_1_reg_801[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln24_1_reg_801[0]_i_2 
       (.I0(in_d_reg_785[3]),
        .I1(in_d_reg_785[2]),
        .I2(icmp_ln34_reg_701_pp0_iter1_reg),
        .I3(in_d_reg_785[0]),
        .I4(in_d_reg_785[1]),
        .I5(in_d_reg_785[4]),
        .O(\icmp_ln24_1_reg_801[0]_i_2_n_5 ));
  FDRE \icmp_ln24_1_reg_801_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_1_reg_801_reg_n_5_[0] ),
        .Q(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln24_1_reg_801_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln24_1_reg_801_pp0_iter3_reg),
        .Q(icmp_ln24_1_reg_801_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln24_1_reg_801_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_1_reg_801[0]_i_1_n_5 ),
        .Q(\icmp_ln24_1_reg_801_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln34_reg_701[0]_i_1 
       (.I0(icmp_ln34_fu_224_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln34_reg_701_reg_n_5_[0] ),
        .O(\icmp_ln34_reg_701[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln34_reg_701_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln34_reg_701_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln34_reg_701_pp0_iter1_reg),
        .O(\icmp_ln34_reg_701_pp0_iter1_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln34_reg_701_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln34_reg_701_pp0_iter1_reg[0]_i_1_n_5 ),
        .Q(icmp_ln34_reg_701_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln34_reg_701_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln34_reg_701_pp0_iter1_reg),
        .Q(icmp_ln34_reg_701_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln34_reg_701_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln34_reg_701_pp0_iter2_reg),
        .Q(icmp_ln34_reg_701_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln34_reg_701_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln34_reg_701_pp0_iter3_reg),
        .Q(icmp_ln34_reg_701_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln34_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln34_reg_701[0]_i_1_n_5 ),
        .Q(\icmp_ln34_reg_701_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \in_d_0_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(\out_w_0_reg_190[4]_i_2_n_5 ),
        .D(in_d_reg_785[0]),
        .Q(\in_d_0_reg_213_reg_n_5_[0] ),
        .R(in_d_0_reg_213));
  FDRE \in_d_0_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(\out_w_0_reg_190[4]_i_2_n_5 ),
        .D(in_d_reg_785[1]),
        .Q(\in_d_0_reg_213_reg_n_5_[1] ),
        .R(in_d_0_reg_213));
  FDRE \in_d_0_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(\out_w_0_reg_190[4]_i_2_n_5 ),
        .D(in_d_reg_785[2]),
        .Q(\in_d_0_reg_213_reg_n_5_[2] ),
        .R(in_d_0_reg_213));
  FDRE \in_d_0_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(\out_w_0_reg_190[4]_i_2_n_5 ),
        .D(in_d_reg_785[3]),
        .Q(\in_d_0_reg_213_reg_n_5_[3] ),
        .R(in_d_0_reg_213));
  FDRE \in_d_0_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(\out_w_0_reg_190[4]_i_2_n_5 ),
        .D(in_d_reg_785[4]),
        .Q(\in_d_0_reg_213_reg_n_5_[4] ),
        .R(in_d_0_reg_213));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \in_d_reg_785[1]_i_1 
       (.I0(select_ln24_1_fu_438_p3[1]),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .O(in_d_fu_496_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hF8F088F0)) 
    \in_d_reg_785[2]_i_1 
       (.I0(\in_d_reg_785[2]_i_2_n_5 ),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I3(select_ln24_1_fu_438_p3[1]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .O(in_d_fu_496_p2[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \in_d_reg_785[2]_i_2 
       (.I0(\in_d_0_reg_213_reg_n_5_[0] ),
        .I1(icmp_ln34_reg_701_pp0_iter1_reg),
        .I2(input_r_ce0),
        .I3(in_d_reg_785[0]),
        .O(\in_d_reg_785[2]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_reg_785[3]_i_1 
       (.I0(select_ln24_1_fu_438_p3[3]),
        .I1(\in_d_reg_785[4]_i_2_n_5 ),
        .O(in_d_fu_496_p2[3]));
  LUT6 #(
    .INIT(64'h8788878787888888)) 
    \in_d_reg_785[4]_i_1 
       (.I0(select_ln24_1_fu_438_p3[3]),
        .I1(\in_d_reg_785[4]_i_2_n_5 ),
        .I2(p_0_in1_out),
        .I3(\in_d_0_reg_213_reg_n_5_[4] ),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I5(in_d_reg_785[4]),
        .O(in_d_fu_496_p2[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \in_d_reg_785[4]_i_2 
       (.I0(in_d_reg_785[0]),
        .I1(\in_d_0_reg_213_reg_n_5_[0] ),
        .I2(select_ln24_1_fu_438_p3[1]),
        .I3(\in_d_0_reg_213_reg_n_5_[2] ),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I5(in_d_reg_785[2]),
        .O(\in_d_reg_785[4]_i_2_n_5 ));
  FDRE \in_d_reg_785_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .Q(in_d_reg_785[0]),
        .R(1'b0));
  FDRE \in_d_reg_785_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(in_d_fu_496_p2[1]),
        .Q(in_d_reg_785[1]),
        .R(1'b0));
  FDRE \in_d_reg_785_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(in_d_fu_496_p2[2]),
        .Q(in_d_reg_785[2]),
        .R(1'b0));
  FDRE \in_d_reg_785_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(in_d_fu_496_p2[3]),
        .Q(in_d_reg_785[3]),
        .R(1'b0));
  FDRE \in_d_reg_785_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(in_d_fu_496_p2[4]),
        .Q(in_d_reg_785[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \indvar_flatten18_reg_145[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln34_fu_224_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(indvar_flatten18_reg_145));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten18_reg_145[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln34_fu_224_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten18_reg_1450));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \indvar_flatten18_reg_145[0]_i_4 
       (.I0(\indvar_flatten18_reg_145[0]_i_7_n_5 ),
        .I1(\indvar_flatten18_reg_145[0]_i_8_n_5 ),
        .I2(indvar_flatten59_reg_134_reg[12]),
        .I3(indvar_flatten59_reg_134_reg[8]),
        .I4(indvar_flatten59_reg_134_reg[10]),
        .I5(indvar_flatten59_reg_134_reg[2]),
        .O(icmp_ln34_fu_224_p2));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten18_reg_145[0]_i_5 
       (.I0(indvar_flatten18_reg_145_reg[0]),
        .I1(icmp_ln20_fu_236_p2),
        .O(\indvar_flatten18_reg_145[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten18_reg_145[0]_i_6 
       (.I0(indvar_flatten18_reg_145_reg[0]),
        .I1(icmp_ln20_fu_236_p2),
        .O(\indvar_flatten18_reg_145[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \indvar_flatten18_reg_145[0]_i_7 
       (.I0(indvar_flatten59_reg_134_reg[9]),
        .I1(indvar_flatten59_reg_134_reg[11]),
        .I2(indvar_flatten59_reg_134_reg[0]),
        .I3(indvar_flatten59_reg_134_reg[6]),
        .I4(indvar_flatten59_reg_134_reg[5]),
        .I5(indvar_flatten59_reg_134_reg[4]),
        .O(\indvar_flatten18_reg_145[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \indvar_flatten18_reg_145[0]_i_8 
       (.I0(indvar_flatten59_reg_134_reg[7]),
        .I1(indvar_flatten59_reg_134_reg[3]),
        .I2(indvar_flatten59_reg_134_reg[13]),
        .I3(indvar_flatten59_reg_134_reg[1]),
        .O(\indvar_flatten18_reg_145[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten18_reg_145[12]_i_2 
       (.I0(indvar_flatten18_reg_145_reg[13]),
        .I1(icmp_ln20_fu_236_p2),
        .O(\indvar_flatten18_reg_145[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten18_reg_145[12]_i_3 
       (.I0(indvar_flatten18_reg_145_reg[12]),
        .I1(icmp_ln20_fu_236_p2),
        .O(\indvar_flatten18_reg_145[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten18_reg_145[8]_i_2 
       (.I0(indvar_flatten18_reg_145_reg[8]),
        .I1(icmp_ln20_fu_236_p2),
        .O(\indvar_flatten18_reg_145[8]_i_2_n_5 ));
  FDRE \indvar_flatten18_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[0]_i_3_n_12 ),
        .Q(indvar_flatten18_reg_145_reg[0]),
        .R(indvar_flatten18_reg_145));
  CARRY4 \indvar_flatten18_reg_145_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\indvar_flatten18_reg_145_reg[0]_i_3_n_5 ,\indvar_flatten18_reg_145_reg[0]_i_3_n_6 ,\indvar_flatten18_reg_145_reg[0]_i_3_n_7 ,\indvar_flatten18_reg_145_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten18_reg_145[0]_i_5_n_5 }),
        .O({\indvar_flatten18_reg_145_reg[0]_i_3_n_9 ,\indvar_flatten18_reg_145_reg[0]_i_3_n_10 ,\indvar_flatten18_reg_145_reg[0]_i_3_n_11 ,\indvar_flatten18_reg_145_reg[0]_i_3_n_12 }),
        .S({indvar_flatten18_reg_145_reg[3:1],\indvar_flatten18_reg_145[0]_i_6_n_5 }));
  FDRE \indvar_flatten18_reg_145_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_145_reg[10]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten18_reg_145_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_145_reg[11]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten18_reg_145_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_145_reg[12]),
        .R(indvar_flatten18_reg_145));
  CARRY4 \indvar_flatten18_reg_145_reg[12]_i_1 
       (.CI(\indvar_flatten18_reg_145_reg[8]_i_1_n_5 ),
        .CO({\NLW_indvar_flatten18_reg_145_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten18_reg_145_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten18_reg_145_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten18_reg_145_reg[12]_i_1_n_11 ,\indvar_flatten18_reg_145_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\indvar_flatten18_reg_145[12]_i_2_n_5 ,\indvar_flatten18_reg_145[12]_i_3_n_5 }));
  FDRE \indvar_flatten18_reg_145_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_145_reg[13]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten18_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[0]_i_3_n_11 ),
        .Q(indvar_flatten18_reg_145_reg[1]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten18_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[0]_i_3_n_10 ),
        .Q(indvar_flatten18_reg_145_reg[2]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten18_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[0]_i_3_n_9 ),
        .Q(indvar_flatten18_reg_145_reg[3]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten18_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_145_reg[4]),
        .R(indvar_flatten18_reg_145));
  CARRY4 \indvar_flatten18_reg_145_reg[4]_i_1 
       (.CI(\indvar_flatten18_reg_145_reg[0]_i_3_n_5 ),
        .CO({\indvar_flatten18_reg_145_reg[4]_i_1_n_5 ,\indvar_flatten18_reg_145_reg[4]_i_1_n_6 ,\indvar_flatten18_reg_145_reg[4]_i_1_n_7 ,\indvar_flatten18_reg_145_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten18_reg_145_reg[4]_i_1_n_9 ,\indvar_flatten18_reg_145_reg[4]_i_1_n_10 ,\indvar_flatten18_reg_145_reg[4]_i_1_n_11 ,\indvar_flatten18_reg_145_reg[4]_i_1_n_12 }),
        .S(indvar_flatten18_reg_145_reg[7:4]));
  FDRE \indvar_flatten18_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_145_reg[5]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten18_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_145_reg[6]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten18_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_145_reg[7]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten18_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_145_reg[8]),
        .R(indvar_flatten18_reg_145));
  CARRY4 \indvar_flatten18_reg_145_reg[8]_i_1 
       (.CI(\indvar_flatten18_reg_145_reg[4]_i_1_n_5 ),
        .CO({\indvar_flatten18_reg_145_reg[8]_i_1_n_5 ,\indvar_flatten18_reg_145_reg[8]_i_1_n_6 ,\indvar_flatten18_reg_145_reg[8]_i_1_n_7 ,\indvar_flatten18_reg_145_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten18_reg_145_reg[8]_i_1_n_9 ,\indvar_flatten18_reg_145_reg[8]_i_1_n_10 ,\indvar_flatten18_reg_145_reg[8]_i_1_n_11 ,\indvar_flatten18_reg_145_reg[8]_i_1_n_12 }),
        .S({indvar_flatten18_reg_145_reg[11:9],\indvar_flatten18_reg_145[8]_i_2_n_5 }));
  FDRE \indvar_flatten18_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten18_reg_145_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_145_reg[9]),
        .R(indvar_flatten18_reg_145));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten59_reg_134[0]_i_2 
       (.I0(indvar_flatten59_reg_134_reg[0]),
        .O(\indvar_flatten59_reg_134[0]_i_2_n_5 ));
  FDRE \indvar_flatten59_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten59_reg_134_reg[0]),
        .R(indvar_flatten18_reg_145));
  CARRY4 \indvar_flatten59_reg_134_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten59_reg_134_reg[0]_i_1_n_5 ,\indvar_flatten59_reg_134_reg[0]_i_1_n_6 ,\indvar_flatten59_reg_134_reg[0]_i_1_n_7 ,\indvar_flatten59_reg_134_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten59_reg_134_reg[0]_i_1_n_9 ,\indvar_flatten59_reg_134_reg[0]_i_1_n_10 ,\indvar_flatten59_reg_134_reg[0]_i_1_n_11 ,\indvar_flatten59_reg_134_reg[0]_i_1_n_12 }),
        .S({indvar_flatten59_reg_134_reg[3:1],\indvar_flatten59_reg_134[0]_i_2_n_5 }));
  FDRE \indvar_flatten59_reg_134_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten59_reg_134_reg[10]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten59_reg_134_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten59_reg_134_reg[11]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten59_reg_134_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten59_reg_134_reg[12]),
        .R(indvar_flatten18_reg_145));
  CARRY4 \indvar_flatten59_reg_134_reg[12]_i_1 
       (.CI(\indvar_flatten59_reg_134_reg[8]_i_1_n_5 ),
        .CO({\NLW_indvar_flatten59_reg_134_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten59_reg_134_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten59_reg_134_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten59_reg_134_reg[12]_i_1_n_11 ,\indvar_flatten59_reg_134_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,indvar_flatten59_reg_134_reg[13:12]}));
  FDRE \indvar_flatten59_reg_134_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten59_reg_134_reg[13]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten59_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten59_reg_134_reg[1]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten59_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten59_reg_134_reg[2]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten59_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten59_reg_134_reg[3]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten59_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten59_reg_134_reg[4]),
        .R(indvar_flatten18_reg_145));
  CARRY4 \indvar_flatten59_reg_134_reg[4]_i_1 
       (.CI(\indvar_flatten59_reg_134_reg[0]_i_1_n_5 ),
        .CO({\indvar_flatten59_reg_134_reg[4]_i_1_n_5 ,\indvar_flatten59_reg_134_reg[4]_i_1_n_6 ,\indvar_flatten59_reg_134_reg[4]_i_1_n_7 ,\indvar_flatten59_reg_134_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten59_reg_134_reg[4]_i_1_n_9 ,\indvar_flatten59_reg_134_reg[4]_i_1_n_10 ,\indvar_flatten59_reg_134_reg[4]_i_1_n_11 ,\indvar_flatten59_reg_134_reg[4]_i_1_n_12 }),
        .S(indvar_flatten59_reg_134_reg[7:4]));
  FDRE \indvar_flatten59_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten59_reg_134_reg[5]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten59_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten59_reg_134_reg[6]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten59_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten59_reg_134_reg[7]),
        .R(indvar_flatten18_reg_145));
  FDRE \indvar_flatten59_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten59_reg_134_reg[8]),
        .R(indvar_flatten18_reg_145));
  CARRY4 \indvar_flatten59_reg_134_reg[8]_i_1 
       (.CI(\indvar_flatten59_reg_134_reg[4]_i_1_n_5 ),
        .CO({\indvar_flatten59_reg_134_reg[8]_i_1_n_5 ,\indvar_flatten59_reg_134_reg[8]_i_1_n_6 ,\indvar_flatten59_reg_134_reg[8]_i_1_n_7 ,\indvar_flatten59_reg_134_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten59_reg_134_reg[8]_i_1_n_9 ,\indvar_flatten59_reg_134_reg[8]_i_1_n_10 ,\indvar_flatten59_reg_134_reg[8]_i_1_n_11 ,\indvar_flatten59_reg_134_reg[8]_i_1_n_12 }),
        .S(indvar_flatten59_reg_134_reg[11:8]));
  FDRE \indvar_flatten59_reg_134_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_1450),
        .D(\indvar_flatten59_reg_134_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten59_reg_134_reg[9]),
        .R(indvar_flatten18_reg_145));
  LUT6 #(
    .INIT(64'h55FF2A2A2A2A2A2A)) 
    \indvar_flatten_reg_179[0]_i_1 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln34_reg_701),
        .O(\indvar_flatten_reg_179[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_179[1]_i_1 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[1] ),
        .I1(\indvar_flatten_reg_179_reg_n_5_[0] ),
        .O(add_ln21_fu_502_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_179[2]_i_1 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[2] ),
        .I1(\indvar_flatten_reg_179_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_179_reg_n_5_[1] ),
        .O(add_ln21_fu_502_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_179[3]_i_1 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[3] ),
        .I1(\indvar_flatten_reg_179_reg_n_5_[1] ),
        .I2(\indvar_flatten_reg_179_reg_n_5_[0] ),
        .I3(\indvar_flatten_reg_179_reg_n_5_[2] ),
        .O(add_ln21_fu_502_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_179[4]_i_1 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[4] ),
        .I1(\indvar_flatten_reg_179_reg_n_5_[2] ),
        .I2(\indvar_flatten_reg_179_reg_n_5_[0] ),
        .I3(\indvar_flatten_reg_179_reg_n_5_[1] ),
        .I4(\indvar_flatten_reg_179_reg_n_5_[3] ),
        .O(add_ln21_fu_502_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_179[5]_i_1 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[5] ),
        .I1(\indvar_flatten_reg_179_reg_n_5_[3] ),
        .I2(\indvar_flatten_reg_179_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_179_reg_n_5_[0] ),
        .I4(\indvar_flatten_reg_179_reg_n_5_[2] ),
        .I5(\indvar_flatten_reg_179_reg_n_5_[4] ),
        .O(add_ln21_fu_502_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_179[6]_i_1 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[6] ),
        .I1(\indvar_flatten_reg_179[9]_i_3_n_5 ),
        .O(add_ln21_fu_502_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_179[7]_i_1 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[7] ),
        .I1(\indvar_flatten_reg_179[9]_i_3_n_5 ),
        .I2(\indvar_flatten_reg_179_reg_n_5_[6] ),
        .O(add_ln21_fu_502_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_179[8]_i_1 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[8] ),
        .I1(\indvar_flatten_reg_179_reg_n_5_[6] ),
        .I2(\indvar_flatten_reg_179[9]_i_3_n_5 ),
        .I3(\indvar_flatten_reg_179_reg_n_5_[7] ),
        .O(add_ln21_fu_502_p2[8]));
  LUT6 #(
    .INIT(64'h88880F8888888888)) 
    \indvar_flatten_reg_179[9]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln34_reg_701_reg_n_5_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_reg_179));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_179[9]_i_2 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[9] ),
        .I1(\indvar_flatten_reg_179_reg_n_5_[7] ),
        .I2(\indvar_flatten_reg_179_reg_n_5_[8] ),
        .I3(\indvar_flatten_reg_179_reg_n_5_[6] ),
        .I4(\indvar_flatten_reg_179[9]_i_3_n_5 ),
        .O(add_ln21_fu_502_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_reg_179[9]_i_3 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[5] ),
        .I1(\indvar_flatten_reg_179_reg_n_5_[3] ),
        .I2(\indvar_flatten_reg_179_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_179_reg_n_5_[0] ),
        .I4(\indvar_flatten_reg_179_reg_n_5_[2] ),
        .I5(\indvar_flatten_reg_179_reg_n_5_[4] ),
        .O(\indvar_flatten_reg_179[9]_i_3_n_5 ));
  FDRE \indvar_flatten_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvar_flatten_reg_179[0]_i_1_n_5 ),
        .Q(\indvar_flatten_reg_179_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(add_ln21_fu_502_p2[1]),
        .Q(\indvar_flatten_reg_179_reg_n_5_[1] ),
        .R(indvar_flatten_reg_179));
  FDRE \indvar_flatten_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(add_ln21_fu_502_p2[2]),
        .Q(\indvar_flatten_reg_179_reg_n_5_[2] ),
        .R(indvar_flatten_reg_179));
  FDRE \indvar_flatten_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(add_ln21_fu_502_p2[3]),
        .Q(\indvar_flatten_reg_179_reg_n_5_[3] ),
        .R(indvar_flatten_reg_179));
  FDRE \indvar_flatten_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(add_ln21_fu_502_p2[4]),
        .Q(\indvar_flatten_reg_179_reg_n_5_[4] ),
        .R(indvar_flatten_reg_179));
  FDRE \indvar_flatten_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(add_ln21_fu_502_p2[5]),
        .Q(\indvar_flatten_reg_179_reg_n_5_[5] ),
        .R(indvar_flatten_reg_179));
  FDRE \indvar_flatten_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(add_ln21_fu_502_p2[6]),
        .Q(\indvar_flatten_reg_179_reg_n_5_[6] ),
        .R(indvar_flatten_reg_179));
  FDRE \indvar_flatten_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(add_ln21_fu_502_p2[7]),
        .Q(\indvar_flatten_reg_179_reg_n_5_[7] ),
        .R(indvar_flatten_reg_179));
  FDRE \indvar_flatten_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(add_ln21_fu_502_p2[8]),
        .Q(\indvar_flatten_reg_179_reg_n_5_[8] ),
        .R(indvar_flatten_reg_179));
  FDRE \indvar_flatten_reg_179_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(add_ln21_fu_502_p2[9]),
        .Q(\indvar_flatten_reg_179_reg_n_5_[9] ),
        .R(indvar_flatten_reg_179));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln29_reg_815_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln29_reg_815_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_4_reg_780[15],tmp_4_reg_780[15],tmp_4_reg_780[15],tmp_4_reg_780[15],tmp_4_reg_780[13:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln29_reg_815_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln29_reg_815_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln29_reg_815_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln29_reg_815_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln29_reg_815_reg_i_2_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln29_reg_815_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln29_reg_815_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln29_reg_815_reg_P_UNCONNECTED[47:32],mul_ln29_reg_815_reg_n_79,mul_ln29_reg_815_reg_n_80,sext_ln29_3_fu_635_p1,mul_ln29_reg_815_reg_n_97,mul_ln29_reg_815_reg_n_98,mul_ln29_reg_815_reg_n_99,mul_ln29_reg_815_reg_n_100,mul_ln29_reg_815_reg_n_101,mul_ln29_reg_815_reg_n_102,mul_ln29_reg_815_reg_n_103,mul_ln29_reg_815_reg_n_104,mul_ln29_reg_815_reg_n_105,mul_ln29_reg_815_reg_n_106,mul_ln29_reg_815_reg_n_107,mul_ln29_reg_815_reg_n_108,mul_ln29_reg_815_reg_n_109,mul_ln29_reg_815_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln29_reg_815_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln29_reg_815_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln29_reg_815_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln29_reg_815_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln29_reg_815_reg_i_1
       (.I0(icmp_ln34_reg_701_pp0_iter2_reg),
        .O(mul_ln29_reg_815_reg_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln29_reg_815_reg_i_2
       (.I0(icmp_ln34_reg_701_pp0_iter3_reg),
        .O(mul_ln29_reg_815_reg_i_2_n_5));
  design_1_network_0_0_network_mac_muladd_11ns_5ns_11s_15_1_1 network_mac_muladd_11ns_5ns_11s_15_1_1_U130
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(p_i_17__5_n_8),
        .Q(Q[2]),
        .and_ln29_reg_749(and_ln29_reg_749),
        .and_ln34_2_reg_733(and_ln34_2_reg_733),
        .\and_ln34_2_reg_733_reg[0] (\indvar_flatten_reg_179_reg_n_5_[0] ),
        .\and_ln34_2_reg_733_reg[0]_0 (\indvar_flatten_reg_179_reg_n_5_[7] ),
        .\and_ln34_2_reg_733_reg[0]_1 (\indvar_flatten_reg_179_reg_n_5_[1] ),
        .\and_ln34_2_reg_733_reg[0]_2 (\indvar_flatten_reg_179_reg_n_5_[5] ),
        .\and_ln34_2_reg_733_reg[0]_3 (\indvar_flatten_reg_179_reg_n_5_[3] ),
        .\and_ln34_2_reg_733_reg[0]_4 (\indvar_flatten_reg_179_reg_n_5_[8] ),
        .\and_ln34_2_reg_733_reg[0]_5 (\indvar_flatten_reg_179_reg_n_5_[4] ),
        .\and_ln34_2_reg_733_reg[0]_6 (\indvar_flatten_reg_179_reg_n_5_[2] ),
        .\and_ln34_2_reg_733_reg[0]_7 (\indvar_flatten_reg_179_reg_n_5_[6] ),
        .\and_ln34_2_reg_733_reg[0]_8 (\indvar_flatten_reg_179_reg_n_5_[9] ),
        .ap_clk(ap_clk),
        .icmp_ln20_reg_710(icmp_ln20_reg_710),
        .icmp_ln20_reg_710_pp0_iter1_reg(icmp_ln20_reg_710_pp0_iter1_reg),
        .\icmp_ln20_reg_710_reg[0] (network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .icmp_ln34_reg_701(icmp_ln34_reg_701),
        .icmp_ln34_reg_701_pp0_iter1_reg(icmp_ln34_reg_701_pp0_iter1_reg),
        .\icmp_ln34_reg_701_pp0_iter1_reg_reg[0] (network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .\in_d_0_reg_213_reg[2] (network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .\in_d_0_reg_213_reg[3] (network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_30),
        .\in_d_reg_785_reg[0] (network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .\in_d_reg_785_reg[1] (network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_31),
        .\in_d_reg_785_reg[2] (network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .\in_d_reg_785_reg[3] ({select_ln24_1_fu_438_p3[3],select_ln24_1_fu_438_p3[1]}),
        .\in_d_reg_785_reg[4] (network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_27),
        .input_r_address0(input_r_address0),
        .p(in_d_reg_785),
        .p_0(input_r_ce0),
        .p_0_in1_out(p_0_in1_out),
        .p_0_in4_out(p_0_in4_out),
        .p_1({\in_d_0_reg_213_reg_n_5_[4] ,\in_d_0_reg_213_reg_n_5_[3] ,\in_d_0_reg_213_reg_n_5_[2] ,\in_d_0_reg_213_reg_n_5_[1] ,\in_d_0_reg_213_reg_n_5_[0] }),
        .p_2(ap_CS_fsm_pp0_stage0),
        .p_3(\icmp_ln34_reg_701_reg_n_5_[0] ),
        .p_4(add_ln29_2_fu_531_p2),
        .p_5(out_w_reg_759[2:0]),
        .p_6(select_ln29_1_reg_743[2]),
        .p_7({\sub_ln29_1_reg_738_reg_n_5_[9] ,\sub_ln29_1_reg_738_reg_n_5_[8] ,\sub_ln29_1_reg_738_reg_n_5_[7] ,\sub_ln29_1_reg_738_reg_n_5_[6] ,\sub_ln29_1_reg_738_reg_n_5_[5] ,\sub_ln29_1_reg_738_reg_n_5_[4] ,\sub_ln29_1_reg_738_reg_n_5_[3] ,\sub_ln29_1_reg_738_reg_n_5_[2] }),
        .p_8(add_ln29_reg_728),
        .ram_reg_0(ram_reg_0_12),
        .ram_reg_0_0(ram_reg_0_13),
        .ram_reg_0_1(ram_reg_0_14),
        .ram_reg_0_2(ram_reg_0_15),
        .ram_reg_0_3(ram_reg_0_16),
        .ram_reg_0_4(ram_reg_0_1),
        .ram_reg_0_5(ram_reg_0_17),
        .ram_reg_0_6(ram_reg_0_18),
        .ram_reg_0_7(ram_reg_0_19));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_554/or_ln24_1_reg_764_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_554/or_ln24_1_reg_764_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \or_ln24_1_reg_764_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(or_ln24_1_reg_764),
        .Q(\or_ln24_1_reg_764_pp0_iter3_reg_reg[0]_srl2_n_5 ));
  FDRE \or_ln24_1_reg_764_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln24_1_reg_764_pp0_iter3_reg_reg[0]_srl2_n_5 ),
        .Q(or_ln24_1_reg_764_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_ln24_1_reg_764_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(p_0_in1_out),
        .Q(or_ln24_1_reg_764),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF56FF0000A600)) 
    \out_d_0_mid2_reg_810[0]_i_1 
       (.I0(icmp_ln20_reg_710_pp0_iter3_reg),
        .I1(\out_d_0_reg_156_reg_n_5_[0] ),
        .I2(buffer_0_reg_2010),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(icmp_ln34_reg_701_pp0_iter3_reg),
        .I5(out_d_0_mid2_reg_810),
        .O(\out_d_0_mid2_reg_810[0]_i_1_n_5 ));
  FDRE \out_d_0_mid2_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_d_0_mid2_reg_810[0]_i_1_n_5 ),
        .Q(out_d_0_mid2_reg_810),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00C0AACAAACAAACA)) 
    \out_d_0_reg_156[0]_i_1 
       (.I0(\out_d_0_reg_156_reg_n_5_[0] ),
        .I1(out_d_0_mid2_reg_810),
        .I2(output_r_ce0),
        .I3(icmp_ln34_reg_701_pp0_iter4_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .I5(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .O(\out_d_0_reg_156[0]_i_1_n_5 ));
  FDRE \out_d_0_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_d_0_reg_156[0]_i_1_n_5 ),
        .Q(\out_d_0_reg_156_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00004B0000000000)) 
    \out_h_0_reg_168[0]_i_1 
       (.I0(icmp_ln20_reg_710),
        .I1(zext_ln29_fu_264_p1[5]),
        .I2(\out_h_0_reg_168[4]_i_4_n_5 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln34_reg_701_reg_n_5_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\out_h_0_reg_168[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0080008000080080)) 
    \out_h_0_reg_168[1]_i_1 
       (.I0(icmp_ln34_reg_701),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(zext_ln29_fu_264_p1[6]),
        .I3(icmp_ln20_reg_710),
        .I4(zext_ln29_fu_264_p1[5]),
        .I5(\out_h_0_reg_168[4]_i_4_n_5 ),
        .O(\out_h_0_reg_168[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00AA0000002A0080)) 
    \out_h_0_reg_168[2]_i_1 
       (.I0(indvar_flatten_reg_1790),
        .I1(zext_ln29_fu_264_p1[6]),
        .I2(zext_ln29_fu_264_p1[5]),
        .I3(icmp_ln20_reg_710),
        .I4(zext_ln29_fu_264_p1[7]),
        .I5(\out_h_0_reg_168[4]_i_4_n_5 ),
        .O(\out_h_0_reg_168[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h2E22000000000000)) 
    \out_h_0_reg_168[3]_i_1 
       (.I0(\out_h_0_reg_168[3]_i_2_n_5 ),
        .I1(\out_h_0_reg_168[4]_i_4_n_5 ),
        .I2(icmp_ln20_reg_710),
        .I3(zext_ln29_fu_264_p1[8]),
        .I4(icmp_ln34_reg_701),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\out_h_0_reg_168[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \out_h_0_reg_168[3]_i_2 
       (.I0(zext_ln29_fu_264_p1[5]),
        .I1(zext_ln29_fu_264_p1[6]),
        .I2(zext_ln29_fu_264_p1[7]),
        .I3(icmp_ln20_reg_710),
        .I4(zext_ln29_fu_264_p1[8]),
        .O(\out_h_0_reg_168[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \out_h_0_reg_168[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln34_reg_701_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\out_h_0_reg_168[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0008000888080008)) 
    \out_h_0_reg_168[4]_i_2 
       (.I0(icmp_ln34_reg_701),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\out_h_0_reg_168[4]_i_3_n_5 ),
        .I3(\out_h_0_reg_168[4]_i_4_n_5 ),
        .I4(zext_ln29_fu_264_p1[9]),
        .I5(icmp_ln20_reg_710),
        .O(\out_h_0_reg_168[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF9F5F5F5F5F5F5F5)) 
    \out_h_0_reg_168[4]_i_3 
       (.I0(zext_ln29_fu_264_p1[9]),
        .I1(zext_ln29_fu_264_p1[8]),
        .I2(icmp_ln20_reg_710),
        .I3(zext_ln29_fu_264_p1[7]),
        .I4(zext_ln29_fu_264_p1[6]),
        .I5(zext_ln29_fu_264_p1[5]),
        .O(\out_h_0_reg_168[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \out_h_0_reg_168[4]_i_4 
       (.I0(icmp_ln20_reg_710),
        .I1(\indvar_flatten_reg_179_reg_n_5_[8] ),
        .I2(\indvar_flatten_reg_179_reg_n_5_[7] ),
        .I3(\indvar_flatten_reg_179_reg_n_5_[6] ),
        .I4(\out_h_0_reg_168[4]_i_5_n_5 ),
        .I5(\indvar_flatten_reg_179_reg_n_5_[9] ),
        .O(\out_h_0_reg_168[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \out_h_0_reg_168[4]_i_5 
       (.I0(\indvar_flatten_reg_179_reg_n_5_[5] ),
        .I1(\indvar_flatten_reg_179_reg_n_5_[4] ),
        .I2(\indvar_flatten_reg_179_reg_n_5_[3] ),
        .I3(\indvar_flatten_reg_179_reg_n_5_[0] ),
        .I4(\indvar_flatten_reg_179_reg_n_5_[2] ),
        .I5(\indvar_flatten_reg_179_reg_n_5_[1] ),
        .O(\out_h_0_reg_168[4]_i_5_n_5 ));
  FDRE \out_h_0_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_168[4]_i_1_n_5 ),
        .D(\out_h_0_reg_168[0]_i_1_n_5 ),
        .Q(zext_ln29_fu_264_p1[5]),
        .R(1'b0));
  FDRE \out_h_0_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_168[4]_i_1_n_5 ),
        .D(\out_h_0_reg_168[1]_i_1_n_5 ),
        .Q(zext_ln29_fu_264_p1[6]),
        .R(1'b0));
  FDRE \out_h_0_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_168[4]_i_1_n_5 ),
        .D(\out_h_0_reg_168[2]_i_1_n_5 ),
        .Q(zext_ln29_fu_264_p1[7]),
        .R(1'b0));
  FDRE \out_h_0_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_168[4]_i_1_n_5 ),
        .D(\out_h_0_reg_168[3]_i_1_n_5 ),
        .Q(zext_ln29_fu_264_p1[8]),
        .R(1'b0));
  FDRE \out_h_0_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_168[4]_i_1_n_5 ),
        .D(\out_h_0_reg_168[4]_i_2_n_5 ),
        .Q(zext_ln29_fu_264_p1[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    \out_w_0_reg_190[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_4_fu_554_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(input_r_ce0),
        .I3(icmp_ln34_reg_701_pp0_iter1_reg),
        .O(in_d_0_reg_213));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_0_reg_190[4]_i_2 
       (.I0(input_r_ce0),
        .I1(icmp_ln34_reg_701_pp0_iter1_reg),
        .O(\out_w_0_reg_190[4]_i_2_n_5 ));
  FDRE \out_w_0_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(\out_w_0_reg_190[4]_i_2_n_5 ),
        .D(select_ln21_reg_774[0]),
        .Q(out_w_0_reg_190[0]),
        .R(in_d_0_reg_213));
  FDRE \out_w_0_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(\out_w_0_reg_190[4]_i_2_n_5 ),
        .D(select_ln21_reg_774[1]),
        .Q(out_w_0_reg_190[1]),
        .R(in_d_0_reg_213));
  FDRE \out_w_0_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(\out_w_0_reg_190[4]_i_2_n_5 ),
        .D(select_ln21_reg_774[2]),
        .Q(out_w_0_reg_190[2]),
        .R(in_d_0_reg_213));
  FDRE \out_w_0_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(\out_w_0_reg_190[4]_i_2_n_5 ),
        .D(select_ln21_reg_774[3]),
        .Q(out_w_0_reg_190[3]),
        .R(in_d_0_reg_213));
  FDRE \out_w_0_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(\out_w_0_reg_190[4]_i_2_n_5 ),
        .D(select_ln21_reg_774[4]),
        .Q(out_w_0_reg_190[4]),
        .R(in_d_0_reg_213));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    \out_w_reg_759[0]_i_1 
       (.I0(out_w_0_reg_190[0]),
        .I1(icmp_ln34_reg_701_pp0_iter1_reg),
        .I2(input_r_ce0),
        .I3(select_ln21_reg_774[0]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .O(out_w_fu_421_p2[0]));
  LUT6 #(
    .INIT(64'h5A335ACC00000000)) 
    \out_w_reg_759[1]_i_1 
       (.I0(out_w_0_reg_190[0]),
        .I1(select_ln21_reg_774[0]),
        .I2(out_w_0_reg_190[1]),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I4(select_ln21_reg_774[1]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .O(\out_w_reg_759[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h65666A66AAAAAAAA)) 
    \out_w_reg_759[2]_i_1 
       (.I0(\select_ln21_reg_774[2]_i_2_n_5 ),
        .I1(out_w_0_reg_190[2]),
        .I2(icmp_ln34_reg_701_pp0_iter1_reg),
        .I3(input_r_ce0),
        .I4(select_ln21_reg_774[2]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .O(\out_w_reg_759[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h65666A66AAAAAAAA)) 
    \out_w_reg_759[3]_i_1 
       (.I0(\select_ln21_reg_774[4]_i_6_n_5 ),
        .I1(out_w_0_reg_190[3]),
        .I2(icmp_ln34_reg_701_pp0_iter1_reg),
        .I3(input_r_ce0),
        .I4(select_ln21_reg_774[3]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .O(\out_w_reg_759[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h1DFFE20000000000)) 
    \out_w_reg_759[4]_i_1 
       (.I0(select_ln21_reg_774[3]),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I2(out_w_0_reg_190[3]),
        .I3(\select_ln21_reg_774[4]_i_6_n_5 ),
        .I4(zext_ln24_fu_286_p1__0[4]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .O(out_w_fu_421_p2[4]));
  FDRE \out_w_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(out_w_fu_421_p2[0]),
        .Q(out_w_reg_759[0]),
        .R(1'b0));
  FDRE \out_w_reg_759_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\out_w_reg_759[1]_i_1_n_5 ),
        .Q(out_w_reg_759[1]),
        .R(1'b0));
  FDRE \out_w_reg_759_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\out_w_reg_759[2]_i_1_n_5 ),
        .Q(out_w_reg_759[2]),
        .R(1'b0));
  FDRE \out_w_reg_759_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\out_w_reg_759[3]_i_1_n_5 ),
        .Q(out_w_reg_759[3]),
        .R(1'b0));
  FDRE \out_w_reg_759_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(out_w_fu_421_p2[4]),
        .Q(out_w_reg_759[4]),
        .R(1'b0));
  CARRY4 p_i_17__5
       (.CI(p_i_18__5_n_5),
        .CO({NLW_p_i_17__5_CO_UNCONNECTED[3:1],p_i_17__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_17__5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 p_i_18__5
       (.CI(p_i_19__5_n_5),
        .CO({p_i_18__5_n_5,p_i_18__5_n_6,p_i_18__5_n_7,p_i_18__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln29_2_fu_531_p2[9:6]),
        .S(select_ln29_1_reg_743[9:6]));
  CARRY4 p_i_19__5
       (.CI(1'b0),
        .CO({p_i_19__5_n_5,p_i_19__5_n_6,p_i_19__5_n_7,p_i_19__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,out_w_reg_759[4:2]}),
        .O({add_ln29_2_fu_531_p2[5:3],NLW_p_i_19__5_O_UNCONNECTED[0]}),
        .S({select_ln29_1_reg_743[5],p_i_21__3_n_5,p_i_22__3_n_5,p_i_23__3_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_21__3
       (.I0(out_w_reg_759[4]),
        .I1(select_ln29_1_reg_743[4]),
        .O(p_i_21__3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_22__3
       (.I0(out_w_reg_759[3]),
        .I1(select_ln29_1_reg_743[3]),
        .O(p_i_22__3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_23__3
       (.I0(out_w_reg_759[2]),
        .I1(select_ln29_1_reg_743[2]),
        .O(p_i_23__3_n_5));
  LUT6 #(
    .INIT(64'h000088F000008800)) 
    ram_reg_0_i_130
       (.I0(output_r_ce0),
        .I1(icmp_ln24_1_reg_801_pp0_iter4_reg),
        .I2(MemBank_B_address010_out),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(grp_padding2d_fix16_fu_515_output_r_we0),
        .O(ap_enable_reg_pp0_iter5_reg_0));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_0_i_242
       (.I0(trunc_ln33_fu_653_p1[1]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_0_i_245
       (.I0(trunc_ln33_fu_653_p1[0]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[0]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_0_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_266
       (.I0(output_r_address0),
        .I1(Q[2]),
        .O(\add_ln34_1_reg_820_reg[10]_0 ));
  CARRY4 ram_reg_0_i_410
       (.CI(1'b0),
        .CO({ram_reg_0_i_410_n_5,ram_reg_0_i_410_n_6,ram_reg_0_i_410_n_7,ram_reg_0_i_410_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_3_fu_635_p1[3:0]),
        .O(trunc_ln33_fu_653_p1[3:0]),
        .S({ram_reg_0_i_501_n_5,ram_reg_0_i_502_n_5,ram_reg_0_i_503_n_5,ram_reg_0_i_504_n_5}));
  CARRY4 ram_reg_0_i_411
       (.CI(ram_reg_4_i_20_n_5),
        .CO({NLW_ram_reg_0_i_411_CO_UNCONNECTED[3],ram_reg_0_i_411_n_6,ram_reg_0_i_411_n_7,ram_reg_0_i_411_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln29_3_fu_635_p1[14:12]}),
        .O(trunc_ln33_fu_653_p1[15:12]),
        .S({ram_reg_0_i_505_n_5,ram_reg_0_i_506_n_5,ram_reg_0_i_507_n_5,ram_reg_0_i_508_n_5}));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_0_i_501
       (.I0(buffer_0_reg_201_reg[3]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(sext_ln29_3_fu_635_p1[3]),
        .O(ram_reg_0_i_501_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_0_i_502
       (.I0(buffer_0_reg_201_reg[2]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(sext_ln29_3_fu_635_p1[2]),
        .O(ram_reg_0_i_502_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_0_i_503
       (.I0(or_ln24_1_reg_764_pp0_iter4_reg),
        .I1(buffer_0_reg_201_reg[1]),
        .I2(sext_ln29_3_fu_635_p1[1]),
        .O(ram_reg_0_i_503_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_0_i_504
       (.I0(buffer_0_reg_201_reg[0]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(sext_ln29_3_fu_635_p1[0]),
        .O(ram_reg_0_i_504_n_5));
  LUT3 #(
    .INIT(8'h56)) 
    ram_reg_0_i_505
       (.I0(sext_ln29_3_fu_635_p1[15]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(buffer_0_reg_201_reg[15]),
        .O(ram_reg_0_i_505_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_0_i_506
       (.I0(buffer_0_reg_201_reg[14]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(sext_ln29_3_fu_635_p1[14]),
        .O(ram_reg_0_i_506_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_0_i_507
       (.I0(or_ln24_1_reg_764_pp0_iter4_reg),
        .I1(buffer_0_reg_201_reg[13]),
        .I2(sext_ln29_3_fu_635_p1[13]),
        .O(ram_reg_0_i_507_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_0_i_508
       (.I0(buffer_0_reg_201_reg[12]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(sext_ln29_3_fu_635_p1[12]),
        .O(ram_reg_0_i_508_n_5));
  LUT4 #(
    .INIT(16'h002A)) 
    ram_reg_0_i_56
       (.I0(ram_reg_0_1),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[9]),
        .I2(Q[2]),
        .I3(ram_reg_0_11),
        .O(\add_ln34_1_reg_820_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    ram_reg_0_i_60
       (.I0(ram_reg_0_1),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[8]),
        .I2(Q[2]),
        .I3(ram_reg_0_10),
        .O(\add_ln34_1_reg_820_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    ram_reg_0_i_64__0
       (.I0(ram_reg_0_1),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[7]),
        .I2(Q[2]),
        .I3(ram_reg_0_9),
        .O(\add_ln34_1_reg_820_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    ram_reg_0_i_68
       (.I0(ram_reg_0_1),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[6]),
        .I2(Q[2]),
        .I3(ram_reg_0_8),
        .O(\add_ln34_1_reg_820_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    ram_reg_0_i_72
       (.I0(ram_reg_0_1),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[5]),
        .I2(Q[2]),
        .I3(ram_reg_0_7),
        .O(\add_ln34_1_reg_820_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    ram_reg_0_i_76
       (.I0(ram_reg_0_1),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_6),
        .O(\add_ln34_1_reg_820_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    ram_reg_0_i_80
       (.I0(ram_reg_0_1),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[3]),
        .I2(Q[2]),
        .I3(ram_reg_0_5),
        .O(\add_ln34_1_reg_820_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    ram_reg_0_i_84
       (.I0(ram_reg_0_1),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[2]),
        .I2(Q[2]),
        .I3(ram_reg_0_4),
        .O(\add_ln34_1_reg_820_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    ram_reg_0_i_88
       (.I0(ram_reg_0_1),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[1]),
        .I2(Q[2]),
        .I3(ram_reg_0_3),
        .O(\add_ln34_1_reg_820_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    ram_reg_0_i_92
       (.I0(ram_reg_0_1),
        .I1(grp_pointwise_conv2d_fix_4_fu_554_output_r_address0[0]),
        .I2(Q[2]),
        .I3(ram_reg_0_2),
        .O(\add_ln34_1_reg_820_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_1_i_7
       (.I0(trunc_ln33_fu_653_p1[3]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[3]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_1_i_8
       (.I0(trunc_ln33_fu_653_p1[2]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[2]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_1_0));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_2_i_10
       (.I0(trunc_ln33_fu_653_p1[5]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[5]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_2_i_12
       (.I0(trunc_ln33_fu_653_p1[4]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[4]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_2_0));
  CARRY4 ram_reg_2_i_21
       (.CI(ram_reg_0_i_410_n_5),
        .CO({ram_reg_2_i_21_n_5,ram_reg_2_i_21_n_6,ram_reg_2_i_21_n_7,ram_reg_2_i_21_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_3_fu_635_p1[7:4]),
        .O(trunc_ln33_fu_653_p1[7:4]),
        .S({ram_reg_2_i_26_n_5,ram_reg_2_i_27_n_5,ram_reg_2_i_28_n_5,ram_reg_2_i_29_n_5}));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_2_i_26
       (.I0(or_ln24_1_reg_764_pp0_iter4_reg),
        .I1(buffer_0_reg_201_reg[7]),
        .I2(sext_ln29_3_fu_635_p1[7]),
        .O(ram_reg_2_i_26_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_2_i_27
       (.I0(or_ln24_1_reg_764_pp0_iter4_reg),
        .I1(buffer_0_reg_201_reg[6]),
        .I2(sext_ln29_3_fu_635_p1[6]),
        .O(ram_reg_2_i_27_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_2_i_28
       (.I0(or_ln24_1_reg_764_pp0_iter4_reg),
        .I1(buffer_0_reg_201_reg[5]),
        .I2(sext_ln29_3_fu_635_p1[5]),
        .O(ram_reg_2_i_28_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_2_i_29
       (.I0(or_ln24_1_reg_764_pp0_iter4_reg),
        .I1(buffer_0_reg_201_reg[4]),
        .I2(sext_ln29_3_fu_635_p1[4]),
        .O(ram_reg_2_i_29_n_5));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_3_i_7
       (.I0(trunc_ln33_fu_653_p1[7]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[7]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_3_i_8
       (.I0(trunc_ln33_fu_653_p1[6]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[6]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_3_0));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_4_i_11
       (.I0(trunc_ln33_fu_653_p1[8]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[8]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_4_0));
  CARRY4 ram_reg_4_i_20
       (.CI(ram_reg_2_i_21_n_5),
        .CO({ram_reg_4_i_20_n_5,ram_reg_4_i_20_n_6,ram_reg_4_i_20_n_7,ram_reg_4_i_20_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln29_3_fu_635_p1[11:8]),
        .O(trunc_ln33_fu_653_p1[11:8]),
        .S({ram_reg_4_i_25_n_5,ram_reg_4_i_26_n_5,ram_reg_4_i_27_n_5,ram_reg_4_i_28_n_5}));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_4_i_25
       (.I0(or_ln24_1_reg_764_pp0_iter4_reg),
        .I1(buffer_0_reg_201_reg[11]),
        .I2(sext_ln29_3_fu_635_p1[11]),
        .O(ram_reg_4_i_25_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_4_i_26
       (.I0(buffer_0_reg_201_reg[10]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(sext_ln29_3_fu_635_p1[10]),
        .O(ram_reg_4_i_26_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_4_i_27
       (.I0(buffer_0_reg_201_reg[9]),
        .I1(or_ln24_1_reg_764_pp0_iter4_reg),
        .I2(sext_ln29_3_fu_635_p1[9]),
        .O(ram_reg_4_i_27_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_4_i_28
       (.I0(or_ln24_1_reg_764_pp0_iter4_reg),
        .I1(buffer_0_reg_201_reg[8]),
        .I2(sext_ln29_3_fu_635_p1[8]),
        .O(ram_reg_4_i_28_n_5));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_4_i_9
       (.I0(trunc_ln33_fu_653_p1[9]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[9]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_5_i_8
       (.I0(trunc_ln33_fu_653_p1[11]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[11]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_5_i_9
       (.I0(trunc_ln33_fu_653_p1[10]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[10]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_5_0));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_6_i_7
       (.I0(trunc_ln33_fu_653_p1[13]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[13]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_6_i_8
       (.I0(trunc_ln33_fu_653_p1[12]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[12]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_6_0));
  LUT6 #(
    .INIT(64'h0000DDDD00000FFF)) 
    ram_reg_7_i_6
       (.I0(trunc_ln33_fu_653_p1[14]),
        .I1(trunc_ln33_fu_653_p1[15]),
        .I2(ap_phi_mux_o_count_3_phi_fu_303_p429_out),
        .I3(q0[14]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'h8488848484448484)) 
    \select_ln21_reg_774[0]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_27),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .I2(out_w_0_reg_190[0]),
        .I3(icmp_ln34_reg_701_pp0_iter1_reg),
        .I4(input_r_ce0),
        .I5(select_ln21_reg_774[0]),
        .O(\select_ln21_reg_774[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8C408C8C8C404040)) 
    \select_ln21_reg_774[1]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_27),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .I2(\select_ln21_reg_774[1]_i_2_n_5 ),
        .I3(out_w_0_reg_190[1]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I5(select_ln21_reg_774[1]),
        .O(select_ln21_fu_446_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \select_ln21_reg_774[1]_i_2 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .I1(select_ln21_reg_774[0]),
        .I2(input_r_ce0),
        .I3(icmp_ln34_reg_701_pp0_iter1_reg),
        .I4(out_w_0_reg_190[0]),
        .O(\select_ln21_reg_774[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8C408C8C8C404040)) 
    \select_ln21_reg_774[2]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_27),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .I2(\select_ln21_reg_774[2]_i_2_n_5 ),
        .I3(out_w_0_reg_190[2]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I5(select_ln21_reg_774[2]),
        .O(select_ln21_fu_446_p3[2]));
  LUT6 #(
    .INIT(64'hA0CCA00000000000)) 
    \select_ln21_reg_774[2]_i_2 
       (.I0(out_w_0_reg_190[0]),
        .I1(select_ln21_reg_774[0]),
        .I2(out_w_0_reg_190[1]),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I4(select_ln21_reg_774[1]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .O(\select_ln21_reg_774[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8C408C8C8C404040)) 
    \select_ln21_reg_774[3]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_27),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .I2(\select_ln21_reg_774[4]_i_6_n_5 ),
        .I3(out_w_0_reg_190[3]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I5(select_ln21_reg_774[3]),
        .O(select_ln21_fu_446_p3[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln21_reg_774[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln34_reg_701_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_reg_1790));
  LUT5 #(
    .INIT(32'h8CCC4000)) 
    \select_ln21_reg_774[4]_i_2 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_27),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .I2(zext_ln24_fu_286_p1__0[3]),
        .I3(\select_ln21_reg_774[4]_i_6_n_5 ),
        .I4(zext_ln24_fu_286_p1__0[4]),
        .O(select_ln21_fu_446_p3[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \select_ln21_reg_774[4]_i_5 
       (.I0(out_w_0_reg_190[3]),
        .I1(icmp_ln34_reg_701_pp0_iter1_reg),
        .I2(input_r_ce0),
        .I3(select_ln21_reg_774[3]),
        .O(zext_ln24_fu_286_p1__0[3]));
  LUT6 #(
    .INIT(64'h8A88808800000000)) 
    \select_ln21_reg_774[4]_i_6 
       (.I0(\select_ln21_reg_774[2]_i_2_n_5 ),
        .I1(out_w_0_reg_190[2]),
        .I2(icmp_ln34_reg_701_pp0_iter1_reg),
        .I3(input_r_ce0),
        .I4(select_ln21_reg_774[2]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .O(\select_ln21_reg_774[4]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \select_ln21_reg_774[4]_i_7 
       (.I0(out_w_0_reg_190[4]),
        .I1(icmp_ln34_reg_701_pp0_iter1_reg),
        .I2(input_r_ce0),
        .I3(select_ln21_reg_774[4]),
        .O(zext_ln24_fu_286_p1__0[4]));
  FDRE \select_ln21_reg_774_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln21_reg_774[0]),
        .Q(select_ln21_reg_774_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln21_reg_774[1]),
        .Q(select_ln21_reg_774_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln21_reg_774[2]),
        .Q(select_ln21_reg_774_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln21_reg_774[3]),
        .Q(select_ln21_reg_774_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln21_reg_774[4]),
        .Q(select_ln21_reg_774_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln21_reg_774_pp0_iter2_reg[0]),
        .Q(select_ln21_reg_774_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln21_reg_774_pp0_iter2_reg[1]),
        .Q(select_ln21_reg_774_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln21_reg_774_pp0_iter2_reg[2]),
        .Q(select_ln21_reg_774_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln21_reg_774_pp0_iter2_reg[3]),
        .Q(select_ln21_reg_774_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln21_reg_774_pp0_iter2_reg[4]),
        .Q(select_ln21_reg_774_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(\select_ln21_reg_774[0]_i_1_n_5 ),
        .Q(select_ln21_reg_774[0]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(select_ln21_fu_446_p3[1]),
        .Q(select_ln21_reg_774[1]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(select_ln21_fu_446_p3[2]),
        .Q(select_ln21_reg_774[2]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(select_ln21_fu_446_p3[3]),
        .Q(select_ln21_reg_774[3]),
        .R(1'b0));
  FDRE \select_ln21_reg_774_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1790),
        .D(select_ln21_fu_446_p3[4]),
        .Q(select_ln21_reg_774[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hBC)) 
    \select_ln29_1_reg_743[2]_i_1 
       (.I0(icmp_ln20_reg_710),
        .I1(p_0_in4_out),
        .I2(zext_ln29_fu_264_p1[5]),
        .O(select_ln29_1_fu_388_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h8BFC)) 
    \select_ln29_1_reg_743[3]_i_1 
       (.I0(icmp_ln20_reg_710),
        .I1(p_0_in4_out),
        .I2(zext_ln29_fu_264_p1[5]),
        .I3(zext_ln29_fu_264_p1[6]),
        .O(select_ln29_1_fu_388_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h888BFFFC)) 
    \select_ln29_1_reg_743[4]_i_1 
       (.I0(icmp_ln20_reg_710),
        .I1(p_0_in4_out),
        .I2(zext_ln29_fu_264_p1[6]),
        .I3(zext_ln29_fu_264_p1[5]),
        .I4(zext_ln29_fu_264_p1[7]),
        .O(select_ln29_1_fu_388_p3[4]));
  LUT6 #(
    .INIT(64'h3333444444473330)) 
    \select_ln29_1_reg_743[5]_i_1 
       (.I0(icmp_ln20_reg_710),
        .I1(p_0_in4_out),
        .I2(zext_ln29_fu_264_p1[6]),
        .I3(zext_ln29_fu_264_p1[7]),
        .I4(zext_ln29_fu_264_p1[8]),
        .I5(zext_ln29_fu_264_p1[5]),
        .O(select_ln29_1_fu_388_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_743[6]_i_1 
       (.I0(sub_ln29_1_fu_382_p2[6]),
        .I1(p_0_in4_out),
        .I2(\select_ln29_1_reg_743[6]_i_2_n_5 ),
        .O(select_ln29_1_fu_388_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hF50A0BF4)) 
    \select_ln29_1_reg_743[6]_i_2 
       (.I0(zext_ln29_fu_264_p1[5]),
        .I1(zext_ln29_fu_264_p1[7]),
        .I2(zext_ln29_fu_264_p1[8]),
        .I3(zext_ln29_fu_264_p1[9]),
        .I4(zext_ln29_fu_264_p1[6]),
        .O(\select_ln29_1_reg_743[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_743[7]_i_1 
       (.I0(\sub_ln29_1_reg_738[7]_i_1_n_5 ),
        .I1(p_0_in4_out),
        .I2(\select_ln29_1_reg_743[7]_i_2_n_5 ),
        .O(select_ln29_1_fu_388_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h39CC3338)) 
    \select_ln29_1_reg_743[7]_i_2 
       (.I0(zext_ln29_fu_264_p1[5]),
        .I1(zext_ln29_fu_264_p1[7]),
        .I2(zext_ln29_fu_264_p1[8]),
        .I3(zext_ln29_fu_264_p1[9]),
        .I4(zext_ln29_fu_264_p1[6]),
        .O(\select_ln29_1_reg_743[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_743[8]_i_1 
       (.I0(sub_ln29_1_fu_382_p2[8]),
        .I1(p_0_in4_out),
        .I2(sub_ln29_fu_280_p2[8]),
        .O(select_ln29_1_fu_388_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hF024F02C)) 
    \select_ln29_1_reg_743[8]_i_2 
       (.I0(zext_ln29_fu_264_p1[6]),
        .I1(zext_ln29_fu_264_p1[9]),
        .I2(zext_ln29_fu_264_p1[8]),
        .I3(zext_ln29_fu_264_p1[7]),
        .I4(zext_ln29_fu_264_p1[5]),
        .O(sub_ln29_fu_280_p2[8]));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln29_1_reg_743[9]_i_1 
       (.I0(\icmp_ln34_reg_701_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln20_reg_710),
        .O(\select_ln29_1_reg_743[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_743[9]_i_2 
       (.I0(sub_ln29_1_fu_382_p2[9]),
        .I1(p_0_in4_out),
        .I2(sub_ln29_fu_280_p2[9]),
        .O(select_ln29_1_fu_388_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hFE00FA00)) 
    \select_ln29_1_reg_743[9]_i_3 
       (.I0(zext_ln29_fu_264_p1[8]),
        .I1(zext_ln29_fu_264_p1[5]),
        .I2(zext_ln29_fu_264_p1[7]),
        .I3(zext_ln29_fu_264_p1[9]),
        .I4(zext_ln29_fu_264_p1[6]),
        .O(sub_ln29_fu_280_p2[9]));
  FDRE \select_ln29_1_reg_743_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743[2]),
        .Q(select_ln29_1_reg_743_pp0_iter2_reg_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743[3]),
        .Q(select_ln29_1_reg_743_pp0_iter2_reg_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743[4]),
        .Q(select_ln29_1_reg_743_pp0_iter2_reg_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743[5]),
        .Q(select_ln29_1_reg_743_pp0_iter2_reg_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743[6]),
        .Q(select_ln29_1_reg_743_pp0_iter2_reg_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743[7]),
        .Q(select_ln29_1_reg_743_pp0_iter2_reg_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743[8]),
        .Q(select_ln29_1_reg_743_pp0_iter2_reg_reg[6]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743[9]),
        .Q(select_ln29_1_reg_743_pp0_iter2_reg_reg[7]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743_pp0_iter2_reg_reg[0]),
        .Q(select_ln29_1_reg_743_pp0_iter3_reg_reg[0]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743_pp0_iter2_reg_reg[1]),
        .Q(select_ln29_1_reg_743_pp0_iter3_reg_reg[1]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743_pp0_iter2_reg_reg[2]),
        .Q(select_ln29_1_reg_743_pp0_iter3_reg_reg[2]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743_pp0_iter2_reg_reg[3]),
        .Q(select_ln29_1_reg_743_pp0_iter3_reg_reg[3]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743_pp0_iter2_reg_reg[4]),
        .Q(select_ln29_1_reg_743_pp0_iter3_reg_reg[4]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743_pp0_iter2_reg_reg[5]),
        .Q(select_ln29_1_reg_743_pp0_iter3_reg_reg[5]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743_pp0_iter2_reg_reg[6]),
        .Q(select_ln29_1_reg_743_pp0_iter3_reg_reg[6]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln29_1_reg_743_pp0_iter2_reg_reg[7]),
        .Q(select_ln29_1_reg_743_pp0_iter3_reg_reg[7]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(select_ln29_1_fu_388_p3[2]),
        .Q(select_ln29_1_reg_743[2]),
        .R(\select_ln29_1_reg_743[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(select_ln29_1_fu_388_p3[3]),
        .Q(select_ln29_1_reg_743[3]),
        .R(\select_ln29_1_reg_743[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(select_ln29_1_fu_388_p3[4]),
        .Q(select_ln29_1_reg_743[4]),
        .R(\select_ln29_1_reg_743[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(select_ln29_1_fu_388_p3[5]),
        .Q(select_ln29_1_reg_743[5]),
        .R(\select_ln29_1_reg_743[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(select_ln29_1_fu_388_p3[6]),
        .Q(select_ln29_1_reg_743[6]),
        .R(\select_ln29_1_reg_743[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(select_ln29_1_fu_388_p3[7]),
        .Q(select_ln29_1_reg_743[7]),
        .R(\select_ln29_1_reg_743[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_743_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(select_ln29_1_fu_388_p3[8]),
        .Q(select_ln29_1_reg_743[8]),
        .R(\select_ln29_1_reg_743[9]_i_1_n_5 ));
  FDRE \select_ln29_1_reg_743_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(select_ln29_1_fu_388_p3[9]),
        .Q(select_ln29_1_reg_743[9]),
        .R(\select_ln29_1_reg_743[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln29_1_reg_738[2]_i_1 
       (.I0(icmp_ln20_reg_710),
        .I1(zext_ln29_fu_264_p1[5]),
        .O(out_h_fu_339_p2));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln29_1_reg_738[3]_i_1 
       (.I0(icmp_ln20_reg_710),
        .I1(zext_ln29_fu_264_p1[6]),
        .O(sub_ln29_1_fu_382_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln29_1_reg_738[4]_i_1 
       (.I0(icmp_ln20_reg_710),
        .I1(zext_ln29_fu_264_p1[7]),
        .O(sub_ln29_1_fu_382_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sub_ln29_1_reg_738[5]_i_1 
       (.I0(icmp_ln20_reg_710),
        .I1(zext_ln29_fu_264_p1[8]),
        .I2(zext_ln29_fu_264_p1[5]),
        .O(\sub_ln29_1_reg_738[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h12210330)) 
    \sub_ln29_1_reg_738[6]_i_1 
       (.I0(zext_ln29_fu_264_p1[5]),
        .I1(icmp_ln20_reg_710),
        .I2(zext_ln29_fu_264_p1[6]),
        .I3(zext_ln29_fu_264_p1[9]),
        .I4(zext_ln29_fu_264_p1[8]),
        .O(sub_ln29_1_fu_382_p2[6]));
  LUT6 #(
    .INIT(64'h000700C300E100F0)) 
    \sub_ln29_1_reg_738[7]_i_1 
       (.I0(zext_ln29_fu_264_p1[5]),
        .I1(zext_ln29_fu_264_p1[6]),
        .I2(zext_ln29_fu_264_p1[7]),
        .I3(icmp_ln20_reg_710),
        .I4(zext_ln29_fu_264_p1[8]),
        .I5(zext_ln29_fu_264_p1[9]),
        .O(\sub_ln29_1_reg_738[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h040C0C060C040C02)) 
    \sub_ln29_1_reg_738[8]_i_1 
       (.I0(zext_ln29_fu_264_p1[9]),
        .I1(zext_ln29_fu_264_p1[8]),
        .I2(icmp_ln20_reg_710),
        .I3(zext_ln29_fu_264_p1[7]),
        .I4(zext_ln29_fu_264_p1[6]),
        .I5(zext_ln29_fu_264_p1[5]),
        .O(sub_ln29_1_fu_382_p2[8]));
  LUT6 #(
    .INIT(64'h007F00FC00000000)) 
    \sub_ln29_1_reg_738[9]_i_2 
       (.I0(zext_ln29_fu_264_p1[5]),
        .I1(zext_ln29_fu_264_p1[6]),
        .I2(zext_ln29_fu_264_p1[7]),
        .I3(icmp_ln20_reg_710),
        .I4(zext_ln29_fu_264_p1[8]),
        .I5(zext_ln29_fu_264_p1[9]),
        .O(sub_ln29_1_fu_382_p2[9]));
  FDRE \sub_ln29_1_reg_738_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(out_h_fu_339_p2),
        .Q(\sub_ln29_1_reg_738_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_738_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(sub_ln29_1_fu_382_p2[3]),
        .Q(\sub_ln29_1_reg_738_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_738_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(sub_ln29_1_fu_382_p2[4]),
        .Q(\sub_ln29_1_reg_738_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_738_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\sub_ln29_1_reg_738[5]_i_1_n_5 ),
        .Q(\sub_ln29_1_reg_738_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_738_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(sub_ln29_1_fu_382_p2[6]),
        .Q(\sub_ln29_1_reg_738_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_738_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\sub_ln29_1_reg_738[7]_i_1_n_5 ),
        .Q(\sub_ln29_1_reg_738_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_738_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(sub_ln29_1_fu_382_p2[8]),
        .Q(\sub_ln29_1_reg_738_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \sub_ln29_1_reg_738_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(sub_ln29_1_fu_382_p2[9]),
        .Q(\sub_ln29_1_reg_738_reg_n_5_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h43404043)) 
    \tmp_4_reg_780[0]_i_1 
       (.I0(\tmp_4_reg_780[13]_i_3_n_5 ),
        .I1(select_ln24_1_fu_438_p3[3]),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I4(select_ln24_1_fu_438_p3[1]),
        .O(\tmp_4_reg_780[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hC0C3FFAA)) 
    \tmp_4_reg_780[10]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I1(select_ln24_1_fu_438_p3[1]),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I4(select_ln24_1_fu_438_p3[3]),
        .O(\tmp_4_reg_780[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFAFBFB0AFA0BFB0)) 
    \tmp_4_reg_780[11]_i_1 
       (.I0(\in_d_reg_785[4]_i_2_n_5 ),
        .I1(\tmp_4_reg_780[13]_i_3_n_5 ),
        .I2(select_ln24_1_fu_438_p3[3]),
        .I3(select_ln24_1_fu_438_p3[1]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .O(\tmp_4_reg_780[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF9F9F951BABABABA)) 
    \tmp_4_reg_780[12]_i_1 
       (.I0(select_ln24_1_fu_438_p3[1]),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .I4(\in_d_reg_785[2]_i_2_n_5 ),
        .I5(select_ln24_1_fu_438_p3[3]),
        .O(\tmp_4_reg_780[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0028AA28)) 
    \tmp_4_reg_780[13]_i_1 
       (.I0(\tmp_4_reg_780[13]_i_2_n_5 ),
        .I1(select_ln24_1_fu_438_p3[1]),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I4(\tmp_4_reg_780[13]_i_3_n_5 ),
        .I5(select_ln24_1_fu_438_p3[3]),
        .O(\tmp_4_reg_780[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00044404FFFFFFFF)) 
    \tmp_4_reg_780[13]_i_2 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .I1(select_ln24_1_fu_438_p3[1]),
        .I2(in_d_reg_785[0]),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I4(\in_d_0_reg_213_reg_n_5_[0] ),
        .I5(select_ln24_1_fu_438_p3[3]),
        .O(\tmp_4_reg_780[13]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00440347FFFFFFFF)) 
    \tmp_4_reg_780[13]_i_3 
       (.I0(\in_d_0_reg_213_reg_n_5_[0] ),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_29),
        .I2(in_d_reg_785[0]),
        .I3(\in_d_0_reg_213_reg_n_5_[1] ),
        .I4(in_d_reg_785[1]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_25),
        .O(\tmp_4_reg_780[13]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hE0B7)) 
    \tmp_4_reg_780[15]_i_1 
       (.I0(select_ln24_1_fu_438_p3[1]),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I3(select_ln24_1_fu_438_p3[3]),
        .O(\tmp_4_reg_780[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hB8BFFFC3)) 
    \tmp_4_reg_780[1]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .I1(select_ln24_1_fu_438_p3[1]),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I3(select_ln24_1_fu_438_p3[3]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .O(\tmp_4_reg_780[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF1FFF4F401FFF4F4)) 
    \tmp_4_reg_780[2]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I2(select_ln24_1_fu_438_p3[3]),
        .I3(\in_d_reg_785[2]_i_2_n_5 ),
        .I4(select_ln24_1_fu_438_p3[1]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .O(\tmp_4_reg_780[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFBFEAAA7FB76AB7)) 
    \tmp_4_reg_780[3]_i_1 
       (.I0(select_ln24_1_fu_438_p3[3]),
        .I1(\in_d_reg_785[2]_i_2_n_5 ),
        .I2(select_ln24_1_fu_438_p3[1]),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .I4(\tmp_4_reg_780[13]_i_3_n_5 ),
        .I5(p_0_in1_out),
        .O(\tmp_4_reg_780[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h55A5EE0A)) 
    \tmp_4_reg_780[4]_i_1 
       (.I0(select_ln24_1_fu_438_p3[3]),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I3(select_ln24_1_fu_438_p3[1]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .O(\tmp_4_reg_780[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hF8BC00BC)) 
    \tmp_4_reg_780[5]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I1(select_ln24_1_fu_438_p3[3]),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I3(select_ln24_1_fu_438_p3[1]),
        .I4(\in_d_reg_785[2]_i_2_n_5 ),
        .O(\tmp_4_reg_780[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB00FBFBF0F0F0F0)) 
    \tmp_4_reg_780[6]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I1(select_ln24_1_fu_438_p3[1]),
        .I2(select_ln24_1_fu_438_p3[3]),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_30),
        .I4(\tmp_4_reg_780[13]_i_3_n_5 ),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .O(\tmp_4_reg_780[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hB8CCCCB8)) 
    \tmp_4_reg_780[7]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_31),
        .I1(select_ln24_1_fu_438_p3[3]),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I4(select_ln24_1_fu_438_p3[1]),
        .O(\tmp_4_reg_780[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0F08585808F85858)) 
    \tmp_4_reg_780[8]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I2(select_ln24_1_fu_438_p3[3]),
        .I3(\in_d_reg_785[2]_i_2_n_5 ),
        .I4(select_ln24_1_fu_438_p3[1]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .O(\tmp_4_reg_780[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFE0FFEFFFE0F0E0)) 
    \tmp_4_reg_780[9]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_28),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_24),
        .I2(select_ln24_1_fu_438_p3[3]),
        .I3(select_ln24_1_fu_438_p3[1]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U130_n_20),
        .I5(\tmp_4_reg_780[13]_i_3_n_5 ),
        .O(\tmp_4_reg_780[9]_i_1_n_5 ));
  FDRE \tmp_4_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[0]_i_1_n_5 ),
        .Q(tmp_4_reg_780[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[10]_i_1_n_5 ),
        .Q(tmp_4_reg_780[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[11]_i_1_n_5 ),
        .Q(tmp_4_reg_780[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[12]_i_1_n_5 ),
        .Q(tmp_4_reg_780[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[13]_i_1_n_5 ),
        .Q(tmp_4_reg_780[13]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[15]_i_1_n_5 ),
        .Q(tmp_4_reg_780[15]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[1]_i_1_n_5 ),
        .Q(tmp_4_reg_780[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[2]_i_1_n_5 ),
        .Q(tmp_4_reg_780[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[3]_i_1_n_5 ),
        .Q(tmp_4_reg_780[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[4]_i_1_n_5 ),
        .Q(tmp_4_reg_780[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[5]_i_1_n_5 ),
        .Q(tmp_4_reg_780[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[6]_i_1_n_5 ),
        .Q(tmp_4_reg_780[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[7]_i_1_n_5 ),
        .Q(tmp_4_reg_780[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[8]_i_1_n_5 ),
        .Q(tmp_4_reg_780[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_780_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln34_reg_701),
        .D(\tmp_4_reg_780[9]_i_1_n_5 ),
        .Q(tmp_4_reg_780[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_SeparableConv2D_0_b_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s
   (\indvar_flatten_reg_168_reg[5] ,
    S,
    \q0_reg[12] ,
    Q,
    \q0_reg[9] ,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    \icmp_ln20_reg_582[0]_i_2 ,
    \icmp_ln20_reg_582[0]_i_2_0 ,
    \icmp_ln20_reg_582[0]_i_2_1 ,
    \icmp_ln20_reg_582[0]_i_2_2 ,
    \icmp_ln20_reg_582[0]_i_2_3 ,
    \icmp_ln20_reg_582[0]_i_2_4 ,
    in_d_0_reg_212_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    buffer_0_reg_202_reg,
    P,
    \q0_reg[0] ,
    ap_clk);
  output \indvar_flatten_reg_168_reg[5] ;
  output [0:0]S;
  output [12:0]\q0_reg[12] ;
  input [3:0]Q;
  input \q0_reg[9] ;
  input \q0_reg[9]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input \icmp_ln20_reg_582[0]_i_2 ;
  input \icmp_ln20_reg_582[0]_i_2_0 ;
  input \icmp_ln20_reg_582[0]_i_2_1 ;
  input \icmp_ln20_reg_582[0]_i_2_2 ;
  input \icmp_ln20_reg_582[0]_i_2_3 ;
  input \icmp_ln20_reg_582[0]_i_2_4 ;
  input in_d_0_reg_212_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input [0:0]buffer_0_reg_202_reg;
  input [0:0]P;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [0:0]P;
  wire [3:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire [0:0]buffer_0_reg_202_reg;
  wire \icmp_ln20_reg_582[0]_i_2 ;
  wire \icmp_ln20_reg_582[0]_i_2_0 ;
  wire \icmp_ln20_reg_582[0]_i_2_1 ;
  wire \icmp_ln20_reg_582[0]_i_2_2 ;
  wire \icmp_ln20_reg_582[0]_i_2_3 ;
  wire \icmp_ln20_reg_582[0]_i_2_4 ;
  wire in_d_0_reg_212_pp0_iter2_reg;
  wire \indvar_flatten_reg_168_reg[5] ;
  wire [0:0]\q0_reg[0] ;
  wire [12:0]\q0_reg[12] ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;

  design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U
       (.P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .buffer_0_reg_202_reg(buffer_0_reg_202_reg),
        .\icmp_ln20_reg_582[0]_i_2_0 (\icmp_ln20_reg_582[0]_i_2 ),
        .\icmp_ln20_reg_582[0]_i_2_1 (\icmp_ln20_reg_582[0]_i_2_0 ),
        .\icmp_ln20_reg_582[0]_i_2_2 (\icmp_ln20_reg_582[0]_i_2_1 ),
        .\icmp_ln20_reg_582[0]_i_2_3 (\icmp_ln20_reg_582[0]_i_2_2 ),
        .\icmp_ln20_reg_582[0]_i_2_4 (\icmp_ln20_reg_582[0]_i_2_3 ),
        .\icmp_ln20_reg_582[0]_i_2_5 (\icmp_ln20_reg_582[0]_i_2_4 ),
        .in_d_0_reg_212_pp0_iter2_reg(in_d_0_reg_212_pp0_iter2_reg),
        .\indvar_flatten_reg_168_reg[5] (\indvar_flatten_reg_168_reg[5] ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ),
        .\q0_reg[9]_3 (\q0_reg[9]_2 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom
   (\indvar_flatten_reg_168_reg[5] ,
    S,
    \q0_reg[12]_0 ,
    Q,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[9]_3 ,
    \icmp_ln20_reg_582[0]_i_2_0 ,
    \icmp_ln20_reg_582[0]_i_2_1 ,
    \icmp_ln20_reg_582[0]_i_2_2 ,
    \icmp_ln20_reg_582[0]_i_2_3 ,
    \icmp_ln20_reg_582[0]_i_2_4 ,
    \icmp_ln20_reg_582[0]_i_2_5 ,
    in_d_0_reg_212_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    buffer_0_reg_202_reg,
    P,
    \q0_reg[0]_0 ,
    ap_clk);
  output \indvar_flatten_reg_168_reg[5] ;
  output [0:0]S;
  output [12:0]\q0_reg[12]_0 ;
  input [3:0]Q;
  input \q0_reg[9]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input \q0_reg[9]_3 ;
  input \icmp_ln20_reg_582[0]_i_2_0 ;
  input \icmp_ln20_reg_582[0]_i_2_1 ;
  input \icmp_ln20_reg_582[0]_i_2_2 ;
  input \icmp_ln20_reg_582[0]_i_2_3 ;
  input \icmp_ln20_reg_582[0]_i_2_4 ;
  input \icmp_ln20_reg_582[0]_i_2_5 ;
  input in_d_0_reg_212_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input [0:0]buffer_0_reg_202_reg;
  input [0:0]P;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [0:0]P;
  wire [3:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire [0:0]buffer_0_reg_202_reg;
  wire \icmp_ln20_reg_582[0]_i_2_0 ;
  wire \icmp_ln20_reg_582[0]_i_2_1 ;
  wire \icmp_ln20_reg_582[0]_i_2_2 ;
  wire \icmp_ln20_reg_582[0]_i_2_3 ;
  wire \icmp_ln20_reg_582[0]_i_2_4 ;
  wire \icmp_ln20_reg_582[0]_i_2_5 ;
  wire \icmp_ln20_reg_582[0]_i_3_n_5 ;
  wire in_d_0_reg_212_pp0_iter2_reg;
  wire \indvar_flatten_reg_168_reg[5] ;
  wire [12:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [12:0]\q0_reg[12]_0 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;

  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    \buffer_0_reg_202[12]_i_5 
       (.I0(\q0_reg[12]_0 [12]),
        .I1(in_d_0_reg_212_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(buffer_0_reg_202_reg),
        .I4(P),
        .O(S));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln20_reg_582[0]_i_2 
       (.I0(\icmp_ln20_reg_582[0]_i_3_n_5 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[9]_1 ),
        .I3(\q0_reg[9]_2 ),
        .I4(\q0_reg[9]_3 ),
        .O(\indvar_flatten_reg_168_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \icmp_ln20_reg_582[0]_i_3 
       (.I0(\icmp_ln20_reg_582[0]_i_2_0 ),
        .I1(\icmp_ln20_reg_582[0]_i_2_1 ),
        .I2(\icmp_ln20_reg_582[0]_i_2_2 ),
        .I3(\icmp_ln20_reg_582[0]_i_2_3 ),
        .I4(\icmp_ln20_reg_582[0]_i_2_4 ),
        .I5(\icmp_ln20_reg_582[0]_i_2_5 ),
        .O(\icmp_ln20_reg_582[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h2F4066B4)) 
    \q0[0]_i_1__2 
       (.I0(\indvar_flatten_reg_168_reg[5] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hFB346D1C)) 
    \q0[10]_i_1__1 
       (.I0(Q[3]),
        .I1(\indvar_flatten_reg_168_reg[5] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hB54BD2B5)) 
    \q0[11]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\indvar_flatten_reg_168_reg[5] ),
        .I4(Q[0]),
        .O(p_0_out[11]));
  LUT5 #(
    .INIT(32'h9A2896DB)) 
    \q0[12]_i_1__2 
       (.I0(Q[2]),
        .I1(\indvar_flatten_reg_168_reg[5] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h2C9DAB2C)) 
    \q0[1]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\indvar_flatten_reg_168_reg[5] ),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hDFDD21A2)) 
    \q0[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(\indvar_flatten_reg_168_reg[5] ),
        .I4(Q[2]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hD34D5AE5)) 
    \q0[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\indvar_flatten_reg_168_reg[5] ),
        .I4(Q[2]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h1438758E)) 
    \q0[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\indvar_flatten_reg_168_reg[5] ),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hE57E1FE1)) 
    \q0[5]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\indvar_flatten_reg_168_reg[5] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h08E318EB)) 
    \q0[6]_i_1__1 
       (.I0(Q[2]),
        .I1(\indvar_flatten_reg_168_reg[5] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hB31B5A75)) 
    \q0[7]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(\indvar_flatten_reg_168_reg[5] ),
        .I4(Q[2]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h204029D9)) 
    \q0[8]_i_1__1 
       (.I0(\indvar_flatten_reg_168_reg[5] ),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h4000B4BF)) 
    \q0[9]_i_1__1 
       (.I0(\indvar_flatten_reg_168_reg[5] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[12]),
        .Q(\q0_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[12]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "up_sampling2d_fix16" *) 
module design_1_network_0_0_up_sampling2d_fix16
   (ap_enable_reg_pp0_iter2_reg_0,
    \icmp_ln14_reg_569_pp0_iter1_reg_reg[0]_0 ,
    D,
    ap_enable_reg_pp0_iter1_reg_0,
    ADDRARDADDR,
    output_r_address0,
    \ap_CS_fsm_reg[32] ,
    input_r_address0,
    ram_reg_0,
    MemBank_A_address01,
    Q,
    input_data_data_V_0_ack_out,
    ram_reg_0_0,
    ram_reg_0_1,
    grp_up_sampling2d_fix16_fu_592_ap_start_reg,
    MemBank_B_address01101_out,
    output_r_ce0,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    S,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_i_32__0_0,
    SS,
    ap_clk,
    ap_rst_n);
  output ap_enable_reg_pp0_iter2_reg_0;
  output \icmp_ln14_reg_569_pp0_iter1_reg_reg[0]_0 ;
  output [3:0]D;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]ADDRARDADDR;
  output [12:0]output_r_address0;
  output \ap_CS_fsm_reg[32] ;
  output [11:0]input_r_address0;
  input ram_reg_0;
  input MemBank_A_address01;
  input [5:0]Q;
  input input_data_data_V_0_ack_out;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input grp_up_sampling2d_fix16_fu_592_ap_start_reg;
  input MemBank_B_address01101_out;
  input output_r_ce0;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [0:0]S;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input [0:0]ram_reg_0_i_32__0_0;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;

  wire [7:0]A;
  wire [0:0]ADDRARDADDR;
  wire CEC;
  wire [3:0]D;
  wire MemBank_A_address01;
  wire MemBank_B_address01101_out;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire [9:1]add_ln15_1_fu_460_p2;
  wire add_ln21_1_reg_6230;
  wire add_ln21_1_reg_623_reg_i_10_n_5;
  wire add_ln21_1_reg_623_reg_i_12_n_6;
  wire add_ln21_1_reg_623_reg_i_12_n_7;
  wire add_ln21_1_reg_623_reg_i_12_n_8;
  wire add_ln21_1_reg_623_reg_i_13_n_7;
  wire add_ln21_1_reg_623_reg_i_13_n_8;
  wire add_ln21_1_reg_623_reg_i_14_n_6;
  wire add_ln21_1_reg_623_reg_i_14_n_7;
  wire add_ln21_1_reg_623_reg_i_14_n_8;
  wire add_ln21_1_reg_623_reg_i_15_n_5;
  wire add_ln21_1_reg_623_reg_i_15_n_6;
  wire add_ln21_1_reg_623_reg_i_15_n_7;
  wire add_ln21_1_reg_623_reg_i_15_n_8;
  wire add_ln21_1_reg_623_reg_i_16_n_5;
  wire add_ln21_1_reg_623_reg_i_16_n_6;
  wire add_ln21_1_reg_623_reg_i_16_n_7;
  wire add_ln21_1_reg_623_reg_i_16_n_8;
  wire add_ln21_1_reg_623_reg_i_17_n_5;
  wire add_ln21_1_reg_623_reg_i_17_n_6;
  wire add_ln21_1_reg_623_reg_i_17_n_7;
  wire add_ln21_1_reg_623_reg_i_17_n_8;
  wire add_ln21_1_reg_623_reg_i_18_n_10;
  wire add_ln21_1_reg_623_reg_i_18_n_5;
  wire add_ln21_1_reg_623_reg_i_18_n_6;
  wire add_ln21_1_reg_623_reg_i_18_n_7;
  wire add_ln21_1_reg_623_reg_i_18_n_8;
  wire add_ln21_1_reg_623_reg_i_18_n_9;
  wire add_ln21_1_reg_623_reg_i_19_n_10;
  wire add_ln21_1_reg_623_reg_i_19_n_5;
  wire add_ln21_1_reg_623_reg_i_19_n_6;
  wire add_ln21_1_reg_623_reg_i_19_n_7;
  wire add_ln21_1_reg_623_reg_i_19_n_8;
  wire add_ln21_1_reg_623_reg_i_19_n_9;
  wire add_ln21_1_reg_623_reg_i_20_n_5;
  wire add_ln21_1_reg_623_reg_i_21_n_5;
  wire add_ln21_1_reg_623_reg_i_22_n_5;
  wire add_ln21_1_reg_623_reg_i_23_n_5;
  wire add_ln21_1_reg_623_reg_i_24_n_5;
  wire add_ln21_1_reg_623_reg_i_25_n_5;
  wire add_ln21_1_reg_623_reg_i_26_n_5;
  wire add_ln21_1_reg_623_reg_i_27_n_5;
  wire add_ln21_1_reg_623_reg_i_28_n_5;
  wire add_ln21_1_reg_623_reg_i_29_n_7;
  wire add_ln21_1_reg_623_reg_i_29_n_8;
  wire add_ln21_1_reg_623_reg_i_2_n_5;
  wire add_ln21_1_reg_623_reg_i_30_n_5;
  wire add_ln21_1_reg_623_reg_i_30_n_6;
  wire add_ln21_1_reg_623_reg_i_30_n_7;
  wire add_ln21_1_reg_623_reg_i_30_n_8;
  wire add_ln21_1_reg_623_reg_i_31_n_5;
  wire add_ln21_1_reg_623_reg_i_32_n_10;
  wire add_ln21_1_reg_623_reg_i_32_n_11;
  wire add_ln21_1_reg_623_reg_i_32_n_12;
  wire add_ln21_1_reg_623_reg_i_32_n_5;
  wire add_ln21_1_reg_623_reg_i_32_n_7;
  wire add_ln21_1_reg_623_reg_i_32_n_8;
  wire add_ln21_1_reg_623_reg_i_33_n_5;
  wire add_ln21_1_reg_623_reg_i_34_n_5;
  wire add_ln21_1_reg_623_reg_i_35_n_5;
  wire add_ln21_1_reg_623_reg_i_36_n_5;
  wire add_ln21_1_reg_623_reg_i_37_n_5;
  wire add_ln21_1_reg_623_reg_i_38_n_5;
  wire add_ln21_1_reg_623_reg_i_39_n_5;
  wire add_ln21_1_reg_623_reg_i_3_n_5;
  wire add_ln21_1_reg_623_reg_i_40_n_5;
  wire add_ln21_1_reg_623_reg_i_41_n_5;
  wire add_ln21_1_reg_623_reg_i_43_n_5;
  wire add_ln21_1_reg_623_reg_i_44_n_5;
  wire add_ln21_1_reg_623_reg_i_45_n_5;
  wire add_ln21_1_reg_623_reg_i_47_n_5;
  wire add_ln21_1_reg_623_reg_i_48_n_5;
  wire add_ln21_1_reg_623_reg_i_49_n_5;
  wire add_ln21_1_reg_623_reg_i_4_n_5;
  wire add_ln21_1_reg_623_reg_i_50_n_5;
  wire add_ln21_1_reg_623_reg_i_51_n_5;
  wire add_ln21_1_reg_623_reg_i_52_n_5;
  wire add_ln21_1_reg_623_reg_i_53_n_5;
  wire add_ln21_1_reg_623_reg_i_54_n_5;
  wire add_ln21_1_reg_623_reg_i_55_n_5;
  wire add_ln21_1_reg_623_reg_i_56_n_5;
  wire add_ln21_1_reg_623_reg_i_57_n_5;
  wire add_ln21_1_reg_623_reg_i_58_n_5;
  wire add_ln21_1_reg_623_reg_i_59_n_5;
  wire add_ln21_1_reg_623_reg_i_5_n_5;
  wire add_ln21_1_reg_623_reg_i_60_n_5;
  wire add_ln21_1_reg_623_reg_i_61_n_5;
  wire add_ln21_1_reg_623_reg_i_62_n_5;
  wire add_ln21_1_reg_623_reg_i_63_n_5;
  wire add_ln21_1_reg_623_reg_i_64_n_10;
  wire add_ln21_1_reg_623_reg_i_64_n_11;
  wire add_ln21_1_reg_623_reg_i_64_n_12;
  wire add_ln21_1_reg_623_reg_i_64_n_5;
  wire add_ln21_1_reg_623_reg_i_64_n_7;
  wire add_ln21_1_reg_623_reg_i_64_n_8;
  wire add_ln21_1_reg_623_reg_i_65_n_5;
  wire add_ln21_1_reg_623_reg_i_66_n_5;
  wire add_ln21_1_reg_623_reg_i_67_n_5;
  wire add_ln21_1_reg_623_reg_i_68_n_5;
  wire add_ln21_1_reg_623_reg_i_69_n_5;
  wire add_ln21_1_reg_623_reg_i_6_n_5;
  wire add_ln21_1_reg_623_reg_i_70_n_5;
  wire add_ln21_1_reg_623_reg_i_71_n_5;
  wire add_ln21_1_reg_623_reg_i_72_n_5;
  wire add_ln21_1_reg_623_reg_i_73_n_5;
  wire add_ln21_1_reg_623_reg_i_74_n_5;
  wire add_ln21_1_reg_623_reg_i_75_n_5;
  wire add_ln21_1_reg_623_reg_i_76_n_5;
  wire add_ln21_1_reg_623_reg_i_77_n_5;
  wire add_ln21_1_reg_623_reg_i_78_n_5;
  wire add_ln21_1_reg_623_reg_i_7_n_5;
  wire add_ln21_1_reg_623_reg_i_8_n_5;
  wire add_ln21_1_reg_623_reg_i_9_n_5;
  wire \ap_CS_fsm[3]_i_4_n_5 ;
  wire \ap_CS_fsm[3]_i_5_n_5 ;
  wire \ap_CS_fsm[3]_i_6_n_5 ;
  wire \ap_CS_fsm[3]_i_7_n_5 ;
  wire \ap_CS_fsm[3]_i_8_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[3]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_8 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__8_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__7_n_5;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire grp_up_sampling2d_fix16_fu_592_ap_ready;
  wire grp_up_sampling2d_fix16_fu_592_ap_start_reg;
  wire [0:0]grp_up_sampling2d_fix16_fu_592_input_height;
  wire [10:10]grp_up_sampling2d_fix16_fu_592_output_r_address0;
  wire grp_up_sampling2d_fix16_fu_592_output_r_ce0;
  wire icmp_ln14_reg_569;
  wire \icmp_ln14_reg_569[0]_i_1_n_5 ;
  wire icmp_ln14_reg_569_pp0_iter1_reg;
  wire \icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1_n_5 ;
  wire \icmp_ln14_reg_569_pp0_iter1_reg_reg[0]_0 ;
  wire indvar_flatten31_reg_115;
  wire indvar_flatten31_reg_1150;
  wire \indvar_flatten31_reg_115[0]_i_2_n_5 ;
  wire [14:0]indvar_flatten31_reg_115_reg;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_10 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_11 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_12 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_5 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_6 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_7 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_8 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_9 ;
  wire \indvar_flatten31_reg_115_reg[12]_i_1_n_10 ;
  wire \indvar_flatten31_reg_115_reg[12]_i_1_n_11 ;
  wire \indvar_flatten31_reg_115_reg[12]_i_1_n_12 ;
  wire \indvar_flatten31_reg_115_reg[12]_i_1_n_7 ;
  wire \indvar_flatten31_reg_115_reg[12]_i_1_n_8 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_10 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_11 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_12 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_5 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_6 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_7 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_8 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_9 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_10 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_11 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_12 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_5 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_6 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_7 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_8 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_9 ;
  wire [9:9]indvar_flatten_reg_137;
  wire \indvar_flatten_reg_137[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_137[9]_i_5_n_5 ;
  wire \indvar_flatten_reg_137_reg_n_5_[0] ;
  wire \indvar_flatten_reg_137_reg_n_5_[1] ;
  wire \indvar_flatten_reg_137_reg_n_5_[2] ;
  wire \indvar_flatten_reg_137_reg_n_5_[3] ;
  wire \indvar_flatten_reg_137_reg_n_5_[4] ;
  wire \indvar_flatten_reg_137_reg_n_5_[5] ;
  wire \indvar_flatten_reg_137_reg_n_5_[6] ;
  wire \indvar_flatten_reg_137_reg_n_5_[7] ;
  wire \indvar_flatten_reg_137_reg_n_5_[8] ;
  wire \indvar_flatten_reg_137_reg_n_5_[9] ;
  wire input_data_data_V_0_ack_out;
  wire [11:0]input_r_address0;
  wire [8:1]mul_ln21_1_fu_235_p2;
  wire [4:1]mul_ln21_2_fu_308_p0;
  wire [7:0]mul_ln21_2_fu_308_p2;
  wire [8:1]mul_ln21_3_fu_321_p2;
  wire [7:0]mul_ln21_fu_230_p2;
  wire mul_ln6_1_reg_559_reg_n_100;
  wire mul_ln6_1_reg_559_reg_n_101;
  wire mul_ln6_1_reg_559_reg_n_102;
  wire mul_ln6_1_reg_559_reg_n_103;
  wire mul_ln6_1_reg_559_reg_n_104;
  wire mul_ln6_1_reg_559_reg_n_105;
  wire mul_ln6_1_reg_559_reg_n_106;
  wire mul_ln6_1_reg_559_reg_n_107;
  wire mul_ln6_1_reg_559_reg_n_108;
  wire mul_ln6_1_reg_559_reg_n_109;
  wire mul_ln6_1_reg_559_reg_n_110;
  wire mul_ln6_1_reg_559_reg_n_96;
  wire mul_ln6_1_reg_559_reg_n_97;
  wire mul_ln6_1_reg_559_reg_n_98;
  wire mul_ln6_1_reg_559_reg_n_99;
  wire [9:7]mul_ln6_reg_531;
  wire \mul_ln6_reg_531[7]_i_1_n_5 ;
  wire \mul_ln6_reg_531[9]_i_1_n_5 ;
  wire network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_17;
  wire network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26;
  wire out_d_0_reg_126;
  wire \out_d_0_reg_126[0]_i_1_n_5 ;
  wire [4:0]out_d_0_reg_126_reg;
  wire [4:0]out_h_0_reg_148;
  wire [4:0]out_w_0_reg_159;
  wire [4:0]out_w_fu_454_p2;
  wire [12:0]output_r_address0;
  wire output_r_ce0;
  wire p_0_in0_out;
  wire p_1_in;
  wire p_i_15__7_n_6;
  wire p_i_15__7_n_7;
  wire p_i_15__7_n_8;
  wire p_i_18__7_n_6;
  wire p_i_18__7_n_7;
  wire p_i_18__7_n_8;
  wire p_i_20__7_n_5;
  wire p_i_20__7_n_6;
  wire p_i_20__7_n_7;
  wire p_i_20__7_n_8;
  wire p_i_21__7_n_5;
  wire p_i_21__7_n_6;
  wire p_i_21__7_n_7;
  wire p_i_21__7_n_8;
  wire p_i_31__5_n_8;
  wire p_i_32__1_n_5;
  wire p_i_32__1_n_6;
  wire p_i_32__1_n_7;
  wire p_i_32__1_n_8;
  wire p_i_42__1_n_5;
  wire p_i_43__0_n_5;
  wire p_i_44__0_n_5;
  wire p_i_45_n_5;
  wire p_i_46_n_10;
  wire p_i_46_n_5;
  wire p_i_46_n_6;
  wire p_i_46_n_7;
  wire p_i_46_n_8;
  wire p_i_46_n_9;
  wire p_i_47_n_5;
  wire p_i_48_n_5;
  wire p_i_49_n_5;
  wire p_i_50_n_5;
  wire p_i_58_n_5;
  wire p_i_59_n_5;
  wire p_i_60_n_5;
  wire p_i_61_n_5;
  wire p_i_62_n_10;
  wire p_i_62_n_11;
  wire p_i_62_n_12;
  wire p_i_62_n_5;
  wire p_i_62_n_7;
  wire p_i_62_n_8;
  wire p_i_63_n_5;
  wire p_i_64_n_5;
  wire p_i_65_n_5;
  wire p_i_73_n_5;
  wire p_i_74_n_5;
  wire p_i_75_n_5;
  wire p_i_76_n_5;
  wire p_i_77_n_5;
  wire p_i_78_n_5;
  wire p_i_79_n_5;
  wire p_i_80_n_5;
  wire p_i_81_n_5;
  wire p_i_82_n_5;
  wire p_i_83_n_5;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire [0:0]ram_reg_0_i_32__0_0;
  wire ram_reg_0_i_32__0_n_5;
  wire ram_reg_0_i_75__0_n_5;
  wire [4:1]select_ln15_fu_436_p3;
  wire [4:0]select_ln21_6_fu_382_p3;
  wire [8:1]tmp2_fu_264_p2;
  wire [8:1]tmp2_mid1_fu_422_p2;
  wire [7:0]tmp_fu_258_p2;
  wire [7:0]tmp_mid1_fu_408_p2;
  wire [3:2]zext_ln21_11_fu_400_p1;
  wire \zext_ln21_reg_537[0]_i_1_n_5 ;
  wire \zext_ln21_reg_537[3]_i_1_n_5 ;
  wire [3:0]zext_ln21_reg_537_reg;
  wire NLW_add_ln21_1_reg_623_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln21_1_reg_623_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln21_1_reg_623_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln21_1_reg_623_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln21_1_reg_623_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln21_1_reg_623_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln21_1_reg_623_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln21_1_reg_623_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln21_1_reg_623_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln21_1_reg_623_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln21_1_reg_623_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln21_1_reg_623_reg_i_12_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln21_1_reg_623_reg_i_13_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln21_1_reg_623_reg_i_13_O_UNCONNECTED;
  wire [3:3]NLW_add_ln21_1_reg_623_reg_i_14_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln21_1_reg_623_reg_i_16_O_UNCONNECTED;
  wire [0:0]NLW_add_ln21_1_reg_623_reg_i_17_O_UNCONNECTED;
  wire [0:0]NLW_add_ln21_1_reg_623_reg_i_18_O_UNCONNECTED;
  wire [0:0]NLW_add_ln21_1_reg_623_reg_i_19_O_UNCONNECTED;
  wire [3:2]NLW_add_ln21_1_reg_623_reg_i_29_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln21_1_reg_623_reg_i_29_O_UNCONNECTED;
  wire [2:2]NLW_add_ln21_1_reg_623_reg_i_32_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln21_1_reg_623_reg_i_32_O_UNCONNECTED;
  wire [2:2]NLW_add_ln21_1_reg_623_reg_i_64_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln21_1_reg_623_reg_i_64_O_UNCONNECTED;
  wire [3:1]\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten31_reg_115_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten31_reg_115_reg[12]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln6_1_reg_559_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_559_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_559_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_559_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_559_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_559_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln6_1_reg_559_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln6_1_reg_559_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln6_1_reg_559_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_mul_ln6_1_reg_559_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln6_1_reg_559_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_i_15__7_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_18__7_CO_UNCONNECTED;
  wire [3:1]NLW_p_i_31__5_CO_UNCONNECTED;
  wire [3:2]NLW_p_i_31__5_O_UNCONNECTED;
  wire [2:2]NLW_p_i_62_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_62_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln21_1_reg_623_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln21_1_reg_623_reg_i_2_n_5,add_ln21_1_reg_623_reg_i_3_n_5,add_ln21_1_reg_623_reg_i_4_n_5,add_ln21_1_reg_623_reg_i_5_n_5,add_ln21_1_reg_623_reg_i_6_n_5,add_ln21_1_reg_623_reg_i_7_n_5,add_ln21_1_reg_623_reg_i_8_n_5,add_ln21_1_reg_623_reg_i_9_n_5,add_ln21_1_reg_623_reg_i_10_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln21_1_reg_623_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],1'b1,1'b1,grp_up_sampling2d_fix16_fu_592_input_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln21_1_reg_623_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln21_6_fu_382_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln21_1_reg_623_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln21_1_reg_623_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_17),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_17),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln21_1_reg_6230),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln21_1_reg_623_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln21_1_reg_623_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln21_1_reg_623_reg_P_UNCONNECTED[47:14],output_r_address0[12:10],grp_up_sampling2d_fix16_fu_592_output_r_address0,output_r_address0[9:0]}),
        .PATTERNBDETECT(NLW_add_ln21_1_reg_623_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln21_1_reg_623_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln21_1_reg_623_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln21_1_reg_623_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln21_1_reg_623_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln14_reg_569),
        .O(add_ln21_1_reg_6230));
  LUT3 #(
    .INIT(8'h9A)) 
    add_ln21_1_reg_623_reg_i_10
       (.I0(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I1(p_1_in),
        .I2(out_h_0_reg_148[0]),
        .O(add_ln21_1_reg_623_reg_i_10_n_5));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln21_1_reg_623_reg_i_11
       (.I0(out_w_0_reg_159[0]),
        .I1(p_1_in),
        .I2(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .O(select_ln21_6_fu_382_p3[0]));
  CARRY4 add_ln21_1_reg_623_reg_i_12
       (.CI(add_ln21_1_reg_623_reg_i_16_n_5),
        .CO({NLW_add_ln21_1_reg_623_reg_i_12_CO_UNCONNECTED[3],add_ln21_1_reg_623_reg_i_12_n_6,add_ln21_1_reg_623_reg_i_12_n_7,add_ln21_1_reg_623_reg_i_12_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_mid1_fu_422_p2[8:5]),
        .S({add_ln21_1_reg_623_reg_i_20_n_5,add_ln21_1_reg_623_reg_i_21_n_5,add_ln21_1_reg_623_reg_i_22_n_5,add_ln21_1_reg_623_reg_i_23_n_5}));
  CARRY4 add_ln21_1_reg_623_reg_i_13
       (.CI(add_ln21_1_reg_623_reg_i_15_n_5),
        .CO({NLW_add_ln21_1_reg_623_reg_i_13_CO_UNCONNECTED[3:2],add_ln21_1_reg_623_reg_i_13_n_7,add_ln21_1_reg_623_reg_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln21_1_reg_623_reg_i_24_n_5,add_ln21_1_reg_623_reg_i_25_n_5}),
        .O({NLW_add_ln21_1_reg_623_reg_i_13_O_UNCONNECTED[3],mul_ln21_3_fu_321_p2[8:6]}),
        .S({1'b0,add_ln21_1_reg_623_reg_i_26_n_5,add_ln21_1_reg_623_reg_i_27_n_5,add_ln21_1_reg_623_reg_i_28_n_5}));
  CARRY4 add_ln21_1_reg_623_reg_i_14
       (.CI(add_ln21_1_reg_623_reg_i_17_n_5),
        .CO({NLW_add_ln21_1_reg_623_reg_i_14_CO_UNCONNECTED[3],add_ln21_1_reg_623_reg_i_14_n_6,add_ln21_1_reg_623_reg_i_14_n_7,add_ln21_1_reg_623_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_fu_264_p2[8:5]),
        .S(mul_ln21_1_fu_235_p2[8:5]));
  CARRY4 add_ln21_1_reg_623_reg_i_15
       (.CI(1'b0),
        .CO({add_ln21_1_reg_623_reg_i_15_n_5,add_ln21_1_reg_623_reg_i_15_n_6,add_ln21_1_reg_623_reg_i_15_n_7,add_ln21_1_reg_623_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln21_1_reg_623_reg_i_31_n_5,add_ln21_1_reg_623_reg_i_32_n_12,add_ln21_1_reg_623_reg_i_18_n_9,1'b0}),
        .O(mul_ln21_3_fu_321_p2[5:2]),
        .S({add_ln21_1_reg_623_reg_i_33_n_5,add_ln21_1_reg_623_reg_i_34_n_5,add_ln21_1_reg_623_reg_i_18_n_9,add_ln21_1_reg_623_reg_i_18_n_10}));
  CARRY4 add_ln21_1_reg_623_reg_i_16
       (.CI(1'b0),
        .CO({add_ln21_1_reg_623_reg_i_16_n_5,add_ln21_1_reg_623_reg_i_16_n_6,add_ln21_1_reg_623_reg_i_16_n_7,add_ln21_1_reg_623_reg_i_16_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln21_1_reg_623_reg_i_35_n_5,add_ln21_1_reg_623_reg_i_36_n_5,add_ln21_1_reg_623_reg_i_37_n_5,add_ln21_1_reg_623_reg_i_38_n_5}),
        .O({tmp2_mid1_fu_422_p2[4:2],NLW_add_ln21_1_reg_623_reg_i_16_O_UNCONNECTED[0]}),
        .S({add_ln21_1_reg_623_reg_i_39_n_5,add_ln21_1_reg_623_reg_i_40_n_5,add_ln21_1_reg_623_reg_i_41_n_5,tmp2_mid1_fu_422_p2[1]}));
  CARRY4 add_ln21_1_reg_623_reg_i_17
       (.CI(1'b0),
        .CO({add_ln21_1_reg_623_reg_i_17_n_5,add_ln21_1_reg_623_reg_i_17_n_6,add_ln21_1_reg_623_reg_i_17_n_7,add_ln21_1_reg_623_reg_i_17_n_8}),
        .CYINIT(1'b0),
        .DI(mul_ln21_1_fu_235_p2[4:1]),
        .O({tmp2_fu_264_p2[4:2],NLW_add_ln21_1_reg_623_reg_i_17_O_UNCONNECTED[0]}),
        .S({add_ln21_1_reg_623_reg_i_43_n_5,add_ln21_1_reg_623_reg_i_44_n_5,add_ln21_1_reg_623_reg_i_45_n_5,tmp2_fu_264_p2[1]}));
  CARRY4 add_ln21_1_reg_623_reg_i_18
       (.CI(1'b0),
        .CO({add_ln21_1_reg_623_reg_i_18_n_5,add_ln21_1_reg_623_reg_i_18_n_6,add_ln21_1_reg_623_reg_i_18_n_7,add_ln21_1_reg_623_reg_i_18_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln21_1_reg_623_reg_i_47_n_5,add_ln21_1_reg_623_reg_i_48_n_5,add_ln21_1_reg_623_reg_i_49_n_5,1'b0}),
        .O({add_ln21_1_reg_623_reg_i_18_n_9,add_ln21_1_reg_623_reg_i_18_n_10,mul_ln21_3_fu_321_p2[1],NLW_add_ln21_1_reg_623_reg_i_18_O_UNCONNECTED[0]}),
        .S({add_ln21_1_reg_623_reg_i_50_n_5,add_ln21_1_reg_623_reg_i_51_n_5,add_ln21_1_reg_623_reg_i_52_n_5,1'b0}));
  CARRY4 add_ln21_1_reg_623_reg_i_19
       (.CI(1'b0),
        .CO({add_ln21_1_reg_623_reg_i_19_n_5,add_ln21_1_reg_623_reg_i_19_n_6,add_ln21_1_reg_623_reg_i_19_n_7,add_ln21_1_reg_623_reg_i_19_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln21_1_reg_623_reg_i_53_n_5,out_d_0_reg_126_reg[0],add_ln21_1_reg_623_reg_i_54_n_5,1'b0}),
        .O({add_ln21_1_reg_623_reg_i_19_n_9,add_ln21_1_reg_623_reg_i_19_n_10,mul_ln21_1_fu_235_p2[1],NLW_add_ln21_1_reg_623_reg_i_19_O_UNCONNECTED[0]}),
        .S({add_ln21_1_reg_623_reg_i_55_n_5,add_ln21_1_reg_623_reg_i_56_n_5,add_ln21_1_reg_623_reg_i_57_n_5,1'b0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln21_1_reg_623_reg_i_2
       (.I0(tmp2_mid1_fu_422_p2[8]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(mul_ln21_3_fu_321_p2[8]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[8]),
        .O(add_ln21_1_reg_623_reg_i_2_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln21_1_reg_623_reg_i_20
       (.I0(mul_ln21_3_fu_321_p2[8]),
        .I1(mul_ln21_1_fu_235_p2[8]),
        .I2(p_1_in),
        .O(add_ln21_1_reg_623_reg_i_20_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln21_1_reg_623_reg_i_21
       (.I0(mul_ln21_3_fu_321_p2[7]),
        .I1(mul_ln21_1_fu_235_p2[7]),
        .I2(p_1_in),
        .O(add_ln21_1_reg_623_reg_i_21_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln21_1_reg_623_reg_i_22
       (.I0(mul_ln21_3_fu_321_p2[6]),
        .I1(mul_ln21_1_fu_235_p2[6]),
        .I2(p_1_in),
        .O(add_ln21_1_reg_623_reg_i_22_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln21_1_reg_623_reg_i_23
       (.I0(mul_ln21_3_fu_321_p2[5]),
        .I1(mul_ln21_1_fu_235_p2[5]),
        .I2(p_1_in),
        .O(add_ln21_1_reg_623_reg_i_23_n_5));
  LUT6 #(
    .INIT(64'h7EEEEEEE28888888)) 
    add_ln21_1_reg_623_reg_i_24
       (.I0(out_d_0_reg_126_reg[4]),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .I4(out_d_0_reg_126_reg[2]),
        .I5(add_ln21_1_reg_623_reg_i_32_n_10),
        .O(add_ln21_1_reg_623_reg_i_24_n_5));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    add_ln21_1_reg_623_reg_i_25
       (.I0(mul_ln21_2_fu_308_p0[4]),
        .I1(zext_ln21_reg_537_reg[0]),
        .I2(add_ln21_1_reg_623_reg_i_32_n_11),
        .I3(mul_ln21_2_fu_308_p0[3]),
        .O(add_ln21_1_reg_623_reg_i_25_n_5));
  LUT4 #(
    .INIT(16'h18C0)) 
    add_ln21_1_reg_623_reg_i_26
       (.I0(mul_ln21_2_fu_308_p0[3]),
        .I1(add_ln21_1_reg_623_reg_i_32_n_5),
        .I2(mul_ln21_2_fu_308_p0[4]),
        .I3(zext_ln21_reg_537_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_26_n_5));
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln21_1_reg_623_reg_i_27
       (.I0(add_ln21_1_reg_623_reg_i_24_n_5),
        .I1(mul_ln21_2_fu_308_p0[4]),
        .I2(add_ln21_1_reg_623_reg_i_32_n_5),
        .I3(zext_ln21_reg_537_reg[3]),
        .I4(mul_ln21_2_fu_308_p0[3]),
        .O(add_ln21_1_reg_623_reg_i_27_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln21_1_reg_623_reg_i_28
       (.I0(add_ln21_1_reg_623_reg_i_25_n_5),
        .I1(mul_ln21_2_fu_308_p0[4]),
        .I2(add_ln21_1_reg_623_reg_i_32_n_10),
        .I3(mul_ln21_2_fu_308_p0[3]),
        .O(add_ln21_1_reg_623_reg_i_28_n_5));
  CARRY4 add_ln21_1_reg_623_reg_i_29
       (.CI(add_ln21_1_reg_623_reg_i_30_n_5),
        .CO({NLW_add_ln21_1_reg_623_reg_i_29_CO_UNCONNECTED[3:2],add_ln21_1_reg_623_reg_i_29_n_7,add_ln21_1_reg_623_reg_i_29_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln21_1_reg_623_reg_i_58_n_5,add_ln21_1_reg_623_reg_i_59_n_5}),
        .O({NLW_add_ln21_1_reg_623_reg_i_29_O_UNCONNECTED[3],mul_ln21_1_fu_235_p2[8:6]}),
        .S({1'b0,add_ln21_1_reg_623_reg_i_60_n_5,add_ln21_1_reg_623_reg_i_61_n_5,add_ln21_1_reg_623_reg_i_62_n_5}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln21_1_reg_623_reg_i_3
       (.I0(tmp2_mid1_fu_422_p2[7]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(mul_ln21_3_fu_321_p2[7]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[7]),
        .O(add_ln21_1_reg_623_reg_i_3_n_5));
  CARRY4 add_ln21_1_reg_623_reg_i_30
       (.CI(1'b0),
        .CO({add_ln21_1_reg_623_reg_i_30_n_5,add_ln21_1_reg_623_reg_i_30_n_6,add_ln21_1_reg_623_reg_i_30_n_7,add_ln21_1_reg_623_reg_i_30_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln21_1_reg_623_reg_i_63_n_5,add_ln21_1_reg_623_reg_i_64_n_12,add_ln21_1_reg_623_reg_i_19_n_9,1'b0}),
        .O(mul_ln21_1_fu_235_p2[5:2]),
        .S({add_ln21_1_reg_623_reg_i_65_n_5,add_ln21_1_reg_623_reg_i_66_n_5,add_ln21_1_reg_623_reg_i_19_n_9,add_ln21_1_reg_623_reg_i_19_n_10}));
  LUT4 #(
    .INIT(16'h9666)) 
    add_ln21_1_reg_623_reg_i_31
       (.I0(mul_ln21_2_fu_308_p0[3]),
        .I1(add_ln21_1_reg_623_reg_i_32_n_11),
        .I2(zext_ln21_reg_537_reg[0]),
        .I3(mul_ln21_2_fu_308_p0[4]),
        .O(add_ln21_1_reg_623_reg_i_31_n_5));
  CARRY4 add_ln21_1_reg_623_reg_i_32
       (.CI(add_ln21_1_reg_623_reg_i_18_n_5),
        .CO({add_ln21_1_reg_623_reg_i_32_n_5,NLW_add_ln21_1_reg_623_reg_i_32_CO_UNCONNECTED[2],add_ln21_1_reg_623_reg_i_32_n_7,add_ln21_1_reg_623_reg_i_32_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln21_1_reg_623_reg_i_67_n_5,add_ln21_1_reg_623_reg_i_68_n_5,add_ln21_1_reg_623_reg_i_69_n_5}),
        .O({NLW_add_ln21_1_reg_623_reg_i_32_O_UNCONNECTED[3],add_ln21_1_reg_623_reg_i_32_n_10,add_ln21_1_reg_623_reg_i_32_n_11,add_ln21_1_reg_623_reg_i_32_n_12}),
        .S({1'b1,add_ln21_1_reg_623_reg_i_70_n_5,add_ln21_1_reg_623_reg_i_71_n_5,add_ln21_1_reg_623_reg_i_72_n_5}));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln21_1_reg_623_reg_i_33
       (.I0(mul_ln21_2_fu_308_p0[4]),
        .I1(zext_ln21_reg_537_reg[0]),
        .I2(add_ln21_1_reg_623_reg_i_32_n_11),
        .I3(mul_ln21_2_fu_308_p0[3]),
        .O(add_ln21_1_reg_623_reg_i_33_n_5));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    add_ln21_1_reg_623_reg_i_34
       (.I0(add_ln21_1_reg_623_reg_i_32_n_12),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[0]),
        .I3(out_d_0_reg_126_reg[2]),
        .I4(out_d_0_reg_126_reg[3]),
        .I5(zext_ln21_reg_537_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_34_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln21_1_reg_623_reg_i_35
       (.I0(mul_ln21_3_fu_321_p2[4]),
        .I1(mul_ln21_1_fu_235_p2[4]),
        .I2(p_1_in),
        .O(add_ln21_1_reg_623_reg_i_35_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln21_1_reg_623_reg_i_36
       (.I0(mul_ln21_3_fu_321_p2[3]),
        .I1(mul_ln21_1_fu_235_p2[3]),
        .I2(p_1_in),
        .O(add_ln21_1_reg_623_reg_i_36_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln21_1_reg_623_reg_i_37
       (.I0(mul_ln21_3_fu_321_p2[2]),
        .I1(mul_ln21_1_fu_235_p2[2]),
        .I2(p_1_in),
        .O(add_ln21_1_reg_623_reg_i_37_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln21_1_reg_623_reg_i_38
       (.I0(mul_ln21_3_fu_321_p2[1]),
        .I1(mul_ln21_1_fu_235_p2[1]),
        .I2(p_1_in),
        .O(add_ln21_1_reg_623_reg_i_38_n_5));
  LUT4 #(
    .INIT(16'h1BE4)) 
    add_ln21_1_reg_623_reg_i_39
       (.I0(p_1_in),
        .I1(mul_ln21_1_fu_235_p2[4]),
        .I2(mul_ln21_3_fu_321_p2[4]),
        .I3(zext_ln21_11_fu_400_p1[3]),
        .O(add_ln21_1_reg_623_reg_i_39_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln21_1_reg_623_reg_i_4
       (.I0(tmp2_mid1_fu_422_p2[6]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(mul_ln21_3_fu_321_p2[6]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[6]),
        .O(add_ln21_1_reg_623_reg_i_4_n_5));
  LUT4 #(
    .INIT(16'h1BE4)) 
    add_ln21_1_reg_623_reg_i_40
       (.I0(p_1_in),
        .I1(mul_ln21_1_fu_235_p2[3]),
        .I2(mul_ln21_3_fu_321_p2[3]),
        .I3(zext_ln21_11_fu_400_p1[2]),
        .O(add_ln21_1_reg_623_reg_i_40_n_5));
  LUT6 #(
    .INIT(64'hCCA5CC5ACC5ACC5A)) 
    add_ln21_1_reg_623_reg_i_41
       (.I0(mul_ln21_1_fu_235_p2[2]),
        .I1(mul_ln21_3_fu_321_p2[2]),
        .I2(out_h_0_reg_148[2]),
        .I3(p_1_in),
        .I4(out_h_0_reg_148[1]),
        .I5(out_h_0_reg_148[0]),
        .O(add_ln21_1_reg_623_reg_i_41_n_5));
  LUT5 #(
    .INIT(32'hCCA5CC5A)) 
    add_ln21_1_reg_623_reg_i_42
       (.I0(mul_ln21_1_fu_235_p2[1]),
        .I1(mul_ln21_3_fu_321_p2[1]),
        .I2(out_h_0_reg_148[1]),
        .I3(p_1_in),
        .I4(out_h_0_reg_148[0]),
        .O(tmp2_mid1_fu_422_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln21_1_reg_623_reg_i_43
       (.I0(mul_ln21_1_fu_235_p2[4]),
        .I1(out_h_0_reg_148[4]),
        .O(add_ln21_1_reg_623_reg_i_43_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln21_1_reg_623_reg_i_44
       (.I0(mul_ln21_1_fu_235_p2[3]),
        .I1(out_h_0_reg_148[3]),
        .O(add_ln21_1_reg_623_reg_i_44_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln21_1_reg_623_reg_i_45
       (.I0(mul_ln21_1_fu_235_p2[2]),
        .I1(out_h_0_reg_148[2]),
        .O(add_ln21_1_reg_623_reg_i_45_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln21_1_reg_623_reg_i_46
       (.I0(mul_ln21_1_fu_235_p2[1]),
        .I1(out_h_0_reg_148[1]),
        .O(tmp2_fu_264_p2[1]));
  LUT4 #(
    .INIT(16'h2787)) 
    add_ln21_1_reg_623_reg_i_47
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_47_n_5));
  LUT3 #(
    .INIT(8'h60)) 
    add_ln21_1_reg_623_reg_i_48
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(zext_ln21_reg_537_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_48_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln21_1_reg_623_reg_i_49
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_49_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln21_1_reg_623_reg_i_5
       (.I0(tmp2_mid1_fu_422_p2[5]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(mul_ln21_3_fu_321_p2[5]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[5]),
        .O(add_ln21_1_reg_623_reg_i_5_n_5));
  LUT4 #(
    .INIT(16'h2787)) 
    add_ln21_1_reg_623_reg_i_50
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_50_n_5));
  LUT3 #(
    .INIT(8'h47)) 
    add_ln21_1_reg_623_reg_i_51
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(zext_ln21_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_51_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln21_1_reg_623_reg_i_52
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_52_n_5));
  LUT4 #(
    .INIT(16'h956A)) 
    add_ln21_1_reg_623_reg_i_53
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(zext_ln21_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(out_d_0_reg_126_reg[1]),
        .O(add_ln21_1_reg_623_reg_i_53_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln21_1_reg_623_reg_i_54
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_54_n_5));
  LUT4 #(
    .INIT(16'h956A)) 
    add_ln21_1_reg_623_reg_i_55
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(zext_ln21_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(out_d_0_reg_126_reg[1]),
        .O(add_ln21_1_reg_623_reg_i_55_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln21_1_reg_623_reg_i_56
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(zext_ln21_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_56_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln21_1_reg_623_reg_i_57
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_57_n_5));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln21_1_reg_623_reg_i_58
       (.I0(out_d_0_reg_126_reg[4]),
        .I1(add_ln21_1_reg_623_reg_i_64_n_10),
        .I2(out_d_0_reg_126_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_58_n_5));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    add_ln21_1_reg_623_reg_i_59
       (.I0(out_d_0_reg_126_reg[4]),
        .I1(zext_ln21_reg_537_reg[0]),
        .I2(add_ln21_1_reg_623_reg_i_64_n_11),
        .I3(out_d_0_reg_126_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_59_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln21_1_reg_623_reg_i_6
       (.I0(tmp2_mid1_fu_422_p2[4]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(mul_ln21_3_fu_321_p2[4]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[4]),
        .O(add_ln21_1_reg_623_reg_i_6_n_5));
  LUT4 #(
    .INIT(16'h18C0)) 
    add_ln21_1_reg_623_reg_i_60
       (.I0(out_d_0_reg_126_reg[3]),
        .I1(add_ln21_1_reg_623_reg_i_64_n_5),
        .I2(out_d_0_reg_126_reg[4]),
        .I3(zext_ln21_reg_537_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_60_n_5));
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln21_1_reg_623_reg_i_61
       (.I0(add_ln21_1_reg_623_reg_i_58_n_5),
        .I1(out_d_0_reg_126_reg[4]),
        .I2(add_ln21_1_reg_623_reg_i_64_n_5),
        .I3(zext_ln21_reg_537_reg[3]),
        .I4(out_d_0_reg_126_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_61_n_5));
  (* HLUTNM = "lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln21_1_reg_623_reg_i_62
       (.I0(out_d_0_reg_126_reg[4]),
        .I1(add_ln21_1_reg_623_reg_i_64_n_10),
        .I2(out_d_0_reg_126_reg[3]),
        .I3(add_ln21_1_reg_623_reg_i_59_n_5),
        .O(add_ln21_1_reg_623_reg_i_62_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    add_ln21_1_reg_623_reg_i_63
       (.I0(out_d_0_reg_126_reg[3]),
        .I1(add_ln21_1_reg_623_reg_i_64_n_11),
        .I2(zext_ln21_reg_537_reg[0]),
        .I3(out_d_0_reg_126_reg[4]),
        .O(add_ln21_1_reg_623_reg_i_63_n_5));
  CARRY4 add_ln21_1_reg_623_reg_i_64
       (.CI(add_ln21_1_reg_623_reg_i_19_n_5),
        .CO({add_ln21_1_reg_623_reg_i_64_n_5,NLW_add_ln21_1_reg_623_reg_i_64_CO_UNCONNECTED[2],add_ln21_1_reg_623_reg_i_64_n_7,add_ln21_1_reg_623_reg_i_64_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln21_1_reg_623_reg_i_73_n_5,add_ln21_1_reg_623_reg_i_74_n_5,add_ln21_1_reg_623_reg_i_75_n_5}),
        .O({NLW_add_ln21_1_reg_623_reg_i_64_O_UNCONNECTED[3],add_ln21_1_reg_623_reg_i_64_n_10,add_ln21_1_reg_623_reg_i_64_n_11,add_ln21_1_reg_623_reg_i_64_n_12}),
        .S({1'b1,add_ln21_1_reg_623_reg_i_76_n_5,add_ln21_1_reg_623_reg_i_77_n_5,add_ln21_1_reg_623_reg_i_78_n_5}));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln21_1_reg_623_reg_i_65
       (.I0(out_d_0_reg_126_reg[4]),
        .I1(zext_ln21_reg_537_reg[0]),
        .I2(add_ln21_1_reg_623_reg_i_64_n_11),
        .I3(out_d_0_reg_126_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_65_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln21_1_reg_623_reg_i_66
       (.I0(add_ln21_1_reg_623_reg_i_64_n_12),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(zext_ln21_reg_537_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_66_n_5));
  LUT4 #(
    .INIT(16'h6000)) 
    add_ln21_1_reg_623_reg_i_67
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(zext_ln21_reg_537_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_67_n_5));
  LUT4 #(
    .INIT(16'h2E28)) 
    add_ln21_1_reg_623_reg_i_68
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[0]),
        .I3(zext_ln21_reg_537_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_68_n_5));
  LUT4 #(
    .INIT(16'h08F8)) 
    add_ln21_1_reg_623_reg_i_69
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(zext_ln21_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_69_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln21_1_reg_623_reg_i_7
       (.I0(tmp2_mid1_fu_422_p2[3]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(mul_ln21_3_fu_321_p2[3]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[3]),
        .O(add_ln21_1_reg_623_reg_i_7_n_5));
  LUT4 #(
    .INIT(16'h1800)) 
    add_ln21_1_reg_623_reg_i_70
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(zext_ln21_reg_537_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_70_n_5));
  LUT4 #(
    .INIT(16'h6A18)) 
    add_ln21_1_reg_623_reg_i_71
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(zext_ln21_reg_537_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_71_n_5));
  LUT5 #(
    .INIT(32'h3B3B3BC4)) 
    add_ln21_1_reg_623_reg_i_72
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .I4(zext_ln21_reg_537_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_72_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    add_ln21_1_reg_623_reg_i_73
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(zext_ln21_reg_537_reg[3]),
        .I2(out_d_0_reg_126_reg[1]),
        .O(add_ln21_1_reg_623_reg_i_73_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    add_ln21_1_reg_623_reg_i_74
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[0]),
        .I3(zext_ln21_reg_537_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_74_n_5));
  LUT4 #(
    .INIT(16'hF880)) 
    add_ln21_1_reg_623_reg_i_75
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(zext_ln21_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_75_n_5));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln21_1_reg_623_reg_i_76
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(zext_ln21_reg_537_reg[3]),
        .O(add_ln21_1_reg_623_reg_i_76_n_5));
  LUT4 #(
    .INIT(16'hD04C)) 
    add_ln21_1_reg_623_reg_i_77
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(zext_ln21_reg_537_reg[3]),
        .I3(out_d_0_reg_126_reg[1]),
        .O(add_ln21_1_reg_623_reg_i_77_n_5));
  LUT5 #(
    .INIT(32'h2FD0BCBC)) 
    add_ln21_1_reg_623_reg_i_78
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(zext_ln21_reg_537_reg[3]),
        .I4(out_d_0_reg_126_reg[0]),
        .O(add_ln21_1_reg_623_reg_i_78_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln21_1_reg_623_reg_i_8
       (.I0(tmp2_mid1_fu_422_p2[2]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(mul_ln21_3_fu_321_p2[2]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[2]),
        .O(add_ln21_1_reg_623_reg_i_8_n_5));
  LUT6 #(
    .INIT(64'hF088F077F077F088)) 
    add_ln21_1_reg_623_reg_i_9
       (.I0(out_h_0_reg_148[0]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(mul_ln21_3_fu_321_p2[1]),
        .I3(p_1_in),
        .I4(mul_ln21_1_fu_235_p2[1]),
        .I5(out_h_0_reg_148[1]),
        .O(add_ln21_1_reg_623_reg_i_9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(ap_CS_fsm_state2),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I2(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .I3(Q[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFAAFFBFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_up_sampling2d_fix16_fu_592_output_r_ce0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I2(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .I3(Q[5]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0A080808)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_up_sampling2d_fix16_fu_592_output_r_ce0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(indvar_flatten31_reg_115_reg[12]),
        .I1(mul_ln6_1_reg_559_reg_n_98),
        .I2(mul_ln6_1_reg_559_reg_n_96),
        .I3(indvar_flatten31_reg_115_reg[14]),
        .I4(mul_ln6_1_reg_559_reg_n_97),
        .I5(indvar_flatten31_reg_115_reg[13]),
        .O(\ap_CS_fsm[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(indvar_flatten31_reg_115_reg[9]),
        .I1(mul_ln6_1_reg_559_reg_n_101),
        .I2(mul_ln6_1_reg_559_reg_n_99),
        .I3(indvar_flatten31_reg_115_reg[11]),
        .I4(mul_ln6_1_reg_559_reg_n_100),
        .I5(indvar_flatten31_reg_115_reg[10]),
        .O(\ap_CS_fsm[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(indvar_flatten31_reg_115_reg[6]),
        .I1(mul_ln6_1_reg_559_reg_n_104),
        .I2(mul_ln6_1_reg_559_reg_n_102),
        .I3(indvar_flatten31_reg_115_reg[8]),
        .I4(mul_ln6_1_reg_559_reg_n_103),
        .I5(indvar_flatten31_reg_115_reg[7]),
        .O(\ap_CS_fsm[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(indvar_flatten31_reg_115_reg[3]),
        .I1(mul_ln6_1_reg_559_reg_n_107),
        .I2(mul_ln6_1_reg_559_reg_n_105),
        .I3(indvar_flatten31_reg_115_reg[5]),
        .I4(mul_ln6_1_reg_559_reg_n_106),
        .I5(indvar_flatten31_reg_115_reg[4]),
        .O(\ap_CS_fsm[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(indvar_flatten31_reg_115_reg[0]),
        .I1(mul_ln6_1_reg_559_reg_n_110),
        .I2(mul_ln6_1_reg_559_reg_n_108),
        .I3(indvar_flatten31_reg_115_reg[2]),
        .I4(mul_ln6_1_reg_559_reg_n_109),
        .I5(indvar_flatten31_reg_115_reg[1]),
        .O(\ap_CS_fsm[3]_i_8_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_5 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED [3:1],ap_condition_pp0_exit_iter0_state3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[3]_i_4_n_5 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_5 ,\ap_CS_fsm_reg[3]_i_3_n_6 ,\ap_CS_fsm_reg[3]_i_3_n_7 ,\ap_CS_fsm_reg[3]_i_3_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_5_n_5 ,\ap_CS_fsm[3]_i_6_n_5 ,\ap_CS_fsm[3]_i_7_n_5 ,\ap_CS_fsm[3]_i_8_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__8
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state2),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__8_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_rst_n),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__7_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_up_sampling2d_fix16_fu_592_output_r_ce0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    grp_up_sampling2d_fix16_fu_592_ap_start_reg_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(grp_up_sampling2d_fix16_fu_592_ap_ready),
        .I3(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .O(\ap_CS_fsm_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln14_reg_569[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln14_reg_569),
        .O(\icmp_ln14_reg_569[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln14_reg_569),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln14_reg_569_pp0_iter1_reg),
        .O(\icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln14_reg_569_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1_n_5 ),
        .Q(icmp_ln14_reg_569_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln14_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln14_reg_569[0]_i_1_n_5 ),
        .Q(icmp_ln14_reg_569),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten31_reg_115[0]_i_2 
       (.I0(indvar_flatten31_reg_115_reg[0]),
        .O(\indvar_flatten31_reg_115[0]_i_2_n_5 ));
  FDRE \indvar_flatten31_reg_115_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten31_reg_115_reg[0]),
        .R(indvar_flatten31_reg_115));
  CARRY4 \indvar_flatten31_reg_115_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten31_reg_115_reg[0]_i_1_n_5 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_6 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_7 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten31_reg_115_reg[0]_i_1_n_9 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_10 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_11 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_12 }),
        .S({indvar_flatten31_reg_115_reg[3:1],\indvar_flatten31_reg_115[0]_i_2_n_5 }));
  FDRE \indvar_flatten31_reg_115_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten31_reg_115_reg[10]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten31_reg_115_reg[11]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten31_reg_115_reg[12]),
        .R(indvar_flatten31_reg_115));
  CARRY4 \indvar_flatten31_reg_115_reg[12]_i_1 
       (.CI(\indvar_flatten31_reg_115_reg[8]_i_1_n_5 ),
        .CO({\NLW_indvar_flatten31_reg_115_reg[12]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten31_reg_115_reg[12]_i_1_n_7 ,\indvar_flatten31_reg_115_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten31_reg_115_reg[12]_i_1_O_UNCONNECTED [3],\indvar_flatten31_reg_115_reg[12]_i_1_n_10 ,\indvar_flatten31_reg_115_reg[12]_i_1_n_11 ,\indvar_flatten31_reg_115_reg[12]_i_1_n_12 }),
        .S({1'b0,indvar_flatten31_reg_115_reg[14:12]}));
  FDRE \indvar_flatten31_reg_115_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten31_reg_115_reg[13]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten31_reg_115_reg[14]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten31_reg_115_reg[1]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten31_reg_115_reg[2]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten31_reg_115_reg[3]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten31_reg_115_reg[4]),
        .R(indvar_flatten31_reg_115));
  CARRY4 \indvar_flatten31_reg_115_reg[4]_i_1 
       (.CI(\indvar_flatten31_reg_115_reg[0]_i_1_n_5 ),
        .CO({\indvar_flatten31_reg_115_reg[4]_i_1_n_5 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_6 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_7 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten31_reg_115_reg[4]_i_1_n_9 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_10 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_11 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_12 }),
        .S(indvar_flatten31_reg_115_reg[7:4]));
  FDRE \indvar_flatten31_reg_115_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten31_reg_115_reg[5]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten31_reg_115_reg[6]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten31_reg_115_reg[7]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten31_reg_115_reg[8]),
        .R(indvar_flatten31_reg_115));
  CARRY4 \indvar_flatten31_reg_115_reg[8]_i_1 
       (.CI(\indvar_flatten31_reg_115_reg[4]_i_1_n_5 ),
        .CO({\indvar_flatten31_reg_115_reg[8]_i_1_n_5 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_6 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_7 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten31_reg_115_reg[8]_i_1_n_9 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_10 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_11 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_12 }),
        .S(indvar_flatten31_reg_115_reg[11:8]));
  FDRE \indvar_flatten31_reg_115_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten31_reg_115_reg[9]),
        .R(indvar_flatten31_reg_115));
  LUT6 #(
    .INIT(64'h22F5222222222222)) 
    \indvar_flatten_reg_137[0]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(p_1_in),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\indvar_flatten_reg_137[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_137[1]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .O(add_ln15_1_fu_460_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_137[2]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .O(add_ln15_1_fu_460_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_137[3]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[3] ),
        .O(add_ln15_1_fu_460_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_137[4]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[3] ),
        .I4(\indvar_flatten_reg_137_reg_n_5_[4] ),
        .O(add_ln15_1_fu_460_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_reg_137[5]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[3] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .I4(\indvar_flatten_reg_137_reg_n_5_[4] ),
        .I5(\indvar_flatten_reg_137_reg_n_5_[5] ),
        .O(add_ln15_1_fu_460_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_137[6]_i_1 
       (.I0(\indvar_flatten_reg_137[9]_i_5_n_5 ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[6] ),
        .O(add_ln15_1_fu_460_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_137[7]_i_1 
       (.I0(\indvar_flatten_reg_137[9]_i_5_n_5 ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[6] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[7] ),
        .O(add_ln15_1_fu_460_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_137[8]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[6] ),
        .I1(\indvar_flatten_reg_137[9]_i_5_n_5 ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[7] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[8] ),
        .O(add_ln15_1_fu_460_p2[8]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_reg_137[9]_i_1 
       (.I0(p_1_in),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_state2),
        .O(indvar_flatten_reg_137));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten_reg_137[9]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten31_reg_1150));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_137[9]_i_3 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[7] ),
        .I1(\indvar_flatten_reg_137[9]_i_5_n_5 ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[6] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[8] ),
        .I4(\indvar_flatten_reg_137_reg_n_5_[9] ),
        .O(add_ln15_1_fu_460_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_reg_137[9]_i_5 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[5] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[3] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I4(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .I5(\indvar_flatten_reg_137_reg_n_5_[4] ),
        .O(\indvar_flatten_reg_137[9]_i_5_n_5 ));
  FDRE \indvar_flatten_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvar_flatten_reg_137[0]_i_1_n_5 ),
        .Q(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln15_1_fu_460_p2[1]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln15_1_fu_460_p2[2]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln15_1_fu_460_p2[3]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[3] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln15_1_fu_460_p2[4]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[4] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln15_1_fu_460_p2[5]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[5] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln15_1_fu_460_p2[6]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[6] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln15_1_fu_460_p2[7]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[7] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln15_1_fu_460_p2[8]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[8] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln15_1_fu_460_p2[9]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[9] ),
        .R(indvar_flatten_reg_137));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln6_1_reg_559_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],Q[5],grp_up_sampling2d_fix16_fu_592_input_height,grp_up_sampling2d_fix16_fu_592_input_height,1'b0,Q[5],1'b0,grp_up_sampling2d_fix16_fu_592_input_height,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln6_1_reg_559_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],grp_up_sampling2d_fix16_fu_592_input_height,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln6_1_reg_559_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln6_1_reg_559_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln6_1_reg_559_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln6_1_reg_559_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln6_1_reg_559_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln6_1_reg_559_reg_P_UNCONNECTED[47:15],mul_ln6_1_reg_559_reg_n_96,mul_ln6_1_reg_559_reg_n_97,mul_ln6_1_reg_559_reg_n_98,mul_ln6_1_reg_559_reg_n_99,mul_ln6_1_reg_559_reg_n_100,mul_ln6_1_reg_559_reg_n_101,mul_ln6_1_reg_559_reg_n_102,mul_ln6_1_reg_559_reg_n_103,mul_ln6_1_reg_559_reg_n_104,mul_ln6_1_reg_559_reg_n_105,mul_ln6_1_reg_559_reg_n_106,mul_ln6_1_reg_559_reg_n_107,mul_ln6_1_reg_559_reg_n_108,mul_ln6_1_reg_559_reg_n_109,mul_ln6_1_reg_559_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln6_1_reg_559_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln6_1_reg_559_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln6_1_reg_559_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln6_1_reg_559_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln6_1_reg_559_reg_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln6_reg_531[7]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I3(mul_ln6_reg_531[7]),
        .O(\mul_ln6_reg_531[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln6_reg_531[9]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_592_ap_start_reg),
        .I3(mul_ln6_reg_531[9]),
        .O(\mul_ln6_reg_531[9]_i_1_n_5 ));
  FDRE \mul_ln6_reg_531_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln6_reg_531[7]_i_1_n_5 ),
        .Q(mul_ln6_reg_531[7]),
        .R(1'b0));
  FDRE \mul_ln6_reg_531_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln6_reg_531[9]_i_1_n_5 ),
        .Q(mul_ln6_reg_531[9]),
        .R(1'b0));
  design_1_network_0_0_network_mac_muladd_8ns_5ns_4ns_12_1_1 network_mac_muladd_8ns_5ns_4ns_12_1_1_U109
       (.B(grp_up_sampling2d_fix16_fu_592_input_height),
        .C(select_ln21_6_fu_382_p3[4:1]),
        .CO(p_1_in),
        .D(mul_ln21_2_fu_308_p0[4:2]),
        .Q({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[2] (network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_17),
        .ap_clk(ap_clk),
        .\indvar_flatten_reg_137_reg[9]_i_4 (\indvar_flatten_reg_137_reg_n_5_[1] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_0 (\indvar_flatten_reg_137_reg_n_5_[2] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_1 (\indvar_flatten_reg_137_reg_n_5_[0] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_2 (\indvar_flatten_reg_137_reg_n_5_[9] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_3 (\indvar_flatten_reg_137_reg_n_5_[5] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_4 (\indvar_flatten_reg_137_reg_n_5_[4] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_5 (\indvar_flatten_reg_137_reg_n_5_[3] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_6 (\indvar_flatten_reg_137_reg_n_5_[6] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_7 (\indvar_flatten_reg_137_reg_n_5_[8] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_8 (\indvar_flatten_reg_137_reg_n_5_[7] ),
        .input_r_address0(input_r_address0),
        .mul_ln21_2_fu_308_p2(mul_ln21_2_fu_308_p2),
        .mul_ln6_reg_531({mul_ln6_reg_531[9],mul_ln6_reg_531[7]}),
        .\out_d_0_reg_126_reg[4] (out_d_0_reg_126_reg),
        .\out_w_0_reg_159_reg[3] (network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .p(Q[5]),
        .p_0(out_w_0_reg_159),
        .p_1(ap_condition_pp0_exit_iter0_state3),
        .tmp_fu_258_p2(tmp_fu_258_p2),
        .tmp_mid1_fu_408_p2(tmp_mid1_fu_408_p2),
        .zext_ln21_reg_537_reg({zext_ln21_reg_537_reg[3],zext_ln21_reg_537_reg[0]}));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_0_reg_126[0]_i_1 
       (.I0(out_d_0_reg_126_reg[0]),
        .O(\out_d_0_reg_126[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_0_reg_126[1]_i_1 
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .O(mul_ln21_2_fu_308_p0[1]));
  LUT4 #(
    .INIT(16'h0800)) 
    \out_d_0_reg_126[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(p_1_in),
        .O(out_d_0_reg_126));
  FDRE \out_d_0_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(out_d_0_reg_126),
        .D(\out_d_0_reg_126[0]_i_1_n_5 ),
        .Q(out_d_0_reg_126_reg[0]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_d_0_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(out_d_0_reg_126),
        .D(mul_ln21_2_fu_308_p0[1]),
        .Q(out_d_0_reg_126_reg[1]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_d_0_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(out_d_0_reg_126),
        .D(mul_ln21_2_fu_308_p0[2]),
        .Q(out_d_0_reg_126_reg[2]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_d_0_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(out_d_0_reg_126),
        .D(mul_ln21_2_fu_308_p0[3]),
        .Q(out_d_0_reg_126_reg[3]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_d_0_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(out_d_0_reg_126),
        .D(mul_ln21_2_fu_308_p0[4]),
        .Q(out_d_0_reg_126_reg[4]),
        .R(indvar_flatten31_reg_115));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \out_h_0_reg_148[0]__0_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(CEC));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \out_h_0_reg_148[1]_i_1 
       (.I0(out_h_0_reg_148[0]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(out_h_0_reg_148[1]),
        .I3(p_1_in),
        .O(select_ln15_fu_436_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \out_h_0_reg_148[2]__0_i_1 
       (.I0(out_h_0_reg_148[0]),
        .I1(out_h_0_reg_148[1]),
        .I2(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I3(out_h_0_reg_148[2]),
        .I4(p_1_in),
        .O(select_ln15_fu_436_p3[2]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \out_h_0_reg_148[3]__0_i_1 
       (.I0(out_h_0_reg_148[1]),
        .I1(out_h_0_reg_148[0]),
        .I2(out_h_0_reg_148[2]),
        .I3(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I4(out_h_0_reg_148[3]),
        .I5(p_1_in),
        .O(select_ln15_fu_436_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \out_h_0_reg_148[4]__0_i_1 
       (.I0(zext_ln21_11_fu_400_p1[3]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(out_h_0_reg_148[4]),
        .I3(p_1_in),
        .O(select_ln15_fu_436_p3[4]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \out_h_0_reg_148[4]__0_i_2 
       (.I0(out_h_0_reg_148[2]),
        .I1(out_h_0_reg_148[0]),
        .I2(out_h_0_reg_148[1]),
        .I3(out_h_0_reg_148[3]),
        .I4(p_1_in),
        .I5(out_h_0_reg_148[4]),
        .O(zext_ln21_11_fu_400_p1[3]));
  FDRE \out_h_0_reg_148_reg[0]__0 
       (.C(ap_clk),
        .CE(CEC),
        .D(add_ln21_1_reg_623_reg_i_10_n_5),
        .Q(out_h_0_reg_148[0]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_h_0_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(CEC),
        .D(select_ln15_fu_436_p3[1]),
        .Q(out_h_0_reg_148[1]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_h_0_reg_148_reg[2]__0 
       (.C(ap_clk),
        .CE(CEC),
        .D(select_ln15_fu_436_p3[2]),
        .Q(out_h_0_reg_148[2]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_h_0_reg_148_reg[3]__0 
       (.C(ap_clk),
        .CE(CEC),
        .D(select_ln15_fu_436_p3[3]),
        .Q(out_h_0_reg_148[3]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_h_0_reg_148_reg[4]__0 
       (.C(ap_clk),
        .CE(CEC),
        .D(select_ln15_fu_436_p3[4]),
        .Q(out_h_0_reg_148[4]),
        .R(indvar_flatten31_reg_115));
  LUT3 #(
    .INIT(8'hEF)) 
    \out_w_0_reg_159[0]_i_1 
       (.I0(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I1(p_1_in),
        .I2(out_w_0_reg_159[0]),
        .O(out_w_fu_454_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0102)) 
    \out_w_0_reg_159[1]_i_1 
       (.I0(out_w_0_reg_159[0]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I2(p_1_in),
        .I3(out_w_0_reg_159[1]),
        .O(out_w_fu_454_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h00070008)) 
    \out_w_0_reg_159[2]_i_1 
       (.I0(out_w_0_reg_159[0]),
        .I1(out_w_0_reg_159[1]),
        .I2(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I3(p_1_in),
        .I4(out_w_0_reg_159[2]),
        .O(out_w_fu_454_p2[2]));
  LUT6 #(
    .INIT(64'h0000007F00000080)) 
    \out_w_0_reg_159[3]_i_1 
       (.I0(out_w_0_reg_159[1]),
        .I1(out_w_0_reg_159[0]),
        .I2(out_w_0_reg_159[2]),
        .I3(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I4(p_1_in),
        .I5(out_w_0_reg_159[3]),
        .O(out_w_fu_454_p2[3]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \out_w_0_reg_159[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(indvar_flatten31_reg_115));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \out_w_0_reg_159[4]_i_2 
       (.I0(out_w_0_reg_159[2]),
        .I1(out_w_0_reg_159[0]),
        .I2(out_w_0_reg_159[1]),
        .I3(out_w_0_reg_159[3]),
        .I4(p_0_in0_out),
        .I5(out_w_0_reg_159[4]),
        .O(out_w_fu_454_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_w_0_reg_159[4]_i_3 
       (.I0(network_mac_muladd_8ns_5ns_4ns_12_1_1_U109_n_26),
        .I1(p_1_in),
        .O(p_0_in0_out));
  FDRE \out_w_0_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(out_w_fu_454_p2[0]),
        .Q(out_w_0_reg_159[0]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_w_0_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(out_w_fu_454_p2[1]),
        .Q(out_w_0_reg_159[1]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_w_0_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(out_w_fu_454_p2[2]),
        .Q(out_w_0_reg_159[2]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_w_0_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(out_w_fu_454_p2[3]),
        .Q(out_w_0_reg_159[3]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_w_0_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(out_w_fu_454_p2[4]),
        .Q(out_w_0_reg_159[4]),
        .R(indvar_flatten31_reg_115));
  CARRY4 p_i_15__7
       (.CI(p_i_20__7_n_5),
        .CO({NLW_p_i_15__7_CO_UNCONNECTED[3],p_i_15__7_n_6,p_i_15__7_n_7,p_i_15__7_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_mid1_fu_408_p2[7:4]),
        .S(A[7:4]));
  CARRY4 p_i_18__7
       (.CI(p_i_21__7_n_5),
        .CO({NLW_p_i_18__7_CO_UNCONNECTED[3],p_i_18__7_n_6,p_i_18__7_n_7,p_i_18__7_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_258_p2[7:4]),
        .S(mul_ln21_fu_230_p2[7:4]));
  CARRY4 p_i_20__7
       (.CI(1'b0),
        .CO({p_i_20__7_n_5,p_i_20__7_n_6,p_i_20__7_n_7,p_i_20__7_n_8}),
        .CYINIT(1'b0),
        .DI(A[3:0]),
        .O(tmp_mid1_fu_408_p2[3:0]),
        .S({p_i_42__1_n_5,p_i_43__0_n_5,p_i_44__0_n_5,p_i_45_n_5}));
  CARRY4 p_i_21__7
       (.CI(1'b0),
        .CO({p_i_21__7_n_5,p_i_21__7_n_6,p_i_21__7_n_7,p_i_21__7_n_8}),
        .CYINIT(1'b0),
        .DI(mul_ln21_fu_230_p2[3:0]),
        .O(tmp_fu_258_p2[3:0]),
        .S({p_i_47_n_5,p_i_48_n_5,p_i_49_n_5,p_i_50_n_5}));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_23__7
       (.I0(mul_ln21_2_fu_308_p2[7]),
        .I1(mul_ln21_fu_230_p2[7]),
        .I2(p_1_in),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_24__5
       (.I0(mul_ln21_2_fu_308_p2[6]),
        .I1(mul_ln21_fu_230_p2[6]),
        .I2(p_1_in),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_25__6
       (.I0(mul_ln21_2_fu_308_p2[5]),
        .I1(mul_ln21_fu_230_p2[5]),
        .I2(p_1_in),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_26__4
       (.I0(mul_ln21_2_fu_308_p2[4]),
        .I1(mul_ln21_fu_230_p2[4]),
        .I2(p_1_in),
        .O(A[4]));
  CARRY4 p_i_31__5
       (.CI(p_i_32__1_n_5),
        .CO({NLW_p_i_31__5_CO_UNCONNECTED[3:1],p_i_31__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_i_58_n_5}),
        .O({NLW_p_i_31__5_O_UNCONNECTED[3:2],mul_ln21_fu_230_p2[7:6]}),
        .S({1'b0,1'b0,p_i_59_n_5,p_i_60_n_5}));
  CARRY4 p_i_32__1
       (.CI(1'b0),
        .CO({p_i_32__1_n_5,p_i_32__1_n_6,p_i_32__1_n_7,p_i_32__1_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_61_n_5,p_i_62_n_12,p_i_46_n_9,1'b0}),
        .O(mul_ln21_fu_230_p2[5:2]),
        .S({p_i_63_n_5,p_i_64_n_5,p_i_65_n_5,p_i_46_n_10}));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_38__0
       (.I0(mul_ln21_2_fu_308_p2[3]),
        .I1(mul_ln21_fu_230_p2[3]),
        .I2(p_1_in),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_39__1
       (.I0(mul_ln21_2_fu_308_p2[2]),
        .I1(mul_ln21_fu_230_p2[2]),
        .I2(p_1_in),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_40__0
       (.I0(mul_ln21_2_fu_308_p2[1]),
        .I1(mul_ln21_fu_230_p2[1]),
        .I2(p_1_in),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_41__1
       (.I0(mul_ln21_2_fu_308_p2[0]),
        .I1(mul_ln21_fu_230_p2[0]),
        .I2(p_1_in),
        .O(A[0]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_i_42__1
       (.I0(p_1_in),
        .I1(mul_ln21_fu_230_p2[3]),
        .I2(mul_ln21_2_fu_308_p2[3]),
        .I3(zext_ln21_11_fu_400_p1[3]),
        .O(p_i_42__1_n_5));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_i_43__0
       (.I0(p_1_in),
        .I1(mul_ln21_fu_230_p2[2]),
        .I2(mul_ln21_2_fu_308_p2[2]),
        .I3(zext_ln21_11_fu_400_p1[2]),
        .O(p_i_43__0_n_5));
  LUT6 #(
    .INIT(64'hCCA5CC5ACC5ACC5A)) 
    p_i_44__0
       (.I0(mul_ln21_fu_230_p2[1]),
        .I1(mul_ln21_2_fu_308_p2[1]),
        .I2(out_h_0_reg_148[2]),
        .I3(p_1_in),
        .I4(out_h_0_reg_148[1]),
        .I5(out_h_0_reg_148[0]),
        .O(p_i_44__0_n_5));
  LUT5 #(
    .INIT(32'hCCA5CC5A)) 
    p_i_45
       (.I0(mul_ln21_fu_230_p2[0]),
        .I1(mul_ln21_2_fu_308_p2[0]),
        .I2(out_h_0_reg_148[1]),
        .I3(p_1_in),
        .I4(out_h_0_reg_148[0]),
        .O(p_i_45_n_5));
  CARRY4 p_i_46
       (.CI(1'b0),
        .CO({p_i_46_n_5,p_i_46_n_6,p_i_46_n_7,p_i_46_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_73_n_5,p_i_74_n_5,out_d_0_reg_126_reg[0],1'b0}),
        .O({p_i_46_n_9,p_i_46_n_10,mul_ln21_fu_230_p2[1:0]}),
        .S({p_i_75_n_5,p_i_76_n_5,p_i_77_n_5,p_i_78_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_47
       (.I0(mul_ln21_fu_230_p2[3]),
        .I1(out_h_0_reg_148[4]),
        .O(p_i_47_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_48
       (.I0(mul_ln21_fu_230_p2[2]),
        .I1(out_h_0_reg_148[3]),
        .O(p_i_48_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_49
       (.I0(mul_ln21_fu_230_p2[1]),
        .I1(out_h_0_reg_148[2]),
        .O(p_i_49_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_50
       (.I0(mul_ln21_fu_230_p2[0]),
        .I1(out_h_0_reg_148[1]),
        .O(p_i_50_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    p_i_58
       (.I0(p_i_62_n_11),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(zext_ln21_reg_537_reg[3]),
        .O(p_i_58_n_5));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    p_i_59
       (.I0(p_i_62_n_10),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(p_i_62_n_5),
        .I3(out_d_0_reg_126_reg[4]),
        .I4(zext_ln21_reg_537_reg[3]),
        .O(p_i_59_n_5));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    p_i_60
       (.I0(p_i_62_n_11),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(p_i_62_n_10),
        .I3(out_d_0_reg_126_reg[3]),
        .I4(zext_ln21_reg_537_reg[3]),
        .O(p_i_60_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    p_i_61
       (.I0(zext_ln21_reg_537_reg[3]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(p_i_62_n_11),
        .O(p_i_61_n_5));
  CARRY4 p_i_62
       (.CI(p_i_46_n_5),
        .CO({p_i_62_n_5,NLW_p_i_62_CO_UNCONNECTED[2],p_i_62_n_7,p_i_62_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,out_d_0_reg_126_reg[4],p_i_79_n_5,p_i_80_n_5}),
        .O({NLW_p_i_62_O_UNCONNECTED[3],p_i_62_n_10,p_i_62_n_11,p_i_62_n_12}),
        .S({1'b1,p_i_81_n_5,p_i_82_n_5,p_i_83_n_5}));
  LUT3 #(
    .INIT(8'h78)) 
    p_i_63
       (.I0(zext_ln21_reg_537_reg[3]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(p_i_62_n_11),
        .O(p_i_63_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    p_i_64
       (.I0(p_i_62_n_12),
        .I1(zext_ln21_reg_537_reg[3]),
        .I2(out_d_0_reg_126_reg[1]),
        .O(p_i_64_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    p_i_65
       (.I0(p_i_46_n_9),
        .I1(zext_ln21_reg_537_reg[3]),
        .I2(out_d_0_reg_126_reg[0]),
        .O(p_i_65_n_5));
  LUT5 #(
    .INIT(32'h007F0080)) 
    p_i_72
       (.I0(out_h_0_reg_148[1]),
        .I1(out_h_0_reg_148[0]),
        .I2(out_h_0_reg_148[2]),
        .I3(p_1_in),
        .I4(out_h_0_reg_148[3]),
        .O(zext_ln21_11_fu_400_p1[2]));
  LUT4 #(
    .INIT(16'h9666)) 
    p_i_73
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[3]),
        .I3(zext_ln21_reg_537_reg[0]),
        .O(p_i_73_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_74
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(out_d_0_reg_126_reg[0]),
        .O(p_i_74_n_5));
  LUT5 #(
    .INIT(32'h6A6A956A)) 
    p_i_75
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(zext_ln21_reg_537_reg[0]),
        .I3(out_d_0_reg_126_reg[1]),
        .I4(out_d_0_reg_126_reg[0]),
        .O(p_i_75_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    p_i_76
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(zext_ln21_reg_537_reg[0]),
        .I3(out_d_0_reg_126_reg[2]),
        .O(p_i_76_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    p_i_77
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[0]),
        .O(p_i_77_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_78
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(zext_ln21_reg_537_reg[0]),
        .O(p_i_78_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    p_i_79
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(zext_ln21_reg_537_reg[0]),
        .I3(out_d_0_reg_126_reg[4]),
        .O(p_i_79_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    p_i_80
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(zext_ln21_reg_537_reg[0]),
        .I3(out_d_0_reg_126_reg[3]),
        .O(p_i_80_n_5));
  LUT2 #(
    .INIT(4'h4)) 
    p_i_81
       (.I0(out_d_0_reg_126_reg[3]),
        .I1(out_d_0_reg_126_reg[4]),
        .O(p_i_81_n_5));
  LUT4 #(
    .INIT(16'hE730)) 
    p_i_82
       (.I0(zext_ln21_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(out_d_0_reg_126_reg[3]),
        .I3(out_d_0_reg_126_reg[4]),
        .O(p_i_82_n_5));
  LUT5 #(
    .INIT(32'h2BD49C9C)) 
    p_i_83
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(out_d_0_reg_126_reg[4]),
        .I4(zext_ln21_reg_537_reg[0]),
        .O(p_i_83_n_5));
  LUT6 #(
    .INIT(64'hFFFFECEFFFFFECE0)) 
    ram_reg_0_i_1__0
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_ce0),
        .I1(ram_reg_0),
        .I2(MemBank_A_address01),
        .I3(Q[1]),
        .I4(input_data_data_V_0_ack_out),
        .I5(ram_reg_0_0),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hEAEAEAEAFF000000)) 
    ram_reg_0_i_32__0
       (.I0(ram_reg_0_i_75__0_n_5),
        .I1(Q[0]),
        .I2(S),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_7),
        .I5(ram_reg_0_3),
        .O(ram_reg_0_i_32__0_n_5));
  LUT6 #(
    .INIT(64'hEAEAEAEAFFAAAAAA)) 
    ram_reg_0_i_36
       (.I0(MemBank_B_address01101_out),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(output_r_ce0),
        .I4(Q[1]),
        .I5(MemBank_A_address01),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT5 #(
    .INIT(32'hAEAFAAAB)) 
    ram_reg_0_i_5__0
       (.I0(ram_reg_0_i_32__0_n_5),
        .I1(ram_reg_0_2),
        .I2(ram_reg_0_3),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_5),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'hBABABAFFBABABAAA)) 
    ram_reg_0_i_63
       (.I0(input_data_data_V_0_ack_out),
        .I1(icmp_ln14_reg_569_pp0_iter1_reg),
        .I2(grp_up_sampling2d_fix16_fu_592_output_r_ce0),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(ram_reg_0_1),
        .O(\icmp_ln14_reg_569_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAACAAA0)) 
    ram_reg_0_i_75__0
       (.I0(grp_up_sampling2d_fix16_fu_592_output_r_address0),
        .I1(ram_reg_0_i_32__0_0),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(ram_reg_0_i_75__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \zext_ln21_reg_537[0]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln21_reg_537_reg[0]),
        .O(\zext_ln21_reg_537[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln21_reg_537[3]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln21_reg_537_reg[3]),
        .O(\zext_ln21_reg_537[3]_i_1_n_5 ));
  FDRE \zext_ln21_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln21_reg_537[0]_i_1_n_5 ),
        .Q(zext_ln21_reg_537_reg[0]),
        .R(1'b0));
  FDRE \zext_ln21_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln21_reg_537[3]_i_1_n_5 ),
        .Q(zext_ln21_reg_537_reg[3]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
