# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MUX_16_1.srcs/sources_1/new/mux_16_1.vhd" \
"../../../../MUX_16_1.srcs/sources_1/imports/sources_1/imports/1-multiplexer21_dataflow/mux_2_1.vhd" \
"../../../../MUX_16_1.srcs/sources_1/imports/sources_1/new/mux_4_1.vhd" \
"../../../../MUX_16_1.srcs/sim_1/new/tb_mux_16_1.vhd" \

# Do not sort compile order
nosort
