Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun  7 18:39:46 2020
| Host         : DESKTOP-QTAJP9C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file md5Demo_timing_summary_routed.rpt -pb md5Demo_timing_summary_routed.pb -rpx md5Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : md5Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.995      -17.957                     30                 1530        0.029        0.000                      0                 1530        4.500        0.000                       0                   782  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.995      -17.957                     30                 1530        0.029        0.000                      0                 1530        4.500        0.000                       0                   782  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           30  Failing Endpoints,  Worst Slack       -0.995ns,  Total Violation      -17.957ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 md5/g_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.948ns  (logic 5.082ns (46.421%)  route 5.866ns (53.579%))
  Logic Levels:           24  (CARRY4=14 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.716     5.319    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/g_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  md5/g_reg[6]_replica/Q
                         net (fo=52, routed)          1.361     7.136    md5/g_reg_n_0_[6]_repN
    SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.260 r  md5/Bn[31]_i_199/O
                         net (fo=1, routed)           0.000     7.260    md5/Bn[31]_i_199_n_0
    SLICE_X76Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     7.507 r  md5/Bn_reg[31]_i_159/O
                         net (fo=1, routed)           0.000     7.507    md5/Bn_reg[31]_i_159_n_0
    SLICE_X76Y45         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  md5/Bn_reg[31]_i_121/O
                         net (fo=6, routed)           0.479     8.084    md5/Bn_reg[31]_i_121_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.319     8.403 r  md5/Bn[31]_i_65_comp/O
                         net (fo=1, routed)           1.017     9.420    md5/Bn[31]_i_65_n_0_repN
    SLICE_X78Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  md5/Bn[31]_i_69_comp/O
                         net (fo=1, routed)           0.000     9.544    md5/Bn[31]_i_69_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.077 r  md5/Bn_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.077    md5/Bn_reg[31]_i_41_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  md5/Bn_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.194    md5/Bn_reg[31]_i_45_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  md5/Bn_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.311    md5/Bn_reg[31]_i_40_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  md5/Bn_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.428    md5/Bn_reg[31]_i_44_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  md5/Bn_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.545    md5/Bn_reg[31]_i_42_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.860 r  md5/Bn_reg[31]_i_46/O[3]
                         net (fo=9, routed)           0.868    11.728    md5/x[27]
    SLICE_X77Y52         LUT6 (Prop_lut6_I1_O)        0.307    12.035 f  md5/Bn[3]_i_19/O
                         net (fo=2, routed)           0.938    12.973    md5/Bn[3]_i_19_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.097 f  md5/Bn[3]_i_11/O
                         net (fo=2, routed)           0.461    13.558    md5/Bn[3]_i_11_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  md5/Bn[3]_i_4/O
                         net (fo=2, routed)           0.452    14.134    md5/p_1_in[2]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.258 r  md5/Bn[3]_i_8/O
                         net (fo=1, routed)           0.000    14.258    md5/Bn[3]_i_8_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.656 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    md5/Bn_reg[3]_i_2_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    md5/Bn_reg[7]_i_2_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.884    md5/Bn_reg[11]_i_2_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.998    md5/Bn_reg[15]_i_2_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.112    md5/Bn_reg[19]_i_2_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.226    md5/Bn_reg[23]_i_2_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  md5/Bn_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.340    md5/Bn_reg[27]_i_2_n_0
    SLICE_X77Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.674 r  md5/Bn_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.289    15.963    md5/p_2_out[29]
    SLICE_X75Y61         LUT5 (Prop_lut5_I4_O)        0.303    16.266 r  md5/Bn[29]_i_1/O
                         net (fo=1, routed)           0.000    16.266    md5/Bn[29]_i_1_n_0
    SLICE_X75Y61         FDRE                                         r  md5/Bn_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.594    15.017    md5/clk_IBUF_BUFG
    SLICE_X75Y61         FDRE                                         r  md5/Bn_reg[29]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.031    15.271    md5/Bn_reg[29]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -16.266    
  -------------------------------------------------------------------
                         slack                                 -0.995    

Slack (VIOLATED) :        -0.981ns  (required time - arrival time)
  Source:                 md5/g_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.931ns  (logic 5.064ns (46.326%)  route 5.867ns (53.674%))
  Logic Levels:           24  (CARRY4=14 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.716     5.319    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/g_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  md5/g_reg[6]_replica/Q
                         net (fo=52, routed)          1.361     7.136    md5/g_reg_n_0_[6]_repN
    SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.260 r  md5/Bn[31]_i_199/O
                         net (fo=1, routed)           0.000     7.260    md5/Bn[31]_i_199_n_0
    SLICE_X76Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     7.507 r  md5/Bn_reg[31]_i_159/O
                         net (fo=1, routed)           0.000     7.507    md5/Bn_reg[31]_i_159_n_0
    SLICE_X76Y45         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  md5/Bn_reg[31]_i_121/O
                         net (fo=6, routed)           0.479     8.084    md5/Bn_reg[31]_i_121_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.319     8.403 r  md5/Bn[31]_i_65_comp/O
                         net (fo=1, routed)           1.017     9.420    md5/Bn[31]_i_65_n_0_repN
    SLICE_X78Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  md5/Bn[31]_i_69_comp/O
                         net (fo=1, routed)           0.000     9.544    md5/Bn[31]_i_69_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.077 r  md5/Bn_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.077    md5/Bn_reg[31]_i_41_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  md5/Bn_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.194    md5/Bn_reg[31]_i_45_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  md5/Bn_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.311    md5/Bn_reg[31]_i_40_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  md5/Bn_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.428    md5/Bn_reg[31]_i_44_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  md5/Bn_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.545    md5/Bn_reg[31]_i_42_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.860 r  md5/Bn_reg[31]_i_46/O[3]
                         net (fo=9, routed)           0.868    11.728    md5/x[27]
    SLICE_X77Y52         LUT6 (Prop_lut6_I1_O)        0.307    12.035 f  md5/Bn[3]_i_19/O
                         net (fo=2, routed)           0.938    12.973    md5/Bn[3]_i_19_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.097 f  md5/Bn[3]_i_11/O
                         net (fo=2, routed)           0.461    13.558    md5/Bn[3]_i_11_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  md5/Bn[3]_i_4/O
                         net (fo=2, routed)           0.452    14.134    md5/p_1_in[2]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.258 r  md5/Bn[3]_i_8/O
                         net (fo=1, routed)           0.000    14.258    md5/Bn[3]_i_8_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.656 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    md5/Bn_reg[3]_i_2_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    md5/Bn_reg[7]_i_2_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.884    md5/Bn_reg[11]_i_2_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.998    md5/Bn_reg[15]_i_2_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.112    md5/Bn_reg[19]_i_2_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.226    md5/Bn_reg[23]_i_2_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  md5/Bn_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.340    md5/Bn_reg[27]_i_2_n_0
    SLICE_X77Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.653 r  md5/Bn_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.291    15.944    md5/p_2_out[31]
    SLICE_X75Y61         LUT5 (Prop_lut5_I4_O)        0.306    16.250 r  md5/Bn[31]_i_2/O
                         net (fo=1, routed)           0.000    16.250    md5/Bn[31]_i_2_n_0
    SLICE_X75Y61         FDRE                                         r  md5/Bn_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.594    15.017    md5/clk_IBUF_BUFG
    SLICE_X75Y61         FDRE                                         r  md5/Bn_reg[31]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.029    15.269    md5/Bn_reg[31]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -16.250    
  -------------------------------------------------------------------
                         slack                                 -0.981    

Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 md5/g_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.849ns  (logic 4.986ns (45.957%)  route 5.863ns (54.043%))
  Logic Levels:           24  (CARRY4=14 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.716     5.319    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/g_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  md5/g_reg[6]_replica/Q
                         net (fo=52, routed)          1.361     7.136    md5/g_reg_n_0_[6]_repN
    SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.260 r  md5/Bn[31]_i_199/O
                         net (fo=1, routed)           0.000     7.260    md5/Bn[31]_i_199_n_0
    SLICE_X76Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     7.507 r  md5/Bn_reg[31]_i_159/O
                         net (fo=1, routed)           0.000     7.507    md5/Bn_reg[31]_i_159_n_0
    SLICE_X76Y45         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  md5/Bn_reg[31]_i_121/O
                         net (fo=6, routed)           0.479     8.084    md5/Bn_reg[31]_i_121_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.319     8.403 r  md5/Bn[31]_i_65_comp/O
                         net (fo=1, routed)           1.017     9.420    md5/Bn[31]_i_65_n_0_repN
    SLICE_X78Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  md5/Bn[31]_i_69_comp/O
                         net (fo=1, routed)           0.000     9.544    md5/Bn[31]_i_69_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.077 r  md5/Bn_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.077    md5/Bn_reg[31]_i_41_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  md5/Bn_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.194    md5/Bn_reg[31]_i_45_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  md5/Bn_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.311    md5/Bn_reg[31]_i_40_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  md5/Bn_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.428    md5/Bn_reg[31]_i_44_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  md5/Bn_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.545    md5/Bn_reg[31]_i_42_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.860 r  md5/Bn_reg[31]_i_46/O[3]
                         net (fo=9, routed)           0.868    11.728    md5/x[27]
    SLICE_X77Y52         LUT6 (Prop_lut6_I1_O)        0.307    12.035 f  md5/Bn[3]_i_19/O
                         net (fo=2, routed)           0.938    12.973    md5/Bn[3]_i_19_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.097 f  md5/Bn[3]_i_11/O
                         net (fo=2, routed)           0.461    13.558    md5/Bn[3]_i_11_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  md5/Bn[3]_i_4/O
                         net (fo=2, routed)           0.452    14.134    md5/p_1_in[2]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.258 r  md5/Bn[3]_i_8/O
                         net (fo=1, routed)           0.000    14.258    md5/Bn[3]_i_8_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.656 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    md5/Bn_reg[3]_i_2_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    md5/Bn_reg[7]_i_2_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.884    md5/Bn_reg[11]_i_2_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.998    md5/Bn_reg[15]_i_2_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.112    md5/Bn_reg[19]_i_2_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.226    md5/Bn_reg[23]_i_2_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  md5/Bn_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.340    md5/Bn_reg[27]_i_2_n_0
    SLICE_X77Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.579 r  md5/Bn_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.287    15.866    md5/p_2_out[30]
    SLICE_X75Y61         LUT5 (Prop_lut5_I4_O)        0.302    16.168 r  md5/Bn[30]_i_1/O
                         net (fo=1, routed)           0.000    16.168    md5/Bn[30]_i_1_n_0
    SLICE_X75Y61         FDRE                                         r  md5/Bn_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.594    15.017    md5/clk_IBUF_BUFG
    SLICE_X75Y61         FDRE                                         r  md5/Bn_reg[30]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.031    15.271    md5/Bn_reg[30]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                 -0.897    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 md5/g_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 4.968ns (45.844%)  route 5.869ns (54.156%))
  Logic Levels:           23  (CARRY4=13 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.716     5.319    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/g_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  md5/g_reg[6]_replica/Q
                         net (fo=52, routed)          1.361     7.136    md5/g_reg_n_0_[6]_repN
    SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.260 r  md5/Bn[31]_i_199/O
                         net (fo=1, routed)           0.000     7.260    md5/Bn[31]_i_199_n_0
    SLICE_X76Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     7.507 r  md5/Bn_reg[31]_i_159/O
                         net (fo=1, routed)           0.000     7.507    md5/Bn_reg[31]_i_159_n_0
    SLICE_X76Y45         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  md5/Bn_reg[31]_i_121/O
                         net (fo=6, routed)           0.479     8.084    md5/Bn_reg[31]_i_121_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.319     8.403 r  md5/Bn[31]_i_65_comp/O
                         net (fo=1, routed)           1.017     9.420    md5/Bn[31]_i_65_n_0_repN
    SLICE_X78Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  md5/Bn[31]_i_69_comp/O
                         net (fo=1, routed)           0.000     9.544    md5/Bn[31]_i_69_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.077 r  md5/Bn_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.077    md5/Bn_reg[31]_i_41_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  md5/Bn_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.194    md5/Bn_reg[31]_i_45_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  md5/Bn_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.311    md5/Bn_reg[31]_i_40_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  md5/Bn_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.428    md5/Bn_reg[31]_i_44_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  md5/Bn_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.545    md5/Bn_reg[31]_i_42_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.860 r  md5/Bn_reg[31]_i_46/O[3]
                         net (fo=9, routed)           0.868    11.728    md5/x[27]
    SLICE_X77Y52         LUT6 (Prop_lut6_I1_O)        0.307    12.035 f  md5/Bn[3]_i_19/O
                         net (fo=2, routed)           0.938    12.973    md5/Bn[3]_i_19_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.097 f  md5/Bn[3]_i_11/O
                         net (fo=2, routed)           0.461    13.558    md5/Bn[3]_i_11_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  md5/Bn[3]_i_4/O
                         net (fo=2, routed)           0.452    14.134    md5/p_1_in[2]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.258 r  md5/Bn[3]_i_8/O
                         net (fo=1, routed)           0.000    14.258    md5/Bn[3]_i_8_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.656 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    md5/Bn_reg[3]_i_2_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    md5/Bn_reg[7]_i_2_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.884    md5/Bn_reg[11]_i_2_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.998    md5/Bn_reg[15]_i_2_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.112    md5/Bn_reg[19]_i_2_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.226    md5/Bn_reg[23]_i_2_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.560 r  md5/Bn_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.292    15.852    md5/p_2_out[25]
    SLICE_X75Y60         LUT5 (Prop_lut5_I4_O)        0.303    16.155 r  md5/Bn[25]_i_1/O
                         net (fo=1, routed)           0.000    16.155    md5/Bn[25]_i_1_n_0
    SLICE_X75Y60         FDRE                                         r  md5/Bn_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.595    15.018    md5/clk_IBUF_BUFG
    SLICE_X75Y60         FDRE                                         r  md5/Bn_reg[25]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X75Y60         FDRE (Setup_fdre_C_D)        0.029    15.270    md5/Bn_reg[25]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -16.155    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.880ns  (required time - arrival time)
  Source:                 md5/g_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.833ns  (logic 4.966ns (45.839%)  route 5.867ns (54.161%))
  Logic Levels:           24  (CARRY4=14 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.716     5.319    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/g_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  md5/g_reg[6]_replica/Q
                         net (fo=52, routed)          1.361     7.136    md5/g_reg_n_0_[6]_repN
    SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.260 r  md5/Bn[31]_i_199/O
                         net (fo=1, routed)           0.000     7.260    md5/Bn[31]_i_199_n_0
    SLICE_X76Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     7.507 r  md5/Bn_reg[31]_i_159/O
                         net (fo=1, routed)           0.000     7.507    md5/Bn_reg[31]_i_159_n_0
    SLICE_X76Y45         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  md5/Bn_reg[31]_i_121/O
                         net (fo=6, routed)           0.479     8.084    md5/Bn_reg[31]_i_121_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.319     8.403 r  md5/Bn[31]_i_65_comp/O
                         net (fo=1, routed)           1.017     9.420    md5/Bn[31]_i_65_n_0_repN
    SLICE_X78Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  md5/Bn[31]_i_69_comp/O
                         net (fo=1, routed)           0.000     9.544    md5/Bn[31]_i_69_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.077 r  md5/Bn_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.077    md5/Bn_reg[31]_i_41_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  md5/Bn_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.194    md5/Bn_reg[31]_i_45_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  md5/Bn_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.311    md5/Bn_reg[31]_i_40_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  md5/Bn_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.428    md5/Bn_reg[31]_i_44_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  md5/Bn_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.545    md5/Bn_reg[31]_i_42_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.860 r  md5/Bn_reg[31]_i_46/O[3]
                         net (fo=9, routed)           0.868    11.728    md5/x[27]
    SLICE_X77Y52         LUT6 (Prop_lut6_I1_O)        0.307    12.035 f  md5/Bn[3]_i_19/O
                         net (fo=2, routed)           0.938    12.973    md5/Bn[3]_i_19_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.097 f  md5/Bn[3]_i_11/O
                         net (fo=2, routed)           0.461    13.558    md5/Bn[3]_i_11_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  md5/Bn[3]_i_4/O
                         net (fo=2, routed)           0.452    14.134    md5/p_1_in[2]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.258 r  md5/Bn[3]_i_8/O
                         net (fo=1, routed)           0.000    14.258    md5/Bn[3]_i_8_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.656 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    md5/Bn_reg[3]_i_2_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    md5/Bn_reg[7]_i_2_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.884    md5/Bn_reg[11]_i_2_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.998    md5/Bn_reg[15]_i_2_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.112    md5/Bn_reg[19]_i_2_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.226    md5/Bn_reg[23]_i_2_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.340 r  md5/Bn_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.340    md5/Bn_reg[27]_i_2_n_0
    SLICE_X77Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.562 r  md5/Bn_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.291    15.853    md5/p_2_out[28]
    SLICE_X75Y61         LUT5 (Prop_lut5_I4_O)        0.299    16.152 r  md5/Bn[28]_i_1/O
                         net (fo=1, routed)           0.000    16.152    md5/Bn[28]_i_1_n_0
    SLICE_X75Y61         FDRE                                         r  md5/Bn_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.594    15.017    md5/clk_IBUF_BUFG
    SLICE_X75Y61         FDRE                                         r  md5/Bn_reg[28]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.032    15.272    md5/Bn_reg[28]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -16.152    
  -------------------------------------------------------------------
                         slack                                 -0.880    

Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 md5/g_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.814ns  (logic 4.950ns (45.773%)  route 5.864ns (54.227%))
  Logic Levels:           23  (CARRY4=13 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.716     5.319    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/g_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  md5/g_reg[6]_replica/Q
                         net (fo=52, routed)          1.361     7.136    md5/g_reg_n_0_[6]_repN
    SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.260 r  md5/Bn[31]_i_199/O
                         net (fo=1, routed)           0.000     7.260    md5/Bn[31]_i_199_n_0
    SLICE_X76Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     7.507 r  md5/Bn_reg[31]_i_159/O
                         net (fo=1, routed)           0.000     7.507    md5/Bn_reg[31]_i_159_n_0
    SLICE_X76Y45         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  md5/Bn_reg[31]_i_121/O
                         net (fo=6, routed)           0.479     8.084    md5/Bn_reg[31]_i_121_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.319     8.403 r  md5/Bn[31]_i_65_comp/O
                         net (fo=1, routed)           1.017     9.420    md5/Bn[31]_i_65_n_0_repN
    SLICE_X78Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  md5/Bn[31]_i_69_comp/O
                         net (fo=1, routed)           0.000     9.544    md5/Bn[31]_i_69_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.077 r  md5/Bn_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.077    md5/Bn_reg[31]_i_41_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  md5/Bn_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.194    md5/Bn_reg[31]_i_45_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  md5/Bn_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.311    md5/Bn_reg[31]_i_40_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  md5/Bn_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.428    md5/Bn_reg[31]_i_44_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  md5/Bn_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.545    md5/Bn_reg[31]_i_42_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.860 r  md5/Bn_reg[31]_i_46/O[3]
                         net (fo=9, routed)           0.868    11.728    md5/x[27]
    SLICE_X77Y52         LUT6 (Prop_lut6_I1_O)        0.307    12.035 f  md5/Bn[3]_i_19/O
                         net (fo=2, routed)           0.938    12.973    md5/Bn[3]_i_19_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.097 f  md5/Bn[3]_i_11/O
                         net (fo=2, routed)           0.461    13.558    md5/Bn[3]_i_11_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  md5/Bn[3]_i_4/O
                         net (fo=2, routed)           0.452    14.134    md5/p_1_in[2]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.258 r  md5/Bn[3]_i_8/O
                         net (fo=1, routed)           0.000    14.258    md5/Bn[3]_i_8_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.656 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    md5/Bn_reg[3]_i_2_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    md5/Bn_reg[7]_i_2_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.884    md5/Bn_reg[11]_i_2_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.998    md5/Bn_reg[15]_i_2_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.112    md5/Bn_reg[19]_i_2_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.226    md5/Bn_reg[23]_i_2_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.539 r  md5/Bn_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.288    15.827    md5/p_2_out[27]
    SLICE_X75Y60         LUT5 (Prop_lut5_I4_O)        0.306    16.133 r  md5/Bn[27]_i_1/O
                         net (fo=1, routed)           0.000    16.133    md5/Bn[27]_i_1_n_0
    SLICE_X75Y60         FDRE                                         r  md5/Bn_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.595    15.018    md5/clk_IBUF_BUFG
    SLICE_X75Y60         FDRE                                         r  md5/Bn_reg[27]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X75Y60         FDRE (Setup_fdre_C_D)        0.031    15.272    md5/Bn_reg[27]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -16.133    
  -------------------------------------------------------------------
                         slack                                 -0.861    

Slack (VIOLATED) :        -0.782ns  (required time - arrival time)
  Source:                 md5/g_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.735ns  (logic 4.872ns (45.383%)  route 5.863ns (54.617%))
  Logic Levels:           23  (CARRY4=13 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.716     5.319    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/g_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  md5/g_reg[6]_replica/Q
                         net (fo=52, routed)          1.361     7.136    md5/g_reg_n_0_[6]_repN
    SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.260 r  md5/Bn[31]_i_199/O
                         net (fo=1, routed)           0.000     7.260    md5/Bn[31]_i_199_n_0
    SLICE_X76Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     7.507 r  md5/Bn_reg[31]_i_159/O
                         net (fo=1, routed)           0.000     7.507    md5/Bn_reg[31]_i_159_n_0
    SLICE_X76Y45         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  md5/Bn_reg[31]_i_121/O
                         net (fo=6, routed)           0.479     8.084    md5/Bn_reg[31]_i_121_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.319     8.403 r  md5/Bn[31]_i_65_comp/O
                         net (fo=1, routed)           1.017     9.420    md5/Bn[31]_i_65_n_0_repN
    SLICE_X78Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  md5/Bn[31]_i_69_comp/O
                         net (fo=1, routed)           0.000     9.544    md5/Bn[31]_i_69_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.077 r  md5/Bn_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.077    md5/Bn_reg[31]_i_41_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  md5/Bn_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.194    md5/Bn_reg[31]_i_45_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  md5/Bn_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.311    md5/Bn_reg[31]_i_40_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  md5/Bn_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.428    md5/Bn_reg[31]_i_44_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  md5/Bn_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.545    md5/Bn_reg[31]_i_42_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.860 r  md5/Bn_reg[31]_i_46/O[3]
                         net (fo=9, routed)           0.868    11.728    md5/x[27]
    SLICE_X77Y52         LUT6 (Prop_lut6_I1_O)        0.307    12.035 f  md5/Bn[3]_i_19/O
                         net (fo=2, routed)           0.938    12.973    md5/Bn[3]_i_19_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.097 f  md5/Bn[3]_i_11/O
                         net (fo=2, routed)           0.461    13.558    md5/Bn[3]_i_11_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  md5/Bn[3]_i_4/O
                         net (fo=2, routed)           0.452    14.134    md5/p_1_in[2]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.258 r  md5/Bn[3]_i_8/O
                         net (fo=1, routed)           0.000    14.258    md5/Bn[3]_i_8_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.656 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    md5/Bn_reg[3]_i_2_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    md5/Bn_reg[7]_i_2_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.884    md5/Bn_reg[11]_i_2_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.998    md5/Bn_reg[15]_i_2_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.112    md5/Bn_reg[19]_i_2_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.226    md5/Bn_reg[23]_i_2_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.465 r  md5/Bn_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.287    15.752    md5/p_2_out[26]
    SLICE_X75Y60         LUT5 (Prop_lut5_I4_O)        0.302    16.054 r  md5/Bn[26]_i_1/O
                         net (fo=1, routed)           0.000    16.054    md5/Bn[26]_i_1_n_0
    SLICE_X75Y60         FDRE                                         r  md5/Bn_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.595    15.018    md5/clk_IBUF_BUFG
    SLICE_X75Y60         FDRE                                         r  md5/Bn_reg[26]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X75Y60         FDRE (Setup_fdre_C_D)        0.031    15.272    md5/Bn_reg[26]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -16.054    
  -------------------------------------------------------------------
                         slack                                 -0.782    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 md5/g_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.723ns  (logic 4.854ns (45.269%)  route 5.869ns (54.731%))
  Logic Levels:           22  (CARRY4=12 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.716     5.319    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/g_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  md5/g_reg[6]_replica/Q
                         net (fo=52, routed)          1.361     7.136    md5/g_reg_n_0_[6]_repN
    SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.260 r  md5/Bn[31]_i_199/O
                         net (fo=1, routed)           0.000     7.260    md5/Bn[31]_i_199_n_0
    SLICE_X76Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     7.507 r  md5/Bn_reg[31]_i_159/O
                         net (fo=1, routed)           0.000     7.507    md5/Bn_reg[31]_i_159_n_0
    SLICE_X76Y45         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  md5/Bn_reg[31]_i_121/O
                         net (fo=6, routed)           0.479     8.084    md5/Bn_reg[31]_i_121_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.319     8.403 r  md5/Bn[31]_i_65_comp/O
                         net (fo=1, routed)           1.017     9.420    md5/Bn[31]_i_65_n_0_repN
    SLICE_X78Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  md5/Bn[31]_i_69_comp/O
                         net (fo=1, routed)           0.000     9.544    md5/Bn[31]_i_69_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.077 r  md5/Bn_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.077    md5/Bn_reg[31]_i_41_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  md5/Bn_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.194    md5/Bn_reg[31]_i_45_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  md5/Bn_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.311    md5/Bn_reg[31]_i_40_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  md5/Bn_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.428    md5/Bn_reg[31]_i_44_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  md5/Bn_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.545    md5/Bn_reg[31]_i_42_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.860 r  md5/Bn_reg[31]_i_46/O[3]
                         net (fo=9, routed)           0.868    11.728    md5/x[27]
    SLICE_X77Y52         LUT6 (Prop_lut6_I1_O)        0.307    12.035 f  md5/Bn[3]_i_19/O
                         net (fo=2, routed)           0.938    12.973    md5/Bn[3]_i_19_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.097 f  md5/Bn[3]_i_11/O
                         net (fo=2, routed)           0.461    13.558    md5/Bn[3]_i_11_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  md5/Bn[3]_i_4/O
                         net (fo=2, routed)           0.452    14.134    md5/p_1_in[2]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.258 r  md5/Bn[3]_i_8/O
                         net (fo=1, routed)           0.000    14.258    md5/Bn[3]_i_8_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.656 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    md5/Bn_reg[3]_i_2_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    md5/Bn_reg[7]_i_2_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.884    md5/Bn_reg[11]_i_2_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.998    md5/Bn_reg[15]_i_2_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.112    md5/Bn_reg[19]_i_2_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.446 r  md5/Bn_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.292    15.738    md5/p_2_out[21]
    SLICE_X75Y59         LUT5 (Prop_lut5_I4_O)        0.303    16.041 r  md5/Bn[21]_i_1/O
                         net (fo=1, routed)           0.000    16.041    md5/Bn[21]_i_1_n_0
    SLICE_X75Y59         FDRE                                         r  md5/Bn_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.595    15.018    md5/clk_IBUF_BUFG
    SLICE_X75Y59         FDRE                                         r  md5/Bn_reg[21]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X75Y59         FDRE (Setup_fdre_C_D)        0.029    15.270    md5/Bn_reg[21]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -16.041    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.765ns  (required time - arrival time)
  Source:                 md5/g_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.719ns  (logic 4.852ns (45.263%)  route 5.867ns (54.737%))
  Logic Levels:           23  (CARRY4=13 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.716     5.319    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/g_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  md5/g_reg[6]_replica/Q
                         net (fo=52, routed)          1.361     7.136    md5/g_reg_n_0_[6]_repN
    SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.260 r  md5/Bn[31]_i_199/O
                         net (fo=1, routed)           0.000     7.260    md5/Bn[31]_i_199_n_0
    SLICE_X76Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     7.507 r  md5/Bn_reg[31]_i_159/O
                         net (fo=1, routed)           0.000     7.507    md5/Bn_reg[31]_i_159_n_0
    SLICE_X76Y45         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  md5/Bn_reg[31]_i_121/O
                         net (fo=6, routed)           0.479     8.084    md5/Bn_reg[31]_i_121_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.319     8.403 r  md5/Bn[31]_i_65_comp/O
                         net (fo=1, routed)           1.017     9.420    md5/Bn[31]_i_65_n_0_repN
    SLICE_X78Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  md5/Bn[31]_i_69_comp/O
                         net (fo=1, routed)           0.000     9.544    md5/Bn[31]_i_69_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.077 r  md5/Bn_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.077    md5/Bn_reg[31]_i_41_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  md5/Bn_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.194    md5/Bn_reg[31]_i_45_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  md5/Bn_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.311    md5/Bn_reg[31]_i_40_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  md5/Bn_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.428    md5/Bn_reg[31]_i_44_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  md5/Bn_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.545    md5/Bn_reg[31]_i_42_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.860 r  md5/Bn_reg[31]_i_46/O[3]
                         net (fo=9, routed)           0.868    11.728    md5/x[27]
    SLICE_X77Y52         LUT6 (Prop_lut6_I1_O)        0.307    12.035 f  md5/Bn[3]_i_19/O
                         net (fo=2, routed)           0.938    12.973    md5/Bn[3]_i_19_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.097 f  md5/Bn[3]_i_11/O
                         net (fo=2, routed)           0.461    13.558    md5/Bn[3]_i_11_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  md5/Bn[3]_i_4/O
                         net (fo=2, routed)           0.452    14.134    md5/p_1_in[2]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.258 r  md5/Bn[3]_i_8/O
                         net (fo=1, routed)           0.000    14.258    md5/Bn[3]_i_8_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.656 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    md5/Bn_reg[3]_i_2_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    md5/Bn_reg[7]_i_2_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.884    md5/Bn_reg[11]_i_2_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.998    md5/Bn_reg[15]_i_2_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.112    md5/Bn_reg[19]_i_2_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.226 r  md5/Bn_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.226    md5/Bn_reg[23]_i_2_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.448 r  md5/Bn_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.291    15.739    md5/p_2_out[24]
    SLICE_X75Y60         LUT5 (Prop_lut5_I4_O)        0.299    16.038 r  md5/Bn[24]_i_1/O
                         net (fo=1, routed)           0.000    16.038    md5/Bn[24]_i_1_n_0
    SLICE_X75Y60         FDRE                                         r  md5/Bn_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.595    15.018    md5/clk_IBUF_BUFG
    SLICE_X75Y60         FDRE                                         r  md5/Bn_reg[24]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X75Y60         FDRE (Setup_fdre_C_D)        0.032    15.273    md5/Bn_reg[24]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -16.038    
  -------------------------------------------------------------------
                         slack                                 -0.765    

Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 md5/g_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/Bn_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.713ns  (logic 4.738ns (44.225%)  route 5.975ns (55.775%))
  Logic Levels:           22  (CARRY4=12 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.716     5.319    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/g_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  md5/g_reg[6]_replica/Q
                         net (fo=52, routed)          1.361     7.136    md5/g_reg_n_0_[6]_repN
    SLICE_X76Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.260 r  md5/Bn[31]_i_199/O
                         net (fo=1, routed)           0.000     7.260    md5/Bn[31]_i_199_n_0
    SLICE_X76Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     7.507 r  md5/Bn_reg[31]_i_159/O
                         net (fo=1, routed)           0.000     7.507    md5/Bn_reg[31]_i_159_n_0
    SLICE_X76Y45         MUXF8 (Prop_muxf8_I0_O)      0.098     7.605 r  md5/Bn_reg[31]_i_121/O
                         net (fo=6, routed)           0.479     8.084    md5/Bn_reg[31]_i_121_n_0
    SLICE_X76Y46         LUT4 (Prop_lut4_I3_O)        0.319     8.403 r  md5/Bn[31]_i_65_comp/O
                         net (fo=1, routed)           1.017     9.420    md5/Bn[31]_i_65_n_0_repN
    SLICE_X78Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  md5/Bn[31]_i_69_comp/O
                         net (fo=1, routed)           0.000     9.544    md5/Bn[31]_i_69_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.077 r  md5/Bn_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.077    md5/Bn_reg[31]_i_41_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  md5/Bn_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.194    md5/Bn_reg[31]_i_45_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  md5/Bn_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    10.311    md5/Bn_reg[31]_i_40_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  md5/Bn_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.428    md5/Bn_reg[31]_i_44_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  md5/Bn_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.545    md5/Bn_reg[31]_i_42_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.860 r  md5/Bn_reg[31]_i_46/O[3]
                         net (fo=9, routed)           0.868    11.728    md5/x[27]
    SLICE_X77Y52         LUT6 (Prop_lut6_I1_O)        0.307    12.035 f  md5/Bn[3]_i_19/O
                         net (fo=2, routed)           0.938    12.973    md5/Bn[3]_i_19_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.097 f  md5/Bn[3]_i_11/O
                         net (fo=2, routed)           0.461    13.558    md5/Bn[3]_i_11_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  md5/Bn[3]_i_4/O
                         net (fo=2, routed)           0.452    14.134    md5/p_1_in[2]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.258 r  md5/Bn[3]_i_8/O
                         net (fo=1, routed)           0.000    14.258    md5/Bn[3]_i_8_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.656 r  md5/Bn_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.656    md5/Bn_reg[3]_i_2_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.770 r  md5/Bn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.770    md5/Bn_reg[7]_i_2_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.884 r  md5/Bn_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.884    md5/Bn_reg[11]_i_2_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.998 r  md5/Bn_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.998    md5/Bn_reg[15]_i_2_n_0
    SLICE_X77Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.112 r  md5/Bn_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.112    md5/Bn_reg[19]_i_2_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.334 r  md5/Bn_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.399    15.733    md5/p_2_out[20]
    SLICE_X75Y59         LUT5 (Prop_lut5_I4_O)        0.299    16.032 r  md5/Bn[20]_i_1/O
                         net (fo=1, routed)           0.000    16.032    md5/Bn[20]_i_1_n_0
    SLICE_X75Y59         FDRE                                         r  md5/Bn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.595    15.018    md5/clk_IBUF_BUFG
    SLICE_X75Y59         FDRE                                         r  md5/Bn_reg[20]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X75Y59         FDRE (Setup_fdre_C_D)        0.032    15.273    md5/Bn_reg[20]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -16.032    
  -------------------------------------------------------------------
                         slack                                 -0.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 md5/M_reg[470]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[462]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.453%)  route 0.263ns (58.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.598     1.517    md5/clk_IBUF_BUFG
    SLICE_X77Y51         FDRE                                         r  md5/M_reg[470]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y51         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  md5/M_reg[470]/Q
                         net (fo=2, routed)           0.263     1.921    md5/p_20_in[1]
    SLICE_X77Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.966 r  md5/M[462]_i_1/O
                         net (fo=1, routed)           0.000     1.966    md5/M[462]
    SLICE_X77Y48         FDRE                                         r  md5/M_reg[462]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.931     2.096    md5/clk_IBUF_BUFG
    SLICE_X77Y48         FDRE                                         r  md5/M_reg[462]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X77Y48         FDRE (Hold_fdre_C_D)         0.092     1.937    md5/M_reg[462]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 md5/M_reg[365]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[373]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.567%)  route 0.296ns (61.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.596     1.515    md5/clk_IBUF_BUFG
    SLICE_X72Y52         FDRE                                         r  md5/M_reg[365]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  md5/M_reg[365]/Q
                         net (fo=2, routed)           0.296     1.953    md5/p_28_in[2]
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.998 r  md5/M[373]_i_1/O
                         net (fo=1, routed)           0.000     1.998    md5/M[373]_i_1_n_0
    SLICE_X72Y45         FDRE                                         r  md5/M_reg[373]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.930     2.095    md5/clk_IBUF_BUFG
    SLICE_X72Y45         FDRE                                         r  md5/M_reg[373]/C
                         clock pessimism             -0.250     1.844    
    SLICE_X72Y45         FDRE (Hold_fdre_C_D)         0.092     1.936    md5/M_reg[373]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 md5/M_reg[381]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[357]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.053%)  route 0.218ns (53.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.656     1.576    md5/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  md5/M_reg[381]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  md5/M_reg[381]/Q
                         net (fo=2, routed)           0.218     1.935    md5/M_reg_n_0_[381]
    SLICE_X76Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.980 r  md5/M[357]_i_1/O
                         net (fo=1, routed)           0.000     1.980    md5/M[357]_i_1_n_0
    SLICE_X76Y50         FDRE                                         r  md5/M_reg[357]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.871     2.036    md5/clk_IBUF_BUFG
    SLICE_X76Y50         FDRE                                         r  md5/M_reg[357]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X76Y50         FDRE (Hold_fdre_C_D)         0.121     1.906    md5/M_reg[357]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 md5/M_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.571%)  route 0.337ns (64.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.607     1.526    md5/clk_IBUF_BUFG
    SLICE_X83Y51         FDRE                                         r  md5/M_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  md5/M_reg[190]/Q
                         net (fo=2, routed)           0.337     2.004    md5/M_reg_n_0_[190]
    SLICE_X80Y47         LUT4 (Prop_lut4_I1_O)        0.045     2.049 r  md5/M[166]_i_2/O
                         net (fo=1, routed)           0.000     2.049    md5/M[166]
    SLICE_X80Y47         FDRE                                         r  md5/M_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.932     2.097    md5/clk_IBUF_BUFG
    SLICE_X80Y47         FDRE                                         r  md5/M_reg[166]/C
                         clock pessimism             -0.250     1.846    
    SLICE_X80Y47         FDRE (Hold_fdre_C_D)         0.121     1.967    md5/M_reg[166]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 md5/M_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.226ns (43.871%)  route 0.289ns (56.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.595     1.514    md5/clk_IBUF_BUFG
    SLICE_X72Y53         FDRE                                         r  md5/M_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y53         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  md5/M_reg[110]/Q
                         net (fo=2, routed)           0.289     1.931    md5/p_52_in[1]
    SLICE_X75Y49         LUT2 (Prop_lut2_I1_O)        0.098     2.029 r  md5/M[118]_i_1/O
                         net (fo=1, routed)           0.000     2.029    md5/M[118]_i_1_n_0
    SLICE_X75Y49         FDRE                                         r  md5/M_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.931     2.096    md5/clk_IBUF_BUFG
    SLICE_X75Y49         FDRE                                         r  md5/M_reg[118]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X75Y49         FDRE (Hold_fdre_C_D)         0.092     1.937    md5/M_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 md5/M_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.373%)  route 0.309ns (59.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.597     1.516    md5/clk_IBUF_BUFG
    SLICE_X74Y54         FDRE                                         r  md5/M_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y54         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  md5/M_reg[72]/Q
                         net (fo=2, routed)           0.309     1.989    md5/p_55_in[7]
    SLICE_X75Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.034 r  md5/M[80]_i_1/O
                         net (fo=1, routed)           0.000     2.034    md5/M[80]_i_1_n_0
    SLICE_X75Y48         FDRE                                         r  md5/M_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.931     2.096    md5/clk_IBUF_BUFG
    SLICE_X75Y48         FDRE                                         r  md5/M_reg[80]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X75Y48         FDRE (Hold_fdre_C_D)         0.092     1.937    md5/M_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 md5/M_reg[332]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[340]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.226ns (42.980%)  route 0.300ns (57.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.595     1.514    md5/clk_IBUF_BUFG
    SLICE_X73Y53         FDRE                                         r  md5/M_reg[332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  md5/M_reg[332]/Q
                         net (fo=2, routed)           0.300     1.942    md5/p_31_in[3]
    SLICE_X73Y47         LUT2 (Prop_lut2_I1_O)        0.098     2.040 r  md5/M[340]_i_1/O
                         net (fo=1, routed)           0.000     2.040    md5/M[340]_i_1_n_0
    SLICE_X73Y47         FDRE                                         r  md5/M_reg[340]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.931     2.096    md5/clk_IBUF_BUFG
    SLICE_X73Y47         FDRE                                         r  md5/M_reg[340]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X73Y47         FDRE (Hold_fdre_C_D)         0.091     1.936    md5/M_reg[340]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 md5/M_reg[382]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[358]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.765%)  route 0.334ns (64.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.603     1.522    md5/clk_IBUF_BUFG
    SLICE_X81Y50         FDRE                                         r  md5/M_reg[382]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y50         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  md5/M_reg[382]/Q
                         net (fo=2, routed)           0.334     1.997    md5/M_reg_n_0_[382]
    SLICE_X72Y46         LUT4 (Prop_lut4_I1_O)        0.045     2.042 r  md5/M[358]_i_2/O
                         net (fo=1, routed)           0.000     2.042    md5/M[358]
    SLICE_X72Y46         FDRE                                         r  md5/M_reg[358]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.930     2.095    md5/clk_IBUF_BUFG
    SLICE_X72Y46         FDRE                                         r  md5/M_reg[358]/C
                         clock pessimism             -0.250     1.844    
    SLICE_X72Y46         FDRE (Hold_fdre_C_D)         0.091     1.935    md5/M_reg[358]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 md5/M_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.225ns (41.288%)  route 0.320ns (58.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.596     1.515    md5/clk_IBUF_BUFG
    SLICE_X73Y51         FDRE                                         r  md5/M_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y51         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  md5/M_reg[231]/Q
                         net (fo=2, routed)           0.320     1.963    md5/p_39_in[0]
    SLICE_X73Y49         LUT2 (Prop_lut2_I1_O)        0.097     2.060 r  md5/M[255]_i_1/O
                         net (fo=1, routed)           0.000     2.060    md5/M[255]_i_1_n_0
    SLICE_X73Y49         FDRE                                         r  md5/M_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.931     2.096    md5/clk_IBUF_BUFG
    SLICE_X73Y49         FDRE                                         r  md5/M_reg[255]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X73Y49         FDRE (Hold_fdre_C_D)         0.107     1.952    md5/M_reg[255]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 md5/M_reg[327]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[351]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.224ns (40.845%)  route 0.324ns (59.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.595     1.514    md5/clk_IBUF_BUFG
    SLICE_X73Y53         FDRE                                         r  md5/M_reg[327]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  md5/M_reg[327]/Q
                         net (fo=2, routed)           0.324     1.967    md5/p_30_in[0]
    SLICE_X73Y47         LUT2 (Prop_lut2_I1_O)        0.096     2.063 r  md5/M[351]_i_1/O
                         net (fo=1, routed)           0.000     2.063    md5/M[351]_i_1_n_0
    SLICE_X73Y47         FDRE                                         r  md5/M_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.931     2.096    md5/clk_IBUF_BUFG
    SLICE_X73Y47         FDRE                                         r  md5/M_reg[351]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X73Y47         FDRE (Hold_fdre_C_D)         0.107     1.952    md5/M_reg[351]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y65    disp/s_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y65    disp/s_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y65    disp/s_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y54    md5/A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y56    md5/A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y56    md5/A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y55    md5/An_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y55    md5/An_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y56    md5/An_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    md5/Cn_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    md5/Cn_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    md5/Cn_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    md5/Cn_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    md5/Dn_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    md5/Dn_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    p_gen/s_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y61    md5/B_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y61    md5/B_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y61    md5/C_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y56    md5/B_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y58    md5/B_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y53    md5/Bn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y53    md5/Bn_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y56    md5/Bn_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y53    md5/Bn_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y53    md5/Bn_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X75Y56    md5/Bn_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    md5/C_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    md5/Dn_reg[24]/C



