=====
SETUP
6.070
11.936
18.006
clk_ibuf
5.000
6.046
led_inst/col_addr_3_s0
7.975
8.408
led_inst/n67_s9
8.910
9.426
led_inst/n76_s8
9.863
10.361
led_inst/oe_s1
11.936
=====
SETUP
6.995
10.764
17.758
clk_ibuf
5.000
6.046
led_inst/con_state_2_s2
8.003
8.436
led_inst/n76_s9
8.921
9.186
led_inst/oe_s1
10.764
=====
SETUP
3.599
9.460
13.059
clk_ibuf
5.000
6.046
led_inst/col_addr_2_s0
8.003
8.436
fb_inst/mem_b_mem_b_0_0_s0
9.460
=====
SETUP
3.687
9.372
13.059
clk_ibuf
5.000
6.046
led_inst/col_addr_3_s0
7.975
8.408
fb_inst/mem_b_mem_b_0_0_s0
9.372
=====
SETUP
3.716
9.344
13.059
clk_ibuf
5.000
6.046
led_inst/col_addr_2_s0
8.003
8.436
fb_inst/mem_b_mem_b_0_0_s
9.344
=====
SETUP
3.734
9.325
13.059
clk_ibuf
5.000
6.046
led_inst/row_addr_4_s0
7.965
8.399
fb_inst/mem_b_mem_b_0_0_s0
9.325
=====
SETUP
3.736
9.324
13.059
clk_ibuf
5.000
6.046
led_inst/col_addr_0_s1
8.003
8.436
fb_inst/mem_b_mem_b_0_0_s0
9.324
=====
SETUP
7.479
10.230
17.709
clk_ibuf
5.000
6.046
led_inst/con_state_2_s2
8.003
8.436
led_inst/n44_s4
8.974
9.500
led_inst/row_addr_1_s0
10.230
=====
SETUP
7.479
10.230
17.709
clk_ibuf
5.000
6.046
led_inst/con_state_2_s2
8.003
8.436
led_inst/n44_s4
8.974
9.500
led_inst/row_addr_2_s0
10.230
=====
SETUP
7.479
10.230
17.709
clk_ibuf
5.000
6.046
led_inst/con_state_2_s2
8.003
8.436
led_inst/n44_s4
8.974
9.500
led_inst/row_addr_3_s0
10.230
=====
SETUP
7.479
10.230
17.709
clk_ibuf
5.000
6.046
led_inst/con_state_2_s2
8.003
8.436
led_inst/n44_s4
8.974
9.500
led_inst/row_addr_4_s0
10.230
=====
SETUP
7.576
10.390
17.966
clk_ibuf
5.000
6.046
led_inst/col_addr_3_s0
7.975
8.408
led_inst/n67_s9
8.910
9.426
led_inst/n67_s8
9.863
10.390
led_inst/con_state_1_s1
10.390
=====
SETUP
3.801
9.259
13.059
clk_ibuf
5.000
6.046
led_inst/col_addr_1_s0
8.003
8.436
fb_inst/mem_b_mem_b_0_0_s
9.259
=====
SETUP
3.825
9.071
12.896
clk_ibuf
5.000
6.046
led_inst/re_s2
8.012
8.446
fb_inst/mem_b_mem_b_0_0_s0
9.071
=====
SETUP
7.715
10.251
17.966
clk_ibuf
5.000
6.046
led_inst/col_addr_3_s0
7.975
8.408
led_inst/n67_s9
8.910
9.426
led_inst/n70_s8
9.735
10.251
led_inst/con_state_0_s1
10.251
=====
SETUP
3.861
9.199
13.059
clk_ibuf
5.000
6.046
led_inst/col_addr_1_s0
8.003
8.436
fb_inst/mem_b_mem_b_0_0_s0
9.199
=====
SETUP
7.802
9.916
17.718
clk_ibuf
5.000
6.046
led_inst/con_state_2_s2
8.003
8.436
led_inst/n76_s9
8.921
9.186
led_inst/con_state_0_s1
9.916
=====
SETUP
7.802
9.916
17.718
clk_ibuf
5.000
6.046
led_inst/con_state_2_s2
8.003
8.436
led_inst/n76_s9
8.921
9.186
led_inst/con_state_1_s1
9.916
=====
SETUP
7.925
10.078
18.003
clk_ibuf
5.000
6.046
led_inst/col_addr_3_s0
7.975
8.408
led_inst/n67_s9
8.910
9.426
led_inst/n23_s2
9.552
10.078
led_inst/col_addr_5_s0
10.078
=====
SETUP
4.016
9.043
13.059
clk_ibuf
5.000
6.046
led_inst/col_addr_3_s0
7.975
8.408
fb_inst/mem_b_mem_b_0_0_s
9.043
=====
SETUP
4.024
9.035
13.059
clk_ibuf
5.000
6.046
led_inst/row_addr_0_s1
7.965
8.399
fb_inst/mem_b_mem_b_0_0_s0
9.035
=====
SETUP
8.083
9.636
17.718
clk_ibuf
5.000
6.046
led_inst/con_state_1_s1
7.975
8.408
led_inst/n39_s2
8.746
9.272
led_inst/col_addr_3_s0
9.636
=====
SETUP
4.046
9.014
13.059
clk_ibuf
5.000
6.046
led_inst/col_addr_0_s1
8.003
8.436
fb_inst/mem_b_mem_b_0_0_s
9.014
=====
SETUP
8.108
9.895
18.003
clk_ibuf
5.000
6.046
led_inst/col_addr_3_s0
7.975
8.408
led_inst/n67_s9
8.910
9.426
led_inst/n24_s2
9.433
9.895
led_inst/col_addr_4_s0
9.895
=====
SETUP
4.060
8.999
13.059
clk_ibuf
5.000
6.046
led_inst/row_addr_3_s0
7.965
8.399
fb_inst/mem_b_mem_b_0_0_s
8.999
=====
HOLD
0.276
6.819
6.543
clk_ibuf
5.000
5.773
led_inst/re_s2
6.501
6.657
led_inst/n71_s2
6.666
6.819
led_inst/re_s2
6.819
=====
HOLD
0.276
6.815
6.539
clk_ibuf
5.000
5.773
led_inst/col_addr_1_s0
6.497
6.653
led_inst/n27_s2
6.662
6.815
led_inst/col_addr_1_s0
6.815
=====
HOLD
0.276
6.796
6.520
clk_ibuf
5.000
5.773
led_inst/col_addr_3_s0
6.478
6.634
led_inst/n25_s2
6.643
6.796
led_inst/col_addr_3_s0
6.796
=====
HOLD
0.342
6.885
6.543
clk_ibuf
5.000
5.773
led_inst/col_addr_4_s0
6.501
6.657
led_inst/n23_s2
6.732
6.885
led_inst/col_addr_5_s0
6.885
=====
HOLD
0.361
6.881
6.520
clk_ibuf
5.000
5.773
led_inst/con_state_1_s1
6.478
6.634
led_inst/n37_s3
6.728
6.881
led_inst/display_clk_s2
6.881
=====
HOLD
0.385
6.901
6.516
clk_ibuf
5.000
5.773
led_inst/con_state_0_s1
6.478
6.636
led_inst/n34_s3
6.748
6.901
led_inst/row_addr_0_s1
6.901
=====
HOLD
0.392
6.896
6.504
clk_ibuf
5.000
5.773
led_inst/con_state_0_s1
6.478
6.636
led_inst/n42_s4
6.748
6.896
led_inst/latch_s2
6.896
=====
HOLD
0.395
6.899
6.504
clk_ibuf
5.000
5.773
led_inst/row_addr_3_s0
6.474
6.630
led_inst/n31_s
6.639
6.899
led_inst/row_addr_3_s0
6.899
=====
HOLD
0.423
6.962
6.539
clk_ibuf
5.000
5.773
led_inst/col_addr_2_s0
6.497
6.655
led_inst/n26_s2
6.756
6.962
led_inst/col_addr_2_s0
6.962
=====
HOLD
0.431
6.970
6.539
clk_ibuf
5.000
5.773
led_inst/con_state_2_s2
6.497
6.655
led_inst/n64_s2
6.764
6.970
led_inst/con_state_2_s2
6.970
=====
HOLD
0.431
6.970
6.539
clk_ibuf
5.000
5.773
led_inst/con_state_2_s2
6.497
6.655
led_inst/n28_s5
6.764
6.970
led_inst/col_addr_0_s1
6.970
=====
HOLD
0.434
6.950
6.516
clk_ibuf
5.000
5.773
led_inst/row_addr_1_s0
6.474
6.630
led_inst/n33_s
6.702
6.950
led_inst/row_addr_1_s0
6.950
=====
HOLD
0.437
6.980
6.543
clk_ibuf
5.000
5.773
led_inst/col_addr_4_s0
6.501
6.657
led_inst/n24_s2
6.732
6.980
led_inst/col_addr_4_s0
6.980
=====
HOLD
0.448
6.964
6.516
clk_ibuf
5.000
5.773
led_inst/row_addr_3_s0
6.474
6.630
led_inst/n31_s
6.639
6.834
led_inst/n30_s
6.834
6.964
led_inst/row_addr_4_s0
6.964
=====
HOLD
0.458
6.962
6.504
clk_ibuf
5.000
5.773
led_inst/row_addr_2_s0
6.474
6.630
led_inst/n32_s
6.702
6.962
led_inst/row_addr_2_s0
6.962
=====
HOLD
0.476
6.995
6.520
clk_ibuf
5.000
5.773
led_inst/col_addr_4_s0
6.501
6.657
led_inst/n67_s8
6.789
6.995
led_inst/con_state_1_s1
6.995
=====
HOLD
0.516
7.036
6.520
clk_ibuf
5.000
5.773
led_inst/con_state_1_s1
6.478
6.634
led_inst/n67_s10
6.728
6.874
led_inst/n70_s8
6.883
7.036
led_inst/con_state_0_s1
7.036
=====
HOLD
0.536
6.985
6.449
clk_ibuf
5.000
5.773
led_inst/con_state_0_s1
6.478
6.634
led_inst/n39_s2
6.697
6.901
led_inst/col_addr_4_s0
6.985
=====
HOLD
0.536
6.985
6.449
clk_ibuf
5.000
5.773
led_inst/con_state_0_s1
6.478
6.634
led_inst/n39_s2
6.697
6.901
led_inst/col_addr_5_s0
6.985
=====
HOLD
0.560
7.005
6.445
clk_ibuf
5.000
5.773
led_inst/con_state_0_s1
6.478
6.634
led_inst/n39_s2
6.697
6.901
led_inst/col_addr_1_s0
7.005
=====
HOLD
0.560
7.005
6.445
clk_ibuf
5.000
5.773
led_inst/con_state_0_s1
6.478
6.634
led_inst/n39_s2
6.697
6.901
led_inst/col_addr_2_s0
7.005
=====
HOLD
0.660
7.086
6.426
clk_ibuf
5.000
5.773
led_inst/con_state_0_s1
6.478
6.634
led_inst/n39_s2
6.697
6.901
led_inst/col_addr_3_s0
7.086
=====
HOLD
0.855
7.277
6.422
clk_ibuf
5.000
5.773
led_inst/con_state_0_s1
6.478
6.636
led_inst/n44_s4
6.748
6.894
led_inst/row_addr_1_s0
7.277
=====
HOLD
0.855
7.277
6.422
clk_ibuf
5.000
5.773
led_inst/con_state_0_s1
6.478
6.636
led_inst/n44_s4
6.748
6.894
led_inst/row_addr_2_s0
7.277
=====
HOLD
0.855
7.277
6.422
clk_ibuf
5.000
5.773
led_inst/con_state_0_s1
6.478
6.636
led_inst/n44_s4
6.748
6.894
led_inst/row_addr_3_s0
7.277
