

================================================================
== Vitis HLS Report for 'g_kernel_ap_uint_10_5_s'
================================================================
* Date:           Wed Sep  4 19:39:03 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.394 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.600 ns|  6.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read817 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read8"   --->   Operation 4 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read716 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read7"   --->   Operation 5 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read615 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read6"   --->   Operation 6 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read514 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read5"   --->   Operation 7 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read413 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4"   --->   Operation 8 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read312 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3"   --->   Operation 9 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read211 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read2"   --->   Operation 10 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read110 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1"   --->   Operation 11 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_21 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read"   --->   Operation 12 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i10 %p_read_21"   --->   Operation 13 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln232_18 = zext i10 %p_read211"   --->   Operation 14 'zext' 'zext_ln232_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%ret_V_43 = add i11 %zext_ln232_18, i11 %zext_ln232"   --->   Operation 15 'add' 'ret_V_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln232_19 = zext i11 %ret_V_43"   --->   Operation 16 'zext' 'zext_ln232_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i10 %p_read615"   --->   Operation 17 'zext' 'zext_ln1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1541_22 = zext i10 %p_read817"   --->   Operation 18 'zext' 'zext_ln1541_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln1541 = add i11 %zext_ln1541, i11 %zext_ln1541_22"   --->   Operation 19 'add' 'add_ln1541' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1541_23 = zext i11 %add_ln1541"   --->   Operation 20 'zext' 'zext_ln1541_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%ret_V_44 = add i12 %zext_ln1541_23, i12 %zext_ln232_19"   --->   Operation 21 'add' 'ret_V_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1542 = zext i12 %ret_V_44"   --->   Operation 22 'zext' 'zext_ln1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln232_20 = zext i10 %p_read110"   --->   Operation 23 'zext' 'zext_ln232_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln232_21 = zext i10 %p_read312"   --->   Operation 24 'zext' 'zext_ln232_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%ret_V_45 = add i11 %zext_ln232_21, i11 %zext_ln232_20"   --->   Operation 25 'add' 'ret_V_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln232_22 = zext i11 %ret_V_45"   --->   Operation 26 'zext' 'zext_ln232_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1541_24 = zext i10 %p_read514"   --->   Operation 27 'zext' 'zext_ln1541_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1541_25 = zext i10 %p_read716"   --->   Operation 28 'zext' 'zext_ln1541_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln1541_15 = add i11 %zext_ln1541_24, i11 %zext_ln1541_25"   --->   Operation 29 'add' 'add_ln1541_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1541_26 = zext i11 %add_ln1541_15"   --->   Operation 30 'zext' 'zext_ln1541_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%ret_V = add i12 %zext_ln1541_26, i12 %zext_ln232_22"   --->   Operation 31 'add' 'ret_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln61_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %p_read413, i2 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:61]   --->   Operation 32 'bitconcatenate' 'shl_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i12 %shl_ln61_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:61]   --->   Operation 33 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%sub_ln61 = sub i13 %zext_ln61_1, i13 %zext_ln1542" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:61]   --->   Operation 34 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %ret_V, i1 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:61]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i13 %shl_ln" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:61]   --->   Operation 36 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i13 %sub_ln61" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 37 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.82ns)   --->   "%add_ln64 = add i15 %sext_ln64, i15 %zext_ln61" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 38 'add' 'add_ln64' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln64, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 39 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.84ns)   --->   "%sub_ln64 = sub i15 0, i15 %add_ln64" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 40 'sub' 'sub_ln64' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln64, i32 3, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 41 'partselect' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln64_2 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln64, i32 3, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 42 'partselect' 'trunc_ln64_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i12 %trunc_ln64_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 43 'sext' 'sext_ln64_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i13 %sext_ln64_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 44 'zext' 'zext_ln64' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.82ns)   --->   "%sub_ln64_1 = sub i14 0, i14 %zext_ln64" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 45 'sub' 'sub_ln64_1' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln64_2 = sext i12 %trunc_ln64_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 46 'sext' 'sext_ln64_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i13 %sext_ln64_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 47 'zext' 'zext_ln64_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.23ns)   --->   "%res = select i1 %tmp, i14 %sub_ln64_1, i14 %zext_ln64_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64]   --->   Operation 48 'select' 'res' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i14 %res" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:61]   --->   Operation 49 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %res, i32 13" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:65]   --->   Operation 50 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln65 = select i1 %tmp_46, i13 0, i13 %trunc_ln61" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:65]   --->   Operation 51 'select' 'select_ln65' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln67 = ret i13 %select_ln65" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:67]   --->   Operation 52 'ret' 'ret_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read817      (read          ) [ 0000]
p_read716      (read          ) [ 0000]
p_read615      (read          ) [ 0000]
p_read514      (read          ) [ 0000]
p_read413      (read          ) [ 0000]
p_read312      (read          ) [ 0000]
p_read211      (read          ) [ 0000]
p_read110      (read          ) [ 0000]
p_read_21      (read          ) [ 0000]
zext_ln232     (zext          ) [ 0000]
zext_ln232_18  (zext          ) [ 0000]
ret_V_43       (add           ) [ 0000]
zext_ln232_19  (zext          ) [ 0000]
zext_ln1541    (zext          ) [ 0000]
zext_ln1541_22 (zext          ) [ 0000]
add_ln1541     (add           ) [ 0000]
zext_ln1541_23 (zext          ) [ 0000]
ret_V_44       (add           ) [ 0000]
zext_ln1542    (zext          ) [ 0000]
zext_ln232_20  (zext          ) [ 0000]
zext_ln232_21  (zext          ) [ 0000]
ret_V_45       (add           ) [ 0000]
zext_ln232_22  (zext          ) [ 0000]
zext_ln1541_24 (zext          ) [ 0000]
zext_ln1541_25 (zext          ) [ 0000]
add_ln1541_15  (add           ) [ 0000]
zext_ln1541_26 (zext          ) [ 0000]
ret_V          (add           ) [ 0110]
shl_ln61_1     (bitconcatenate) [ 0000]
zext_ln61_1    (zext          ) [ 0000]
sub_ln61       (sub           ) [ 0110]
shl_ln         (bitconcatenate) [ 0000]
zext_ln61      (zext          ) [ 0000]
sext_ln64      (sext          ) [ 0000]
add_ln64       (add           ) [ 0000]
tmp            (bitselect     ) [ 0101]
sub_ln64       (sub           ) [ 0000]
trunc_ln64_1   (partselect    ) [ 0101]
trunc_ln64_2   (partselect    ) [ 0101]
sext_ln64_1    (sext          ) [ 0000]
zext_ln64      (zext          ) [ 0000]
sub_ln64_1     (sub           ) [ 0000]
sext_ln64_2    (sext          ) [ 0000]
zext_ln64_1    (zext          ) [ 0000]
res            (select        ) [ 0000]
trunc_ln61     (trunc         ) [ 0000]
tmp_46         (bitselect     ) [ 0000]
select_ln65    (select        ) [ 0000]
ret_ln67       (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_read817_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="10" slack="0"/>
<pin id="48" dir="0" index="1" bw="10" slack="0"/>
<pin id="49" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read817/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read716_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="10" slack="0"/>
<pin id="54" dir="0" index="1" bw="10" slack="0"/>
<pin id="55" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read716/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read615_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read615/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read514_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read514/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read413_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="10" slack="0"/>
<pin id="72" dir="0" index="1" bw="10" slack="0"/>
<pin id="73" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read413/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read312_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="10" slack="0"/>
<pin id="79" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read312/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read211_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="0"/>
<pin id="85" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read211/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read110_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="10" slack="0"/>
<pin id="91" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read110/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_21_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln232_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln232_18_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_18/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ret_V_43_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln232_19_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_19/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln1541_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln1541_22_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_22/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln1541_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln1541_23_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_23/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="ret_V_44_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="11" slack="0"/>
<pin id="139" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln1542_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1542/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln232_20_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_20/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln232_21_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_21/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ret_V_45_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_45/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln232_22_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="0"/>
<pin id="162" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_22/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln1541_24_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_24/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln1541_25_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_25/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln1541_15_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_15/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln1541_26_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_26/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="ret_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="shl_ln61_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="10" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln61_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln61_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln61_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="12" slack="0"/>
<pin id="203" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="1"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln61_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln64_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="13" slack="1"/>
<pin id="219" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln64_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="0" index="1" bw="13" slack="0"/>
<pin id="223" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="15" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sub_ln64_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="15" slack="0"/>
<pin id="237" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln64/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln64_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="15" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="0" index="3" bw="5" slack="0"/>
<pin id="245" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln64_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln64_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="0"/>
<pin id="252" dir="0" index="1" bw="15" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="0" index="3" bw="5" slack="0"/>
<pin id="255" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln64_2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln64_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="1"/>
<pin id="262" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln64_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln64_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="13" slack="0"/>
<pin id="270" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln64_1/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln64_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="1"/>
<pin id="275" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_2/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln64_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="res_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="14" slack="0"/>
<pin id="283" dir="0" index="2" bw="13" slack="0"/>
<pin id="284" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln61_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="14" slack="0"/>
<pin id="289" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_46_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="14" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln65_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="13" slack="0"/>
<pin id="303" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/3 "/>
</bind>
</comp>

<comp id="307" class="1005" name="ret_V_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="1"/>
<pin id="309" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="312" class="1005" name="sub_ln61_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="13" slack="1"/>
<pin id="314" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln61 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="322" class="1005" name="trunc_ln64_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="1"/>
<pin id="324" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="trunc_ln64_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="1"/>
<pin id="329" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="82" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="58" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="46" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="118" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="114" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="88" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="76" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="64" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="52" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="164" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="160" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="70" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="142" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="220" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="220" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="267" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="280" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="287" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="182" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="315"><net_src comp="200" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="320"><net_src comp="226" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="325"><net_src comp="240" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="330"><net_src comp="250" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="273" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: g_kernel<ap_uint<10>, 5> : p_read | {1 }
	Port: g_kernel<ap_uint<10>, 5> : p_read1 | {1 }
	Port: g_kernel<ap_uint<10>, 5> : p_read2 | {1 }
	Port: g_kernel<ap_uint<10>, 5> : p_read3 | {1 }
	Port: g_kernel<ap_uint<10>, 5> : p_read4 | {1 }
	Port: g_kernel<ap_uint<10>, 5> : p_read5 | {1 }
	Port: g_kernel<ap_uint<10>, 5> : p_read6 | {1 }
	Port: g_kernel<ap_uint<10>, 5> : p_read7 | {1 }
	Port: g_kernel<ap_uint<10>, 5> : p_read8 | {1 }
  - Chain level:
	State 1
		ret_V_43 : 1
		zext_ln232_19 : 2
		add_ln1541 : 1
		zext_ln1541_23 : 2
		ret_V_44 : 3
		zext_ln1542 : 4
		ret_V_45 : 1
		zext_ln232_22 : 2
		add_ln1541_15 : 1
		zext_ln1541_26 : 2
		ret_V : 3
		zext_ln61_1 : 1
		sub_ln61 : 5
	State 2
		zext_ln61 : 1
		add_ln64 : 2
		tmp : 3
		sub_ln64 : 3
		trunc_ln64_1 : 4
		trunc_ln64_2 : 3
	State 3
		zext_ln64 : 1
		sub_ln64_1 : 2
		zext_ln64_1 : 1
		res : 3
		trunc_ln61 : 4
		tmp_46 : 4
		select_ln65 : 5
		ret_ln67 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    ret_V_43_fu_108    |    0    |    17   |
|          |   add_ln1541_fu_126   |    0    |    17   |
|          |    ret_V_44_fu_136    |    0    |    18   |
|    add   |    ret_V_45_fu_154    |    0    |    17   |
|          |  add_ln1541_15_fu_172 |    0    |    17   |
|          |      ret_V_fu_182     |    0    |    18   |
|          |    add_ln64_fu_220    |    0    |    20   |
|----------|-----------------------|---------|---------|
|          |    sub_ln61_fu_200    |    0    |    19   |
|    sub   |    sub_ln64_fu_234    |    0    |    22   |
|          |   sub_ln64_1_fu_267   |    0    |    20   |
|----------|-----------------------|---------|---------|
|  select  |       res_fu_280      |    0    |    14   |
|          |   select_ln65_fu_299  |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |  p_read817_read_fu_46 |    0    |    0    |
|          |  p_read716_read_fu_52 |    0    |    0    |
|          |  p_read615_read_fu_58 |    0    |    0    |
|          |  p_read514_read_fu_64 |    0    |    0    |
|   read   |  p_read413_read_fu_70 |    0    |    0    |
|          |  p_read312_read_fu_76 |    0    |    0    |
|          |  p_read211_read_fu_82 |    0    |    0    |
|          |  p_read110_read_fu_88 |    0    |    0    |
|          |  p_read_21_read_fu_94 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln232_fu_100   |    0    |    0    |
|          |  zext_ln232_18_fu_104 |    0    |    0    |
|          |  zext_ln232_19_fu_114 |    0    |    0    |
|          |   zext_ln1541_fu_118  |    0    |    0    |
|          | zext_ln1541_22_fu_122 |    0    |    0    |
|          | zext_ln1541_23_fu_132 |    0    |    0    |
|          |   zext_ln1542_fu_142  |    0    |    0    |
|          |  zext_ln232_20_fu_146 |    0    |    0    |
|   zext   |  zext_ln232_21_fu_150 |    0    |    0    |
|          |  zext_ln232_22_fu_160 |    0    |    0    |
|          | zext_ln1541_24_fu_164 |    0    |    0    |
|          | zext_ln1541_25_fu_168 |    0    |    0    |
|          | zext_ln1541_26_fu_178 |    0    |    0    |
|          |   zext_ln61_1_fu_196  |    0    |    0    |
|          |    zext_ln61_fu_213   |    0    |    0    |
|          |    zext_ln64_fu_263   |    0    |    0    |
|          |   zext_ln64_1_fu_276  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   shl_ln61_1_fu_188   |    0    |    0    |
|          |     shl_ln_fu_206     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln64_fu_217   |    0    |    0    |
|   sext   |   sext_ln64_1_fu_260  |    0    |    0    |
|          |   sext_ln64_2_fu_273  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_226      |    0    |    0    |
|          |     tmp_46_fu_291     |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|  trunc_ln64_1_fu_240  |    0    |    0    |
|          |  trunc_ln64_2_fu_250  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln61_fu_287   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   211   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    ret_V_reg_307   |   12   |
|  sub_ln61_reg_312  |   13   |
|     tmp_reg_317    |    1   |
|trunc_ln64_1_reg_322|   12   |
|trunc_ln64_2_reg_327|   12   |
+--------------------+--------+
|        Total       |   50   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   211  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   50   |    -   |
+-----------+--------+--------+
|   Total   |   50   |   211  |
+-----------+--------+--------+
