#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e5d9fa4720 .scope module, "A1Q1_eight_bit_ripple_carry_adder_tb" "A1Q1_eight_bit_ripple_carry_adder_tb" 2 3;
 .timescale -9 -9;
v000001e5da01d5e0_0 .var "A", 7 0;
v000001e5da01c0a0_0 .var "B", 7 0;
v000001e5da01d720_0 .var "C_in", 0 0;
v000001e5da01d7c0_0 .net "C_out", 0 0, L_000001e5da01fec0;  1 drivers
v000001e5da01d860_0 .net "S", 7 0, L_000001e5da01c5a0;  1 drivers
v000001e5da01ca00_0 .var/i "i", 31 0;
v000001e5da01c6e0_0 .var/i "j", 31 0;
S_000001e5d9fbf0a0 .scope module, "uut" "eight_bit_ripple_carry_adder" 2 11, 3 3 0, S_000001e5d9fa4720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "C_out";
    .port_info 1 /OUTPUT 8 "S";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "C_in";
v000001e5da01d4a0_0 .net "A", 7 0, v000001e5da01d5e0_0;  1 drivers
v000001e5da01c8c0_0 .net "B", 7 0, v000001e5da01c0a0_0;  1 drivers
v000001e5da01c640_0 .net "C_in", 0 0, v000001e5da01d720_0;  1 drivers
v000001e5da01d900_0 .net "C_out", 0 0, L_000001e5da01fec0;  alias, 1 drivers
v000001e5da01d540_0 .net "S", 7 0, L_000001e5da01c5a0;  alias, 1 drivers
v000001e5da01c280 .array "w", 0 6;
v000001e5da01c280_0 .net v000001e5da01c280 0, 0 0, L_000001e5da01ed60; 1 drivers
v000001e5da01c280_1 .net v000001e5da01c280 1, 0 0, L_000001e5da01e7b0; 1 drivers
v000001e5da01c280_2 .net v000001e5da01c280 2, 0 0, L_000001e5da01e270; 1 drivers
v000001e5da01c280_3 .net v000001e5da01c280 3, 0 0, L_000001e5da01ef20; 1 drivers
v000001e5da01c280_4 .net v000001e5da01c280 4, 0 0, L_000001e5da01e510; 1 drivers
v000001e5da01c280_5 .net v000001e5da01c280 5, 0 0, L_000001e5da01fe50; 1 drivers
v000001e5da01c280_6 .net v000001e5da01c280 6, 0 0, L_000001e5da01f1a0; 1 drivers
L_000001e5da01df40 .part v000001e5da01d5e0_0, 0, 1;
L_000001e5da01db80 .part v000001e5da01c0a0_0, 0, 1;
L_000001e5da01d9a0 .part v000001e5da01d5e0_0, 1, 1;
L_000001e5da01c960 .part v000001e5da01c0a0_0, 1, 1;
L_000001e5da01c1e0 .part v000001e5da01d5e0_0, 2, 1;
L_000001e5da01cb40 .part v000001e5da01c0a0_0, 2, 1;
L_000001e5da01cbe0 .part v000001e5da01d5e0_0, 3, 1;
L_000001e5da01dc20 .part v000001e5da01c0a0_0, 3, 1;
L_000001e5da01c460 .part v000001e5da01d5e0_0, 4, 1;
L_000001e5da01cc80 .part v000001e5da01c0a0_0, 4, 1;
L_000001e5da01cd20 .part v000001e5da01d5e0_0, 5, 1;
L_000001e5da01da40 .part v000001e5da01c0a0_0, 5, 1;
L_000001e5da01dd60 .part v000001e5da01d5e0_0, 6, 1;
L_000001e5da01c320 .part v000001e5da01c0a0_0, 6, 1;
LS_000001e5da01c5a0_0_0 .concat8 [ 1 1 1 1], L_000001e5da01ef90, L_000001e5da01e190, L_000001e5da01e660, L_000001e5da01e900;
LS_000001e5da01c5a0_0_4 .concat8 [ 1 1 1 1], L_000001e5da01ecf0, L_000001e5da01f600, L_000001e5da01f670, L_000001e5da01f440;
L_000001e5da01c5a0 .concat8 [ 4 4 0 0], LS_000001e5da01c5a0_0_0, LS_000001e5da01c5a0_0_4;
L_000001e5da01cdc0 .part v000001e5da01d5e0_0, 7, 1;
L_000001e5da01d040 .part v000001e5da01c0a0_0, 7, 1;
S_000001e5d9fbf230 .scope module, "f1" "one_bit_full_adder" 3 10, 4 1 0, S_000001e5d9fbf0a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "C_out";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000001e5d9fb1500 .functor XOR 1, L_000001e5da01df40, L_000001e5da01db80, C4<0>, C4<0>;
L_000001e5da01ef90 .functor XOR 1, L_000001e5d9fb1500, v000001e5da01d720_0, C4<0>, C4<0>;
L_000001e5da01ec10 .functor AND 1, L_000001e5da01df40, L_000001e5da01db80, C4<1>, C4<1>;
L_000001e5da01eba0 .functor AND 1, L_000001e5da01db80, v000001e5da01d720_0, C4<1>, C4<1>;
L_000001e5da01eb30 .functor OR 1, L_000001e5da01ec10, L_000001e5da01eba0, C4<0>, C4<0>;
L_000001e5da01e5f0 .functor AND 1, v000001e5da01d720_0, L_000001e5da01df40, C4<1>, C4<1>;
L_000001e5da01ed60 .functor OR 1, L_000001e5da01eb30, L_000001e5da01e5f0, C4<0>, C4<0>;
v000001e5d9fb3030_0 .net "A", 0 0, L_000001e5da01df40;  1 drivers
v000001e5d9fb26d0_0 .net "B", 0 0, L_000001e5da01db80;  1 drivers
v000001e5d9fb2770_0 .net "C_in", 0 0, v000001e5da01d720_0;  alias, 1 drivers
v000001e5d9fb30d0_0 .net "C_out", 0 0, L_000001e5da01ed60;  alias, 1 drivers
v000001e5d9fb3170_0 .net "S", 0 0, L_000001e5da01ef90;  1 drivers
v000001e5d9fb3850_0 .net *"_ivl_0", 0 0, L_000001e5d9fb1500;  1 drivers
v000001e5d9fb35d0_0 .net *"_ivl_10", 0 0, L_000001e5da01e5f0;  1 drivers
v000001e5d9fb3670_0 .net *"_ivl_4", 0 0, L_000001e5da01ec10;  1 drivers
v000001e5d9fb3e90_0 .net *"_ivl_6", 0 0, L_000001e5da01eba0;  1 drivers
v000001e5d9fb3fd0_0 .net *"_ivl_8", 0 0, L_000001e5da01eb30;  1 drivers
S_000001e5d9fbf3c0 .scope module, "f2" "one_bit_full_adder" 3 11, 4 1 0, S_000001e5d9fbf0a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "C_out";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000001e5da01e3c0 .functor XOR 1, L_000001e5da01d9a0, L_000001e5da01c960, C4<0>, C4<0>;
L_000001e5da01e190 .functor XOR 1, L_000001e5da01e3c0, L_000001e5da01ed60, C4<0>, C4<0>;
L_000001e5da01e120 .functor AND 1, L_000001e5da01d9a0, L_000001e5da01c960, C4<1>, C4<1>;
L_000001e5da01e200 .functor AND 1, L_000001e5da01c960, L_000001e5da01ed60, C4<1>, C4<1>;
L_000001e5da01e0b0 .functor OR 1, L_000001e5da01e120, L_000001e5da01e200, C4<0>, C4<0>;
L_000001e5da01e820 .functor AND 1, L_000001e5da01ed60, L_000001e5da01d9a0, C4<1>, C4<1>;
L_000001e5da01e7b0 .functor OR 1, L_000001e5da01e0b0, L_000001e5da01e820, C4<0>, C4<0>;
v000001e5d9fb4110_0 .net "A", 0 0, L_000001e5da01d9a0;  1 drivers
v000001e5d9fb29f0_0 .net "B", 0 0, L_000001e5da01c960;  1 drivers
v000001e5d9fb2b30_0 .net "C_in", 0 0, L_000001e5da01ed60;  alias, 1 drivers
v000001e5d9fb2e50_0 .net "C_out", 0 0, L_000001e5da01e7b0;  alias, 1 drivers
v000001e5d9f9fb30_0 .net "S", 0 0, L_000001e5da01e190;  1 drivers
v000001e5d9f9fef0_0 .net *"_ivl_0", 0 0, L_000001e5da01e3c0;  1 drivers
v000001e5d9fa0170_0 .net *"_ivl_10", 0 0, L_000001e5da01e820;  1 drivers
v000001e5da01ab30_0 .net *"_ivl_4", 0 0, L_000001e5da01e120;  1 drivers
v000001e5da01a9f0_0 .net *"_ivl_6", 0 0, L_000001e5da01e200;  1 drivers
v000001e5da01ae50_0 .net *"_ivl_8", 0 0, L_000001e5da01e0b0;  1 drivers
S_000001e5d9fa9040 .scope module, "f3" "one_bit_full_adder" 3 12, 4 1 0, S_000001e5d9fbf0a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "C_out";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000001e5da01e970 .functor XOR 1, L_000001e5da01c1e0, L_000001e5da01cb40, C4<0>, C4<0>;
L_000001e5da01e660 .functor XOR 1, L_000001e5da01e970, L_000001e5da01e7b0, C4<0>, C4<0>;
L_000001e5da01e430 .functor AND 1, L_000001e5da01c1e0, L_000001e5da01cb40, C4<1>, C4<1>;
L_000001e5da01e9e0 .functor AND 1, L_000001e5da01cb40, L_000001e5da01e7b0, C4<1>, C4<1>;
L_000001e5da01ec80 .functor OR 1, L_000001e5da01e430, L_000001e5da01e9e0, C4<0>, C4<0>;
L_000001e5da01e890 .functor AND 1, L_000001e5da01e7b0, L_000001e5da01c1e0, C4<1>, C4<1>;
L_000001e5da01e270 .functor OR 1, L_000001e5da01ec80, L_000001e5da01e890, C4<0>, C4<0>;
v000001e5da01ac70_0 .net "A", 0 0, L_000001e5da01c1e0;  1 drivers
v000001e5da01a270_0 .net "B", 0 0, L_000001e5da01cb40;  1 drivers
v000001e5da01bf30_0 .net "C_in", 0 0, L_000001e5da01e7b0;  alias, 1 drivers
v000001e5da01a1d0_0 .net "C_out", 0 0, L_000001e5da01e270;  alias, 1 drivers
v000001e5da01aef0_0 .net "S", 0 0, L_000001e5da01e660;  1 drivers
v000001e5da01b7b0_0 .net *"_ivl_0", 0 0, L_000001e5da01e970;  1 drivers
v000001e5da01a950_0 .net *"_ivl_10", 0 0, L_000001e5da01e890;  1 drivers
v000001e5da01af90_0 .net *"_ivl_4", 0 0, L_000001e5da01e430;  1 drivers
v000001e5da01a590_0 .net *"_ivl_6", 0 0, L_000001e5da01e9e0;  1 drivers
v000001e5da01b170_0 .net *"_ivl_8", 0 0, L_000001e5da01ec80;  1 drivers
S_000001e5d9fa91d0 .scope module, "f4" "one_bit_full_adder" 3 13, 4 1 0, S_000001e5d9fbf0a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "C_out";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000001e5da01e6d0 .functor XOR 1, L_000001e5da01cbe0, L_000001e5da01dc20, C4<0>, C4<0>;
L_000001e5da01e900 .functor XOR 1, L_000001e5da01e6d0, L_000001e5da01e270, C4<0>, C4<0>;
L_000001e5da01e580 .functor AND 1, L_000001e5da01cbe0, L_000001e5da01dc20, C4<1>, C4<1>;
L_000001e5da01eac0 .functor AND 1, L_000001e5da01dc20, L_000001e5da01e270, C4<1>, C4<1>;
L_000001e5da01ea50 .functor OR 1, L_000001e5da01e580, L_000001e5da01eac0, C4<0>, C4<0>;
L_000001e5da01e4a0 .functor AND 1, L_000001e5da01e270, L_000001e5da01cbe0, C4<1>, C4<1>;
L_000001e5da01ef20 .functor OR 1, L_000001e5da01ea50, L_000001e5da01e4a0, C4<0>, C4<0>;
v000001e5da01ad10_0 .net "A", 0 0, L_000001e5da01cbe0;  1 drivers
v000001e5da01b030_0 .net "B", 0 0, L_000001e5da01dc20;  1 drivers
v000001e5da01a310_0 .net "C_in", 0 0, L_000001e5da01e270;  alias, 1 drivers
v000001e5da01a6d0_0 .net "C_out", 0 0, L_000001e5da01ef20;  alias, 1 drivers
v000001e5da01bad0_0 .net "S", 0 0, L_000001e5da01e900;  1 drivers
v000001e5da01bc10_0 .net *"_ivl_0", 0 0, L_000001e5da01e6d0;  1 drivers
v000001e5da01a630_0 .net *"_ivl_10", 0 0, L_000001e5da01e4a0;  1 drivers
v000001e5da01a770_0 .net *"_ivl_4", 0 0, L_000001e5da01e580;  1 drivers
v000001e5da01b530_0 .net *"_ivl_6", 0 0, L_000001e5da01eac0;  1 drivers
v000001e5da01bb70_0 .net *"_ivl_8", 0 0, L_000001e5da01ea50;  1 drivers
S_000001e5d9fa9360 .scope module, "f5" "one_bit_full_adder" 3 14, 4 1 0, S_000001e5d9fbf0a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "C_out";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000001e5da01edd0 .functor XOR 1, L_000001e5da01c460, L_000001e5da01cc80, C4<0>, C4<0>;
L_000001e5da01ecf0 .functor XOR 1, L_000001e5da01edd0, L_000001e5da01ef20, C4<0>, C4<0>;
L_000001e5da01e2e0 .functor AND 1, L_000001e5da01c460, L_000001e5da01cc80, C4<1>, C4<1>;
L_000001e5da01ee40 .functor AND 1, L_000001e5da01cc80, L_000001e5da01ef20, C4<1>, C4<1>;
L_000001e5da01eeb0 .functor OR 1, L_000001e5da01e2e0, L_000001e5da01ee40, C4<0>, C4<0>;
L_000001e5da01e350 .functor AND 1, L_000001e5da01ef20, L_000001e5da01c460, C4<1>, C4<1>;
L_000001e5da01e510 .functor OR 1, L_000001e5da01eeb0, L_000001e5da01e350, C4<0>, C4<0>;
v000001e5da01a090_0 .net "A", 0 0, L_000001e5da01c460;  1 drivers
v000001e5da01bdf0_0 .net "B", 0 0, L_000001e5da01cc80;  1 drivers
v000001e5da01a810_0 .net "C_in", 0 0, L_000001e5da01ef20;  alias, 1 drivers
v000001e5da01abd0_0 .net "C_out", 0 0, L_000001e5da01e510;  alias, 1 drivers
v000001e5da01b0d0_0 .net "S", 0 0, L_000001e5da01ecf0;  1 drivers
v000001e5da01a8b0_0 .net *"_ivl_0", 0 0, L_000001e5da01edd0;  1 drivers
v000001e5da01aa90_0 .net *"_ivl_10", 0 0, L_000001e5da01e350;  1 drivers
v000001e5da01adb0_0 .net *"_ivl_4", 0 0, L_000001e5da01e2e0;  1 drivers
v000001e5da01be90_0 .net *"_ivl_6", 0 0, L_000001e5da01ee40;  1 drivers
v000001e5da01a130_0 .net *"_ivl_8", 0 0, L_000001e5da01eeb0;  1 drivers
S_000001e5d9f727a0 .scope module, "f6" "one_bit_full_adder" 3 15, 4 1 0, S_000001e5d9fbf0a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "C_out";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000001e5da01e740 .functor XOR 1, L_000001e5da01cd20, L_000001e5da01da40, C4<0>, C4<0>;
L_000001e5da01f600 .functor XOR 1, L_000001e5da01e740, L_000001e5da01e510, C4<0>, C4<0>;
L_000001e5da01fc90 .functor AND 1, L_000001e5da01cd20, L_000001e5da01da40, C4<1>, C4<1>;
L_000001e5da01f910 .functor AND 1, L_000001e5da01da40, L_000001e5da01e510, C4<1>, C4<1>;
L_000001e5da01fb40 .functor OR 1, L_000001e5da01fc90, L_000001e5da01f910, C4<0>, C4<0>;
L_000001e5da01fc20 .functor AND 1, L_000001e5da01e510, L_000001e5da01cd20, C4<1>, C4<1>;
L_000001e5da01fe50 .functor OR 1, L_000001e5da01fb40, L_000001e5da01fc20, C4<0>, C4<0>;
v000001e5da01bcb0_0 .net "A", 0 0, L_000001e5da01cd20;  1 drivers
v000001e5da01b210_0 .net "B", 0 0, L_000001e5da01da40;  1 drivers
v000001e5da01b2b0_0 .net "C_in", 0 0, L_000001e5da01e510;  alias, 1 drivers
v000001e5da01b350_0 .net "C_out", 0 0, L_000001e5da01fe50;  alias, 1 drivers
v000001e5da01b3f0_0 .net "S", 0 0, L_000001e5da01f600;  1 drivers
v000001e5da01b490_0 .net *"_ivl_0", 0 0, L_000001e5da01e740;  1 drivers
v000001e5da01a3b0_0 .net *"_ivl_10", 0 0, L_000001e5da01fc20;  1 drivers
v000001e5da01b5d0_0 .net *"_ivl_4", 0 0, L_000001e5da01fc90;  1 drivers
v000001e5da01b670_0 .net *"_ivl_6", 0 0, L_000001e5da01f910;  1 drivers
v000001e5da01b710_0 .net *"_ivl_8", 0 0, L_000001e5da01fb40;  1 drivers
S_000001e5d9f72930 .scope module, "f7" "one_bit_full_adder" 3 16, 4 1 0, S_000001e5d9fbf0a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "C_out";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000001e5da01f4b0 .functor XOR 1, L_000001e5da01dd60, L_000001e5da01c320, C4<0>, C4<0>;
L_000001e5da01f670 .functor XOR 1, L_000001e5da01f4b0, L_000001e5da01fe50, C4<0>, C4<0>;
L_000001e5da01f980 .functor AND 1, L_000001e5da01dd60, L_000001e5da01c320, C4<1>, C4<1>;
L_000001e5da01ff30 .functor AND 1, L_000001e5da01c320, L_000001e5da01fe50, C4<1>, C4<1>;
L_000001e5da01f7c0 .functor OR 1, L_000001e5da01f980, L_000001e5da01ff30, C4<0>, C4<0>;
L_000001e5da01f280 .functor AND 1, L_000001e5da01fe50, L_000001e5da01dd60, C4<1>, C4<1>;
L_000001e5da01f1a0 .functor OR 1, L_000001e5da01f7c0, L_000001e5da01f280, C4<0>, C4<0>;
v000001e5da01b850_0 .net "A", 0 0, L_000001e5da01dd60;  1 drivers
v000001e5da01b8f0_0 .net "B", 0 0, L_000001e5da01c320;  1 drivers
v000001e5da01bd50_0 .net "C_in", 0 0, L_000001e5da01fe50;  alias, 1 drivers
v000001e5da01b990_0 .net "C_out", 0 0, L_000001e5da01f1a0;  alias, 1 drivers
v000001e5da01a4f0_0 .net "S", 0 0, L_000001e5da01f670;  1 drivers
v000001e5da01a450_0 .net *"_ivl_0", 0 0, L_000001e5da01f4b0;  1 drivers
v000001e5da01ba30_0 .net *"_ivl_10", 0 0, L_000001e5da01f280;  1 drivers
v000001e5da01d180_0 .net *"_ivl_4", 0 0, L_000001e5da01f980;  1 drivers
v000001e5da01d220_0 .net *"_ivl_6", 0 0, L_000001e5da01ff30;  1 drivers
v000001e5da01cfa0_0 .net *"_ivl_8", 0 0, L_000001e5da01f7c0;  1 drivers
S_000001e5d9f72ac0 .scope module, "f8" "one_bit_full_adder" 3 17, 4 1 0, S_000001e5d9fbf0a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "C_out";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C_in";
L_000001e5da01f830 .functor XOR 1, L_000001e5da01cdc0, L_000001e5da01d040, C4<0>, C4<0>;
L_000001e5da01f440 .functor XOR 1, L_000001e5da01f830, L_000001e5da01f1a0, C4<0>, C4<0>;
L_000001e5da01f210 .functor AND 1, L_000001e5da01cdc0, L_000001e5da01d040, C4<1>, C4<1>;
L_000001e5da01f8a0 .functor AND 1, L_000001e5da01d040, L_000001e5da01f1a0, C4<1>, C4<1>;
L_000001e5da01fad0 .functor OR 1, L_000001e5da01f210, L_000001e5da01f8a0, C4<0>, C4<0>;
L_000001e5da01f6e0 .functor AND 1, L_000001e5da01f1a0, L_000001e5da01cdc0, C4<1>, C4<1>;
L_000001e5da01fec0 .functor OR 1, L_000001e5da01fad0, L_000001e5da01f6e0, C4<0>, C4<0>;
v000001e5da01d2c0_0 .net "A", 0 0, L_000001e5da01cdc0;  1 drivers
v000001e5da01d360_0 .net "B", 0 0, L_000001e5da01d040;  1 drivers
v000001e5da01d400_0 .net "C_in", 0 0, L_000001e5da01f1a0;  alias, 1 drivers
v000001e5da01c500_0 .net "C_out", 0 0, L_000001e5da01fec0;  alias, 1 drivers
v000001e5da01d680_0 .net "S", 0 0, L_000001e5da01f440;  1 drivers
v000001e5da01caa0_0 .net *"_ivl_0", 0 0, L_000001e5da01f830;  1 drivers
v000001e5da01dae0_0 .net *"_ivl_10", 0 0, L_000001e5da01f6e0;  1 drivers
v000001e5da01cf00_0 .net *"_ivl_4", 0 0, L_000001e5da01f210;  1 drivers
v000001e5da01c3c0_0 .net *"_ivl_6", 0 0, L_000001e5da01f8a0;  1 drivers
v000001e5da01dcc0_0 .net *"_ivl_8", 0 0, L_000001e5da01fad0;  1 drivers
    .scope S_000001e5d9fa4720;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "A1Q1_eight_bit_ripple_carry_adder.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e5d9fa4720 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e5da01d5e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e5da01c0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e5da01d720_0, 0;
    %delay 5, 0;
    %vpi_call 2 19 "$monitor", "%t A=%b, B=%b, Carry=%b, Sum=%b", $time, v000001e5da01d5e0_0, v000001e5da01c0a0_0, v000001e5da01d7c0_0, v000001e5da01d860_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001e5d9fa4720;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e5da01ca00_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001e5da01ca00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e5da01c6e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001e5da01c6e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %delay 5, 0;
    %load/vec4 v000001e5da01ca00_0;
    %pad/s 8;
    %assign/vec4 v000001e5da01d5e0_0, 0;
    %load/vec4 v000001e5da01c6e0_0;
    %pad/s 8;
    %assign/vec4 v000001e5da01c0a0_0, 0;
    %load/vec4 v000001e5da01c6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e5da01c6e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v000001e5da01ca00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e5da01ca00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "A1Q1_eight_bit_ripple_carry_adder_tb.v";
    "./A1Q1_eight_bit_ripple_carry_adder.v";
    "./A1Q1_one_bit_full_adder.v";
