#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a8a6224a40 .scope module, "tx_testbench" "tx_testbench" 2 3;
 .timescale -9 -12;
P_000002a8a6224bd0 .param/l "BAUD_RATE" 0 2 7, +C4<00000000000000000010010110000000>;
P_000002a8a6224c08 .param/l "CLKS_PER_BIT" 0 2 9, +C4<00000000000000000000000000010000>;
P_000002a8a6224c40 .param/l "CLK_FREQ" 0 2 6, +C4<00000010111110101111000010000000>;
P_000002a8a6224c78 .param/l "CLK_PERIOD" 0 2 8, +C4<00000000000000000000000000010100>;
v000002a8a62b0720_0 .var "Rx", 0 0;
v000002a8a62b0b80_0 .net "Tx", 0 0, v000002a8a62ae310_0;  1 drivers
v000002a8a62af640_0 .var "btn", 0 0;
v000002a8a62af820_0 .var "clk", 0 0;
v000002a8a62afd20_0 .net "data", 7 0, v000002a8a623c2d0_0;  1 drivers
S_000002a8a6248cb0 .scope module, "tx" "TX" 2 22, 3 3 0, S_000002a8a6224a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btn";
    .port_info 2 /INPUT 1 "Rx";
    .port_info 3 /OUTPUT 1 "Tx";
    .port_info 4 /OUTPUT 8 "data";
P_000002a8a6367ce0 .param/l "BAUD_RATE" 0 3 5, +C4<00000000000000000010010110000000>;
P_000002a8a6367d18 .param/l "CLK_FREQ" 0 3 4, +C4<00000010111110101111000010000000>;
v000002a8a62ae810_0 .net "Rx", 0 0, v000002a8a62ae310_0;  alias, 1 drivers
v000002a8a62ae9f0_0 .net "Tx", 0 0, v000002a8a62ae310_0;  alias, 1 drivers
v000002a8a62aebd0_0 .net "btn", 0 0, v000002a8a62af640_0;  1 drivers
v000002a8a62aec70_0 .var "buff", 63 0;
v000002a8a62afb40_0 .net "clk", 0 0, v000002a8a62af820_0;  1 drivers
v000002a8a62b04a0_0 .var "clkn", 0 0;
v000002a8a62b0540_0 .var "countbyte", 31 0;
v000002a8a62b0c20_0 .var "counter", 31 0;
v000002a8a62b05e0_0 .net "data", 7 0, v000002a8a623c2d0_0;  alias, 1 drivers
v000002a8a62b0680_0 .var "fixed_data", 7 0;
v000002a8a62afdc0_0 .var "flg", 0 0;
v000002a8a62b0cc0_0 .net "stat", 0 0, v000002a8a62ae630_0;  1 drivers
v000002a8a62b0180_0 .net "tx", 7 0, v000002a8a62ae770_0;  1 drivers
E_000002a8a6252d50 .event posedge, v000002a8a62afb40_0;
S_000002a8a6248e40 .scope module, "RX" "UART_rx2" 3 59, 3 175 0, S_000002a8a6248cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_in";
    .port_info 2 /OUTPUT 8 "test";
    .port_info 3 /OUTPUT 8 "data_val";
    .port_info 4 /OUTPUT 2 "st";
    .port_info 5 /OUTPUT 1 "dt";
    .port_info 6 /INPUT 1 "btn";
P_000002a8a6369e70 .param/l "CLKS_PER_BIT" 0 3 176, +C4<00000000000000000000000000010000>;
P_000002a8a6369ea8 .param/l "DATA" 0 3 187, C4<10>;
P_000002a8a6369ee0 .param/l "IDLE" 0 3 187, C4<00>;
P_000002a8a6369f18 .param/l "START" 0 3 187, C4<01>;
P_000002a8a6369f50 .param/l "STOP" 0 3 187, C4<11>;
v000002a8a636bb00_0 .var "STATE", 1 0;
v000002a8a61f3560_0 .var "bitcount", 3 0;
v000002a8a61f33c0_0 .net "btn", 0 0, v000002a8a62af640_0;  alias, 1 drivers
v000002a8a622a8f0_0 .net "clk", 0 0, v000002a8a62b04a0_0;  1 drivers
v000002a8a6224cc0_0 .var "clk_counter", 15 0;
v000002a8a6224d60_0 .var "count", 3 0;
v000002a8a6248fd0_0 .var "data", 7 0;
v000002a8a6249070_0 .net "data_in", 0 0, v000002a8a62ae310_0;  alias, 1 drivers
v000002a8a623c2d0_0 .var "data_val", 7 0;
v000002a8a623c370_0 .var "dt", 0 0;
v000002a8a623c410_0 .var "flag", 0 0;
v000002a8a62aedb0_0 .var "st", 1 0;
v000002a8a62aed10_0 .var "statflag", 0 0;
v000002a8a62ae4f0_0 .var "test", 7 0;
E_000002a8a62529d0 .event posedge, v000002a8a622a8f0_0;
S_000002a8a623c4b0 .scope module, "TX" "UART_tx2" 3 47, 3 70 0, S_000002a8a6248cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "baudrate";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 1 "data_out";
    .port_info 6 /OUTPUT 8 "test";
    .port_info 7 /OUTPUT 2 "dt";
    .port_info 8 /OUTPUT 1 "status";
P_000002a8a623c640 .param/l "CLKS_PER_BIT" 0 3 83, +C4<00000000000000000000000000010000>;
P_000002a8a623c678 .param/l "CLKSidel" 0 3 84, +C4<00000000000000000000000000010100>;
P_000002a8a623c6b0 .param/l "DATA" 0 3 82, C4<10>;
P_000002a8a623c6e8 .param/l "IDLE" 0 3 82, C4<00>;
P_000002a8a623c720 .param/l "START" 0 3 82, C4<01>;
P_000002a8a623c758 .param/l "STOP" 0 3 82, C4<11>;
v000002a8a62ae270_0 .var "STATE", 1 0;
L_000002a8a63700d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002a8a62ae3b0_0 .net "baudrate", 0 0, L_000002a8a63700d0;  1 drivers
v000002a8a62ae6d0_0 .var "bit_counter", 3 0;
v000002a8a62aee50_0 .net "clk", 0 0, v000002a8a62b04a0_0;  alias, 1 drivers
v000002a8a62ae1d0_0 .var "clk_counter", 15 0;
v000002a8a62aeef0_0 .var "counter", 31 0;
v000002a8a62ae090_0 .var "curr_stat", 0 0;
v000002a8a62aea90_0 .net "data", 7 0, v000002a8a62b0680_0;  1 drivers
v000002a8a62ae950_0 .var "data_buff", 7 0;
v000002a8a62ae310_0 .var "data_out", 0 0;
v000002a8a62aef90_0 .var "dt", 1 0;
v000002a8a62aeb30_0 .var "flag", 3 0;
L_000002a8a6370088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002a8a62ae130_0 .net "rst_n", 0 0, L_000002a8a6370088;  1 drivers
L_000002a8a6370118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002a8a62ae450_0 .net "start", 0 0, L_000002a8a6370118;  1 drivers
v000002a8a62ae590_0 .var "stat", 0 0;
v000002a8a62ae630_0 .var "status", 0 0;
v000002a8a62ae770_0 .var "test", 7 0;
    .scope S_000002a8a623c4b0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002a8a62ae950_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a8a62aeb30_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a8a62ae270_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8a62aeef0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a8a62ae6d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a8a62ae590_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002a8a623c4b0;
T_1 ;
    %wait E_000002a8a62529d0;
    %load/vec4 v000002a8a62ae590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8a62ae310_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a8a62ae770_0, 0;
    %load/vec4 v000002a8a62aea90_0;
    %assign/vec4 v000002a8a62ae950_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a8a62ae1d0_0, 0;
    %load/vec4 v000002a8a62ae450_0;
    %assign/vec4 v000002a8a62ae090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a8a62ae590_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a8a62ae270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a8a62ae270_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v000002a8a62ae090_0;
    %inv;
    %load/vec4 v000002a8a62ae1d0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8a62ae310_0, 0;
    %load/vec4 v000002a8a62ae310_0;
    %pad/u 8;
    %assign/vec4 v000002a8a62ae770_0, 0;
    %load/vec4 v000002a8a62aea90_0;
    %assign/vec4 v000002a8a62ae950_0, 0;
    %load/vec4 v000002a8a62ae1d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002a8a62ae1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8a62ae630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a8a62ae270_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a8a62ae270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a8a62ae630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a8a62ae1d0_0, 0;
T_1.9 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v000002a8a62ae1d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a8a62ae310_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a8a62ae270_0, 0;
    %load/vec4 v000002a8a62ae310_0;
    %pad/u 8;
    %assign/vec4 v000002a8a62ae770_0, 0;
    %load/vec4 v000002a8a62aea90_0;
    %assign/vec4 v000002a8a62ae950_0, 0;
    %load/vec4 v000002a8a62ae1d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002a8a62ae1d0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v000002a8a62ae310_0;
    %pad/u 8;
    %assign/vec4 v000002a8a62ae770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a8a62ae1d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a8a62ae270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a8a62aeb30_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v000002a8a62aeb30_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a8a62ae270_0, 0;
    %load/vec4 v000002a8a62ae1d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v000002a8a62ae950_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002a8a62ae310_0, 0;
    %load/vec4 v000002a8a62ae310_0;
    %pad/u 8;
    %assign/vec4 v000002a8a62ae770_0, 0;
    %load/vec4 v000002a8a62ae1d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002a8a62ae1d0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v000002a8a62ae950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002a8a62ae950_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a8a62ae1d0_0, 0;
    %load/vec4 v000002a8a62aeb30_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002a8a62aeb30_0, 0;
T_1.15 ;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002a8a62ae270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a8a62ae1d0_0, 0;
T_1.13 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v000002a8a62ae1d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.16, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8a62ae310_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002a8a62ae270_0, 0;
    %load/vec4 v000002a8a62ae310_0;
    %pad/u 8;
    %assign/vec4 v000002a8a62ae770_0, 0;
    %load/vec4 v000002a8a62ae1d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002a8a62ae1d0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8a62ae310_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002a8a62ae770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a8a62ae270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8a62ae630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a8a62ae090_0, 0;
T_1.17 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %load/vec4 v000002a8a62ae270_0;
    %assign/vec4 v000002a8a62aef90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a8a6248e40;
T_2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a8a636bb00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a8a623c410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a8a62aed10_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000002a8a6248e40;
T_3 ;
    %wait E_000002a8a62529d0;
    %load/vec4 v000002a8a62aed10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a8a6224d60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a8a61f3560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a8a62aed10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002a8a636bb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a8a636bb00_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v000002a8a636bb00_0;
    %assign/vec4 v000002a8a62aedb0_0, 0;
    %load/vec4 v000002a8a6249070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a8a636bb00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a8a6224cc0_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v000002a8a636bb00_0;
    %assign/vec4 v000002a8a62aedb0_0, 0;
    %load/vec4 v000002a8a6224cc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002a8a6224cc0_0, 0;
    %load/vec4 v000002a8a6249070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002a8a6224cc0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a8a636bb00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a8a61f3560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a8a6224cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a8a623c2d0_0, 0;
T_3.10 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v000002a8a6224cc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002a8a6224cc0_0, 0;
    %load/vec4 v000002a8a6249070_0;
    %load/vec4 v000002a8a6224cc0_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002a8a623c2d0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002a8a623c2d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a8a6224cc0_0, 0;
    %load/vec4 v000002a8a61f3560_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002a8a61f3560_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v000002a8a6249070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002a8a6224cc0_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002a8a623c2d0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002a8a623c2d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a8a6224cc0_0, 0;
    %load/vec4 v000002a8a61f3560_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002a8a61f3560_0, 0;
T_3.14 ;
T_3.13 ;
    %load/vec4 v000002a8a61f3560_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.16, 5;
    %load/vec4 v000002a8a623c2d0_0;
    %assign/vec4 v000002a8a6248fd0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002a8a636bb00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002a8a6224cc0_0, 0;
T_3.16 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v000002a8a6249070_0;
    %load/vec4 v000002a8a6224cc0_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a8a636bb00_0, 0;
T_3.18 ;
    %load/vec4 v000002a8a6224cc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002a8a6224cc0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a8a6248cb0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8a62b0c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8a62b0540_0, 0, 32;
    %pushi/vec4 305419793, 0, 64;
    %store/vec4 v000002a8a62aec70_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a8a62afdc0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002a8a6248cb0;
T_5 ;
    %wait E_000002a8a6252d50;
    %load/vec4 v000002a8a62b0c20_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a8a62b0c20_0, 0;
    %load/vec4 v000002a8a62b0c20_0;
    %cmpi/e 325000, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002a8a62b0c20_0, 0;
    %load/vec4 v000002a8a62b0540_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a8a62b0540_0, 0;
    %load/vec4 v000002a8a62b04a0_0;
    %inv;
    %assign/vec4 v000002a8a62b04a0_0, 0;
T_5.0 ;
    %load/vec4 v000002a8a62b0cc0_0;
    %load/vec4 v000002a8a62afdc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002a8a62aec70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000002a8a62b0680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a8a62afdc0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000002a8a62afdc0_0;
    %inv;
    %load/vec4 v000002a8a62b0cc0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000002a8a62aec70_0;
    %parti/s 56, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002a8a62aec70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a8a62afdc0_0, 0;
T_5.4 ;
T_5.3 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a8a6224a40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a8a62af820_0, 0, 1;
T_6.0 ;
    %delay 10000, 0;
    %load/vec4 v000002a8a62af820_0;
    %inv;
    %store/vec4 v000002a8a62af820_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000002a8a6224a40;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a8a62af640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a8a62b0720_0, 0, 1;
    %vpi_call 2 42 "$dumpfile", "commtb.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a8a6224a40 {0 0 0};
    %load/vec4 v000002a8a62afd20_0;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 49 "$display", "Test Passed: Received data = %h", v000002a8a62afd20_0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 51 "$display", "Test Failed: Received data = %h, Expected = A5", v000002a8a62afd20_0 {0 0 0};
T_7.1 ;
    %delay 100000000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000002a8a6224a40;
T_8 ;
    %vpi_call 2 63 "$monitor", "Time=%0t clk=%b Rx=%b Tx=%b data=%h", $time, v000002a8a62af820_0, v000002a8a62b0720_0, v000002a8a62b0b80_0, v000002a8a62afd20_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "commtb.v";
    "./comm.v";
