10:57:30 INFO  : Registering command handlers for SDK TCF services
10:57:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\alexivensky\ADDLabs\Lab-1\lab1\lab1.sdk\temp_xsdb_launch_script.tcl
10:57:35 INFO  : XSCT server has started successfully.
10:57:35 INFO  : Successfully done setting XSCT server connection channel  
10:57:35 INFO  : Successfully done setting SDK workspace  
10:57:35 INFO  : Processing command line option -hwspec C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper.hdf.
11:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
11:01:52 INFO  : 'jtag frequency' command is executed.
11:01:52 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
11:01:55 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:01:55 INFO  : Context for 'APU' is selected.
11:01:55 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:55 INFO  : Context for 'APU' is selected.
11:01:55 INFO  : 'stop' command is executed.
11:01:57 INFO  : 'ps7_init' command is executed.
11:01:57 INFO  : 'ps7_post_config' command is executed.
11:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:58 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:58 INFO  : Memory regions updated for context APU
11:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:59 INFO  : 'con' command is executed.
11:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

11:01:59 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-1\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adder_subtractor.elf_on_local.tcl'
11:05:42 INFO  : Disconnected from the channel tcfchan#1.
11:05:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
11:05:43 INFO  : 'jtag frequency' command is executed.
11:05:43 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
11:05:46 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:05:46 INFO  : Context for 'APU' is selected.
11:05:52 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:52 INFO  : Context for 'APU' is selected.
11:05:52 INFO  : 'stop' command is executed.
11:05:53 INFO  : 'ps7_init' command is executed.
11:05:53 INFO  : 'ps7_post_config' command is executed.
11:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:55 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:55 INFO  : Memory regions updated for context APU
11:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:55 INFO  : 'con' command is executed.
11:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

11:05:55 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-1\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adder_subtractor.elf_on_local.tcl'
11:09:09 INFO  : Disconnected from the channel tcfchan#2.
11:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
11:09:11 INFO  : 'jtag frequency' command is executed.
11:09:11 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
11:09:14 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:14 INFO  : Context for 'APU' is selected.
11:09:14 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:09:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:14 INFO  : Context for 'APU' is selected.
11:09:14 INFO  : 'stop' command is executed.
11:09:16 INFO  : 'ps7_init' command is executed.
11:09:16 INFO  : 'ps7_post_config' command is executed.
11:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:17 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:17 INFO  : Memory regions updated for context APU
11:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:17 INFO  : 'con' command is executed.
11:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

11:09:17 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-1\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adder_subtractor.elf_on_local.tcl'
11:11:46 INFO  : Disconnected from the channel tcfchan#3.
11:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
11:11:48 INFO  : 'jtag frequency' command is executed.
11:11:48 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
11:11:50 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:11:50 INFO  : Context for 'APU' is selected.
11:11:50 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:51 INFO  : Context for 'APU' is selected.
11:11:51 INFO  : 'stop' command is executed.
11:11:52 INFO  : 'ps7_init' command is executed.
11:11:52 INFO  : 'ps7_post_config' command is executed.
11:11:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:11:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:53 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:54 INFO  : Memory regions updated for context APU
11:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:54 INFO  : 'con' command is executed.
11:11:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

11:11:54 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-1\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adder_subtractor.elf_on_local.tcl'
11:15:40 INFO  : Disconnected from the channel tcfchan#4.
11:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
11:15:42 INFO  : 'jtag frequency' command is executed.
11:15:42 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:15:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
11:15:44 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:15:44 INFO  : Context for 'APU' is selected.
11:15:44 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:15:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:45 INFO  : Context for 'APU' is selected.
11:15:45 INFO  : 'stop' command is executed.
11:15:46 INFO  : 'ps7_init' command is executed.
11:15:46 INFO  : 'ps7_post_config' command is executed.
11:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:47 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:48 INFO  : Memory regions updated for context APU
11:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:48 INFO  : 'con' command is executed.
11:15:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

11:15:48 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-1\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adder_subtractor.elf_on_local.tcl'
11:18:22 INFO  : Disconnected from the channel tcfchan#5.
11:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
11:18:24 INFO  : 'jtag frequency' command is executed.
11:18:24 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
11:18:27 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:18:27 INFO  : Context for 'APU' is selected.
11:18:27 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:27 INFO  : Context for 'APU' is selected.
11:18:27 INFO  : 'stop' command is executed.
11:18:28 INFO  : 'ps7_init' command is executed.
11:18:29 INFO  : 'ps7_post_config' command is executed.
11:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:30 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:30 INFO  : Memory regions updated for context APU
11:18:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:30 INFO  : 'con' command is executed.
11:18:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

11:18:30 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-1\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adder_subtractor.elf_on_local.tcl'
11:19:35 INFO  : Disconnected from the channel tcfchan#6.
11:19:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
11:19:36 INFO  : 'jtag frequency' command is executed.
11:19:36 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
11:19:39 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:39 INFO  : Context for 'APU' is selected.
11:19:39 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:19:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:39 INFO  : Context for 'APU' is selected.
11:19:39 INFO  : 'stop' command is executed.
11:19:41 INFO  : 'ps7_init' command is executed.
11:19:41 INFO  : 'ps7_post_config' command is executed.
11:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:42 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:42 INFO  : Memory regions updated for context APU
11:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:42 INFO  : 'con' command is executed.
11:19:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

11:19:42 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-1\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adder_subtractor.elf_on_local.tcl'
11:20:07 INFO  : Disconnected from the channel tcfchan#7.
11:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A8B88CA' is selected.
11:20:08 INFO  : 'jtag frequency' command is executed.
11:20:08 INFO  : Sourcing of 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1' command is executed.
11:20:11 INFO  : FPGA configured successfully with bitstream "C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:11 INFO  : Context for 'APU' is selected.
11:20:11 INFO  : Hardware design information is loaded from 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:20:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:11 INFO  : Context for 'APU' is selected.
11:20:11 INFO  : 'stop' command is executed.
11:20:13 INFO  : 'ps7_init' command is executed.
11:20:13 INFO  : 'ps7_post_config' command is executed.
11:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:14 INFO  : The application 'C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA" && level==0} -index 1
fpga -file C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
loadhw -hw C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
dow C:/Users/alexivensky/ADDLabs/Lab-1/lab1/lab1.sdk/adder_subtractor/Debug/adder_subtractor.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:14 INFO  : Memory regions updated for context APU
11:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:14 INFO  : 'con' command is executed.
11:20:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A8B88CA"} -index 0
con
----------------End of Script----------------

11:20:14 INFO  : Launch script is exported to file 'C:\Users\alexivensky\ADDLabs\Lab-1\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adder_subtractor.elf_on_local.tcl'
11:21:44 INFO  : Disconnected from the channel tcfchan#8.
