//------------------------------------------------------------------------------
// UART Agent
// Auto-generated by VerifAI
//------------------------------------------------------------------------------

class uart_agent extends uvm_agent;
    
    `uvm_component_utils(uart_agent)
    
    //--------------------------------------------------------------------------
    // Components
    //--------------------------------------------------------------------------
    
    uart_driver    driver;
    uart_monitor   monitor;
    uart_sequencer sequencer;
    
    //--------------------------------------------------------------------------
    // Analysis Port (from monitor)
    //--------------------------------------------------------------------------
    
    uvm_analysis_port #(uart_seq_item) ap;
    
    //--------------------------------------------------------------------------
    // Constructor
    //--------------------------------------------------------------------------
    
    function new(string name = "uart_agent", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    
    //--------------------------------------------------------------------------
    // Build Phase
    //--------------------------------------------------------------------------
    
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        
        // Always build monitor
        monitor = uart_monitor::type_id::create("monitor", this);
        
        // Build driver and sequencer only if active
        if (get_is_active() == UVM_ACTIVE) begin
            driver = uart_driver::type_id::create("driver", this);
            sequencer = uart_sequencer::type_id::create("sequencer", this);
        end
    endfunction
    
    //--------------------------------------------------------------------------
    // Connect Phase
    //--------------------------------------------------------------------------
    
    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        
        // Connect analysis port
        ap = monitor.ap;
        
        // Connect driver to sequencer
        if (get_is_active() == UVM_ACTIVE) begin
            driver.seq_item_port.connect(sequencer.seq_item_export);
        end
    endfunction
    
endclass : uart_agent
