
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003619                       # Number of seconds simulated
sim_ticks                                  3619371933                       # Number of ticks simulated
final_tick                               533190716187                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 335582                       # Simulator instruction rate (inst/s)
host_op_rate                                   434466                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306565                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917548                       # Number of bytes of host memory used
host_seconds                                 11806.21                       # Real time elapsed on the host
sim_insts                                  3961954560                       # Number of instructions simulated
sim_ops                                    5129397251                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       466304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       359168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       270592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       211712                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1329536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       287232                       # Number of bytes written to this memory
system.physmem.bytes_written::total            287232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3643                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2806                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1654                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10387                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2244                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2244                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1662167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    128835613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1414610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     99234897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1520706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     74762142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1414610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     58494127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               367338871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1662167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1414610                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1520706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1414610                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6012093                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          79359625                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               79359625                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          79359625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1662167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    128835613                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1414610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     99234897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1520706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     74762142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1414610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     58494127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              446698496                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8679550                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085937                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534367                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207533                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1303077                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1197021                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300660                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8848                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3327344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16802226                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085937                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1497681                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3601507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1041060                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        736684                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1636881                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8495846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.426503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4894339     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355266      4.18%     61.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          338481      3.98%     65.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316493      3.73%     69.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          262715      3.09%     72.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188349      2.22%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135257      1.59%     76.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210228      2.47%     78.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794718     21.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8495846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355541                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.935841                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3481333                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       704103                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3443871                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40090                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826446                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496011                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3890                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19974523                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10502                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826446                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663852                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         341119                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87169                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3294702                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       282555                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19373058                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           48                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        151148                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81574                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           48                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26853136                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90251151                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90251151                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10057958                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3717                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1987                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           693405                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1903623                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016190                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23684                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       411758                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051708                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14618906                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22878                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5712680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17439301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          343                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8495846                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.720712                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841703                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3015127     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710290     20.13%     55.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1354276     15.94%     71.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816693      9.61%     81.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836294      9.84%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381879      4.49%     95.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243640      2.87%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67602      0.80%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70045      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8495846                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63392     57.56%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21868     19.86%     77.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24867     22.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12016994     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200610      1.37%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1549352     10.60%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850356      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14618906                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684293                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110127                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007533                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37866661                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23768203                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14247404                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14729033                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46239                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       671260                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          411                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234221                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826446                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         254006                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14432                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18055304                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        86204                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1903623                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016190                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1974                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9732                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1410                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123142                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115999                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239141                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14378455                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1471268                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240449                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2308049                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020794                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            836781                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.656590                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14258111                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14247404                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204187                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24891417                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641491                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369774                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816902                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206736                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7669400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.595847                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.114366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3078610     40.14%     40.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050270     26.73%     66.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851084     11.10%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430054      5.61%     83.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450413      5.87%     89.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225744      2.94%     92.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155138      2.02%     94.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89305      1.16%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338782      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7669400                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338782                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25386555                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36939216                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 183704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.867955                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.867955                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.152133                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.152133                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65003299                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19488440                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18746210                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8679550                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3081292                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2682739                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202114                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1552837                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1492436                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217310                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6196                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3757638                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17100793                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3081292                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1709746                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3626461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         938026                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        393160                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1847761                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8511913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.317544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4885452     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          646427      7.59%     64.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          322055      3.78%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237465      2.79%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198892      2.34%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          171088      2.01%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59363      0.70%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212749      2.50%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1778422     20.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8511913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355006                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.970240                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3890881                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       367576                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3504205                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17654                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        731593                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341884                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3089                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19133588                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4657                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        731593                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4053441                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         168659                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43149                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3357775                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       157292                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18535409                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77358                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        66344                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24569968                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84433462                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84433462                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16179252                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8390673                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2321                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1227                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           398788                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2817860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       648082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8321                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       230918                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17446134                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14890515                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19312                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4994631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13624230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8511913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.749373                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857140                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3032402     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1815082     21.32%     56.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       933363     10.97%     67.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1075069     12.63%     80.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       802608      9.43%     89.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515497      6.06%     96.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220640      2.59%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66273      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50979      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8511913                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63519     73.49%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13098     15.15%     88.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9816     11.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11698985     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119311      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1089      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2535607     17.03%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       535523      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14890515                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.715586                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86433                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005805                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38398687                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22443202                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14378840                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14976948                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24351                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       780432                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169337                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        731593                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          97437                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8339                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17448460                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67577                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2817860                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       648082                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1218                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221118                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14570016                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2426714                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       320498                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2948220                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2183234                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            521506                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.678660                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14405684                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14378840                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8662411                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21387372                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.656634                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405025                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10837038                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12333005                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5115596                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200221                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7780320                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.585154                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.293671                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3620175     46.53%     46.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1665792     21.41%     67.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       902347     11.60%     79.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       331336      4.26%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       284706      3.66%     87.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127258      1.64%     89.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       307015      3.95%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82221      1.06%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       459470      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7780320                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10837038                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12333005                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2516168                       # Number of memory references committed
system.switch_cpus1.commit.loads              2037428                       # Number of loads committed
system.switch_cpus1.commit.membars               1106                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1928225                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10772709                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168341                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       459470                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24769347                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35629786                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 167637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10837038                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12333005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10837038                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.800915                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.800915                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.248571                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.248571                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67437737                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18890170                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19715076                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8679550                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3235446                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2635730                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214506                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1359550                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1258796                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346554                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9599                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3337626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17686297                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3235446                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1605350                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3705977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1154832                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        525697                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1637958                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        92813                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8506560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.575780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.370359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4800583     56.43%     56.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257799      3.03%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          269501      3.17%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          425842      5.01%     67.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          200630      2.36%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          285850      3.36%     73.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          191966      2.26%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141981      1.67%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1932408     22.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8506560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372767                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037697                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3514015                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       479869                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3546761                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29714                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        936200                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       549449                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1056                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21136856                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4068                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        936200                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3690594                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         110126                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       140542                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3398200                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       230890                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20379434                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        134018                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67581                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28530077                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95030194                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95030194                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17423537                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11106482                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3506                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1787                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           603013                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1897342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       980512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10520                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       381026                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19101363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3521                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15173460                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27282                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6569765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20310204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8506560                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783736                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.926844                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2954967     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1827992     21.49%     56.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1229801     14.46%     70.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       811304      9.54%     80.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       733606      8.62%     88.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       414866      4.88%     93.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       373520      4.39%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        81952      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78552      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8506560                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114429     78.12%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16104     10.99%     89.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15943     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12665874     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201824      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1714      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1507134      9.93%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       796914      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15173460                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.748185                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146476                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009653                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39027233                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25674761                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14743042                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15319936                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21712                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       756811                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       258454                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        936200                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          68345                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13228                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19104887                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1897342                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       980512                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1781                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129113                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120356                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249469                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14901303                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1405156                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       272152                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2175703                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2117726                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            770547                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.716829                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14753992                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14743042                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9678992                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27524716                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.698595                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351647                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10153617                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12501858                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6603032                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3493                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216466                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7570359                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651422                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171857                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2906342     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2137066     28.23%     66.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       849845     11.23%     77.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426695      5.64%     83.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       395535      5.22%     88.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       181373      2.40%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       195679      2.58%     93.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       100654      1.33%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       377170      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7570359                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10153617                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12501858                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1862586                       # Number of memory references committed
system.switch_cpus2.commit.loads              1140528                       # Number of loads committed
system.switch_cpus2.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1805147                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11262428                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257787                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       377170                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26297910                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39147048                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 172990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10153617                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12501858                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10153617                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.854823                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.854823                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.169832                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.169832                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66911697                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20445514                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19452687                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3480                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8679550                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3194779                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2601769                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       216205                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1313086                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1247785                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          338125                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9636                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3352148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17430141                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3194779                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1585910                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3866901                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1110736                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        498042                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1642478                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8609663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.504714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.322195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4742762     55.09%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          399899      4.64%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          399892      4.64%     64.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          498038      5.78%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          155506      1.81%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          194944      2.26%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162246      1.88%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          150285      1.75%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1906091     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8609663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368081                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.008185                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3515634                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       470061                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3697232                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34468                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        892261                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       541635                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          304                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20789275                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1798                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        892261                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3673899                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          56727                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       229341                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3571320                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       186108                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20076264                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        116125                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49977                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28178399                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93551567                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93551567                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17520394                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10657945                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3749                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2005                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           508349                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1862051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       964473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8935                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       348461                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18876225                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15204191                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30860                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6282234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18992923                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8609663                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.765945                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.905880                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3062564     35.57%     35.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1774551     20.61%     56.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1218895     14.16%     70.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       833491      9.68%     80.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       814976      9.47%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       400124      4.65%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       374864      4.35%     98.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        59915      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70283      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8609663                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96298     76.06%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15859     12.53%     88.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14445     11.41%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12710918     83.60%     83.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       190330      1.25%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1738      0.01%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1505122      9.90%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       796083      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15204191                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.751726                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126602                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008327                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39175506                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25162346                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14782354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15330793                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18816                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       718442                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       238446                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        892261                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          33307                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4923                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18879988                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        41034                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1862051                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       964473                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1989                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122211                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       252631                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14943916                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1405131                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       260274                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2176295                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2134757                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            771164                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.721739                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14799576                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14782354                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9601724                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27097932                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.703124                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354334                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10191331                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12562873                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6317138                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3554                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217810                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7717402                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627863                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.159752                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3046681     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2103447     27.26%     66.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       854442     11.07%     77.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       464057      6.01%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       410218      5.32%     89.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       167691      2.17%     91.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189010      2.45%     93.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109864      1.42%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       371992      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7717402                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10191331                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12562873                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1869632                       # Number of memory references committed
system.switch_cpus3.commit.loads              1143605                       # Number of loads committed
system.switch_cpus3.commit.membars               1766                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1823124                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11309057                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       259652                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       371992                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26225239                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38653141                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  69887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10191331                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12562873                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10191331                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851660                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851660                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.174177                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.174177                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67078602                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20546859                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19195444                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3548                       # number of misc regfile writes
system.l2.replacements                          10396                       # number of replacements
system.l2.tagsinuse                       4093.382871                       # Cycle average of tags in use
system.l2.total_refs                           120952                       # Total number of references to valid blocks.
system.l2.sampled_refs                          14490                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.347274                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            38.972822                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.647577                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    922.070518                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.976548                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    736.758788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.038151                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    575.265928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.182676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    458.677599                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            512.786102                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            302.745324                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            254.849089                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            247.411748                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002844                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.225115                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002436                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.179873                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002939                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.140446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002486                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.111982                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.125192                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.073912                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.062219                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.060403                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999361                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6628                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2871                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2403                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2305                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14215                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3462                       # number of Writeback hits
system.l2.Writeback_hits::total                  3462                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   165                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6676                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2894                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2455                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2347                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14380                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6676                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2894                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2455                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2347                       # number of overall hits
system.l2.overall_hits::total                   14380                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3643                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2805                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2114                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1654                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10386                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3643                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2806                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1654                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10387                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3643                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2806                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2114                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1654                       # number of overall misses
system.l2.overall_misses::total                 10387                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2265668                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    179459216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1914026                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    126983118                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1940701                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     97517910                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1900922                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     74835413                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       486816974                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        70519                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         70519                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2265668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    179459216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1914026                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    127053637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1940701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     97517910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1900922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     74835413                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        486887493                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2265668                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    179459216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1914026                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    127053637                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1940701                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     97517910                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1900922                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     74835413                       # number of overall miss cycles
system.l2.overall_miss_latency::total       486887493                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10271                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24601                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3462                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3462                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               166                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10319                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5700                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4569                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4001                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24767                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10319                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5700                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4569                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4001                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24767                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.354688                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.494186                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.468010                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.417782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.422178                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.041667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.006024                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.353038                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.492281                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.462683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.413397                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.419389                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.353038                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.492281                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.462683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.413397                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.419389                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48205.702128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49261.382377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47850.650000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45270.273797                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45132.581395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46129.569536                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47523.050000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45245.110641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46872.421914                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        70519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        70519                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48205.702128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49261.382377                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47850.650000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45279.271917                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45132.581395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46129.569536                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47523.050000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45245.110641                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46874.698469                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48205.702128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49261.382377                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47850.650000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45279.271917                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45132.581395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46129.569536                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47523.050000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45245.110641                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46874.698469                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2244                       # number of writebacks
system.l2.writebacks::total                      2244                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2805                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1654                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10386                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10387                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10387                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1999849                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    158672634                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1684893                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    110756594                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1693599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     85315760                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1674530                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     65274516                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    427072375                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        64887                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        64887                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1999849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    158672634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1684893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    110821481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1693599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     85315760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1674530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     65274516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    427137262                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1999849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    158672634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1684893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    110821481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1693599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     85315760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1674530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     65274516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    427137262                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.354688                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.494186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.468010                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.417782                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.422178                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.041667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.353038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.492281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.462683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.413397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.419389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.353038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.492281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.462683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.413397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.419389                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42549.978723                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43555.485589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42122.325000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39485.416756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39386.023256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40357.502365                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41863.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39464.640871                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41120.005296                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        64887                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        64887                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42549.978723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43555.485589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42122.325000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39494.469351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39386.023256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40357.502365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41863.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39464.640871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41122.293444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42549.978723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43555.485589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42122.325000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39494.469351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39386.023256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40357.502365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41863.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39464.640871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41122.293444                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               580.235592                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001645511                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   589                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1700586.606112                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.112031                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.123561                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067487                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.929865                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1636817                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1636817                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1636817                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1636817                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1636817                       # number of overall hits
system.cpu0.icache.overall_hits::total        1636817                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3569312                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3569312                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3569312                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3569312                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3569312                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3569312                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1636881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1636881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1636881                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1636881                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1636881                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1636881                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55770.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55770.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55770.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55770.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55770.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55770.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2736081                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2736081                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2736081                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2736081                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2736081                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2736081                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57001.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57001.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57001.687500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57001.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57001.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57001.687500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10319                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174379401                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10575                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16489.777872                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.196007                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.803993                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899203                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100797                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1134598                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1134598                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1783                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1783                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1913090                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1913090                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1913090                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1913090                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36808                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36808                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36961                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36961                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36961                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36961                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1286529774                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1286529774                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4576357                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4576357                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1291106131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1291106131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1291106131                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1291106131                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1171406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1171406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1950051                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1950051                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1950051                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1950051                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031422                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031422                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018954                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018954                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018954                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018954                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34952.449848                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34952.449848                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29910.830065                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29910.830065                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34931.580071                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34931.580071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34931.580071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34931.580071                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          989                       # number of writebacks
system.cpu0.dcache.writebacks::total              989                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26537                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26537                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26642                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26642                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26642                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26642                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10271                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10271                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10319                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10319                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    246835290                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    246835290                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       995701                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       995701                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    247830991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    247830991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    247830991                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    247830991                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005292                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005292                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005292                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005292                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24032.254892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24032.254892                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20743.770833                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20743.770833                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24016.958135                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24016.958135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24016.958135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24016.958135                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               555.792936                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913289015                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1625069.421708                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.456001                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.336935                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064833                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825860                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.890694                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1847706                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1847706                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1847706                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1847706                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1847706                       # number of overall hits
system.cpu1.icache.overall_hits::total        1847706                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2935216                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2935216                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2935216                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2935216                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2935216                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2935216                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1847761                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1847761                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1847761                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1847761                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1847761                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1847761                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53367.563636                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53367.563636                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53367.563636                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53367.563636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53367.563636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53367.563636                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2392662                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2392662                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2392662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2392662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2392662                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2392662                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54378.681818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54378.681818                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54378.681818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54378.681818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54378.681818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54378.681818                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5700                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206893421                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5956                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34736.974647                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.439464                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.560536                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802498                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197502                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2206269                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2206269                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476383                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476383                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1195                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1195                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2682652                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2682652                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2682652                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2682652                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19779                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19779                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19851                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19851                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19851                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19851                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    854730506                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    854730506                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2752552                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2752552                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    857483058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    857483058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    857483058                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    857483058                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2226048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2226048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476455                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476455                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2702503                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2702503                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2702503                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2702503                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008885                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008885                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007345                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007345                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007345                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007345                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43214.040447                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43214.040447                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 38229.888889                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38229.888889                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43195.962823                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43195.962823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43195.962823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43195.962823                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          668                       # number of writebacks
system.cpu1.dcache.writebacks::total              668                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14103                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14103                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14151                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14151                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14151                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14151                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5676                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5676                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5700                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5700                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    159202685                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    159202685                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       672040                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       672040                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    159874725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    159874725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    159874725                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    159874725                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28048.394116                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28048.394116                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28001.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28001.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28048.197368                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28048.197368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28048.197368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28048.197368                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.671227                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004686470                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1981630.118343                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.671227                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063576                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803960                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1637907                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1637907                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1637907                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1637907                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1637907                       # number of overall hits
system.cpu2.icache.overall_hits::total        1637907                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2891118                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2891118                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2891118                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2891118                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2891118                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2891118                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1637958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1637958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1637958                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1637958                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1637958                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1637958                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56688.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56688.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56688.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56688.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56688.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56688.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2425212                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2425212                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2425212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2425212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2425212                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2425212                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53893.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53893.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53893.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53893.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53893.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53893.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4569                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153827601                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4825                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31881.368083                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.535143                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.464857                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.880997                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.119003                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1099330                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1099330                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       718396                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        718396                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1741                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1740                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1817726                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1817726                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1817726                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1817726                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11751                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11751                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11917                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11917                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11917                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11917                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    493310942                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    493310942                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5768338                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5768338                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    499079280                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    499079280                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    499079280                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    499079280                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1111081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1111081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       718562                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       718562                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1829643                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1829643                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1829643                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1829643                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010576                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010576                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006513                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006513                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006513                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006513                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 41980.337163                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 41980.337163                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 34749.024096                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34749.024096                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 41879.607284                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41879.607284                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 41879.607284                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41879.607284                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          948                       # number of writebacks
system.cpu2.dcache.writebacks::total              948                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7234                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7234                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7348                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7348                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7348                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7348                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4517                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4517                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4569                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4569                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4569                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4569                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    125641346                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    125641346                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1285627                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1285627                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    126926973                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    126926973                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    126926973                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    126926973                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27815.219393                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27815.219393                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24723.596154                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24723.596154                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27780.033487                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27780.033487                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27780.033487                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27780.033487                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               506.223728                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007975173                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1980304.858546                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.223728                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.811256                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1642425                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1642425                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1642425                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1642425                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1642425                       # number of overall hits
system.cpu3.icache.overall_hits::total        1642425                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2945047                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2945047                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2945047                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2945047                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2945047                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2945047                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1642478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1642478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1642478                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1642478                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1642478                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1642478                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 55566.924528                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55566.924528                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 55566.924528                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55566.924528                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 55566.924528                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55566.924528                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2270760                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2270760                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2270760                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2270760                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2270760                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2270760                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55384.390244                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55384.390244                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 55384.390244                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55384.390244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 55384.390244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55384.390244                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4001                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148900357                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4257                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34977.767677                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.237185                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.762815                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.872020                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.127980                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1100717                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1100717                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722198                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722198                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1929                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1929                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1774                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1774                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1822915                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1822915                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1822915                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1822915                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8191                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8191                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          163                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8354                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8354                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8354                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8354                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    300996010                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    300996010                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5802221                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5802221                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    306798231                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    306798231                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    306798231                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    306798231                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1108908                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1108908                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722361                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722361                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1774                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1774                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1831269                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1831269                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1831269                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1831269                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007387                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007387                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000226                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004562                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004562                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004562                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004562                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36747.162740                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36747.162740                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 35596.447853                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35596.447853                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 36724.710438                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36724.710438                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36724.710438                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36724.710438                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          857                       # number of writebacks
system.cpu3.dcache.writebacks::total              857                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4232                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4232                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          121                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4353                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4353                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4353                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4353                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3959                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3959                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4001                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4001                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4001                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4001                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    103498700                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    103498700                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1083621                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1083621                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    104582321                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    104582321                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    104582321                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    104582321                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002185                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002185                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26142.637030                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26142.637030                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25800.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25800.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 26139.045489                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26139.045489                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 26139.045489                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26139.045489                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
