--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Step<0>     |    3.853(R)|    0.023(R)|Clk_BUFGP         |   0.000|
Step<1>     |    3.765(R)|   -0.043(R)|Clk_BUFGP         |   0.000|
Step<2>     |    3.435(R)|    0.274(R)|Clk_BUFGP         |   0.000|
Step<3>     |    3.453(R)|    0.124(R)|Clk_BUFGP         |   0.000|
Step<4>     |    3.247(R)|    0.341(R)|Clk_BUFGP         |   0.000|
Step<5>     |    3.456(R)|    0.038(R)|Clk_BUFGP         |   0.000|
Step<6>     |    3.142(R)|    0.342(R)|Clk_BUFGP         |   0.000|
Step<7>     |    3.143(R)|    0.205(R)|Clk_BUFGP         |   0.000|
Step<8>     |    3.536(R)|   -0.056(R)|Clk_BUFGP         |   0.000|
Step<9>     |    3.030(R)|    0.213(R)|Clk_BUFGP         |   0.000|
Step<10>    |    3.029(R)|    0.266(R)|Clk_BUFGP         |   0.000|
Step<11>    |    3.238(R)|   -0.037(R)|Clk_BUFGP         |   0.000|
Step<12>    |    3.119(R)|    0.111(R)|Clk_BUFGP         |   0.000|
Step<13>    |    3.236(R)|   -0.119(R)|Clk_BUFGP         |   0.000|
Step<14>    |    3.114(R)|    0.032(R)|Clk_BUFGP         |   0.000|
Step<15>    |    3.182(R)|   -0.159(R)|Clk_BUFGP         |   0.000|
Step<16>    |    2.251(R)|    0.160(R)|Clk_BUFGP         |   0.000|
Step<17>    |    2.753(R)|   -0.378(R)|Clk_BUFGP         |   0.000|
Step<18>    |    2.227(R)|   -0.061(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DAC<0>      |   14.431(R)|Clk_BUFGP         |   0.000|
DAC<1>      |   16.163(R)|Clk_BUFGP         |   0.000|
DAC<2>      |   14.146(R)|Clk_BUFGP         |   0.000|
DAC<3>      |   14.228(R)|Clk_BUFGP         |   0.000|
DAC<4>      |   16.112(R)|Clk_BUFGP         |   0.000|
DAC<5>      |   14.667(R)|Clk_BUFGP         |   0.000|
DAC<6>      |   14.624(R)|Clk_BUFGP         |   0.000|
DAC<7>      |   13.460(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.578|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Form<0>        |DAC<0>         |    7.605|
Form<0>        |DAC<1>         |    7.795|
Form<0>        |DAC<2>         |    8.767|
Form<0>        |DAC<3>         |    8.852|
Form<0>        |DAC<4>         |    9.405|
Form<0>        |DAC<5>         |    8.095|
Form<0>        |DAC<6>         |    8.532|
Form<0>        |DAC<7>         |    7.774|
Form<1>        |DAC<0>         |    7.899|
Form<1>        |DAC<1>         |    7.527|
Form<1>        |DAC<2>         |    8.883|
Form<1>        |DAC<3>         |    9.326|
Form<1>        |DAC<4>         |    9.348|
Form<1>        |DAC<5>         |    8.594|
Form<1>        |DAC<6>         |    8.927|
Form<1>        |DAC<7>         |    8.280|
---------------+---------------+---------+


Analysis completed Tue Mar 20 21:53:40 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



