#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/arch_gen

# Directory containing the verilog includes file(s)
#includes_dir=benchmarks/verilog

# Add circuits to list to sweep
circuit_list_add=boundtop.v
circuit_list_add=mkDelayWorker32B.v
circuit_list_add=mkSMAdapter4B.v
circuit_list_add=or1200.v
circuit_list_add=bgm.v
circuit_list_add=stereovision1.v
circuit_list_add=mkPktMerge.v
circuit_list_add=blob_merge.v
circuit_list_add=stereovision2.v
circuit_list_add=diffeq1.v
circuit_list_add=stereovision3.v
circuit_list_add=ch_intrinsics.v
circuit_list_add=stereovision0.v
circuit_list_add=sha.v
circuit_list_add=spree.v
circuit_list_add=arm_core.v
circuit_list_add=LU8PEEng.v
circuit_list_add=diffeq2.v
circuit_list_add=or1200.v
circuit_list_add=arm_core.v

# Add architectures to list to sweep


# Add include files to the list.
# Some benchmarks instantiate hard dsp and memory blocks 
# This functionality is guarded under the `complex_dsp` and `hard_mem` macros. 
# The hard_block_include.v file 
# defines this macros, thereby enabling instantiations of the hard blocks
# include_list_add=hard_block_include.v

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_evalu.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

#Script parameters
script_params=-track_memory_usage -crit_path_router_iterations 100 --timing_report_detail aggregated
#script_params=-track_memory_usage -crit_path_router_iterations 100 --full_stats on --write_rr_graph test_cheng.xml