// Seed: 2351910751
module module_0 (
    output tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  uwire id_3,
    output wire  id_4,
    input  tri0  id_5,
    output tri0  id_6,
    input  uwire id_7,
    input  wire  id_8,
    input  uwire id_9,
    output uwire id_10,
    input  wor   id_11
);
  assign module_1._id_3 = 0;
  parameter id_13 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd35
) (
    inout tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    input wire _id_3,
    output tri1 id_4
);
  assign id_0 = 1;
  logic [-1 : -1 'b0] id_6;
  localparam id_7 = -1;
  static integer id_8;
  logic id_9;
  ;
  logic [id_3 : id_3] id_10;
  assign id_6 = id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_0,
      id_4,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_4,
      id_0
  );
  always @(posedge -1'b0) #1;
endmodule
