

================================================================
== Vitis HLS Report for 'fft32_Pipeline_7'
================================================================
* Date:           Tue Jun 24 23:16:47 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       opt_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.958 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    107|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      69|    170|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_146_p2    |         +|   0|  0|  10|           2|           1|
    |icmp_ln114_fu_196_p2   |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln18_3_fu_158_p2  |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln18_fu_152_p2    |      icmp|   0|  0|  10|           2|           1|
    |select_ln18_19_out     |    select|   0|  0|  16|           1|           1|
    |select_ln18_20_out     |    select|   0|  0|  16|           1|           1|
    |select_ln18_22_out     |    select|   0|  0|  16|           1|           1|
    |select_ln18_23_out     |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 107|          13|          13|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |phi_ln114_3_fu_50        |   9|          2|    2|          4|
    |w_imag_1_12_fu_62        |   9|          2|   16|         32|
    |w_imag_2_12_fu_66        |   9|          2|   16|         32|
    |w_real_1_12_fu_54        |   9|          2|   16|         32|
    |w_real_2_12_fu_58        |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |phi_ln114_3_fu_50        |   2|   0|    2|          0|
    |w_imag_1_12_fu_62        |  16|   0|   16|          0|
    |w_imag_2_12_fu_66        |  16|   0|   16|          0|
    |w_real_1_12_fu_54        |  16|   0|   16|          0|
    |w_real_2_12_fu_58        |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  69|   0|   69|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    fft32_Pipeline_7|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    fft32_Pipeline_7|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    fft32_Pipeline_7|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    fft32_Pipeline_7|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    fft32_Pipeline_7|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    fft32_Pipeline_7|  return value|
|w_imag_3_10                |   in|   16|     ap_none|         w_imag_3_10|        scalar|
|w_imag_2_10                |   in|   16|     ap_none|         w_imag_2_10|        scalar|
|w_imag_1_10                |   in|   16|     ap_none|         w_imag_1_10|        scalar|
|w_real_3_10                |   in|   16|     ap_none|         w_real_3_10|        scalar|
|w_real_2_10                |   in|   16|     ap_none|         w_real_2_10|        scalar|
|w_real_1_10                |   in|   16|     ap_none|         w_real_1_10|        scalar|
|select_ln18_18_out         |  out|   16|      ap_vld|  select_ln18_18_out|       pointer|
|select_ln18_18_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_18_out|       pointer|
|select_ln18_19_out         |  out|   16|      ap_vld|  select_ln18_19_out|       pointer|
|select_ln18_19_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_19_out|       pointer|
|select_ln18_20_out         |  out|   16|      ap_vld|  select_ln18_20_out|       pointer|
|select_ln18_20_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_20_out|       pointer|
|select_ln18_21_out         |  out|   16|      ap_vld|  select_ln18_21_out|       pointer|
|select_ln18_21_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_21_out|       pointer|
|select_ln18_22_out         |  out|   16|      ap_vld|  select_ln18_22_out|       pointer|
|select_ln18_22_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_22_out|       pointer|
|select_ln18_23_out         |  out|   16|      ap_vld|  select_ln18_23_out|       pointer|
|select_ln18_23_out_ap_vld  |  out|    1|      ap_vld|  select_ln18_23_out|       pointer|
+---------------------------+-----+-----+------------+--------------------+--------------+

