Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: clock_timer_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clock_timer_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clock_timer_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : clock_timer_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\MMA\lab3-mam\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "E:\MMA\lab3-mam\clock_counter.v" into library work
Parsing module <clock_counter>.
Analyzing Verilog file "E:\MMA\lab3-mam\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "E:\MMA\lab3-mam\clock_timer_top.v" into library work
Parsing module <clock_timer_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <clock_timer_top>.
WARNING:HDLCompiler:1127 - "E:\MMA\lab3-mam\clock_timer_top.v" Line 98: Assignment to pause ignored, since the identifier is never used

Elaborating module <counter>.

Elaborating module <clock_counter>.

Elaborating module <clock>.
WARNING:HDLCompiler:413 - "E:\MMA\lab3-mam\clock.v" Line 56: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\MMA\lab3-mam\clock.v" Line 62: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\MMA\lab3-mam\clock.v" Line 68: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:\MMA\lab3-mam\clock.v" Line 74: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clock_timer_top>.
    Related source file is "E:\MMA\lab3-mam\clock_timer_top.v".
WARNING:Xst:647 - Input <sw<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <async_rst_reg>.
    Found 17-bit register for signal <clk_div>.
    Found 1-bit register for signal <clk_en>.
    Found 3-bit register for signal <step_d>.
    Found 1-bit register for signal <pause_curr>.
    Found 18-bit adder for signal <n0049> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <clock_timer_top> synthesized.

Synthesizing Unit <counter>.
    Related source file is "E:\MMA\lab3-mam\counter.v".
WARNING:Xst:647 - Input <btnS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <secondsTensCounter>.
    Found 4-bit register for signal <minutesUnitCounter>.
    Found 3-bit register for signal <minutesTensCounter>.
    Found 4-bit register for signal <secondsUnitCounter>.
    Found 4-bit adder for signal <secondsUnitCounter[3]_GND_2_o_add_7_OUT> created at line 47.
    Found 3-bit adder for signal <secondsTensCounter[2]_GND_2_o_add_10_OUT> created at line 48.
    Found 4-bit adder for signal <minutesUnitCounter[3]_GND_2_o_add_13_OUT> created at line 49.
    Found 3-bit adder for signal <minutesTensCounter[2]_GND_2_o_add_16_OUT> created at line 50.
    Found 4-bit comparator greater for signal <secondsUnitCounter[3]_PWR_2_o_LessThan_46_o> created at line 81
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <clock_counter>.
    Related source file is "E:\MMA\lab3-mam\clock_counter.v".
    Found 32-bit register for signal <clockTwo>.
    Found 32-bit register for signal <clockThree>.
    Found 32-bit register for signal <clockFour>.
    Found 32-bit register for signal <clockOne>.
    Found 1-bit register for signal <oneFreq>.
    Found 1-bit register for signal <twoFreq>.
    Found 1-bit register for signal <fastFreq>.
    Found 1-bit register for signal <adjustFreq>.
    Found 32-bit adder for signal <clockOne[31]_GND_3_o_add_2_OUT> created at line 46.
    Found 32-bit adder for signal <clockTwo[31]_GND_3_o_add_7_OUT> created at line 63.
    Found 32-bit adder for signal <clockThree[31]_GND_3_o_add_12_OUT> created at line 79.
    Found 32-bit adder for signal <clockFour[31]_GND_3_o_add_17_OUT> created at line 93.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <clock_counter> synthesized.

Synthesizing Unit <clock>.
    Related source file is "E:\MMA\lab3-mam\clock.v".
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <an_cache>.
    Found 2-bit register for signal <counter>.
    Found 8-bit register for signal <seven_segment_cache>.
    Found 1-bit register for signal <display<3>>.
    Found 1-bit register for signal <display<2>>.
    Found 1-bit register for signal <display<1>>.
    Found 1-bit register for signal <display<0>>.
    Found 2-bit register for signal <select_prev>.
    Found 4-bit register for signal <curr>.
    Found 2-bit adder for signal <counter[1]_GND_4_o_add_8_OUT> created at line 74.
    Found 16x8-bit Read Only RAM for signal <curr[3]_PWR_4_o_wide_mux_12_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <counter[1]_GND_4_o_wide_mux_9_OUT> created at line 51.
    Found 4-bit 4-to-1 multiplexer for signal <counter[1]_PWR_4_o_wide_mux_10_OUT> created at line 51.
    Found 2-bit comparator equal for signal <n0014> created at line 97
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 10
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 4
 4-bit adder                                           : 2
# Registers                                            : 22
 1-bit register                                        : 5
 18-bit register                                       : 1
 2-bit register                                        : 3
 3-bit register                                        : 3
 32-bit register                                       : 4
 4-bit register                                        : 5
 8-bit register                                        : 1
# Comparators                                          : 2
 2-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 34
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 30
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_curr[3]_PWR_4_o_wide_mux_12_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <curr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <clock_counter>.
The following registers are absorbed into counter <clockTwo>: 1 register on signal <clockTwo>.
The following registers are absorbed into counter <clockThree>: 1 register on signal <clockThree>.
The following registers are absorbed into counter <clockFour>: 1 register on signal <clockFour>.
The following registers are absorbed into counter <clockOne>: 1 register on signal <clockOne>.
Unit <clock_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 5
 18-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 2
# Counters                                             : 5
 2-bit up counter                                      : 1
 32-bit up counter                                     : 4
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 2
 2-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 74
 1-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 34
 4-bit 2-to-1 multiplexer                              : 30
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seven_segment_cache_7> (without init value) has a constant value of 1 in block <clock>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <clock_timer_top> ...

Optimizing unit <counter> ...

Optimizing unit <clock_counter> ...

Optimizing unit <clock> ...
WARNING:Xst:1710 - FF/Latch <clock_counter_module/clockTwo_26> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockTwo_27> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockTwo_28> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockTwo_29> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockTwo_30> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockTwo_31> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_18> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_19> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_20> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_21> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_22> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_23> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_24> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_25> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_26> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_27> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockOne_31> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockOne_30> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockOne_29> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockOne_28> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockOne_27> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockFour_31> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockFour_30> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockFour_29> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockFour_28> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockFour_27> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockFour_26> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockFour_25> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockFour_24> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_31> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_30> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_29> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clock_counter_module/clockThree_28> (without init value) has a constant value of 0 in block <clock_timer_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clock_counter_module/clockOne_0> in Unit <clock_timer_top> is equivalent to the following 3 FFs/Latches, which will be removed : <clock_counter_module/clockFour_0> <clock_counter_module/clockThree_0> <clock_counter_module/clockTwo_0> 
INFO:Xst:2261 - The FF/Latch <clock_counter_module/clockOne_1> in Unit <clock_timer_top> is equivalent to the following 3 FFs/Latches, which will be removed : <clock_counter_module/clockFour_1> <clock_counter_module/clockThree_1> <clock_counter_module/clockTwo_1> 
INFO:Xst:2261 - The FF/Latch <clock_counter_module/clockOne_2> in Unit <clock_timer_top> is equivalent to the following 3 FFs/Latches, which will be removed : <clock_counter_module/clockFour_2> <clock_counter_module/clockThree_2> <clock_counter_module/clockTwo_2> 
INFO:Xst:2261 - The FF/Latch <clock_counter_module/clockOne_3> in Unit <clock_timer_top> is equivalent to the following 3 FFs/Latches, which will be removed : <clock_counter_module/clockFour_3> <clock_counter_module/clockThree_3> <clock_counter_module/clockTwo_3> 
INFO:Xst:2261 - The FF/Latch <clock_counter_module/clockOne_4> in Unit <clock_timer_top> is equivalent to the following 2 FFs/Latches, which will be removed : <clock_counter_module/clockFour_4> <clock_counter_module/clockTwo_4> 
INFO:Xst:2261 - The FF/Latch <clock_counter_module/clockOne_5> in Unit <clock_timer_top> is equivalent to the following 2 FFs/Latches, which will be removed : <clock_counter_module/clockFour_5> <clock_counter_module/clockTwo_5> 
INFO:Xst:2261 - The FF/Latch <clock_counter_module/clockOne_6> in Unit <clock_timer_top> is equivalent to the following 2 FFs/Latches, which will be removed : <clock_counter_module/clockFour_6> <clock_counter_module/clockTwo_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clock_timer_top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 142
 Flip-Flops                                            : 142

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : clock_timer_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 475
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 107
#      LUT2                        : 51
#      LUT3                        : 10
#      LUT4                        : 17
#      LUT5                        : 33
#      LUT6                        : 45
#      MUXCY                       : 108
#      VCC                         : 1
#      XORCY                       : 94
# FlipFlops/Latches                : 142
#      FD                          : 22
#      FDC                         : 77
#      FDE                         : 11
#      FDP                         : 2
#      FDR                         : 23
#      FDRE                        : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 5
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             142  out of  18224     0%  
 Number of Slice LUTs:                  271  out of   9112     2%  
    Number used as Logic:               271  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    277
   Number with an unused Flip Flop:     135  out of    277    48%  
   Number with an unused LUT:             6  out of    277     2%  
   Number of fully used LUT-FF pairs:   136  out of    277    49%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | BUFGP                       | 119   |
clock_counter_module/fastFreq      | NONE(clock_module/counter_1)| 17    |
clock_counter_module/adjustFreq    | NONE(clock_module/display_3)| 6     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.987ns (Maximum Frequency: 250.790MHz)
   Minimum input arrival time before clock: 4.800ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.987ns (frequency: 250.790MHz)
  Total number of paths / destination ports: 3736 / 236
-------------------------------------------------------------------------
Delay:               3.987ns (Levels of Logic = 3)
  Source:            clock_counter_module/clockOne_24 (FF)
  Destination:       clock_counter_module/clockOne_26 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_counter_module/clockOne_24 to clock_counter_module/clockOne_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clock_counter_module/clockOne_24 (clock_counter_module/clockOne_24)
     LUT6:I0->O            2   0.203   0.864  clock_counter_module/clockOne[31]_GND_3_o_equal_2_o<31>7_SW0 (N18)
     LUT6:I2->O           15   0.203   0.982  clock_counter_module/clockOne[31]_GND_3_o_equal_2_o<31>7 (clock_counter_module/clockOne[31]_GND_3_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  clock_counter_module/Mcount_clockOne_eqn_261 (clock_counter_module/Mcount_clockOne_eqn_26)
     FDC:D                     0.102          clock_counter_module/clockOne_26
    ----------------------------------------
    Total                      3.987ns (1.160ns logic, 2.827ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_counter_module/fastFreq'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 47 / 17
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            clock_module/counter_0 (FF)
  Destination:       clock_module/counter_0 (FF)
  Source Clock:      clock_counter_module/fastFreq rising
  Destination Clock: clock_counter_module/fastFreq rising

  Data Path: clock_module/counter_0 to clock_module/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.856  clock_module/counter_0 (clock_module/counter_0)
     INV:I->O              1   0.206   0.579  clock_module/Mcount_counter_xor<0>11_INV_0 (clock_module/Result<0>)
     FD:D                      0.102          clock_module/counter_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_counter_module/adjustFreq'
  Clock period: 2.533ns (frequency: 394.750MHz)
  Total number of paths / destination ports: 16 / 6
-------------------------------------------------------------------------
Delay:               2.533ns (Levels of Logic = 1)
  Source:            clock_module/select_prev_0 (FF)
  Destination:       clock_module/select_prev_1 (FF)
  Source Clock:      clock_counter_module/adjustFreq rising
  Destination Clock: clock_counter_module/adjustFreq rising

  Data Path: clock_module/select_prev_0 to clock_module/select_prev_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   0.943  clock_module/select_prev_0 (clock_module/select_prev_0)
     LUT5:I2->O            2   0.205   0.616  clock_module/_n0129_inv1 (clock_module/_n0129_inv)
     FDE:CE                    0.322          clock_module/select_prev_0
    ----------------------------------------
    Total                      2.533ns (0.974ns logic, 1.559ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 116 / 33
-------------------------------------------------------------------------
Offset:              4.800ns (Levels of Logic = 3)
  Source:            sw<2> (PAD)
  Destination:       counter_module/minutesTensCounter_2 (FF)
  Destination Clock: clk rising

  Data Path: sw<2> to counter_module/minutesTensCounter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.031  sw_2_IBUF (sw_2_IBUF)
     LUT3:I0->O           10   0.205   1.201  counter_module/_n013011 (counter_module/_n01301)
     LUT6:I1->O            2   0.203   0.616  counter_module/_n0389_inv1 (counter_module/_n0389_inv)
     FDE:CE                    0.322          counter_module/minutesTensCounter_1
    ----------------------------------------
    Total                      4.800ns (1.952ns logic, 2.848ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_counter_module/adjustFreq'
  Total number of paths / destination ports: 20 / 12
-------------------------------------------------------------------------
Offset:              3.510ns (Levels of Logic = 2)
  Source:            sw<2> (PAD)
  Destination:       clock_module/select_prev_1 (FF)
  Destination Clock: clock_counter_module/adjustFreq rising

  Data Path: sw<2> to clock_module/select_prev_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.147  sw_2_IBUF (sw_2_IBUF)
     LUT5:I0->O            2   0.203   0.616  clock_module/_n0129_inv1 (clock_module/_n0129_inv)
     FDE:CE                    0.322          clock_module/select_prev_0
    ----------------------------------------
    Total                      3.510ns (1.747ns logic, 1.763ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_counter_module/fastFreq'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            clock_module/seven_segment_cache_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clock_counter_module/fastFreq rising

  Data Path: clock_module/seven_segment_cache_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  clock_module/seven_segment_cache_6 (clock_module/seven_segment_cache_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.987|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_counter_module/adjustFreq
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clock_counter_module/adjustFreq|    2.533|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_counter_module/fastFreq
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |    1.802|         |         |         |
clock_counter_module/adjustFreq|    1.599|         |         |         |
clock_counter_module/fastFreq  |    2.190|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.11 secs
 
--> 

Total memory usage is 259148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    9 (   0 filtered)

