
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3986073 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 1 min 32 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986073 (Simulation time: 0 hr 1 min 32 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9249428 heartbeat IPC: 1.89993 cumulative IPC: 1.89993 (Simulation time: 0 hr 3 min 37 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 13941238 heartbeat IPC: 2.13137 cumulative IPC: 2.00901 (Simulation time: 0 hr 5 min 37 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18494948 heartbeat IPC: 2.19601 cumulative IPC: 2.0677 (Simulation time: 0 hr 7 min 37 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 23562779 heartbeat IPC: 1.97323 cumulative IPC: 2.04324 (Simulation time: 0 hr 9 min 44 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 27888351 heartbeat IPC: 2.31183 cumulative IPC: 2.09185 (Simulation time: 0 hr 11 min 41 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32209988 heartbeat IPC: 2.31394 cumulative IPC: 2.12586 (Simulation time: 0 hr 13 min 33 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 36520188 heartbeat IPC: 2.32008 cumulative IPC: 2.15159 (Simulation time: 0 hr 15 min 26 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 40839082 heartbeat IPC: 2.31541 cumulative IPC: 2.17079 (Simulation time: 0 hr 17 min 19 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45157498 heartbeat IPC: 2.31566 cumulative IPC: 2.18598 (Simulation time: 0 hr 19 min 10 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 49486172 heartbeat IPC: 2.31018 cumulative IPC: 2.1978 (Simulation time: 0 hr 21 min 3 sec) 
Finished CPU 0 instructions: 100000002 cycles: 45500100 cumulative IPC: 2.1978 (Simulation time: 0 hr 21 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.1978 instructions: 100000002 cycles: 45500100
cpu0_DTLB TOTAL     ACCESS:   40546493  HIT:   40532339  MISS:      14154
cpu0_DTLB LOAD      ACCESS:   32391230  HIT:   32383511  MISS:       7719
cpu0_DTLB RFO       ACCESS:    8155263  HIT:    8148828  MISS:       6435
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.3352 cycles
cpu0_ITLB TOTAL     ACCESS:     801525  HIT:     801453  MISS:         72
cpu0_ITLB LOAD      ACCESS:     801525  HIT:     801453  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21 cycles
cpu0_L1I TOTAL     ACCESS:      62041  HIT:      61936  MISS:        105
cpu0_L1I LOAD      ACCESS:      62041  HIT:      61936  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 102.81 cycles
cpu0_STLB TOTAL     ACCESS:      14226  HIT:      13771  MISS:        455
cpu0_STLB LOAD      ACCESS:       7791  HIT:       7783  MISS:          8
cpu0_STLB RFO       ACCESS:       6435  HIT:       5988  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 167.666 cycles
cpu0_L1D TOTAL     ACCESS:   33472812  HIT:   33002707  MISS:     470105
cpu0_L1D LOAD      ACCESS:   28672716  HIT:   28511342  MISS:     161374
cpu0_L1D RFO       ACCESS:    4799641  HIT:    4490933  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        455  HIT:        432  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 234.671 cycles
cpu0_L2C TOTAL     ACCESS:     777224  HIT:     473777  MISS:     303447
cpu0_L2C LOAD      ACCESS:     161479  HIT:     148978  MISS:      12501
cpu0_L2C RFO       ACCESS:     308708  HIT:      17819  MISS:     290889
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     307014  HIT:     306966  MISS:         48
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         14  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 346.533 cycles
LLC TOTAL     ACCESS:     593605  HIT:     442409  MISS:     151196
LLC LOAD      ACCESS:      12500  HIT:      11246  MISS:       1254
LLC RFO       ACCESS:     290889  HIT:     208156  MISS:      82733
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     290207  HIT:     222998  MISS:      67209
LLC TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 653.194 cycles
Insertion Distribution: 
	LOAD 382 0 3396 28 
	RFO 2367 0 33260 77825 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 68019 
	 0 0 12 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1770  ROW_BUFFER_MISS:      82211
 DBUS AVG_CONGESTED_CYCLE:    3.99399
 WQ ROW_BUFFER_HIT:       5017  ROW_BUFFER_MISS:      74920  FULL:      18050


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.333
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

