 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 02:00:16 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          912
Number of nets:                          3014
Number of cells:                         2061
Number of combinational cells:           1603
Number of sequential cells:               410
Number of macros/black boxes:               0
Number of buf/inv:                        333
Number of references:                      26

Combinational area:              14359.270346
Buf/Inv area:                     1282.603028
Noncombinational area:           12951.937340
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 27311.207685
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------------
SYS_TOP                           27311.2077    100.0    109.4331      0.0000  0.0000  SYS_TOP
U0_ALU                             5788.1874     21.2   1133.1621    560.1092  0.0000  ALU_16B_test_1
U0_ALU/add_23                       231.8099      0.8    231.8099      0.0000  0.0000  ALU_16B_DW01_add_0
U0_ALU/div_26                      1437.9274      5.3   1437.9274      0.0000  0.0000  ALU_16B_DW_div_uns_0
U0_ALU/mult_25                     2159.2445      7.9   1918.0210      0.0000  0.0000  ALU_16B_DW02_mult_0
U0_ALU/mult_25/FS_1                 241.2235      0.9    241.2235      0.0000  0.0000  ALU_16B_DW01_add_1
U0_ALU/sub_24                       265.9342      1.0    265.9342      0.0000  0.0000  ALU_16B_DW01_sub_0
U0_CLKDIV_MUX                        88.2525      0.3     88.2525      0.0000  0.0000  CLKDIV_MUX
U0_CLK_GATE                          40.0078      0.1      0.0000     40.0078  0.0000  CLK_GATE
U0_ClkDiv                          1050.7931      3.8    508.3344    328.2993  0.0000  clkdiv_test_0
U0_ClkDiv/add_41                    107.0797      0.4    107.0797      0.0000  0.0000  clkdiv_0_DW01_inc_0
U0_ClkDiv/add_59                    107.0797      0.4    107.0797      0.0000  0.0000  clkdiv_0_DW01_inc_1
U0_PULSE_GEN                         71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_1
U0_RST_SYNC                          65.8952      0.2      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_0
U0_RegFile                         7088.4411     26.0   2578.1498   4510.2913  0.0000  Register_file_test_1
U0_SYS_CTRL                        2152.1843      7.9   1004.9018   1147.2825  0.0000  SYS_CTRL_test_1
U0_UART                            3588.9351     13.1      7.0602      0.0000  0.0000  UART_test_1
U0_UART/Uart_tx                    1007.2552      3.7      7.0602      0.0000  0.0000  UART_tx_test_1
U0_UART/Uart_tx/fsm_dut             169.4448      0.6     70.6020     98.8428  0.0000  FSM_tx_test_1
U0_UART/Uart_tx/mux_dut              25.8874      0.1     25.8874      0.0000  0.0000  MUX
U0_UART/Uart_tx/parity_dut          134.1438      0.5     92.9593     41.1845  0.0000  Parity_Calc_test_1
U0_UART/Uart_tx/serializer_dut      670.7190      2.5    243.5769    427.1421  0.0000  serializer_test_1
U0_UART/uart_rx                    2574.6197      9.4      7.0602      0.0000  0.0000  UART_RX_test_1
U0_UART/uart_rx/FSM_dut             478.9169      1.8    347.1265    131.7904  0.0000  FSM_test_1
U0_UART/uart_rx/dat_samp_dut        638.9481      2.3    474.2101    164.7380  0.0000  data_sampling_test_1
U0_UART/uart_rx/deserializer_dut    578.9364      2.1    216.5128    362.4236  0.0000  deserializer_test_1
U0_UART/uart_rx/edge_dut            633.0646      2.3    336.5362    296.5284  0.0000  edge_bit_counter_test_1
U0_UART/uart_rx/parity_chk_dut      148.2642      0.5    115.3166     32.9476  0.0000  parity_check_test_1
U0_UART/uart_rx/stop_dut             44.7146      0.2     11.7670     32.9476  0.0000  stop_check_test_1
U0_UART/uart_rx/strt_dut             44.7146      0.2     11.7670     32.9476  0.0000  start_check_test_1
U0_UART_FIFO                       5565.7912     20.4     14.1204      0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8_addr3_test_1
U0_UART_FIFO/DF1                    395.3712      1.4      0.0000    395.3712  0.0000  DF_SYNC_NUM_STAGES2_ptr_adr4_test_0
U0_UART_FIFO/DF2                    395.3712      1.4      0.0000    395.3712  0.0000  DF_SYNC_NUM_STAGES2_ptr_adr4_test_1
U0_UART_FIFO/FIFO                  3340.6514     12.2   1232.0049   2108.6465  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8_test_1
U0_UART_FIFO/fifo_rd                618.9442      2.3    222.3963    396.5479  0.0000  FIFO_RD_addr3_test_1
U0_UART_FIFO/fifo_wr                801.3327      2.9    274.1711    527.1616  0.0000  FIFO_WR_addr3_test_1
U0_mux2X1                            15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_1
U0_ref_sync                         480.0936      1.8     84.7224    395.3712  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1
U1_ClkDiv                          1050.7931      3.8    508.3344    328.2993  0.0000  clkdiv_test_1
U1_ClkDiv/add_41                    107.0797      0.4    107.0797      0.0000  0.0000  clkdiv_1_DW01_inc_0
U1_ClkDiv/add_59                    107.0797      0.4    107.0797      0.0000  0.0000  clkdiv_1_DW01_inc_1
U1_RST_SYNC                          65.8952      0.2      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_1
U1_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
U2_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
U3_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
U4_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_0
U5_mux2X1                            18.8272      0.1     18.8272      0.0000  0.0000  mux2X1_7
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U7_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------------
Total                                                  14359.2703  12951.9373  0.0000

1
