// Seed: 1131761763
module module_0 (
    output wand id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    output supply0 id_4
);
  assign id_0 = id_2 ** {id_2, id_1, id_1};
  tri0 id_6 = 1 != (id_6 == id_6);
  wand id_7;
  wire id_8;
  assign id_7 = 1;
  initial assume (id_6);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    output tri1 id_2,
    output wor  id_3
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_2
  );
endmodule
