library ieee;
use ieee.std_logic_1164.all;

entity tb_Demux1_2bit is
end tb_Demux1_2bit;

architecture arch_1 of tb_Demux1_2bit is

  component Demux1_2bit is
    port (
      i_SEL : in  std_logic;
      i_A   : in  std_logic;
      o_S0  : out std_logic;
      o_S1  : out std_logic
    );
  end component;

  signal w_SEL, w_A, w_S0, w_S1 : std_logic;

begin

  u_DUT: Demux1_2bit
    port map (
      i_SEL => w_SEL,
      i_A   => w_A,
      o_S0  => w_S0,
      o_S1  => w_S1
    );

  process
  begin
    w_SEL <= '0';
    w_A   <= '0';
    wait for 1 ns;
    assert (w_S0 = '0' and w_S1 = '0') report "Falha @ 00" severity error;

    w_SEL <= '1';
    w_A   <= '0';
    wait for 1 ns;
    assert (w_S0 = '0' and w_S1 = '0') report "Falha @ 00" severity error;

    w_SEL <= '0';
    w_A   <= '1';
    wait for 1 ns;
    assert (w_S0 = '1' and w_S1 = '0') report "Falha @ 10" severity error;

    w_SEL <= '1';
    w_A   <= '1';
    wait for 1 ns;
    assert (w_S0 = '0' and w_S1 = '1') report "Falha @ 01" severity error;

    
    w_SEL <= '0';
    w_A   <= '0';
    wait;
  end process;

end arch_1;
