Analysis & Synthesis report for fpga_workbench
Mon Nov 25 17:31:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE0_Nano|chip8:cpu|stage
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated
 15. Parameter Settings for User Entity Instance: chip8:cpu
 16. Parameter Settings for User Entity Instance: ram1:RAM1|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "ram1:RAM1"
 19. Port Connectivity Checks: "chip8:cpu"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 25 17:31:30 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fpga_workbench                              ;
; Top-level Entity Name              ; DE0_Nano                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 154                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; DE0_Nano           ; fpga_workbench     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../DE0_Nano.v                    ; yes             ; User Verilog HDL File        ; C:/Source/fpga_workbench/DE0_Nano.v                                          ;         ;
; ram1.v                           ; yes             ; User Wizard-Generated File   ; C:/Source/fpga_workbench/ram1.v                                              ;         ;
; chip8.v                          ; yes             ; User Verilog HDL File        ; C:/Source/fpga_workbench/chip8.v                                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_71g2.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Source/fpga_workbench/db/altsyncram_71g2.tdf                              ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
;                                             ;                   ;
; Total combinational functions               ; 0                 ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 0                 ;
;     -- 3 input functions                    ; 0                 ;
;     -- <=2 input functions                  ; 0                 ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 0                 ;
;     -- arithmetic mode                      ; 0                 ;
;                                             ;                   ;
; Total registers                             ; 0                 ;
;     -- Dedicated logic registers            ; 0                 ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 154               ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; DRAM_DQ[0]~output ;
; Maximum fan-out                             ; 1                 ;
; Total fan-out                               ; 252               ;
; Average fan-out                             ; 0.62              ;
+---------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |DE0_Nano                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 154  ; 0            ; |DE0_Nano           ; DE0_Nano    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |DE0_Nano|ram1:RAM1 ; ram1.v          ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |DE0_Nano|chip8:cpu|stage                                        ;
+--------------------+--------------------+-------------------+--------------------+
; Name               ; stage.INSTR_FETCH1 ; stage.INSTR_EXEC1 ; stage.INSTR_FETCH2 ;
+--------------------+--------------------+-------------------+--------------------+
; stage.INSTR_FETCH1 ; 0                  ; 0                 ; 0                  ;
; stage.INSTR_FETCH2 ; 1                  ; 0                 ; 1                  ;
; stage.INSTR_EXEC1  ; 1                  ; 1                 ; 0                  ;
+--------------------+--------------------+-------------------+--------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; chip8:cpu|ram_write                    ; Lost fanout                            ;
; chip8:cpu|instruction[8..15]           ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|registers_data[0][7]         ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|registers_data[0][6]         ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|registers_data[0][5]         ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|registers_data[0][4]         ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|registers_data[0][3]         ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|registers_data[0][2]         ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|registers_data[0][1]         ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|registers_data[0][0]         ; Stuck at GND due to stuck port data_in ;
; chip8:cpu|stage~8                      ; Lost fanout                            ;
; chip8:cpu|stage.INSTR_FETCH2           ; Lost fanout                            ;
; chip8:cpu|stage.INSTR_EXEC1            ; Lost fanout                            ;
; chip8:cpu|stage.INSTR_FETCH1           ; Lost fanout                            ;
; Total Number of Removed Registers = 21 ;                                        ;
+----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                       ;
+------------------------------+---------------------------+----------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------+---------------------------+----------------------------------------+
; chip8:cpu|instruction[15]    ; Stuck at GND              ; chip8:cpu|registers_data[0][7]         ;
;                              ; due to stuck port data_in ;                                        ;
; chip8:cpu|instruction[14]    ; Stuck at GND              ; chip8:cpu|registers_data[0][6]         ;
;                              ; due to stuck port data_in ;                                        ;
; chip8:cpu|instruction[13]    ; Stuck at GND              ; chip8:cpu|registers_data[0][5]         ;
;                              ; due to stuck port data_in ;                                        ;
; chip8:cpu|instruction[12]    ; Stuck at GND              ; chip8:cpu|registers_data[0][4]         ;
;                              ; due to stuck port data_in ;                                        ;
; chip8:cpu|instruction[11]    ; Stuck at GND              ; chip8:cpu|registers_data[0][3]         ;
;                              ; due to stuck port data_in ;                                        ;
; chip8:cpu|instruction[10]    ; Stuck at GND              ; chip8:cpu|registers_data[0][2]         ;
;                              ; due to stuck port data_in ;                                        ;
; chip8:cpu|instruction[9]     ; Stuck at GND              ; chip8:cpu|registers_data[0][1]         ;
;                              ; due to stuck port data_in ;                                        ;
; chip8:cpu|instruction[8]     ; Stuck at GND              ; chip8:cpu|registers_data[0][0]         ;
;                              ; due to stuck port data_in ;                                        ;
; chip8:cpu|stage.INSTR_FETCH2 ; Lost Fanouts              ; chip8:cpu|stage.INSTR_FETCH1           ;
+------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_Nano|chip8:cpu|stage  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: chip8:cpu ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; INSTR_FETCH1   ; 0     ; Signed Integer                ;
; INSTR_FETCH2   ; 1     ; Signed Integer                ;
; INSTR_EXEC1    ; 2     ; Signed Integer                ;
; INSTR_EXEC2    ; 3     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1:RAM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Signed Integer             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_71g2      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; ram1:RAM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                           ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 4096                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 8                                         ;
;     -- NUMWORDS_B                         ; 4096                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
+-------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram1:RAM1"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_a  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chip8:cpu"                                                                                                                                                     ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ram_data_in     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ram_data_in[7..1]" will be connected to GND. ;
; ram_address_out ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (1 bits) it drives; bit(s) "ram_address_out[11..1]" have no fanouts                ;
; ram_address_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; ram_data_out    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "ram_data_out[7..1]" have no fanouts                     ;
; ram_data_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 154                         ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 25 17:31:19 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_workbench -c fpga_workbench
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano.v
    Info (12023): Found entity 1: DE0_Nano File: C:/Source/fpga_workbench/DE0_Nano.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ram1.v
    Info (12023): Found entity 1: ram1 File: C:/Source/fpga_workbench/ram1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file chip8.v
    Info (12023): Found entity 1: chip8 File: C:/Source/fpga_workbench/chip8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chip8_tb.v
    Info (12023): Found entity 1: chip8_tb File: C:/Source/fpga_workbench/chip8_tb.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at DE0_Nano.v(194): created implicit net for "ram_data_out_a" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 194
Warning (10236): Verilog HDL Implicit Net warning at DE0_Nano.v(195): created implicit net for "ram_data_in_a" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 195
Warning (10236): Verilog HDL Implicit Net warning at DE0_Nano.v(196): created implicit net for "ram_address_in_a" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 196
Info (12127): Elaborating entity "DE0_Nano" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE0_Nano.v(112) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
Warning (10034): Output port "DRAM_BA" at DE0_Nano.v(113) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 113
Warning (10034): Output port "DRAM_DQM" at DE0_Nano.v(119) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 119
Warning (10034): Output port "DRAM_CAS_N" at DE0_Nano.v(114) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 114
Warning (10034): Output port "DRAM_CKE" at DE0_Nano.v(115) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 115
Warning (10034): Output port "DRAM_CLK" at DE0_Nano.v(116) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 116
Warning (10034): Output port "DRAM_CS_N" at DE0_Nano.v(117) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 117
Warning (10034): Output port "DRAM_RAS_N" at DE0_Nano.v(120) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 120
Warning (10034): Output port "DRAM_WE_N" at DE0_Nano.v(121) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 121
Warning (10034): Output port "EPCS_ASDO" at DE0_Nano.v(127) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 127
Warning (10034): Output port "EPCS_DCLK" at DE0_Nano.v(129) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 129
Warning (10034): Output port "EPCS_NCSO" at DE0_Nano.v(130) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 130
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_Nano.v(136) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 136
Warning (10034): Output port "I2C_SCLK" at DE0_Nano.v(138) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 138
Warning (10034): Output port "ADC_CS_N" at DE0_Nano.v(145) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 145
Warning (10034): Output port "ADC_SADDR" at DE0_Nano.v(146) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 146
Warning (10034): Output port "ADC_SCLK" at DE0_Nano.v(147) has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 147
Info (12128): Elaborating entity "chip8" for hierarchy "chip8:cpu" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 199
Warning (10036): Verilog HDL or VHDL warning at chip8.v(18): object "register_adr" assigned a value but never read File: C:/Source/fpga_workbench/chip8.v Line: 18
Warning (10230): Verilog HDL assignment warning at chip8.v(62): truncated value with size 32 to match size of target (12) File: C:/Source/fpga_workbench/chip8.v Line: 62
Warning (10230): Verilog HDL assignment warning at chip8.v(73): truncated value with size 32 to match size of target (16) File: C:/Source/fpga_workbench/chip8.v Line: 73
Warning (10240): Verilog HDL Always Construct warning at chip8.v(35): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Source/fpga_workbench/chip8.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at chip8.v(35): inferring latch(es) for variable "pc", which holds its previous value in one or more paths through the always construct File: C:/Source/fpga_workbench/chip8.v Line: 35
Info (10041): Inferred latch for "pc[0]" at chip8.v(53) File: C:/Source/fpga_workbench/chip8.v Line: 53
Info (12128): Elaborating entity "ram1" for hierarchy "ram1:RAM1" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 210
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1:RAM1|altsyncram:altsyncram_component" File: C:/Source/fpga_workbench/ram1.v Line: 97
Info (12130): Elaborated megafunction instantiation "ram1:RAM1|altsyncram:altsyncram_component" File: C:/Source/fpga_workbench/ram1.v Line: 97
Info (12133): Instantiated megafunction "ram1:RAM1|altsyncram:altsyncram_component" with the following parameter: File: C:/Source/fpga_workbench/ram1.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71g2.tdf
    Info (12023): Found entity 1: altsyncram_71g2 File: C:/Source/fpga_workbench/db/altsyncram_71g2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_71g2" for hierarchy "ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated|q_a[0]" File: C:/Source/fpga_workbench/db/altsyncram_71g2.tdf Line: 40
        Warning (14320): Synthesized away node "ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated|q_a[1]" File: C:/Source/fpga_workbench/db/altsyncram_71g2.tdf Line: 76
        Warning (14320): Synthesized away node "ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated|q_a[2]" File: C:/Source/fpga_workbench/db/altsyncram_71g2.tdf Line: 112
        Warning (14320): Synthesized away node "ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated|q_a[3]" File: C:/Source/fpga_workbench/db/altsyncram_71g2.tdf Line: 148
        Warning (14320): Synthesized away node "ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated|q_a[4]" File: C:/Source/fpga_workbench/db/altsyncram_71g2.tdf Line: 184
        Warning (14320): Synthesized away node "ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated|q_a[5]" File: C:/Source/fpga_workbench/db/altsyncram_71g2.tdf Line: 220
        Warning (14320): Synthesized away node "ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated|q_a[6]" File: C:/Source/fpga_workbench/db/altsyncram_71g2.tdf Line: 256
        Warning (14320): Synthesized away node "ram1:RAM1|altsyncram:altsyncram_component|altsyncram_71g2:auto_generated|q_a[7]" File: C:/Source/fpga_workbench/db/altsyncram_71g2.tdf Line: 292
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 118
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 139
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 154
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 161
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Source/fpga_workbench/DE0_Nano.v Line: 168
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 94
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 94
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 94
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 94
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 94
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 94
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 94
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 94
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 112
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 113
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 113
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 114
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 115
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 116
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 117
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 119
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 119
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 120
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 121
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 127
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 129
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 130
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 136
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 138
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 145
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 146
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Source/fpga_workbench/DE0_Nano.v Line: 147
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 100
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 106
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 106
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 106
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 106
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 128
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 137
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 148
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 155
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 155
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 155
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 162
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 162
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 169
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 169
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 88
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Source/fpga_workbench/DE0_Nano.v Line: 100
Info (21057): Implemented 154 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 98 bidirectional pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 194 warnings
    Info: Peak virtual memory: 4762 megabytes
    Info: Processing ended: Mon Nov 25 17:31:30 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


