

================================================================
== Vivado HLS Report for 'ov7670_diretto'
================================================================
* Date:           Wed Oct  7 17:04:19 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        lettura_diretta
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  41.67|      1.96|        0.01|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    3|    2|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    172|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        -|      -|     101|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     137|    326|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |ov7670_diretto_AXILiteS_s_axi_U  |ov7670_diretto_AXILiteS_s_axi  |        0|      0|  36|  40|
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |Total                            |                               |        0|      0|  36|  40|
    +---------------------------------+-------------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_4_fu_209_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_6_fu_197_p2                 |     +    |      0|  0|  39|          32|           1|
    |ap_block_state2_io              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_183                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_264                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_342                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op66_write_state5  |    and   |      0|  0|   2|           1|           1|
    |data_out_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |data_out_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_169_p2              |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_157_p2               |    and   |      0|  0|   2|           1|           1|
    |data_out_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_151_p2                 |   icmp   |      0|  0|  20|          32|           9|
    |tmp_3_fu_163_p2                 |   icmp   |      0|  0|  20|          32|           9|
    |tmp_5_fu_185_p2                 |   icmp   |      0|  0|  20|          32|          11|
    |brmerge_fu_133_p2               |    or    |      0|  0|   2|           1|           1|
    |p_not1_fu_127_p2                |    xor   |      0|  0|   2|           1|           2|
    |p_not_fu_145_p2                 |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 172|         175|          47|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  33|          6|    1|          6|
    |count_lines           |   9|          2|   32|         64|
    |count_readings        |   9|          2|   32|         64|
    |data_out_1_data_in    |  15|          3|    8|         24|
    |data_out_1_data_out   |   9|          2|    8|         16|
    |data_out_1_state      |  15|          3|    2|          6|
    |data_out_TDATA_blk_n  |   9|          2|    1|          2|
    |frame_valid_V         |  15|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 114|         23|   85|        185|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |brmerge_reg_231       |   1|   0|    1|          0|
    |count_lines           |  32|   0|   32|          0|
    |count_readings        |  32|   0|   32|          0|
    |data_in_assign_fu_62  |   8|   0|    8|          0|
    |data_out_1_payload_A  |   8|   0|    8|          0|
    |data_out_1_payload_B  |   8|   0|    8|          0|
    |data_out_1_sel_rd     |   1|   0|    1|          0|
    |data_out_1_sel_wr     |   1|   0|    1|          0|
    |data_out_1_state      |   2|   0|    2|          0|
    |first                 |   1|   0|    1|          0|
    |frame_valid_V_preg    |   1|   0|    1|          0|
    |or_cond_reg_235       |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 101|   0|  101|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | ov7670_diretto | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | ov7670_diretto | return value |
|interrupt               | out |    1| ap_ctrl_hs | ov7670_diretto | return value |
|data_in                 |  in |    8|   ap_none  |     data_in    |    scalar    |
|href_V                  |  in |    1|   ap_none  |     href_V     |    scalar    |
|vsync_V                 |  in |    1|   ap_none  |     vsync_V    |    scalar    |
|data_out_TDATA          | out |    8|    axis    |    data_out    |    pointer   |
|data_out_TVALID         | out |    1|    axis    |    data_out    |    pointer   |
|data_out_TREADY         |  in |    1|    axis    |    data_out    |    pointer   |
|line_valid_V            | out |    1|   ap_none  |  line_valid_V  |    pointer   |
|frame_valid_V           | out |    1|   ap_none  |  frame_valid_V |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!brmerge)
	5  / (brmerge & !or_cond) | (brmerge & !href_V_read)
	4  / (brmerge & or_cond & href_V_read)
3 --> 
	5  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_in_read = call i8 @_ssdm_op_Read.ap_none.i8(i8 %data_in)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_in_assign = alloca i8, align 1"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "store volatile i8 %data_in_read, i8* %data_in_assign, align 1"

 <State 2> : 1.96ns
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in), !map !39"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %href_V), !map !45"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %vsync_V), !map !49"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out), !map !53"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %line_valid_V), !map !57"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %frame_valid_V), !map !61"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @ov7670_diretto_str) nounwind"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%vsync_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %vsync_V)"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%href_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %href_V)"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data_in_assign_load = load volatile i8* %data_in_assign, align 1" [lettura_diretta/lettura_diretta.cpp:9]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %data_in, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:9]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %href_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:10]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %vsync_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:11]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %line_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:13]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %frame_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:14]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_out, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:16]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:17]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%count_lines_load = load i32* @count_lines, align 4" [lettura_diretta/lettura_diretta.cpp:23]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_lines, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:23]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_readings, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:24]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1" [lettura_diretta/lettura_diretta.cpp:25]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @first, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:25]
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%p_not1 = xor i1 %first_load, true" [lettura_diretta/lettura_diretta.cpp:27]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.33ns) (out node of the LUT)   --->   "%brmerge = or i1 %vsync_V_read, %p_not1" [lettura_diretta/lettura_diretta.cpp:27]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %._crit_edge, label %1" [lettura_diretta/lettura_diretta.cpp:27]
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %data_out, i8 0)" [lettura_diretta/lettura_diretta.cpp:31]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "store i1 false, i1* @first, align 1" [lettura_diretta/lettura_diretta.cpp:34]
ST_2 : Operation 36 [1/1] (0.33ns)   --->   "%p_not = xor i1 %vsync_V_read, true" [lettura_diretta/lettura_diretta.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.11ns)   --->   "%tmp_2 = icmp ult i32 %count_lines_load, 480" [lettura_diretta/lettura_diretta.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.33ns)   --->   "%or_cond = and i1 %tmp_2, %p_not" [lettura_diretta/lettura_diretta.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %8" [lettura_diretta/lettura_diretta.cpp:36]
ST_2 : Operation 40 [1/1] (1.11ns)   --->   "%tmp_3 = icmp eq i32 %count_lines_load, 480" [lettura_diretta/lettura_diretta.cpp:56]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.33ns)   --->   "%or_cond1 = and i1 %tmp_3, %p_not" [lettura_diretta/lettura_diretta.cpp:56]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:58]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %10, label %9" [lettura_diretta/lettura_diretta.cpp:56]
ST_2 : Operation 44 [1/1] (0.75ns)   --->   "store i32 0, i32* @count_lines, align 4" [lettura_diretta/lettura_diretta.cpp:63]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %10"
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %11"
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 true)" [lettura_diretta/lettura_diretta.cpp:39]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%count_readings_load = load i32* @count_readings, align 4" [lettura_diretta/lettura_diretta.cpp:45]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %href_V_read, label %3, label %4" [lettura_diretta/lettura_diretta.cpp:40]
ST_2 : Operation 50 [1/1] (1.11ns)   --->   "%tmp_5 = icmp eq i32 %count_readings_load, 1280" [lettura_diretta/lettura_diretta.cpp:47]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:49]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %5, label %6" [lettura_diretta/lettura_diretta.cpp:47]
ST_2 : Operation 53 [1/1] (0.75ns)   --->   "store i32 0, i32* @count_readings, align 4" [lettura_diretta/lettura_diretta.cpp:50]
ST_2 : Operation 54 [1/1] (1.20ns)   --->   "%tmp_6 = add i32 %count_lines_load, 1" [lettura_diretta/lettura_diretta.cpp:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.75ns)   --->   "store i32 %tmp_6, i32* @count_lines, align 4" [lettura_diretta/lettura_diretta.cpp:51]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %6" [lettura_diretta/lettura_diretta.cpp:52]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %7"
ST_2 : Operation 58 [1/1] (1.20ns)   --->   "%tmp_4 = add i32 %count_readings_load, 1" [lettura_diretta/lettura_diretta.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.75ns)   --->   "store i32 %tmp_4, i32* @count_readings, align 4" [lettura_diretta/lettura_diretta.cpp:45]

 <State 3> : 0.00ns
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:29]
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:30]
ST_3 : Operation 62 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %data_out, i8 0)" [lettura_diretta/lettura_diretta.cpp:31]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %12" [lettura_diretta/lettura_diretta.cpp:32]

 <State 4> : 0.00ns
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%data_in_assign_load_1 = load volatile i8* %data_in_assign, align 1" [lettura_diretta/lettura_diretta.cpp:42]
ST_4 : Operation 65 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %data_out, i8 %data_in_assign_load_1)" [lettura_diretta/lettura_diretta.cpp:42]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 66 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %data_out, i8 %data_in_assign_load_1)" [lettura_diretta/lettura_diretta.cpp:42]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 true)" [lettura_diretta/lettura_diretta.cpp:44]
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %7" [lettura_diretta/lettura_diretta.cpp:46]
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %11" [lettura_diretta/lettura_diretta.cpp:55]
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %12" [lettura_diretta/lettura_diretta.cpp:65]
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [lettura_diretta/lettura_diretta.cpp:66]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ href_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsync_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ line_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_lines]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_readings]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_in_read          (read         ) [ 000000]
data_in_assign        (alloca       ) [ 011010]
StgValue_8            (store        ) [ 000000]
StgValue_9            (specbitsmap  ) [ 000000]
StgValue_10           (specbitsmap  ) [ 000000]
StgValue_11           (specbitsmap  ) [ 000000]
StgValue_12           (specbitsmap  ) [ 000000]
StgValue_13           (specbitsmap  ) [ 000000]
StgValue_14           (specbitsmap  ) [ 000000]
StgValue_15           (spectopmodule) [ 000000]
vsync_V_read          (read         ) [ 000000]
href_V_read           (read         ) [ 001111]
data_in_assign_load   (load         ) [ 000000]
StgValue_19           (specinterface) [ 000000]
StgValue_20           (specinterface) [ 000000]
StgValue_21           (specinterface) [ 000000]
StgValue_22           (specinterface) [ 000000]
StgValue_23           (specinterface) [ 000000]
StgValue_24           (specinterface) [ 000000]
StgValue_25           (specinterface) [ 000000]
count_lines_load      (load         ) [ 000000]
StgValue_27           (specreset    ) [ 000000]
StgValue_28           (specreset    ) [ 000000]
first_load            (load         ) [ 000000]
StgValue_30           (specreset    ) [ 000000]
p_not1                (xor          ) [ 000000]
brmerge               (or           ) [ 001111]
StgValue_33           (br           ) [ 000000]
StgValue_35           (store        ) [ 000000]
p_not                 (xor          ) [ 000000]
tmp_2                 (icmp         ) [ 000000]
or_cond               (and          ) [ 001111]
StgValue_39           (br           ) [ 000000]
tmp_3                 (icmp         ) [ 000000]
or_cond1              (and          ) [ 001000]
StgValue_42           (write        ) [ 000000]
StgValue_43           (br           ) [ 000000]
StgValue_44           (store        ) [ 000000]
StgValue_45           (br           ) [ 000000]
StgValue_46           (br           ) [ 000000]
StgValue_47           (write        ) [ 000000]
count_readings_load   (load         ) [ 000000]
StgValue_49           (br           ) [ 000000]
tmp_5                 (icmp         ) [ 001000]
StgValue_51           (write        ) [ 000000]
StgValue_52           (br           ) [ 000000]
StgValue_53           (store        ) [ 000000]
tmp_6                 (add          ) [ 000000]
StgValue_55           (store        ) [ 000000]
StgValue_56           (br           ) [ 000000]
StgValue_57           (br           ) [ 000000]
tmp_4                 (add          ) [ 000000]
StgValue_59           (store        ) [ 000000]
StgValue_60           (write        ) [ 000000]
StgValue_61           (write        ) [ 000000]
StgValue_62           (write        ) [ 000000]
StgValue_63           (br           ) [ 000000]
data_in_assign_load_1 (load         ) [ 000001]
StgValue_66           (write        ) [ 000000]
StgValue_67           (write        ) [ 000000]
StgValue_68           (br           ) [ 000000]
StgValue_69           (br           ) [ 000000]
StgValue_70           (br           ) [ 000000]
StgValue_71           (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="href_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="href_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vsync_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsync_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_valid_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_valid_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_valid_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_valid_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="count_lines">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_lines"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="first">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="count_readings">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_readings"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ov7670_diretto_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="data_in_assign_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_assign/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_in_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="vsync_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsync_V_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="href_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="href_V_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/2 StgValue_65/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/2 StgValue_47/2 StgValue_60/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/2 StgValue_61/3 StgValue_67/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_assign_load/2 data_in_assign_load_1/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_8_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="count_lines_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_lines_load/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="first_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_not1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="brmerge_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="StgValue_35_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_not_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="or_cond_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="or_cond1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="StgValue_44_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="count_readings_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_readings_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_5_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="StgValue_53_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="StgValue_55_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_4_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="StgValue_59_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="data_in_assign_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="data_in_assign "/>
</bind>
</comp>

<comp id="227" class="1005" name="href_V_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="2"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="href_V_read "/>
</bind>
</comp>

<comp id="231" class="1005" name="brmerge_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="2"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="235" class="1005" name="or_cond_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="2"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="245" class="1005" name="data_in_assign_load_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="1"/>
<pin id="247" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_in_assign_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="110" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="118"><net_src comp="66" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="72" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="72" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="119" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="145" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="119" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="145" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="119" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="181" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="62" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="230"><net_src comp="78" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="133" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="157" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="248"><net_src comp="110" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {3 5 }
	Port: line_valid_V | {2 3 5 }
	Port: frame_valid_V | {2 3 }
	Port: count_lines | {2 }
	Port: first | {2 }
	Port: count_readings | {2 }
 - Input state : 
	Port: ov7670_diretto : data_in | {1 }
	Port: ov7670_diretto : href_V | {2 }
	Port: ov7670_diretto : vsync_V | {2 }
	Port: ov7670_diretto : count_lines | {2 }
	Port: ov7670_diretto : first | {2 }
	Port: ov7670_diretto : count_readings | {2 }
  - Chain level:
	State 1
		StgValue_8 : 1
	State 2
		p_not1 : 1
		brmerge : 1
		StgValue_33 : 1
		tmp_2 : 1
		or_cond : 2
		StgValue_39 : 2
		tmp_3 : 1
		or_cond1 : 2
		StgValue_43 : 2
		tmp_5 : 1
		StgValue_52 : 2
		tmp_6 : 1
		StgValue_55 : 2
		tmp_4 : 1
		StgValue_59 : 2
	State 3
	State 4
		StgValue_65 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       tmp_6_fu_197      |    0    |    39   |
|          |       tmp_4_fu_209      |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |       tmp_2_fu_151      |    0    |    20   |
|   icmp   |       tmp_3_fu_163      |    0    |    20   |
|          |       tmp_5_fu_185      |    0    |    20   |
|----------|-------------------------|---------|---------|
|    xor   |      p_not1_fu_127      |    0    |    2    |
|          |       p_not_fu_145      |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |      or_cond_fu_157     |    0    |    2    |
|          |     or_cond1_fu_169     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |      brmerge_fu_133     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          | data_in_read_read_fu_66 |    0    |    0    |
|   read   | vsync_V_read_read_fu_72 |    0    |    0    |
|          |  href_V_read_read_fu_78 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     grp_write_fu_84     |    0    |    0    |
|   write  |     grp_write_fu_92     |    0    |    0    |
|          |     grp_write_fu_101    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   148   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       brmerge_reg_231       |    1   |
|data_in_assign_load_1_reg_245|    8   |
|    data_in_assign_reg_221   |    8   |
|     href_V_read_reg_227     |    1   |
|       or_cond_reg_235       |    1   |
+-----------------------------+--------+
|            Total            |   19   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_84 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_92 |  p2  |   2  |   1  |    2   |
| grp_write_fu_101 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   || 2.69475 ||    15   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   148  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   15   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   19   |   163  |
+-----------+--------+--------+--------+
