
---------- Begin Simulation Statistics ----------
final_tick                               159046924375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    664                       # Simulator instruction rate (inst/s)
host_mem_usage                               34132320                       # Number of bytes of host memory used
host_op_rate                                      681                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                203699.60                       # Real time elapsed on the host
host_tick_rate                                 259245                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135271507                       # Number of instructions simulated
sim_ops                                     138706692                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052808                       # Number of seconds simulated
sim_ticks                                 52808184375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.647805                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  450495                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               545078                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4368                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34254                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            561878                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              62869                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           71915                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9046                       # Number of indirect misses.
system.cpu.branchPred.lookups                  964261                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  159578                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6491                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6049076                       # Number of instructions committed
system.cpu.committedOps                       6509641                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.643506                       # CPI: cycles per instruction
system.cpu.discardedOps                         95329                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4134800                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026854                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           460352                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8607748                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.378285                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4259                       # number of quiesce instructions executed
system.cpu.numCycles                         15990770                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4259                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4671736     71.77%     71.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15543      0.24%     72.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                1124101     17.27%     89.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                698261     10.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6509641                       # Class of committed instruction
system.cpu.quiesceCycles                     68502325                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7383022                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1388                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         51770                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1795313                       # Transaction distribution
system.membus.trans_dist::ReadResp            1819079                       # Transaction distribution
system.membus.trans_dist::WriteReq             655166                       # Transaction distribution
system.membus.trans_dist::WriteResp            655166                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4983                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20798                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2202                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2202                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          18966                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4800                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        56710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        56710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        20857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       109581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4812384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4812384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4978675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1213824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1213824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       763328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        94381                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       895729                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    153995796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    153995796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               156105349                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2478278                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000574                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023955                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2476855     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1423      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2478278                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5579477165                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90347625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            54777732                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16754000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           88667344                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10601453069                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           95852250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3657178                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3657178                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        37716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        49200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        61488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9601024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9625600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      9853876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        41490                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        94381                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       786948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       983556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153616384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    154009600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    156613313                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17134238750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         10553204                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          668                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14070796906                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7468762000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       153600                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3723059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2792294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6515354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3723059                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2792294                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6515354                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3723059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6515354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2792294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13030707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2792294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6515354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9307648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2792294                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1280105                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4072399                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2792294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9307648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1280105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13380047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1791024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1791024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       615168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       615168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4788224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4812384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    153223168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    153995796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2813884                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2813884    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2813884                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5945342790                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9570267000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     16651296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     17634336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       589824                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       197124                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       786948                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4162824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4193544                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       147456                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         6168                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       153624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    315316578                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11169178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      7446119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    333931875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     11169178                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      3732830                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     14902008                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    326485756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     14902008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      7446119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    348833883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    216874920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     38731776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    255934376                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    123543464                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    114884608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    238428072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     54218730                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1210368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     55439338                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     30885866                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3590144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     34476010                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      6205099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4106842956                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    733442675                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4846490729                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2339475698                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2175507629                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4514983327                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      6205099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6446318654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2908950304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9361474057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       583728                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        49152                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       632880                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       245760                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       196608                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       442368                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       145932                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       147468                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        98304                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       104448                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     11053741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       930765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     11984506                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4653824                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3723059                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      8376883                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     15707565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4653824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     20361389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       762048                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       196608                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       958656                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       589824                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       190512                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       196656                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        61440                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     14430490                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3723059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     18153550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3723059                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      7446119                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     11169178                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     18153550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      7446119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3723059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     29322727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1213824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1217536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1213824                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1213824                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        18966                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           58                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        19024                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22985528                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70292                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23055820                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22985528                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22985528                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22985528                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70292                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23055820                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    114491392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         444416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115069460                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       318912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     38731776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39689664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1788928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1797968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4983                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       605184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             620151                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      1241020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma         9771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2168061511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1280105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8415665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2179008072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6039064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11169178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       930765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    733442675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            751581681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6039064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      1241020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11178949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       930765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2901504186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1280105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8415665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2930589753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2392510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000373114000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1247                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1247                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3222598                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             658983                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1797968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     620151                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1797968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   620151                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1602                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             38771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             38745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            38753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            38764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58287337595                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8981830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105441945095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32447.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58697.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1810                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1674897                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  575019                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1797964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               620151                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1581169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   62832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 104516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  98923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4928                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       166606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.271587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   837.907437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.671011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4972      2.98%      2.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5177      3.11%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3019      1.81%      7.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2444      1.47%      9.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2669      1.60%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2335      1.40%     12.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2198      1.32%     13.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3079      1.85%     15.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       140713     84.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       166606                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1440.376905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1896.639197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           677     54.29%     54.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.16%     54.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.16%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.08%     54.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.16%     54.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          116      9.30%     64.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.08%     64.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.24%     64.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.08%     64.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.16%     64.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           38      3.05%     67.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.16%     67.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.08%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.16%     68.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.08%     68.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           15      1.20%     69.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          223     17.88%     87.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.08%     87.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.08%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           14      1.12%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            9      0.72%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.08%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           38      3.05%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           46      3.69%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           48      3.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1247                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     497.319968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    120.540174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    504.824496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            634     50.84%     50.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      0.80%     51.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.24%     51.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.16%     52.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.16%     52.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.24%     52.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.16%     52.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.08%     52.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.08%     52.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      1.04%     53.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          576     46.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1247                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              114967424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  102528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39690112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115069460                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39689664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2177.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       751.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2179.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   52808015750                       # Total gap between requests
system.mem_ctrls.avgGap                      21838.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    114388864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       444416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       320640                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        47872                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     38731776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 1241019.754336138489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9771.212665366324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2166119993.592375755310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1280104.604997603688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8415665.209091939032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6071786.102757864632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11169177.789025245234                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 906526.148675226141                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 733442674.812657833099                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1788928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4983                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       605184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     67793095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       843665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 104994088375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    103826680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    275393280                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 164363407720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19206428605                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1046404485                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 905266943220                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     66204.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     70305.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58691.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     97949.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39659.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32984829.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2084030.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   1362505.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1495854.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         82208552.399996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         57379106.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3267140662.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       861864580.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     505537811.099889                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     886413001.462445                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     379471791.600038                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6040015505.962677                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.376504                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19498335960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2856840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30453024165                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8518                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4259                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10052980.864053                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2125473.505485                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4259    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11987000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4259                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    116231278875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42815645500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1951638                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1951638                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1951638                       # number of overall hits
system.cpu.icache.overall_hits::total         1951638                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        18966                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          18966                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        18966                       # number of overall misses
system.cpu.icache.overall_misses::total         18966                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    822956250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    822956250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    822956250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    822956250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1970604                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1970604                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1970604                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1970604                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009624                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009624                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009624                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009624                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43391.134135                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43391.134135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43391.134135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43391.134135                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        18966                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        18966                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        18966                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        18966                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    793532625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    793532625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    793532625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    793532625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009624                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009624                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009624                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009624                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.746125                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.746125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.746125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.746125                       # average overall mshr miss latency
system.cpu.icache.replacements                  18778                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1951638                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1951638                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        18966                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         18966                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    822956250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    822956250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1970604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1970604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43391.134135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43391.134135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        18966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        18966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    793532625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    793532625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.746125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.746125                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.434313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14223203                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             18778                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            757.439717                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.434313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.903192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.903192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3960174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3960174                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1776579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1776579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1776579                       # number of overall hits
system.cpu.dcache.overall_hits::total         1776579                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9154                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9154                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9154                       # number of overall misses
system.cpu.dcache.overall_misses::total          9154                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    671388000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    671388000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    671388000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    671388000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1785733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1785733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1785733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1785733                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73343.674896                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73343.674896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73343.674896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73343.674896                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4982                       # number of writebacks
system.cpu.dcache.writebacks::total              4982                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44287                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44287                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    505548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    505548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    505548000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    505548000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     92926500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     92926500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003921                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003921                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003921                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003921                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72200.514139                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72200.514139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72200.514139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72200.514139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2098.279405                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2098.279405                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7002                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1125682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1125682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    390620625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    390620625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1130892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1130892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74975.167946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74975.167946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4800                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4800                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4289                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4289                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    353538875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    353538875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     92926500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     92926500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004244                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004244                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73653.932292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73653.932292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21666.239217                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21666.239217                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       650897                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         650897                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    280767375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    280767375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       654841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       654841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71188.482505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71188.482505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39998                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39998                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    152009125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    152009125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69032.300182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69032.300182                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              255918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.549272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7149934                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7149934                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159046924375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               159048704375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    664                       # Simulator instruction rate (inst/s)
host_mem_usage                               34133640                       # Number of bytes of host memory used
host_op_rate                                      681                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                203713.67                       # Real time elapsed on the host
host_tick_rate                                 259236                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135273470                       # Number of instructions simulated
sim_ops                                     138709116                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052810                       # Number of seconds simulated
sim_ticks                                 52809964375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.639370                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  450611                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               545274                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4368                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34273                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            561926                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              62869                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           71915                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9046                       # Number of indirect misses.
system.cpu.branchPred.lookups                  964554                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  159672                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6491                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6051039                       # Number of instructions committed
system.cpu.committedOps                       6512065                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.643119                       # CPI: cycles per instruction
system.cpu.discardedOps                         95376                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4135976                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027341                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           460546                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8608254                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.378341                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4259                       # number of quiesce instructions executed
system.cpu.numCycles                         15993618                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4259                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4673137     71.76%     71.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15543      0.24%     72.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.00% # Class of committed instruction
system.cpu.op_class_0::MemRead                1124662     17.27%     89.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                698722     10.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6512065                       # Class of committed instruction
system.cpu.quiesceCycles                     68502325                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7385364                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1388                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         51780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1795313                       # Transaction distribution
system.membus.trans_dist::ReadResp            1819084                       # Transaction distribution
system.membus.trans_dist::WriteReq             655166                       # Transaction distribution
system.membus.trans_dist::WriteResp            655166                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4985                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20801                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2202                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2202                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          18966                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4805                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        56710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        56710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        20872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       109596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4812384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4812384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4978690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1213824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1213824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       763776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        94381                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       896177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    153995796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    153995796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               156105797                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2478283                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000574                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023955                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2476860     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1423      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2478283                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5579500415                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90347625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            54777732                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16754000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           88696094                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10601453069                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           95852250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3657178                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3657178                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        37716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        49200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        61488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9601024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9625600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      9853876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        41490                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        94381                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       786948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       983556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153616384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    154009600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    156613313                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17134238750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         10553204                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          668                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14070796906                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7468762000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       153600                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3722934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2792200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6515134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3722934                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2792200                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6515134                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3722934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6515134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2792200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13030268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2792200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6515134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9307334                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2792200                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1280061                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4072262                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2792200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9307334                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1280061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13379596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1791024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1791024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       615168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       615168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4788224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4812384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    153223168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    153995796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2813884                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2813884    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2813884                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5945342790                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9570267000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     16651296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     17634336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       589824                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       197124                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       786948                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4162824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4193544                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       147456                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         6168                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       153624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    315305950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11168801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      7445868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    333920619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     11168801                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      3732705                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     14901506                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    326474752                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     14901506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      7445868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    348822125                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    216896280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     38731776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    255955736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    123554144                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    114884608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    238438752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     54224070                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1210368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     55444678                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     30888536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3590144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     34478680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      6204890                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4107109000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    733417954                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4846731844                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2339599079                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2175434302                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4515033381                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      6204890                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6446708079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2908852256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9361765225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       583728                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        49152                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       632880                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       245760                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       196608                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       442368                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       145932                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       147468                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        98304                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       104448                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     11053369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       930733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     11984102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4653667                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3722934                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      8376601                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     15707036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4653667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     20360703                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       762048                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       196608                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       958656                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       589824                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       190512                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       196656                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        61440                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     14430004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3722934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     18152938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3722934                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      7445868                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     11168801                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     18152938                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      7445868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3722934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     29321739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1213824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1217536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1213824                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1213824                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        18966                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           58                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        19024                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22984753                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70290                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23055043                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22984753                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22984753                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22984753                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70290                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23055043                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    114491392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         444736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115069780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       319040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     38731776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39689792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1788928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1797973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4985                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       605184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             620153                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      1240978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma         9771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2167988435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1280061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8421441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2178940686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6041284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11168801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       930733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    733417954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            751558772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6041284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      1240978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11178572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       930733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2901406388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1280061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8421441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2930499458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2392510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000373114000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1247                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1247                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3222610                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             658983                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1797973                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     620153                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1797973                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   620153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1602                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            112343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            112241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           112275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           112275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             38771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             38745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            38753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            38764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58287391595                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8981855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105442130345                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32447.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58697.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1810                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1674899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  575019                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1797969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               620153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1581169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   63658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   62832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 104516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  98923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4928                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       166606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.271587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   837.907437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.671011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4972      2.98%      2.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5177      3.11%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3019      1.81%      7.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2444      1.47%      9.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2669      1.60%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2335      1.40%     12.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2198      1.32%     13.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3079      1.85%     15.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       140713     84.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       166606                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1440.376905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1896.639197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           677     54.29%     54.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.16%     54.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.16%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.08%     54.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.16%     54.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          116      9.30%     64.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.08%     64.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.24%     64.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.08%     64.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.16%     64.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           38      3.05%     67.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.16%     67.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.08%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.16%     68.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.08%     68.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           15      1.20%     69.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          223     17.88%     87.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.08%     87.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.08%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           14      1.12%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            9      0.72%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.08%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           38      3.05%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           46      3.69%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           48      3.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1247                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     497.319968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    120.540174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    504.824496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            634     50.84%     50.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      0.80%     51.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.24%     51.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.16%     52.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.16%     52.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.24%     52.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.16%     52.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.08%     52.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.08%     52.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      1.04%     53.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          576     46.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1247                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              114967744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  102528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39690112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115069780                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39689792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2177.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       751.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2178.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   52809857500                       # Total gap between requests
system.mem_ctrls.avgGap                      21839.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    114388864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       444736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       320640                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        47872                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     38731776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 1240977.924821787048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9770.883319214510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2166046982.871118545532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1280061.458098645089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8421441.015221286565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6071581.448590969667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11168801.323396082968                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 906495.593522164738                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 733417953.569676160812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1788928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4985                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       605184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     67793095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       843665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 104994088375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    103826680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    275578530                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 164363407720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  19206428605                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1046404485                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 905266943220                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     66204.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     70305.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58691.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     97949.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39657.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32971596.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2084030.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   1362505.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1495854.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         82210032.674996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         57379106.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3267149756.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       861864580.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     505537811.099889                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     886461114.862445                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     379471791.600038                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6040074193.387677                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.373760                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19498335960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2856840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30454804165                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8518                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4259                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10052980.864053                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2125473.505485                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4259    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11987000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4259                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    116233058875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42815645500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1952281                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1952281                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1952281                       # number of overall hits
system.cpu.icache.overall_hits::total         1952281                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        18966                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          18966                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        18966                       # number of overall misses
system.cpu.icache.overall_misses::total         18966                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    822956250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    822956250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    822956250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    822956250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1971247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1971247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1971247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1971247                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009621                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009621                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009621                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009621                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43391.134135                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43391.134135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43391.134135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43391.134135                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        18966                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        18966                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        18966                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        18966                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    793532625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    793532625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    793532625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    793532625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009621                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009621                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009621                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009621                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.746125                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.746125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.746125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.746125                       # average overall mshr miss latency
system.cpu.icache.replacements                  18778                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1952281                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1952281                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        18966                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         18966                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    822956250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    822956250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1971247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1971247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009621                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009621                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43391.134135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43391.134135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        18966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        18966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    793532625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    793532625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009621                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009621                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.746125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.746125                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.434636                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35572334                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19250                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1847.913455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.434636                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.903193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.903193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3961460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3961460                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1777614                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1777614                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1777614                       # number of overall hits
system.cpu.dcache.overall_hits::total         1777614                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9159                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9159                       # number of overall misses
system.cpu.dcache.overall_misses::total          9159                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    671743000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    671743000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    671743000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    671743000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1786773                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1786773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1786773                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1786773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73342.395458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73342.395458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73342.395458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73342.395458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4984                       # number of writebacks
system.cpu.dcache.writebacks::total              4984                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7007                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7007                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44287                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44287                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    505895750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    505895750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    505895750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    505895750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     92926500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     92926500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003922                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003922                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003922                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003922                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72198.622806                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72198.622806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72198.622806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72198.622806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2098.279405                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2098.279405                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7007                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1126256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1126256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    390975625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    390975625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1131471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1131471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74971.356663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74971.356663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4805                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4805                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4289                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4289                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    353886625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    353886625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     92926500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     92926500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73649.661811                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73649.661811                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21666.239217                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21666.239217                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       651358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         651358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    280767375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    280767375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       655302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       655302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71188.482505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71188.482505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39998                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39998                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    152009125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    152009125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69032.300182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69032.300182                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1788297                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7519                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            237.837079                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7154099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7154099                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159048704375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
