// Seed: 4221536208
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri1 id_2,
    input  wand id_3
);
  logic id_5 = id_2, id_6 = id_3;
  wire id_7;
  wire id_8;
  ;
  logic id_9 = "";
  wire  id_10 = id_7;
endmodule
module module_1 #(
    parameter id_2  = 32'd98,
    parameter id_26 = 32'd86,
    parameter id_3  = 32'd40
) (
    output supply0 id_0,
    input wire id_1,
    output uwire _id_2,
    input wor _id_3,
    input wand id_4,
    input uwire id_5,
    output supply1 id_6,
    input tri id_7,
    output wire id_8,
    input tri id_9,
    output supply1 id_10,
    input tri0 id_11[1 : id_3],
    input wor id_12,
    output tri1 id_13,
    output uwire id_14,
    input wand id_15,
    input wire id_16,
    input tri1 id_17[id_2 : id_3],
    input tri1 id_18,
    input tri1 id_19,
    input tri id_20,
    input tri0 id_21,
    input supply0 id_22,
    input wand id_23,
    output uwire id_24,
    input tri1 id_25,
    output wire _id_26[-1 : id_26  -  -1],
    output supply1 id_27,
    input tri id_28,
    output supply0 id_29
);
  logic id_31;
  parameter id_32[1  |  1 : 1] = 1;
  module_0 modCall_1 (
      id_19,
      id_8,
      id_28,
      id_21
  );
endmodule
