// Seed: 3276272448
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output id_4,
    output id_5,
    input id_6,
    input id_7
);
  logic id_8;
  logic id_9;
  logic id_10;
  type_21(
      1
  );
  wor id_11;
  assign id_10 = id_6 - 1;
  logic id_12;
  type_24
      id_13 (
          1'b0,
          id_4,
          id_11[1 : 1],
          1,
          1
      ),
      id_14;
endmodule
