Source Block: hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@73:83@HdlStmAssign
);

reg [3:0] count = 'h00;

assign overflow = dma_wr_overflow;
assign processing_resetn = dma_wr_xfer_req;

always @(posedge clk) begin
  if (processing_resetn == 1'b0) begin
    count <= 'h0;
  end else begin

Diff Content:
- 78 assign processing_resetn = dma_wr_xfer_req;
+ 78   always @(posedge clk) begin
+ 78     if (processing_resetn == 1'b0 || channel_enable[count] == 1'b0) begin
+ 78       dma_wr_en <= 1'b0;
+ 78     end else begin
+ 78       case (count)
+ 78         'h0: dma_wr_en <= phase_valid;
+ 78         'h1: dma_wr_en <= data_valid;
+ 78         'h2: dma_wr_en <= data_filtered_valid;
+ 78         'h3: dma_wr_en <= i_q_valid;
+ 78         'h4: dma_wr_en <= i_q_valid;
+ 78         'h5: dma_wr_en <= i_q_filtered_valid;
+ 78         'h6: dma_wr_en <= i_q_filtered_valid;
+ 78         'h7: dma_wr_en <= phase_valid;
+ 78         'h8: dma_wr_en <= data_valid;
+ 78         'h9: dma_wr_en <= data_filtered_valid;
+ 78         'ha: dma_wr_en <= i_q_valid;
+ 78         'hb: dma_wr_en <= i_q_valid;
+ 78         'hc: dma_wr_en <= i_q_filtered_valid;
+ 78         'hd: dma_wr_en <= i_q_filtered_valid;
+ 78       endcase
+ 78     end
+ 78   end
+ 78   always @(posedge clk) begin
+ 78     if (count == 'h00) begin
+ 78       dma_wr_sync <= 1'b1;
+ 78     end else if (dma_wr_en == 1'b1) begin
+ 78       dma_wr_sync = 1'b0;
+ 78     end
+ 78   end

Clone Blocks:
Clone Blocks 1:
hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@70:80
  input [13:0] channel_enable,

  output processing_resetn
);

reg [3:0] count = 'h00;

assign overflow = dma_wr_overflow;
assign processing_resetn = dma_wr_xfer_req;

always @(posedge clk) begin

Clone Blocks 2:
hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@72:82
  output processing_resetn
);

reg [3:0] count = 'h00;

assign overflow = dma_wr_overflow;
assign processing_resetn = dma_wr_xfer_req;

always @(posedge clk) begin
  if (processing_resetn == 1'b0) begin
    count <= 'h0;

