|network
clock => counter:c0.clock
clock => shiftReg:l0.clock
clock => LSTM_cell:u0.clock
clock => nReg:r0.clock
clock => output_layer:u1.clock
clock => flip_flop_chain:ff0.clock
clock => flip_flop_chain:ff1.clock
reset => LSTM_cell:u0.reset
reset => output_layer:u1.reset
reset => flip_flop_chain:ff0.reset
reset => flip_flop_chain:ff1.reset
reset => shiftReg:l0.aclr
reset => counter:c0.aclr
reset => nReg:r0.aclr
clear => output_layer:u1.clear
clear => nReg:r0.sclr
start => comb.IN1
input[0] => shiftReg:l0.input[0]
input[1] => shiftReg:l0.input[1]
input[2] => shiftReg:l0.input[2]
input[3] => shiftReg:l0.input[3]
input[4] => shiftReg:l0.input[4]
input[5] => shiftReg:l0.input[5]
input[6] => shiftReg:l0.input[6]
input[7] => shiftReg:l0.input[7]
input[8] => shiftReg:l0.input[8]
input[9] => shiftReg:l0.input[9]
input[10] => shiftReg:l0.input[10]
input[11] => shiftReg:l0.input[11]
input[12] => shiftReg:l0.input[12]
input[13] => shiftReg:l0.input[13]
input[14] => shiftReg:l0.input[14]
input[15] => shiftReg:l0.input[15]
b_ad[0] => LSTM_cell:u0.b_ad[0]
b_ad[1] => LSTM_cell:u0.b_ad[1]
b_ad[2] => LSTM_cell:u0.b_ad[2]
b_ad[3] => LSTM_cell:u0.b_ad[3]
b_ad[4] => LSTM_cell:u0.b_ad[4]
w_ad[0] << LSTM_cell:u0.w_ad[0]
w_ad[1] << LSTM_cell:u0.w_ad[1]
w_ad[2] << LSTM_cell:u0.w_ad[2]
w_ad[3] << LSTM_cell:u0.w_ad[3]
w_ad[4] << LSTM_cell:u0.w_ad[4]
wbxh.bh[0] => LSTM_cell:u0.wbxh.bh[0]
wbxh.bh[1] => LSTM_cell:u0.wbxh.bh[1]
wbxh.bh[2] => LSTM_cell:u0.wbxh.bh[2]
wbxh.bh[3] => LSTM_cell:u0.wbxh.bh[3]
wbxh.bh[4] => LSTM_cell:u0.wbxh.bh[4]
wbxh.bh[5] => LSTM_cell:u0.wbxh.bh[5]
wbxh.bh[6] => LSTM_cell:u0.wbxh.bh[6]
wbxh.bh[7] => LSTM_cell:u0.wbxh.bh[7]
wbxh.bh[8] => LSTM_cell:u0.wbxh.bh[8]
wbxh.bh[9] => LSTM_cell:u0.wbxh.bh[9]
wbxh.bh[10] => LSTM_cell:u0.wbxh.bh[10]
wbxh.bh[11] => LSTM_cell:u0.wbxh.bh[11]
wbxh.bh[12] => LSTM_cell:u0.wbxh.bh[12]
wbxh.bh[13] => LSTM_cell:u0.wbxh.bh[13]
wbxh.bh[14] => LSTM_cell:u0.wbxh.bh[14]
wbxh.bh[15] => LSTM_cell:u0.wbxh.bh[15]
wbxh.wh[0] => LSTM_cell:u0.wbxh.wh[0]
wbxh.wh[1] => LSTM_cell:u0.wbxh.wh[1]
wbxh.wh[2] => LSTM_cell:u0.wbxh.wh[2]
wbxh.wh[3] => LSTM_cell:u0.wbxh.wh[3]
wbxh.wh[4] => LSTM_cell:u0.wbxh.wh[4]
wbxh.wh[5] => LSTM_cell:u0.wbxh.wh[5]
wbxh.wh[6] => LSTM_cell:u0.wbxh.wh[6]
wbxh.wh[7] => LSTM_cell:u0.wbxh.wh[7]
wbxh.wh[8] => LSTM_cell:u0.wbxh.wh[8]
wbxh.wh[9] => LSTM_cell:u0.wbxh.wh[9]
wbxh.wh[10] => LSTM_cell:u0.wbxh.wh[10]
wbxh.wh[11] => LSTM_cell:u0.wbxh.wh[11]
wbxh.wh[12] => LSTM_cell:u0.wbxh.wh[12]
wbxh.wh[13] => LSTM_cell:u0.wbxh.wh[13]
wbxh.wh[14] => LSTM_cell:u0.wbxh.wh[14]
wbxh.wh[15] => LSTM_cell:u0.wbxh.wh[15]
wbxh.bx[0] => LSTM_cell:u0.wbxh.bx[0]
wbxh.bx[1] => LSTM_cell:u0.wbxh.bx[1]
wbxh.bx[2] => LSTM_cell:u0.wbxh.bx[2]
wbxh.bx[3] => LSTM_cell:u0.wbxh.bx[3]
wbxh.bx[4] => LSTM_cell:u0.wbxh.bx[4]
wbxh.bx[5] => LSTM_cell:u0.wbxh.bx[5]
wbxh.bx[6] => LSTM_cell:u0.wbxh.bx[6]
wbxh.bx[7] => LSTM_cell:u0.wbxh.bx[7]
wbxh.bx[8] => LSTM_cell:u0.wbxh.bx[8]
wbxh.bx[9] => LSTM_cell:u0.wbxh.bx[9]
wbxh.bx[10] => LSTM_cell:u0.wbxh.bx[10]
wbxh.bx[11] => LSTM_cell:u0.wbxh.bx[11]
wbxh.bx[12] => LSTM_cell:u0.wbxh.bx[12]
wbxh.bx[13] => LSTM_cell:u0.wbxh.bx[13]
wbxh.bx[14] => LSTM_cell:u0.wbxh.bx[14]
wbxh.bx[15] => LSTM_cell:u0.wbxh.bx[15]
wbxh.wx[0] => LSTM_cell:u0.wbxh.wx[0]
wbxh.wx[1] => LSTM_cell:u0.wbxh.wx[1]
wbxh.wx[2] => LSTM_cell:u0.wbxh.wx[2]
wbxh.wx[3] => LSTM_cell:u0.wbxh.wx[3]
wbxh.wx[4] => LSTM_cell:u0.wbxh.wx[4]
wbxh.wx[5] => LSTM_cell:u0.wbxh.wx[5]
wbxh.wx[6] => LSTM_cell:u0.wbxh.wx[6]
wbxh.wx[7] => LSTM_cell:u0.wbxh.wx[7]
wbxh.wx[8] => LSTM_cell:u0.wbxh.wx[8]
wbxh.wx[9] => LSTM_cell:u0.wbxh.wx[9]
wbxh.wx[10] => LSTM_cell:u0.wbxh.wx[10]
wbxh.wx[11] => LSTM_cell:u0.wbxh.wx[11]
wbxh.wx[12] => LSTM_cell:u0.wbxh.wx[12]
wbxh.wx[13] => LSTM_cell:u0.wbxh.wx[13]
wbxh.wx[14] => LSTM_cell:u0.wbxh.wx[14]
wbxh.wx[15] => LSTM_cell:u0.wbxh.wx[15]
output[0] << output_layer:u1.output[0]
output[1] << output_layer:u1.output[1]
output[2] << output_layer:u1.output[2]
output[3] << output_layer:u1.output[3]
output[4] << output_layer:u1.output[4]
output[5] << output_layer:u1.output[5]
output[6] << output_layer:u1.output[6]
output[7] << output_layer:u1.output[7]
output[8] << output_layer:u1.output[8]
output[9] << output_layer:u1.output[9]
output[10] << output_layer:u1.output[10]
output[11] << output_layer:u1.output[11]
output[12] << output_layer:u1.output[12]
output[13] << output_layer:u1.output[13]
output[14] << output_layer:u1.output[14]
output[15] << output_layer:u1.output[15]
ready << cycle.DB_MAX_OUTPUT_PORT_TYPE
done << output_layer:u1.done


|network|counter:c0
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|network|counter:c0|lpm_counter:LPM_COUNTER_component
clock => cntr_gaj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gaj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_gaj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gaj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gaj:auto_generated.q[0]
q[1] <= cntr_gaj:auto_generated.q[1]
q[2] <= cntr_gaj:auto_generated.q[2]
q[3] <= cntr_gaj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|network|counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|network|shiftReg:l0
aclr => reg[9][0].ACLR
aclr => reg[9][1].ACLR
aclr => reg[9][2].ACLR
aclr => reg[9][3].ACLR
aclr => reg[9][4].ACLR
aclr => reg[9][5].ACLR
aclr => reg[9][6].ACLR
aclr => reg[9][7].ACLR
aclr => reg[9][8].ACLR
aclr => reg[9][9].ACLR
aclr => reg[9][10].ACLR
aclr => reg[9][11].ACLR
aclr => reg[9][12].ACLR
aclr => reg[9][13].ACLR
aclr => reg[9][14].ACLR
aclr => reg[9][15].ACLR
aclr => reg[8][0].ACLR
aclr => reg[8][1].ACLR
aclr => reg[8][2].ACLR
aclr => reg[8][3].ACLR
aclr => reg[8][4].ACLR
aclr => reg[8][5].ACLR
aclr => reg[8][6].ACLR
aclr => reg[8][7].ACLR
aclr => reg[8][8].ACLR
aclr => reg[8][9].ACLR
aclr => reg[8][10].ACLR
aclr => reg[8][11].ACLR
aclr => reg[8][12].ACLR
aclr => reg[8][13].ACLR
aclr => reg[8][14].ACLR
aclr => reg[8][15].ACLR
aclr => reg[7][0].ACLR
aclr => reg[7][1].ACLR
aclr => reg[7][2].ACLR
aclr => reg[7][3].ACLR
aclr => reg[7][4].ACLR
aclr => reg[7][5].ACLR
aclr => reg[7][6].ACLR
aclr => reg[7][7].ACLR
aclr => reg[7][8].ACLR
aclr => reg[7][9].ACLR
aclr => reg[7][10].ACLR
aclr => reg[7][11].ACLR
aclr => reg[7][12].ACLR
aclr => reg[7][13].ACLR
aclr => reg[7][14].ACLR
aclr => reg[7][15].ACLR
aclr => reg[6][0].ACLR
aclr => reg[6][1].ACLR
aclr => reg[6][2].ACLR
aclr => reg[6][3].ACLR
aclr => reg[6][4].ACLR
aclr => reg[6][5].ACLR
aclr => reg[6][6].ACLR
aclr => reg[6][7].ACLR
aclr => reg[6][8].ACLR
aclr => reg[6][9].ACLR
aclr => reg[6][10].ACLR
aclr => reg[6][11].ACLR
aclr => reg[6][12].ACLR
aclr => reg[6][13].ACLR
aclr => reg[6][14].ACLR
aclr => reg[6][15].ACLR
aclr => reg[5][0].ACLR
aclr => reg[5][1].ACLR
aclr => reg[5][2].ACLR
aclr => reg[5][3].ACLR
aclr => reg[5][4].ACLR
aclr => reg[5][5].ACLR
aclr => reg[5][6].ACLR
aclr => reg[5][7].ACLR
aclr => reg[5][8].ACLR
aclr => reg[5][9].ACLR
aclr => reg[5][10].ACLR
aclr => reg[5][11].ACLR
aclr => reg[5][12].ACLR
aclr => reg[5][13].ACLR
aclr => reg[5][14].ACLR
aclr => reg[5][15].ACLR
aclr => reg[4][0].ACLR
aclr => reg[4][1].ACLR
aclr => reg[4][2].ACLR
aclr => reg[4][3].ACLR
aclr => reg[4][4].ACLR
aclr => reg[4][5].ACLR
aclr => reg[4][6].ACLR
aclr => reg[4][7].ACLR
aclr => reg[4][8].ACLR
aclr => reg[4][9].ACLR
aclr => reg[4][10].ACLR
aclr => reg[4][11].ACLR
aclr => reg[4][12].ACLR
aclr => reg[4][13].ACLR
aclr => reg[4][14].ACLR
aclr => reg[4][15].ACLR
aclr => reg[3][0].ACLR
aclr => reg[3][1].ACLR
aclr => reg[3][2].ACLR
aclr => reg[3][3].ACLR
aclr => reg[3][4].ACLR
aclr => reg[3][5].ACLR
aclr => reg[3][6].ACLR
aclr => reg[3][7].ACLR
aclr => reg[3][8].ACLR
aclr => reg[3][9].ACLR
aclr => reg[3][10].ACLR
aclr => reg[3][11].ACLR
aclr => reg[3][12].ACLR
aclr => reg[3][13].ACLR
aclr => reg[3][14].ACLR
aclr => reg[3][15].ACLR
aclr => reg[2][0].ACLR
aclr => reg[2][1].ACLR
aclr => reg[2][2].ACLR
aclr => reg[2][3].ACLR
aclr => reg[2][4].ACLR
aclr => reg[2][5].ACLR
aclr => reg[2][6].ACLR
aclr => reg[2][7].ACLR
aclr => reg[2][8].ACLR
aclr => reg[2][9].ACLR
aclr => reg[2][10].ACLR
aclr => reg[2][11].ACLR
aclr => reg[2][12].ACLR
aclr => reg[2][13].ACLR
aclr => reg[2][14].ACLR
aclr => reg[2][15].ACLR
aclr => reg[1][0].ACLR
aclr => reg[1][1].ACLR
aclr => reg[1][2].ACLR
aclr => reg[1][3].ACLR
aclr => reg[1][4].ACLR
aclr => reg[1][5].ACLR
aclr => reg[1][6].ACLR
aclr => reg[1][7].ACLR
aclr => reg[1][8].ACLR
aclr => reg[1][9].ACLR
aclr => reg[1][10].ACLR
aclr => reg[1][11].ACLR
aclr => reg[1][12].ACLR
aclr => reg[1][13].ACLR
aclr => reg[1][14].ACLR
aclr => reg[1][15].ACLR
aclr => reg[0][0].ACLR
aclr => reg[0][1].ACLR
aclr => reg[0][2].ACLR
aclr => reg[0][3].ACLR
aclr => reg[0][4].ACLR
aclr => reg[0][5].ACLR
aclr => reg[0][6].ACLR
aclr => reg[0][7].ACLR
aclr => reg[0][8].ACLR
aclr => reg[0][9].ACLR
aclr => reg[0][10].ACLR
aclr => reg[0][11].ACLR
aclr => reg[0][12].ACLR
aclr => reg[0][13].ACLR
aclr => reg[0][14].ACLR
aclr => reg[0][15].ACLR
en => reg[0][15].ENA
en => reg[0][14].ENA
en => reg[0][13].ENA
en => reg[0][12].ENA
en => reg[0][11].ENA
en => reg[0][10].ENA
en => reg[0][9].ENA
en => reg[0][8].ENA
en => reg[0][7].ENA
en => reg[0][6].ENA
en => reg[0][5].ENA
en => reg[0][4].ENA
en => reg[0][3].ENA
en => reg[0][2].ENA
en => reg[0][1].ENA
en => reg[0][0].ENA
en => reg[1][15].ENA
en => reg[1][14].ENA
en => reg[1][13].ENA
en => reg[1][12].ENA
en => reg[1][11].ENA
en => reg[1][10].ENA
en => reg[1][9].ENA
en => reg[1][8].ENA
en => reg[1][7].ENA
en => reg[1][6].ENA
en => reg[1][5].ENA
en => reg[1][4].ENA
en => reg[1][3].ENA
en => reg[1][2].ENA
en => reg[1][1].ENA
en => reg[1][0].ENA
en => reg[2][15].ENA
en => reg[2][14].ENA
en => reg[2][13].ENA
en => reg[2][12].ENA
en => reg[2][11].ENA
en => reg[2][10].ENA
en => reg[2][9].ENA
en => reg[2][8].ENA
en => reg[2][7].ENA
en => reg[2][6].ENA
en => reg[2][5].ENA
en => reg[2][4].ENA
en => reg[2][3].ENA
en => reg[2][2].ENA
en => reg[2][1].ENA
en => reg[2][0].ENA
en => reg[3][15].ENA
en => reg[3][14].ENA
en => reg[3][13].ENA
en => reg[3][12].ENA
en => reg[3][11].ENA
en => reg[3][10].ENA
en => reg[3][9].ENA
en => reg[3][8].ENA
en => reg[3][7].ENA
en => reg[3][6].ENA
en => reg[3][5].ENA
en => reg[3][4].ENA
en => reg[3][3].ENA
en => reg[3][2].ENA
en => reg[3][1].ENA
en => reg[3][0].ENA
en => reg[4][15].ENA
en => reg[4][14].ENA
en => reg[4][13].ENA
en => reg[4][12].ENA
en => reg[4][11].ENA
en => reg[4][10].ENA
en => reg[4][9].ENA
en => reg[4][8].ENA
en => reg[4][7].ENA
en => reg[4][6].ENA
en => reg[4][5].ENA
en => reg[4][4].ENA
en => reg[4][3].ENA
en => reg[4][2].ENA
en => reg[4][1].ENA
en => reg[4][0].ENA
en => reg[5][15].ENA
en => reg[5][14].ENA
en => reg[5][13].ENA
en => reg[5][12].ENA
en => reg[5][11].ENA
en => reg[5][10].ENA
en => reg[5][9].ENA
en => reg[5][8].ENA
en => reg[5][7].ENA
en => reg[5][6].ENA
en => reg[5][5].ENA
en => reg[5][4].ENA
en => reg[5][3].ENA
en => reg[5][2].ENA
en => reg[5][1].ENA
en => reg[5][0].ENA
en => reg[6][15].ENA
en => reg[6][14].ENA
en => reg[6][13].ENA
en => reg[6][12].ENA
en => reg[6][11].ENA
en => reg[6][10].ENA
en => reg[6][9].ENA
en => reg[6][8].ENA
en => reg[6][7].ENA
en => reg[6][6].ENA
en => reg[6][5].ENA
en => reg[6][4].ENA
en => reg[6][3].ENA
en => reg[6][2].ENA
en => reg[6][1].ENA
en => reg[6][0].ENA
en => reg[7][15].ENA
en => reg[7][14].ENA
en => reg[7][13].ENA
en => reg[7][12].ENA
en => reg[7][11].ENA
en => reg[7][10].ENA
en => reg[7][9].ENA
en => reg[7][8].ENA
en => reg[7][7].ENA
en => reg[7][6].ENA
en => reg[7][5].ENA
en => reg[7][4].ENA
en => reg[7][3].ENA
en => reg[7][2].ENA
en => reg[7][1].ENA
en => reg[7][0].ENA
en => reg[8][15].ENA
en => reg[8][14].ENA
en => reg[8][13].ENA
en => reg[8][12].ENA
en => reg[8][11].ENA
en => reg[8][10].ENA
en => reg[8][9].ENA
en => reg[8][8].ENA
en => reg[8][7].ENA
en => reg[8][6].ENA
en => reg[8][5].ENA
en => reg[8][4].ENA
en => reg[8][3].ENA
en => reg[8][2].ENA
en => reg[8][1].ENA
en => reg[8][0].ENA
en => reg[9][15].ENA
en => reg[9][14].ENA
en => reg[9][13].ENA
en => reg[9][12].ENA
en => reg[9][11].ENA
en => reg[9][10].ENA
en => reg[9][9].ENA
en => reg[9][8].ENA
en => reg[9][7].ENA
en => reg[9][6].ENA
en => reg[9][5].ENA
en => reg[9][4].ENA
en => reg[9][3].ENA
en => reg[9][2].ENA
en => reg[9][1].ENA
en => reg[9][0].ENA
clock => reg[9][0].CLK
clock => reg[9][1].CLK
clock => reg[9][2].CLK
clock => reg[9][3].CLK
clock => reg[9][4].CLK
clock => reg[9][5].CLK
clock => reg[9][6].CLK
clock => reg[9][7].CLK
clock => reg[9][8].CLK
clock => reg[9][9].CLK
clock => reg[9][10].CLK
clock => reg[9][11].CLK
clock => reg[9][12].CLK
clock => reg[9][13].CLK
clock => reg[9][14].CLK
clock => reg[9][15].CLK
clock => reg[8][0].CLK
clock => reg[8][1].CLK
clock => reg[8][2].CLK
clock => reg[8][3].CLK
clock => reg[8][4].CLK
clock => reg[8][5].CLK
clock => reg[8][6].CLK
clock => reg[8][7].CLK
clock => reg[8][8].CLK
clock => reg[8][9].CLK
clock => reg[8][10].CLK
clock => reg[8][11].CLK
clock => reg[8][12].CLK
clock => reg[8][13].CLK
clock => reg[8][14].CLK
clock => reg[8][15].CLK
clock => reg[7][0].CLK
clock => reg[7][1].CLK
clock => reg[7][2].CLK
clock => reg[7][3].CLK
clock => reg[7][4].CLK
clock => reg[7][5].CLK
clock => reg[7][6].CLK
clock => reg[7][7].CLK
clock => reg[7][8].CLK
clock => reg[7][9].CLK
clock => reg[7][10].CLK
clock => reg[7][11].CLK
clock => reg[7][12].CLK
clock => reg[7][13].CLK
clock => reg[7][14].CLK
clock => reg[7][15].CLK
clock => reg[6][0].CLK
clock => reg[6][1].CLK
clock => reg[6][2].CLK
clock => reg[6][3].CLK
clock => reg[6][4].CLK
clock => reg[6][5].CLK
clock => reg[6][6].CLK
clock => reg[6][7].CLK
clock => reg[6][8].CLK
clock => reg[6][9].CLK
clock => reg[6][10].CLK
clock => reg[6][11].CLK
clock => reg[6][12].CLK
clock => reg[6][13].CLK
clock => reg[6][14].CLK
clock => reg[6][15].CLK
clock => reg[5][0].CLK
clock => reg[5][1].CLK
clock => reg[5][2].CLK
clock => reg[5][3].CLK
clock => reg[5][4].CLK
clock => reg[5][5].CLK
clock => reg[5][6].CLK
clock => reg[5][7].CLK
clock => reg[5][8].CLK
clock => reg[5][9].CLK
clock => reg[5][10].CLK
clock => reg[5][11].CLK
clock => reg[5][12].CLK
clock => reg[5][13].CLK
clock => reg[5][14].CLK
clock => reg[5][15].CLK
clock => reg[4][0].CLK
clock => reg[4][1].CLK
clock => reg[4][2].CLK
clock => reg[4][3].CLK
clock => reg[4][4].CLK
clock => reg[4][5].CLK
clock => reg[4][6].CLK
clock => reg[4][7].CLK
clock => reg[4][8].CLK
clock => reg[4][9].CLK
clock => reg[4][10].CLK
clock => reg[4][11].CLK
clock => reg[4][12].CLK
clock => reg[4][13].CLK
clock => reg[4][14].CLK
clock => reg[4][15].CLK
clock => reg[3][0].CLK
clock => reg[3][1].CLK
clock => reg[3][2].CLK
clock => reg[3][3].CLK
clock => reg[3][4].CLK
clock => reg[3][5].CLK
clock => reg[3][6].CLK
clock => reg[3][7].CLK
clock => reg[3][8].CLK
clock => reg[3][9].CLK
clock => reg[3][10].CLK
clock => reg[3][11].CLK
clock => reg[3][12].CLK
clock => reg[3][13].CLK
clock => reg[3][14].CLK
clock => reg[3][15].CLK
clock => reg[2][0].CLK
clock => reg[2][1].CLK
clock => reg[2][2].CLK
clock => reg[2][3].CLK
clock => reg[2][4].CLK
clock => reg[2][5].CLK
clock => reg[2][6].CLK
clock => reg[2][7].CLK
clock => reg[2][8].CLK
clock => reg[2][9].CLK
clock => reg[2][10].CLK
clock => reg[2][11].CLK
clock => reg[2][12].CLK
clock => reg[2][13].CLK
clock => reg[2][14].CLK
clock => reg[2][15].CLK
clock => reg[1][0].CLK
clock => reg[1][1].CLK
clock => reg[1][2].CLK
clock => reg[1][3].CLK
clock => reg[1][4].CLK
clock => reg[1][5].CLK
clock => reg[1][6].CLK
clock => reg[1][7].CLK
clock => reg[1][8].CLK
clock => reg[1][9].CLK
clock => reg[1][10].CLK
clock => reg[1][11].CLK
clock => reg[1][12].CLK
clock => reg[1][13].CLK
clock => reg[1][14].CLK
clock => reg[1][15].CLK
clock => reg[0][0].CLK
clock => reg[0][1].CLK
clock => reg[0][2].CLK
clock => reg[0][3].CLK
clock => reg[0][4].CLK
clock => reg[0][5].CLK
clock => reg[0][6].CLK
clock => reg[0][7].CLK
clock => reg[0][8].CLK
clock => reg[0][9].CLK
clock => reg[0][10].CLK
clock => reg[0][11].CLK
clock => reg[0][12].CLK
clock => reg[0][13].CLK
clock => reg[0][14].CLK
clock => reg[0][15].CLK
input[0] => reg[0][0].DATAIN
input[1] => reg[0][1].DATAIN
input[2] => reg[0][2].DATAIN
input[3] => reg[0][3].DATAIN
input[4] => reg[0][4].DATAIN
input[5] => reg[0][5].DATAIN
input[6] => reg[0][6].DATAIN
input[7] => reg[0][7].DATAIN
input[8] => reg[0][8].DATAIN
input[9] => reg[0][9].DATAIN
input[10] => reg[0][10].DATAIN
input[11] => reg[0][11].DATAIN
input[12] => reg[0][12].DATAIN
input[13] => reg[0][13].DATAIN
input[14] => reg[0][14].DATAIN
input[15] => reg[0][15].DATAIN
output[0] <= reg[9][0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= reg[9][1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= reg[9][2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= reg[9][3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= reg[9][4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= reg[9][5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= reg[9][6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= reg[9][7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= reg[9][8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= reg[9][9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= reg[9][10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= reg[9][11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= reg[9][12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= reg[9][13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= reg[9][14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= reg[9][15].DB_MAX_OUTPUT_PORT_TYPE
tap0[0] <= reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
tap0[1] <= reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
tap0[2] <= reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
tap0[3] <= reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
tap0[4] <= reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
tap0[5] <= reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
tap0[6] <= reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
tap0[7] <= reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
tap0[8] <= reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
tap0[9] <= reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
tap0[10] <= reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
tap0[11] <= reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
tap0[12] <= reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
tap0[13] <= reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
tap0[14] <= reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
tap0[15] <= reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
tap1[0] <= reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
tap1[1] <= reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
tap1[2] <= reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
tap1[3] <= reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
tap1[4] <= reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
tap1[5] <= reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
tap1[6] <= reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
tap1[7] <= reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
tap1[8] <= reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
tap1[9] <= reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
tap1[10] <= reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
tap1[11] <= reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
tap1[12] <= reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
tap1[13] <= reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
tap1[14] <= reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
tap1[15] <= reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
tap2[0] <= reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
tap2[1] <= reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
tap2[2] <= reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
tap2[3] <= reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
tap2[4] <= reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
tap2[5] <= reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
tap2[6] <= reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
tap2[7] <= reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
tap2[8] <= reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
tap2[9] <= reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
tap2[10] <= reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
tap2[11] <= reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
tap2[12] <= reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
tap2[13] <= reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
tap2[14] <= reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
tap2[15] <= reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
tap3[0] <= reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
tap3[1] <= reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
tap3[2] <= reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
tap3[3] <= reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
tap3[4] <= reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
tap3[5] <= reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
tap3[6] <= reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
tap3[7] <= reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
tap3[8] <= reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
tap3[9] <= reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
tap3[10] <= reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
tap3[11] <= reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
tap3[12] <= reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
tap3[13] <= reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
tap3[14] <= reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
tap3[15] <= reg[3][15].DB_MAX_OUTPUT_PORT_TYPE
tap4[0] <= reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
tap4[1] <= reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
tap4[2] <= reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
tap4[3] <= reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
tap4[4] <= reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
tap4[5] <= reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
tap4[6] <= reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
tap4[7] <= reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
tap4[8] <= reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
tap4[9] <= reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
tap4[10] <= reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
tap4[11] <= reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
tap4[12] <= reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
tap4[13] <= reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
tap4[14] <= reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
tap4[15] <= reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
tap5[0] <= reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
tap5[1] <= reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
tap5[2] <= reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
tap5[3] <= reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
tap5[4] <= reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
tap5[5] <= reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
tap5[6] <= reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
tap5[7] <= reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
tap5[8] <= reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
tap5[9] <= reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
tap5[10] <= reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
tap5[11] <= reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
tap5[12] <= reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
tap5[13] <= reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
tap5[14] <= reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
tap5[15] <= reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
tap6[0] <= reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
tap6[1] <= reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
tap6[2] <= reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
tap6[3] <= reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
tap6[4] <= reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
tap6[5] <= reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
tap6[6] <= reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
tap6[7] <= reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
tap6[8] <= reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
tap6[9] <= reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
tap6[10] <= reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
tap6[11] <= reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
tap6[12] <= reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
tap6[13] <= reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
tap6[14] <= reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
tap6[15] <= reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
tap7[0] <= reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
tap7[1] <= reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
tap7[2] <= reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
tap7[3] <= reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
tap7[4] <= reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
tap7[5] <= reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
tap7[6] <= reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
tap7[7] <= reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
tap7[8] <= reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
tap7[9] <= reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
tap7[10] <= reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
tap7[11] <= reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
tap7[12] <= reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
tap7[13] <= reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
tap7[14] <= reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
tap7[15] <= reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
tap8[0] <= reg[8][0].DB_MAX_OUTPUT_PORT_TYPE
tap8[1] <= reg[8][1].DB_MAX_OUTPUT_PORT_TYPE
tap8[2] <= reg[8][2].DB_MAX_OUTPUT_PORT_TYPE
tap8[3] <= reg[8][3].DB_MAX_OUTPUT_PORT_TYPE
tap8[4] <= reg[8][4].DB_MAX_OUTPUT_PORT_TYPE
tap8[5] <= reg[8][5].DB_MAX_OUTPUT_PORT_TYPE
tap8[6] <= reg[8][6].DB_MAX_OUTPUT_PORT_TYPE
tap8[7] <= reg[8][7].DB_MAX_OUTPUT_PORT_TYPE
tap8[8] <= reg[8][8].DB_MAX_OUTPUT_PORT_TYPE
tap8[9] <= reg[8][9].DB_MAX_OUTPUT_PORT_TYPE
tap8[10] <= reg[8][10].DB_MAX_OUTPUT_PORT_TYPE
tap8[11] <= reg[8][11].DB_MAX_OUTPUT_PORT_TYPE
tap8[12] <= reg[8][12].DB_MAX_OUTPUT_PORT_TYPE
tap8[13] <= reg[8][13].DB_MAX_OUTPUT_PORT_TYPE
tap8[14] <= reg[8][14].DB_MAX_OUTPUT_PORT_TYPE
tap8[15] <= reg[8][15].DB_MAX_OUTPUT_PORT_TYPE
tap9[0] <= reg[9][0].DB_MAX_OUTPUT_PORT_TYPE
tap9[1] <= reg[9][1].DB_MAX_OUTPUT_PORT_TYPE
tap9[2] <= reg[9][2].DB_MAX_OUTPUT_PORT_TYPE
tap9[3] <= reg[9][3].DB_MAX_OUTPUT_PORT_TYPE
tap9[4] <= reg[9][4].DB_MAX_OUTPUT_PORT_TYPE
tap9[5] <= reg[9][5].DB_MAX_OUTPUT_PORT_TYPE
tap9[6] <= reg[9][6].DB_MAX_OUTPUT_PORT_TYPE
tap9[7] <= reg[9][7].DB_MAX_OUTPUT_PORT_TYPE
tap9[8] <= reg[9][8].DB_MAX_OUTPUT_PORT_TYPE
tap9[9] <= reg[9][9].DB_MAX_OUTPUT_PORT_TYPE
tap9[10] <= reg[9][10].DB_MAX_OUTPUT_PORT_TYPE
tap9[11] <= reg[9][11].DB_MAX_OUTPUT_PORT_TYPE
tap9[12] <= reg[9][12].DB_MAX_OUTPUT_PORT_TYPE
tap9[13] <= reg[9][13].DB_MAX_OUTPUT_PORT_TYPE
tap9[14] <= reg[9][14].DB_MAX_OUTPUT_PORT_TYPE
tap9[15] <= reg[9][15].DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0
clock => nReg:r0.clock
clock => nReg:r1.clock
clock => LSTM_gate:u0.clock
clock => lut:m0.clock
clock => nReg:r2.clock
clock => nReg:r3.clock
clock => nReg:r4.clock
clock => nReg:r5.clock
clock => fixed_multiplier:u1.clock
clock => nReg:r6.clock
clock => nReg:r7.clock
clock => flip_flop_chain:ff0.clock
reset => nReg:r0.aclr
reset => nReg:r1.aclr
reset => nReg:r2.aclr
reset => nReg:r3.aclr
reset => nReg:r4.aclr
reset => nReg:r5.aclr
reset => nReg:r6.aclr
reset => nReg:r7.aclr
reset => flip_flop_chain:ff0.reset
reset => LSTM_gate:u0.reset
clear => nReg:r0.sclr
clear => nReg:r1.sclr
clear => nReg:r2.sclr
clear => nReg:r3.sclr
clear => nReg:r4.sclr
clear => nReg:r5.sclr
clear => nReg:r6.sclr
clear => nReg:r7.sclr
clear => LSTM_gate:u0.clear
start => flip_flop_chain:ff0.start
input[0] => g_xin[0].DATAA
input[1] => g_xin[1].DATAA
input[2] => g_xin[2].DATAA
input[3] => g_xin[3].DATAA
input[4] => g_xin[4].DATAA
input[5] => g_xin[5].DATAA
input[6] => g_xin[6].DATAA
input[7] => g_xin[7].DATAA
input[8] => g_xin[8].DATAA
input[9] => g_xin[9].DATAA
input[10] => g_xin[10].DATAA
input[11] => g_xin[11].DATAA
input[12] => g_xin[12].DATAA
input[13] => g_xin[13].DATAA
input[14] => g_xin[14].DATAA
input[15] => g_xin[15].DATAA
b_ad[0] => Add0.IN10
b_ad[0] => w_ad.DATAA
b_ad[0] => w_ad.DATAB
b_ad[0] => Add2.IN10
b_ad[1] => Add0.IN9
b_ad[1] => w_ad.DATAA
b_ad[1] => Add1.IN8
b_ad[1] => Add2.IN9
b_ad[2] => Add0.IN8
b_ad[2] => w_ad.DATAA
b_ad[2] => Add1.IN7
b_ad[2] => Add2.IN8
b_ad[3] => Add0.IN7
b_ad[3] => w_ad.DATAA
b_ad[3] => Add1.IN6
b_ad[3] => Add2.IN7
b_ad[4] => Add0.IN6
b_ad[4] => w_ad.DATAA
b_ad[4] => Add1.IN5
b_ad[4] => Add2.IN6
w_ad[0] <= w_ad.DB_MAX_OUTPUT_PORT_TYPE
w_ad[1] <= w_ad.DB_MAX_OUTPUT_PORT_TYPE
w_ad[2] <= w_ad.DB_MAX_OUTPUT_PORT_TYPE
w_ad[3] <= w_ad.DB_MAX_OUTPUT_PORT_TYPE
w_ad[4] <= w_ad.DB_MAX_OUTPUT_PORT_TYPE
wbxh.bh[0] => g_bh[0].DATAA
wbxh.bh[1] => g_bh[1].DATAA
wbxh.bh[2] => g_bh[2].DATAA
wbxh.bh[3] => g_bh[3].DATAA
wbxh.bh[4] => g_bh[4].DATAA
wbxh.bh[5] => g_bh[5].DATAA
wbxh.bh[6] => g_bh[6].DATAA
wbxh.bh[7] => g_bh[7].DATAA
wbxh.bh[8] => g_bh[8].DATAA
wbxh.bh[9] => g_bh[9].DATAA
wbxh.bh[10] => g_bh[10].DATAA
wbxh.bh[11] => g_bh[11].DATAA
wbxh.bh[12] => g_bh[12].DATAA
wbxh.bh[13] => g_bh[13].DATAA
wbxh.bh[14] => g_bh[14].DATAA
wbxh.bh[15] => g_bh[15].DATAA
wbxh.wh[0] => g_wh[0].DATAA
wbxh.wh[1] => g_wh[1].DATAA
wbxh.wh[2] => g_wh[2].DATAA
wbxh.wh[3] => g_wh[3].DATAA
wbxh.wh[4] => g_wh[4].DATAA
wbxh.wh[5] => g_wh[5].DATAA
wbxh.wh[6] => g_wh[6].DATAA
wbxh.wh[7] => g_wh[7].DATAA
wbxh.wh[8] => g_wh[8].DATAA
wbxh.wh[9] => g_wh[9].DATAA
wbxh.wh[10] => g_wh[10].DATAA
wbxh.wh[11] => g_wh[11].DATAA
wbxh.wh[12] => g_wh[12].DATAA
wbxh.wh[13] => g_wh[13].DATAA
wbxh.wh[14] => g_wh[14].DATAA
wbxh.wh[15] => g_wh[15].DATAA
wbxh.bx[0] => g_bx[0].DATAA
wbxh.bx[1] => g_bx[1].DATAA
wbxh.bx[2] => g_bx[2].DATAA
wbxh.bx[3] => g_bx[3].DATAA
wbxh.bx[4] => g_bx[4].DATAA
wbxh.bx[5] => g_bx[5].DATAA
wbxh.bx[6] => g_bx[6].DATAA
wbxh.bx[7] => g_bx[7].DATAA
wbxh.bx[8] => g_bx[8].DATAA
wbxh.bx[9] => g_bx[9].DATAA
wbxh.bx[10] => g_bx[10].DATAA
wbxh.bx[11] => g_bx[11].DATAA
wbxh.bx[12] => g_bx[12].DATAA
wbxh.bx[13] => g_bx[13].DATAA
wbxh.bx[14] => g_bx[14].DATAA
wbxh.bx[15] => g_bx[15].DATAA
wbxh.wx[0] => g_wx[0].DATAA
wbxh.wx[1] => g_wx[1].DATAA
wbxh.wx[2] => g_wx[2].DATAA
wbxh.wx[3] => g_wx[3].DATAA
wbxh.wx[4] => g_wx[4].DATAA
wbxh.wx[5] => g_wx[5].DATAA
wbxh.wx[6] => g_wx[6].DATAA
wbxh.wx[7] => g_wx[7].DATAA
wbxh.wx[8] => g_wx[8].DATAA
wbxh.wx[9] => g_wx[9].DATAA
wbxh.wx[10] => g_wx[10].DATAA
wbxh.wx[11] => g_wx[11].DATAA
wbxh.wx[12] => g_wx[12].DATAA
wbxh.wx[13] => g_wx[13].DATAA
wbxh.wx[14] => g_wx[14].DATAA
wbxh.wx[15] => g_wx[15].DATAA
h_out[0] <= nReg:r0.Q[0]
h_out[1] <= nReg:r0.Q[1]
h_out[2] <= nReg:r0.Q[2]
h_out[3] <= nReg:r0.Q[3]
h_out[4] <= nReg:r0.Q[4]
h_out[5] <= nReg:r0.Q[5]
h_out[6] <= nReg:r0.Q[6]
h_out[7] <= nReg:r0.Q[7]
h_out[8] <= nReg:r0.Q[8]
h_out[9] <= nReg:r0.Q[9]
h_out[10] <= nReg:r0.Q[10]
h_out[11] <= nReg:r0.Q[11]
h_out[12] <= nReg:r0.Q[12]
h_out[13] <= nReg:r0.Q[13]
h_out[14] <= nReg:r0.Q[14]
h_out[15] <= nReg:r0.Q[15]
done <= flip_flop_chain:ff0.q[22]


|network|LSTM_cell:u0|nReg:r0
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|nReg:r1
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0
clock => mac_pe:u0.clock
clock => nReg:r0.clock
clock => mac_pe:u1.clock
clock => nReg:r1.clock
clock => fixed_adder:u2.clock
clock => nReg:r2.clock
clock => flip_flop_chain:ff0.clock
clock => nReg:r3.clock
clock => mac_pe:u4.clock
clock => nReg:r4.clock
clock => flip_flop_chain:ff1.clock
reset => flip_flop_chain:ff0.reset
reset => flip_flop_chain:ff1.reset
reset => nReg:r0.aclr
reset => nReg:r1.aclr
reset => nReg:r2.aclr
reset => nReg:r3.aclr
reset => nReg:r4.aclr
clear => nReg:r0.sclr
clear => nReg:r1.sclr
clear => nReg:r2.sclr
clear => nReg:r3.sclr
clear => nReg:r4.sclr
start => flip_flop_chain:ff1.start
input[0] => mac_pe:u0.in_a[0]
input[1] => mac_pe:u0.in_a[1]
input[2] => mac_pe:u0.in_a[2]
input[3] => mac_pe:u0.in_a[3]
input[4] => mac_pe:u0.in_a[4]
input[5] => mac_pe:u0.in_a[5]
input[6] => mac_pe:u0.in_a[6]
input[7] => mac_pe:u0.in_a[7]
input[8] => mac_pe:u0.in_a[8]
input[9] => mac_pe:u0.in_a[9]
input[10] => mac_pe:u0.in_a[10]
input[11] => mac_pe:u0.in_a[11]
input[12] => mac_pe:u0.in_a[12]
input[13] => mac_pe:u0.in_a[13]
input[14] => mac_pe:u0.in_a[14]
input[15] => mac_pe:u0.in_a[15]
ht_in[0] => mac_pe:u1.in_a[0]
ht_in[1] => mac_pe:u1.in_a[1]
ht_in[2] => mac_pe:u1.in_a[2]
ht_in[3] => mac_pe:u1.in_a[3]
ht_in[4] => mac_pe:u1.in_a[4]
ht_in[5] => mac_pe:u1.in_a[5]
ht_in[6] => mac_pe:u1.in_a[6]
ht_in[7] => mac_pe:u1.in_a[7]
ht_in[8] => mac_pe:u1.in_a[8]
ht_in[9] => mac_pe:u1.in_a[9]
ht_in[10] => mac_pe:u1.in_a[10]
ht_in[11] => mac_pe:u1.in_a[11]
ht_in[12] => mac_pe:u1.in_a[12]
ht_in[13] => mac_pe:u1.in_a[13]
ht_in[14] => mac_pe:u1.in_a[14]
ht_in[15] => mac_pe:u1.in_a[15]
wx_in[0] => mac_pe:u0.in_b[0]
wx_in[1] => mac_pe:u0.in_b[1]
wx_in[2] => mac_pe:u0.in_b[2]
wx_in[3] => mac_pe:u0.in_b[3]
wx_in[4] => mac_pe:u0.in_b[4]
wx_in[5] => mac_pe:u0.in_b[5]
wx_in[6] => mac_pe:u0.in_b[6]
wx_in[7] => mac_pe:u0.in_b[7]
wx_in[8] => mac_pe:u0.in_b[8]
wx_in[9] => mac_pe:u0.in_b[9]
wx_in[10] => mac_pe:u0.in_b[10]
wx_in[11] => mac_pe:u0.in_b[11]
wx_in[12] => mac_pe:u0.in_b[12]
wx_in[13] => mac_pe:u0.in_b[13]
wx_in[14] => mac_pe:u0.in_b[14]
wx_in[15] => mac_pe:u0.in_b[15]
bx_in[0] => mac_pe:u0.in_c[0]
bx_in[1] => mac_pe:u0.in_c[1]
bx_in[2] => mac_pe:u0.in_c[2]
bx_in[3] => mac_pe:u0.in_c[3]
bx_in[4] => mac_pe:u0.in_c[4]
bx_in[5] => mac_pe:u0.in_c[5]
bx_in[6] => mac_pe:u0.in_c[6]
bx_in[7] => mac_pe:u0.in_c[7]
bx_in[8] => mac_pe:u0.in_c[8]
bx_in[9] => mac_pe:u0.in_c[9]
bx_in[10] => mac_pe:u0.in_c[10]
bx_in[11] => mac_pe:u0.in_c[11]
bx_in[12] => mac_pe:u0.in_c[12]
bx_in[13] => mac_pe:u0.in_c[13]
bx_in[14] => mac_pe:u0.in_c[14]
bx_in[15] => mac_pe:u0.in_c[15]
wh_in[0] => mac_pe:u1.in_b[0]
wh_in[1] => mac_pe:u1.in_b[1]
wh_in[2] => mac_pe:u1.in_b[2]
wh_in[3] => mac_pe:u1.in_b[3]
wh_in[4] => mac_pe:u1.in_b[4]
wh_in[5] => mac_pe:u1.in_b[5]
wh_in[6] => mac_pe:u1.in_b[6]
wh_in[7] => mac_pe:u1.in_b[7]
wh_in[8] => mac_pe:u1.in_b[8]
wh_in[9] => mac_pe:u1.in_b[9]
wh_in[10] => mac_pe:u1.in_b[10]
wh_in[11] => mac_pe:u1.in_b[11]
wh_in[12] => mac_pe:u1.in_b[12]
wh_in[13] => mac_pe:u1.in_b[13]
wh_in[14] => mac_pe:u1.in_b[14]
wh_in[15] => mac_pe:u1.in_b[15]
bh_in[0] => mac_pe:u1.in_c[0]
bh_in[1] => mac_pe:u1.in_c[1]
bh_in[2] => mac_pe:u1.in_c[2]
bh_in[3] => mac_pe:u1.in_c[3]
bh_in[4] => mac_pe:u1.in_c[4]
bh_in[5] => mac_pe:u1.in_c[5]
bh_in[6] => mac_pe:u1.in_c[6]
bh_in[7] => mac_pe:u1.in_c[7]
bh_in[8] => mac_pe:u1.in_c[8]
bh_in[9] => mac_pe:u1.in_c[9]
bh_in[10] => mac_pe:u1.in_c[10]
bh_in[11] => mac_pe:u1.in_c[11]
bh_in[12] => mac_pe:u1.in_c[12]
bh_in[13] => mac_pe:u1.in_c[13]
bh_in[14] => mac_pe:u1.in_c[14]
bh_in[15] => mac_pe:u1.in_c[15]
lutad[0] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[1] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[2] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[3] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[4] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[5] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[6] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[7] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[8] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[9] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[10] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[11] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[12] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[13] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[14] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutad[15] <= lutad.DB_MAX_OUTPUT_PORT_TYPE
lutre[0] => re3_in[0].DATAB
lutre[0] => Add1.IN32
lutre[1] => re3_in[1].DATAB
lutre[1] => Add1.IN31
lutre[2] => re3_in[2].DATAB
lutre[2] => Add1.IN30
lutre[3] => re3_in[3].DATAB
lutre[3] => Add1.IN29
lutre[4] => re3_in[4].DATAB
lutre[4] => Add1.IN28
lutre[5] => re3_in[5].DATAB
lutre[5] => Add1.IN27
lutre[6] => re3_in[6].DATAB
lutre[6] => Add1.IN26
lutre[7] => re3_in[7].DATAB
lutre[7] => Add1.IN25
lutre[8] => re3_in[8].DATAB
lutre[8] => Add1.IN24
lutre[9] => re3_in[9].DATAB
lutre[9] => Add1.IN23
lutre[10] => re3_in[10].DATAB
lutre[10] => Add1.IN22
lutre[11] => re3_in[11].DATAB
lutre[11] => Add1.IN21
lutre[12] => re3_in[12].DATAB
lutre[12] => Add1.IN20
lutre[13] => re3_in[13].DATAB
lutre[13] => Add1.IN19
lutre[14] => re3_in[14].DATAB
lutre[14] => Add1.IN18
lutre[15] => re3_in[15].DATAB
lutre[15] => Add1.IN17
otanh[0] <= nReg:r3.Q[0]
otanh[1] <= nReg:r3.Q[1]
otanh[2] <= nReg:r3.Q[2]
otanh[3] <= nReg:r3.Q[3]
otanh[4] <= nReg:r3.Q[4]
otanh[5] <= nReg:r3.Q[5]
otanh[6] <= nReg:r3.Q[6]
otanh[7] <= nReg:r3.Q[7]
otanh[8] <= nReg:r3.Q[8]
otanh[9] <= nReg:r3.Q[9]
otanh[10] <= nReg:r3.Q[10]
otanh[11] <= nReg:r3.Q[11]
otanh[12] <= nReg:r3.Q[12]
otanh[13] <= nReg:r3.Q[13]
otanh[14] <= nReg:r3.Q[14]
otanh[15] <= nReg:r3.Q[15]
osigm[0] <= nReg:r4.Q[0]
osigm[1] <= nReg:r4.Q[1]
osigm[2] <= nReg:r4.Q[2]
osigm[3] <= nReg:r4.Q[3]
osigm[4] <= nReg:r4.Q[4]
osigm[5] <= nReg:r4.Q[5]
osigm[6] <= nReg:r4.Q[6]
osigm[7] <= nReg:r4.Q[7]
osigm[8] <= nReg:r4.Q[8]
osigm[9] <= nReg:r4.Q[9]
osigm[10] <= nReg:r4.Q[10]
osigm[11] <= nReg:r4.Q[11]
osigm[12] <= nReg:r4.Q[12]
osigm[13] <= nReg:r4.Q[13]
osigm[14] <= nReg:r4.Q[14]
osigm[15] <= nReg:r4.Q[15]
rdout <= flip_flop_chain:ff1.q[3]
done <= flip_flop_chain:ff1.q[8]


|network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u0|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|nReg:r0
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u1|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|nReg:r1
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|fixed_adder:u2
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|nReg:r2
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0
clock => d_flip_flop:gen_ff:0:ff.clk
clock => d_flip_flop:gen_ff:1:ff.clk
clock => d_flip_flop:gen_ff:2:ff.clk
clock => d_flip_flop:gen_ff:3:ff.clk
reset => d_flip_flop:gen_ff:0:ff.rst
reset => d_flip_flop:gen_ff:1:ff.rst
reset => d_flip_flop:gen_ff:2:ff.rst
reset => d_flip_flop:gen_ff:3:ff.rst
start => d_flip_flop:gen_ff:0:ff.d
q[0] <= d_flip_flop:gen_ff:0:ff.q
q[1] <= d_flip_flop:gen_ff:1:ff.q
q[2] <= d_flip_flop:gen_ff:2:ff.q
q[3] <= d_flip_flop:gen_ff:3:ff.q


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|nReg:r3
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u4
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u4|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|mac_pe:u4|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|nReg:r4
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1
clock => d_flip_flop:gen_ff:0:ff.clk
clock => d_flip_flop:gen_ff:1:ff.clk
clock => d_flip_flop:gen_ff:2:ff.clk
clock => d_flip_flop:gen_ff:3:ff.clk
clock => d_flip_flop:gen_ff:4:ff.clk
clock => d_flip_flop:gen_ff:5:ff.clk
clock => d_flip_flop:gen_ff:6:ff.clk
clock => d_flip_flop:gen_ff:7:ff.clk
clock => d_flip_flop:gen_ff:8:ff.clk
reset => d_flip_flop:gen_ff:0:ff.rst
reset => d_flip_flop:gen_ff:1:ff.rst
reset => d_flip_flop:gen_ff:2:ff.rst
reset => d_flip_flop:gen_ff:3:ff.rst
reset => d_flip_flop:gen_ff:4:ff.rst
reset => d_flip_flop:gen_ff:5:ff.rst
reset => d_flip_flop:gen_ff:6:ff.rst
reset => d_flip_flop:gen_ff:7:ff.rst
reset => d_flip_flop:gen_ff:8:ff.rst
start => d_flip_flop:gen_ff:0:ff.d
q[0] <= d_flip_flop:gen_ff:0:ff.q
q[1] <= d_flip_flop:gen_ff:1:ff.q
q[2] <= d_flip_flop:gen_ff:2:ff.q
q[3] <= d_flip_flop:gen_ff:3:ff.q
q[4] <= d_flip_flop:gen_ff:4:ff.q
q[5] <= d_flip_flop:gen_ff:5:ff.q
q[6] <= d_flip_flop:gen_ff:6:ff.q
q[7] <= d_flip_flop:gen_ff:7:ff.q
q[8] <= d_flip_flop:gen_ff:8:ff.q


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:1:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:2:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:3:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:4:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:5:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:6:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:7:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:8:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|lut:m0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|network|LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component
wren_a => altsyncram_los3:auto_generated.wren_a
rden_a => altsyncram_los3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_los3:auto_generated.data_a[0]
data_a[1] => altsyncram_los3:auto_generated.data_a[1]
data_a[2] => altsyncram_los3:auto_generated.data_a[2]
data_a[3] => altsyncram_los3:auto_generated.data_a[3]
data_a[4] => altsyncram_los3:auto_generated.data_a[4]
data_a[5] => altsyncram_los3:auto_generated.data_a[5]
data_a[6] => altsyncram_los3:auto_generated.data_a[6]
data_a[7] => altsyncram_los3:auto_generated.data_a[7]
data_a[8] => altsyncram_los3:auto_generated.data_a[8]
data_a[9] => altsyncram_los3:auto_generated.data_a[9]
data_a[10] => altsyncram_los3:auto_generated.data_a[10]
data_a[11] => altsyncram_los3:auto_generated.data_a[11]
data_a[12] => altsyncram_los3:auto_generated.data_a[12]
data_a[13] => altsyncram_los3:auto_generated.data_a[13]
data_a[14] => altsyncram_los3:auto_generated.data_a[14]
data_a[15] => altsyncram_los3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_los3:auto_generated.address_a[0]
address_a[1] => altsyncram_los3:auto_generated.address_a[1]
address_a[2] => altsyncram_los3:auto_generated.address_a[2]
address_a[3] => altsyncram_los3:auto_generated.address_a[3]
address_a[4] => altsyncram_los3:auto_generated.address_a[4]
address_a[5] => altsyncram_los3:auto_generated.address_a[5]
address_a[6] => altsyncram_los3:auto_generated.address_a[6]
address_a[7] => altsyncram_los3:auto_generated.address_a[7]
address_a[8] => altsyncram_los3:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_los3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_los3:auto_generated.q_a[0]
q_a[1] <= altsyncram_los3:auto_generated.q_a[1]
q_a[2] <= altsyncram_los3:auto_generated.q_a[2]
q_a[3] <= altsyncram_los3:auto_generated.q_a[3]
q_a[4] <= altsyncram_los3:auto_generated.q_a[4]
q_a[5] <= altsyncram_los3:auto_generated.q_a[5]
q_a[6] <= altsyncram_los3:auto_generated.q_a[6]
q_a[7] <= altsyncram_los3:auto_generated.q_a[7]
q_a[8] <= altsyncram_los3:auto_generated.q_a[8]
q_a[9] <= altsyncram_los3:auto_generated.q_a[9]
q_a[10] <= altsyncram_los3:auto_generated.q_a[10]
q_a[11] <= altsyncram_los3:auto_generated.q_a[11]
q_a[12] <= altsyncram_los3:auto_generated.q_a[12]
q_a[13] <= altsyncram_los3:auto_generated.q_a[13]
q_a[14] <= altsyncram_los3:auto_generated.q_a[14]
q_a[15] <= altsyncram_los3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|network|LSTM_cell:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|network|LSTM_cell:u0|nReg:r2
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|nReg:r3
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|nReg:r4
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|nReg:r5
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|fixed_multiplier:u1
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|nReg:r6
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|nReg:r7
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0
clock => d_flip_flop:gen_ff:0:ff.clk
clock => d_flip_flop:gen_ff:1:ff.clk
clock => d_flip_flop:gen_ff:2:ff.clk
clock => d_flip_flop:gen_ff:3:ff.clk
clock => d_flip_flop:gen_ff:4:ff.clk
clock => d_flip_flop:gen_ff:5:ff.clk
clock => d_flip_flop:gen_ff:6:ff.clk
clock => d_flip_flop:gen_ff:7:ff.clk
clock => d_flip_flop:gen_ff:8:ff.clk
clock => d_flip_flop:gen_ff:9:ff.clk
clock => d_flip_flop:gen_ff:10:ff.clk
clock => d_flip_flop:gen_ff:11:ff.clk
clock => d_flip_flop:gen_ff:12:ff.clk
clock => d_flip_flop:gen_ff:13:ff.clk
clock => d_flip_flop:gen_ff:14:ff.clk
clock => d_flip_flop:gen_ff:15:ff.clk
clock => d_flip_flop:gen_ff:16:ff.clk
clock => d_flip_flop:gen_ff:17:ff.clk
clock => d_flip_flop:gen_ff:18:ff.clk
clock => d_flip_flop:gen_ff:19:ff.clk
clock => d_flip_flop:gen_ff:20:ff.clk
clock => d_flip_flop:gen_ff:21:ff.clk
clock => d_flip_flop:gen_ff:22:ff.clk
reset => d_flip_flop:gen_ff:0:ff.rst
reset => d_flip_flop:gen_ff:1:ff.rst
reset => d_flip_flop:gen_ff:2:ff.rst
reset => d_flip_flop:gen_ff:3:ff.rst
reset => d_flip_flop:gen_ff:4:ff.rst
reset => d_flip_flop:gen_ff:5:ff.rst
reset => d_flip_flop:gen_ff:6:ff.rst
reset => d_flip_flop:gen_ff:7:ff.rst
reset => d_flip_flop:gen_ff:8:ff.rst
reset => d_flip_flop:gen_ff:9:ff.rst
reset => d_flip_flop:gen_ff:10:ff.rst
reset => d_flip_flop:gen_ff:11:ff.rst
reset => d_flip_flop:gen_ff:12:ff.rst
reset => d_flip_flop:gen_ff:13:ff.rst
reset => d_flip_flop:gen_ff:14:ff.rst
reset => d_flip_flop:gen_ff:15:ff.rst
reset => d_flip_flop:gen_ff:16:ff.rst
reset => d_flip_flop:gen_ff:17:ff.rst
reset => d_flip_flop:gen_ff:18:ff.rst
reset => d_flip_flop:gen_ff:19:ff.rst
reset => d_flip_flop:gen_ff:20:ff.rst
reset => d_flip_flop:gen_ff:21:ff.rst
reset => d_flip_flop:gen_ff:22:ff.rst
start => d_flip_flop:gen_ff:0:ff.d
q[0] <= d_flip_flop:gen_ff:0:ff.q
q[1] <= d_flip_flop:gen_ff:1:ff.q
q[2] <= d_flip_flop:gen_ff:2:ff.q
q[3] <= d_flip_flop:gen_ff:3:ff.q
q[4] <= d_flip_flop:gen_ff:4:ff.q
q[5] <= d_flip_flop:gen_ff:5:ff.q
q[6] <= d_flip_flop:gen_ff:6:ff.q
q[7] <= d_flip_flop:gen_ff:7:ff.q
q[8] <= d_flip_flop:gen_ff:8:ff.q
q[9] <= d_flip_flop:gen_ff:9:ff.q
q[10] <= d_flip_flop:gen_ff:10:ff.q
q[11] <= d_flip_flop:gen_ff:11:ff.q
q[12] <= d_flip_flop:gen_ff:12:ff.q
q[13] <= d_flip_flop:gen_ff:13:ff.q
q[14] <= d_flip_flop:gen_ff:14:ff.q
q[15] <= d_flip_flop:gen_ff:15:ff.q
q[16] <= d_flip_flop:gen_ff:16:ff.q
q[17] <= d_flip_flop:gen_ff:17:ff.q
q[18] <= d_flip_flop:gen_ff:18:ff.q
q[19] <= d_flip_flop:gen_ff:19:ff.q
q[20] <= d_flip_flop:gen_ff:20:ff.q
q[21] <= d_flip_flop:gen_ff:21:ff.q
q[22] <= d_flip_flop:gen_ff:22:ff.q


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:10:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:11:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:12:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:13:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:14:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:15:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:16:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:17:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:18:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:19:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:20:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:21:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|LSTM_cell:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:22:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|nReg:r0
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1
clock => mac_pe:u1a.clock
clock => nReg:r1a.clock
clock => mac_pe:u1b.clock
clock => nReg:r1b.clock
clock => mac_pe:u1c.clock
clock => nReg:r1c.clock
clock => mac_pe:u1d.clock
clock => nReg:r1d.clock
clock => mac_pe:u2.clock
clock => nReg:r2.clock
clock => mac_pe:u3.clock
clock => nReg:r3.clock
clock => mac_pe:u4.clock
clock => nReg:r4.clock
clock => mac_pe:u5.clock
clock => nReg:r5.clock
clock => flip_flop_chain:ff0.clock
reset => nReg:r1a.aclr
reset => nReg:r1b.aclr
reset => nReg:r1c.aclr
reset => nReg:r1d.aclr
reset => nReg:r2.aclr
reset => nReg:r3.aclr
reset => nReg:r4.aclr
reset => nReg:r5.aclr
reset => flip_flop_chain:ff0.reset
clear => nReg:r1a.sclr
clear => nReg:r1b.sclr
clear => nReg:r1c.sclr
clear => nReg:r1d.sclr
clear => nReg:r2.sclr
clear => nReg:r3.sclr
clear => nReg:r4.sclr
clear => nReg:r5.sclr
start => flip_flop_chain:ff0.start
input[0] => mac_pe:u1a.in_a[0]
input[0] => mac_pe:u1b.in_a[0]
input[0] => mac_pe:u1c.in_a[0]
input[0] => mac_pe:u1d.in_a[0]
input[1] => mac_pe:u1a.in_a[1]
input[1] => mac_pe:u1b.in_a[1]
input[1] => mac_pe:u1c.in_a[1]
input[1] => mac_pe:u1d.in_a[1]
input[2] => mac_pe:u1a.in_a[2]
input[2] => mac_pe:u1b.in_a[2]
input[2] => mac_pe:u1c.in_a[2]
input[2] => mac_pe:u1d.in_a[2]
input[3] => mac_pe:u1a.in_a[3]
input[3] => mac_pe:u1b.in_a[3]
input[3] => mac_pe:u1c.in_a[3]
input[3] => mac_pe:u1d.in_a[3]
input[4] => mac_pe:u1a.in_a[4]
input[4] => mac_pe:u1b.in_a[4]
input[4] => mac_pe:u1c.in_a[4]
input[4] => mac_pe:u1d.in_a[4]
input[5] => mac_pe:u1a.in_a[5]
input[5] => mac_pe:u1b.in_a[5]
input[5] => mac_pe:u1c.in_a[5]
input[5] => mac_pe:u1d.in_a[5]
input[6] => mac_pe:u1a.in_a[6]
input[6] => mac_pe:u1b.in_a[6]
input[6] => mac_pe:u1c.in_a[6]
input[6] => mac_pe:u1d.in_a[6]
input[7] => mac_pe:u1a.in_a[7]
input[7] => mac_pe:u1b.in_a[7]
input[7] => mac_pe:u1c.in_a[7]
input[7] => mac_pe:u1d.in_a[7]
input[8] => mac_pe:u1a.in_a[8]
input[8] => mac_pe:u1b.in_a[8]
input[8] => mac_pe:u1c.in_a[8]
input[8] => mac_pe:u1d.in_a[8]
input[9] => mac_pe:u1a.in_a[9]
input[9] => mac_pe:u1b.in_a[9]
input[9] => mac_pe:u1c.in_a[9]
input[9] => mac_pe:u1d.in_a[9]
input[10] => mac_pe:u1a.in_a[10]
input[10] => mac_pe:u1b.in_a[10]
input[10] => mac_pe:u1c.in_a[10]
input[10] => mac_pe:u1d.in_a[10]
input[11] => mac_pe:u1a.in_a[11]
input[11] => mac_pe:u1b.in_a[11]
input[11] => mac_pe:u1c.in_a[11]
input[11] => mac_pe:u1d.in_a[11]
input[12] => mac_pe:u1a.in_a[12]
input[12] => mac_pe:u1b.in_a[12]
input[12] => mac_pe:u1c.in_a[12]
input[12] => mac_pe:u1d.in_a[12]
input[13] => mac_pe:u1a.in_a[13]
input[13] => mac_pe:u1b.in_a[13]
input[13] => mac_pe:u1c.in_a[13]
input[13] => mac_pe:u1d.in_a[13]
input[14] => mac_pe:u1a.in_a[14]
input[14] => mac_pe:u1b.in_a[14]
input[14] => mac_pe:u1c.in_a[14]
input[14] => mac_pe:u1d.in_a[14]
input[15] => mac_pe:u1a.in_a[15]
input[15] => mac_pe:u1b.in_a[15]
input[15] => mac_pe:u1c.in_a[15]
input[15] => mac_pe:u1d.in_a[15]
output[0] <= nReg:r5.Q[0]
output[1] <= nReg:r5.Q[1]
output[2] <= nReg:r5.Q[2]
output[3] <= nReg:r5.Q[3]
output[4] <= nReg:r5.Q[4]
output[5] <= nReg:r5.Q[5]
output[6] <= nReg:r5.Q[6]
output[7] <= nReg:r5.Q[7]
output[8] <= nReg:r5.Q[8]
output[9] <= nReg:r5.Q[9]
output[10] <= nReg:r5.Q[10]
output[11] <= nReg:r5.Q[11]
output[12] <= nReg:r5.Q[12]
output[13] <= nReg:r5.Q[13]
output[14] <= nReg:r5.Q[14]
output[15] <= nReg:r5.Q[15]
done <= flip_flop_chain:ff0.q[9]


|network|output_layer:u1|mac_pe:u1a
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|output_layer:u1|mac_pe:u1a|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u1a|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|nReg:r1a
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u1b
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|output_layer:u1|mac_pe:u1b|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u1b|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|nReg:r1b
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u1c
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|output_layer:u1|mac_pe:u1c|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u1c|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|nReg:r1c
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u1d
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|output_layer:u1|mac_pe:u1d|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u1d|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|nReg:r1d
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u2
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|output_layer:u1|mac_pe:u2|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u2|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|nReg:r2
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u3
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|output_layer:u1|mac_pe:u3|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u3|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|nReg:r3
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u4
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|output_layer:u1|mac_pe:u4|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u4|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|nReg:r4
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u5
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|network|output_layer:u1|mac_pe:u5|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN15
in_a[1] => Mult0.IN14
in_a[2] => Mult0.IN13
in_a[3] => Mult0.IN12
in_a[4] => Mult0.IN11
in_a[5] => Mult0.IN10
in_a[6] => Mult0.IN9
in_a[7] => Mult0.IN8
in_a[8] => Mult0.IN7
in_a[9] => Mult0.IN6
in_a[10] => Mult0.IN5
in_a[11] => Mult0.IN4
in_a[12] => Mult0.IN3
in_a[13] => Mult0.IN2
in_a[14] => Mult0.IN1
in_a[15] => Mult0.IN0
in_b[0] => Mult0.IN31
in_b[1] => Mult0.IN30
in_b[2] => Mult0.IN29
in_b[3] => Mult0.IN28
in_b[4] => Mult0.IN27
in_b[5] => Mult0.IN26
in_b[6] => Mult0.IN25
in_b[7] => Mult0.IN24
in_b[8] => Mult0.IN23
in_b[9] => Mult0.IN22
in_b[10] => Mult0.IN21
in_b[11] => Mult0.IN20
in_b[12] => Mult0.IN19
in_b[13] => Mult0.IN18
in_b[14] => Mult0.IN17
in_b[15] => Mult0.IN16
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|mac_pe:u5|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN16
in_a[1] => Add0.IN15
in_a[2] => Add0.IN14
in_a[3] => Add0.IN13
in_a[4] => Add0.IN12
in_a[5] => Add0.IN11
in_a[6] => Add0.IN10
in_a[7] => Add0.IN9
in_a[8] => Add0.IN8
in_a[9] => Add0.IN7
in_a[10] => Add0.IN6
in_a[11] => Add0.IN5
in_a[12] => Add0.IN4
in_a[13] => Add0.IN3
in_a[14] => Add0.IN2
in_a[15] => Add0.IN1
in_b[0] => Add0.IN32
in_b[1] => Add0.IN31
in_b[2] => Add0.IN30
in_b[3] => Add0.IN29
in_b[4] => Add0.IN28
in_b[5] => Add0.IN27
in_b[6] => Add0.IN26
in_b[7] => Add0.IN25
in_b[8] => Add0.IN24
in_b[9] => Add0.IN23
in_b[10] => Add0.IN22
in_b[11] => Add0.IN21
in_b[12] => Add0.IN20
in_b[13] => Add0.IN19
in_b[14] => Add0.IN18
in_b[15] => Add0.IN17
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|nReg:r5
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|flip_flop_chain:ff0
clock => d_flip_flop:gen_ff:0:ff.clk
clock => d_flip_flop:gen_ff:1:ff.clk
clock => d_flip_flop:gen_ff:2:ff.clk
clock => d_flip_flop:gen_ff:3:ff.clk
clock => d_flip_flop:gen_ff:4:ff.clk
clock => d_flip_flop:gen_ff:5:ff.clk
clock => d_flip_flop:gen_ff:6:ff.clk
clock => d_flip_flop:gen_ff:7:ff.clk
clock => d_flip_flop:gen_ff:8:ff.clk
clock => d_flip_flop:gen_ff:9:ff.clk
reset => d_flip_flop:gen_ff:0:ff.rst
reset => d_flip_flop:gen_ff:1:ff.rst
reset => d_flip_flop:gen_ff:2:ff.rst
reset => d_flip_flop:gen_ff:3:ff.rst
reset => d_flip_flop:gen_ff:4:ff.rst
reset => d_flip_flop:gen_ff:5:ff.rst
reset => d_flip_flop:gen_ff:6:ff.rst
reset => d_flip_flop:gen_ff:7:ff.rst
reset => d_flip_flop:gen_ff:8:ff.rst
reset => d_flip_flop:gen_ff:9:ff.rst
start => d_flip_flop:gen_ff:0:ff.d
q[0] <= d_flip_flop:gen_ff:0:ff.q
q[1] <= d_flip_flop:gen_ff:1:ff.q
q[2] <= d_flip_flop:gen_ff:2:ff.q
q[3] <= d_flip_flop:gen_ff:3:ff.q
q[4] <= d_flip_flop:gen_ff:4:ff.q
q[5] <= d_flip_flop:gen_ff:5:ff.q
q[6] <= d_flip_flop:gen_ff:6:ff.q
q[7] <= d_flip_flop:gen_ff:7:ff.q
q[8] <= d_flip_flop:gen_ff:8:ff.q
q[9] <= d_flip_flop:gen_ff:9:ff.q


|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0
clock => d_flip_flop:gen_ff:0:ff.clk
clock => d_flip_flop:gen_ff:1:ff.clk
clock => d_flip_flop:gen_ff:2:ff.clk
clock => d_flip_flop:gen_ff:3:ff.clk
clock => d_flip_flop:gen_ff:4:ff.clk
clock => d_flip_flop:gen_ff:5:ff.clk
clock => d_flip_flop:gen_ff:6:ff.clk
clock => d_flip_flop:gen_ff:7:ff.clk
clock => d_flip_flop:gen_ff:8:ff.clk
clock => d_flip_flop:gen_ff:9:ff.clk
clock => d_flip_flop:gen_ff:10:ff.clk
reset => d_flip_flop:gen_ff:0:ff.rst
reset => d_flip_flop:gen_ff:1:ff.rst
reset => d_flip_flop:gen_ff:2:ff.rst
reset => d_flip_flop:gen_ff:3:ff.rst
reset => d_flip_flop:gen_ff:4:ff.rst
reset => d_flip_flop:gen_ff:5:ff.rst
reset => d_flip_flop:gen_ff:6:ff.rst
reset => d_flip_flop:gen_ff:7:ff.rst
reset => d_flip_flop:gen_ff:8:ff.rst
reset => d_flip_flop:gen_ff:9:ff.rst
reset => d_flip_flop:gen_ff:10:ff.rst
start => d_flip_flop:gen_ff:0:ff.d
q[0] <= d_flip_flop:gen_ff:0:ff.q
q[1] <= d_flip_flop:gen_ff:1:ff.q
q[2] <= d_flip_flop:gen_ff:2:ff.q
q[3] <= d_flip_flop:gen_ff:3:ff.q
q[4] <= d_flip_flop:gen_ff:4:ff.q
q[5] <= d_flip_flop:gen_ff:5:ff.q
q[6] <= d_flip_flop:gen_ff:6:ff.q
q[7] <= d_flip_flop:gen_ff:7:ff.q
q[8] <= d_flip_flop:gen_ff:8:ff.q
q[9] <= d_flip_flop:gen_ff:9:ff.q
q[10] <= d_flip_flop:gen_ff:10:ff.q


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:10:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|network|flip_flop_chain:ff1
clock => d_flip_flop:gen_ff:0:ff.clk
reset => d_flip_flop:gen_ff:0:ff.rst
start => d_flip_flop:gen_ff:0:ff.d
q[0] <= d_flip_flop:gen_ff:0:ff.q


|network|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


