<stg><name>aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_VITIS_LOOP_283_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln283 = store i5 0, i5 %w

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %VITIS_LOOP_285_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_2:0 %w_1 = load i5 %w

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_285_2:1 %icmp_ln283 = icmp_eq  i5 %w_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln283"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_285_2:2 %add_ln283 = add i5 %w_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln283"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_285_2:3 %br_ln283 = br i1 %icmp_ln283, void %VITIS_LOOP_285_2.split, void %loop_ave.exitStub

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_285_2.split:0 %zext_ln283 = zext i5 %w_1

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_285_2.split:1 %specpipeline_ln284 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln284"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_285_2.split:2 %speclooptripcount_ln283 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln283"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_285_2.split:3 %specloopname_ln283 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln283"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_285_2.split:4 %values_addr = getelementptr i64 %values, i64 0, i64 %zext_ln283

]]></Node>
<StgValue><ssdm name="values_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_285_2.split:5 %values_1_addr = getelementptr i64 %values_1, i64 0, i64 %zext_ln283

]]></Node>
<StgValue><ssdm name="values_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
VITIS_LOOP_285_2.split:6 %store_ln286 = store i64 0, i4 %values_addr

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
VITIS_LOOP_285_2.split:7 %store_ln286 = store i64 0, i4 %values_1_addr

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_285_2.split:8 %store_ln283 = store i5 %add_ln283, i5 %w

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_285_2.split:9 %br_ln283 = br void %VITIS_LOOP_285_2

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
loop_ave.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="30" name="values_1" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="values_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="31" name="values" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="values"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="33" from="StgValue_32" to="w" fromId="32" toId="4">
</dataflow>
<dataflow id="35" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="34" toId="5">
</dataflow>
<dataflow id="36" from="values" to="specmemcore_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specmemcore_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specmemcore_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specmemcore_ln0" fromId="41" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="44" from="values_1" to="specmemcore_ln0" fromId="30" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_37" to="specmemcore_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_39" to="specmemcore_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_41" to="specmemcore_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="store_ln283" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="w" to="store_ln283" fromId="4" toId="7">
</dataflow>
<dataflow id="51" from="w" to="w_1" fromId="4" toId="9">
</dataflow>
<dataflow id="52" from="w_1" to="icmp_ln283" fromId="9" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="icmp_ln283" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="w_1" to="add_ln283" fromId="9" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="add_ln283" fromId="56" toId="11">
</dataflow>
<dataflow id="58" from="icmp_ln283" to="br_ln283" fromId="10" toId="12">
</dataflow>
<dataflow id="59" from="w_1" to="zext_ln283" fromId="9" toId="13">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecPipeline" to="specpipeline_ln284" fromId="60" toId="14">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specpipeline_ln284" fromId="62" toId="14">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specpipeline_ln284" fromId="64" toId="14">
</dataflow>
<dataflow id="66" from="StgValue_64" to="specpipeline_ln284" fromId="64" toId="14">
</dataflow>
<dataflow id="67" from="StgValue_64" to="specpipeline_ln284" fromId="64" toId="14">
</dataflow>
<dataflow id="69" from="empty_12" to="specpipeline_ln284" fromId="68" toId="14">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln283" fromId="70" toId="15">
</dataflow>
<dataflow id="73" from="StgValue_72" to="speclooptripcount_ln283" fromId="72" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_72" to="speclooptripcount_ln283" fromId="72" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_72" to="speclooptripcount_ln283" fromId="72" toId="15">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecLoopName" to="specloopname_ln283" fromId="76" toId="16">
</dataflow>
<dataflow id="79" from="empty_33" to="specloopname_ln283" fromId="78" toId="16">
</dataflow>
<dataflow id="80" from="values" to="values_addr" fromId="31" toId="17">
</dataflow>
<dataflow id="82" from="StgValue_81" to="values_addr" fromId="81" toId="17">
</dataflow>
<dataflow id="83" from="zext_ln283" to="values_addr" fromId="13" toId="17">
</dataflow>
<dataflow id="84" from="values_1" to="values_1_addr" fromId="30" toId="18">
</dataflow>
<dataflow id="85" from="StgValue_81" to="values_1_addr" fromId="81" toId="18">
</dataflow>
<dataflow id="86" from="zext_ln283" to="values_1_addr" fromId="13" toId="18">
</dataflow>
<dataflow id="88" from="StgValue_87" to="store_ln286" fromId="87" toId="19">
</dataflow>
<dataflow id="89" from="values_addr" to="store_ln286" fromId="17" toId="19">
</dataflow>
<dataflow id="90" from="StgValue_87" to="store_ln286" fromId="87" toId="20">
</dataflow>
<dataflow id="91" from="values_1_addr" to="store_ln286" fromId="18" toId="20">
</dataflow>
<dataflow id="92" from="add_ln283" to="store_ln283" fromId="11" toId="21">
</dataflow>
<dataflow id="93" from="w" to="store_ln283" fromId="4" toId="21">
</dataflow>
<dataflow id="94" from="icmp_ln283" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
