vendor_name = ModelSim
source_file = 1, C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 1/D_FF.vhd
source_file = 1, C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 1/D_FF.vwf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/tsigb/Documents/LabVHDL/LabVHDL/Componente 1/db/D_FF.cbx.xml
design_name = D_FF
instance = comp, \Q~output\, Q~output, D_FF, 1
instance = comp, \CLOCK~input\, CLOCK~input, D_FF, 1
instance = comp, \D~input\, D~input, D_FF, 1
instance = comp, \Q~reg0\, Q~reg0, D_FF, 1
