<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_myKEYPAD2_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>oIRQ</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oIRQ</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.OIRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.OIRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myKEYPAD2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 12 14:32:50 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5562c975</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5562c975</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myKEYPAD2_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 12 14:32:50 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5562c975</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myKEYPAD2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 12 14:32:50 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a87993cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myKEYPAD2_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 12 14:32:50 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a87993cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 12 14:33:13 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5562c975</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>iROW</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">1</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oCOL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">1</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oIRQ</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/580a/hdl/Keypad.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/580a/hdl/myKEYPAD2_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/580a/hdl/myKEYPAD2_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_myKEYPAD2_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/580a/hdl/Keypad.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/580a/hdl/myKEYPAD2_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/580a/hdl/myKEYPAD2_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_myKEYPAD2_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_myKEYPAD2_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myKEYPAD2_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myKEYPAD2_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myKEYPAD2_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myKEYPAD2_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_myKEYPAD2_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>myKEYPAD2_v1.0</xilinx:displayName>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e8f64f8_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a8dd8d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1122fb2e_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c41ca91_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b0c4cb_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7791db7d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53405361_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b917a45_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660acad4_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3578449b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a736bd6_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7490def9_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3db74f_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ae451f_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a9418b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564c7cd_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2307adbf_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f8d843_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354f88be_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97c1edb_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb3b8a8_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e21248_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ab9e8b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fef8954_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51fca14d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7589ad_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580d1b7b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f906991_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ce32fa_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f59a4ac_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dee55b9_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4b5528_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671304ef_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281d8b5a_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4571c49e_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d0e527_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e152353_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13eb4740_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481b87ec_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f1b789_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593504e7_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dca3a2a_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3ffb54_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea3528d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f795d8_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7325e3e9_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5269894e_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b659b2_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d2d0c3_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9b2145_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b32372_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f8878_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cfe9f_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798f081f_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364619c0_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd09275_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8cbf04_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9e37ea_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a32ab7f_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc4da3f_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3875a6e4_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed40753_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a742945_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecd6a40_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2547d822_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0196_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9fb721_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79dac9e7_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222b8ab2_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efe2c97_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd112c8_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559067c2_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a64d057_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4d6a29_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c59ef9a_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4ab48_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149b43b6_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3af64e_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb3ba49_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcf9dfb_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338e11ac_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a375d9b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f7a90e_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7848412b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393043f4_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1ab6fe_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0a4b4f_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3913d4_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd5a4f7_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36947ea1_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b717dc2_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c15954_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368b4ed0_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a897ba_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7d0e58_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223a845b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f2ce85_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526709ab_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6119de9d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b267546_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e075644_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9e053e_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1434bdf4_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab5b86e_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667c2f6b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c28ccfd_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3981591b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227d8445_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3114bfc_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30169591_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c01a5c8_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2473f0c9_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410c04e2_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65aa876e_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6af6f2_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148f3d1d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57006e79_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d15eb83_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f2a82a_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330ab204_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5b9f31_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a84c5d0_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0508d2_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647f6fd2_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3aa3b8_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357ef810_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22861f5d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16811f94_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134d6b36_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e975b25_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c79da3d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758a1782_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1b38ca_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f46c10_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d5906c_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b653a43_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b170c1b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24691bac_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7e8880_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e9397b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a596112_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523ba609_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a00266_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abf0c08_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fc7157_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28edb54_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4571fb51_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5932f7_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abae206_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22836136_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494f9f71_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2aedb8_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab560cc_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ec7a50_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b9f1b2_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db115c9_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60924540_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f275ea_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8a5f0d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128d84dc_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7464cd_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1657a7a5_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f60542_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3308b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b0945d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b070315_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c86537_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50691dd9_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d08c1d1_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12480428_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7792ce_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13835171_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30502043_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab3b4dd_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79956034_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e742cf_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6447f66_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5503686d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35beea98_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e273bc6_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e39d37b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56491d8d_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4c5de_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100f4f60_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cba856_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189a540c_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10067e30_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a6b883_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718ccdb1_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de64540_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29961e1a_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6106087c_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524596b4_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6685c8_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afc1c98_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d05a58c_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e41b2b2_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67827362_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa059a4_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325087a7_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f6bf50_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284fa02f_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591c3c81_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45748ef8_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7aae07_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a35681_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700721e0_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3323a88a_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6043b34f_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16840cd3_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12795bdc_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c4596c_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fef4e3e_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f8efc8_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758cd704_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e18f46_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4884a6_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2776232b_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d37255_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b09c3c_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a69fd44_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7e6bb9_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f07f9ee_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b58d5dd_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e79740_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2fa24c_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d8d311_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286fa229_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab01111_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd61c02_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1f9b9c_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5450bac7_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5483a1ea_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39dd5c41_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7741f9e0_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c458a_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8192e4_ARCHIVE_LOCATION">e:/01_SoC/ip_repo/myKEYPAD2_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9070c0b4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2bd5689f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="78073035"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e1f2f984"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
