INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_testing_1/sd_testing_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_files/sd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sd_controller
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_files/sd_controller.v:248]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/_Senior/Semester_1/6.111/final_project/digiteyez/sd_files/sd_controller.v:247]
