--  C:\USERS\JEANCARLOS\DROPBOX\...\SQEMAC.vhd
--  VHDL code created by Xilinx's StateCAD 6.1i
--  Sun Dec 07 16:42:47 2014

--  This VHDL code (for use with Synopsys) was generated using: 
--  one-hot state assignment with boolean code format.
--  Minimization is enabled,  implied else is enabled, 
--  and outputs are speed optimized.

LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY ieee;
USE ieee.std_logic_unsigned.all;

LIBRARY synopsys;
USE synopsys.attributes.all;

ENTITY SHELL_SQEMAC IS
	PORT (CLK,RESET,VAR00,VAR01,VAR02,VAR03,VAR04,VAR05,VAR06,VAR07,VAR10,VAR11,
		VAR12,VAR13,VAR14,VAR15,VAR16,VAR17,VAR20,VAR21,VAR22,VAR23,VAR24,VAR25,VAR26
		,VAR27,VAR30,VAR31,VAR32,VAR33,VAR34,VAR35,VAR36,VAR37,VAR40,VAR41,VAR42,
		VAR43,VAR44,VAR45,VAR46,VAR47,VAR50,VAR51,VAR52,VAR53,VAR54,VAR55,VAR56,VAR57
		,VAR60,VAR61,VAR62,VAR63,VAR64,VAR65,VAR66,VAR67,VAR70,VAR71,VAR72,VAR73,
		VAR74,VAR75,VAR76,VAR77: IN std_logic;
		L10,L11,L12,L13,L14,L15,L16,L17,L20,L21,L22,L23,L24,L25,L26,L27,L30,L31,L32
			,L33,L34,L35,L36,L37,L40,L41,L42,L43,L44,L45,L46,L47,L50,L51,L52,L53,L54,L55,
			L56,L57,L60,L61,L62,L63,L64,L65,L66,L67,L70,L71,L72,L73,L74,L75,L76,L77,L80,
			L81,L82,L83,L84,L85,L86,L87 : OUT std_logic);

	SIGNAL NVAR40,NVAR41,NVAR42,NVAR43,NVAR44,NVAR45,NVAR46,NVAR47,NVAR50,NVAR51
		,NVAR52,NVAR53,NVAR54,NVAR55,NVAR56,NVAR57,NVAR60,NVAR61,NVAR62,NVAR63,NVAR64
		,NVAR65,NVAR66,NVAR67,NVAR70,NVAR71,NVAR72,NVAR73,NVAR74,NVAR75,NVAR76,NVAR77
		: std_logic;
END;

ARCHITECTURE BEHAVIOR OF SHELL_SQEMAC IS
	SIGNAL next_L10,next_L11,next_L12,next_L13,next_L14,next_L15,next_L16,
		next_L17,next_L20,next_L21,next_L22,next_L23,next_L24,next_L25,next_L26,
		next_L27,next_L30,next_L31,next_L32,next_L33,next_L34,next_L35,next_L36,
		next_L37,next_L40,next_L41,next_L42,next_L43,next_L44,next_L45,next_L46,
		next_L47,next_L50,next_L51,next_L52,next_L53,next_L54,next_L55,next_L56,
		next_L57,next_L60,next_L61,next_L62,next_L63,next_L64,next_L65,next_L66,
		next_L67,next_L70,next_L71,next_L72,next_L73,next_L74,next_L75,next_L76,
		next_L77,next_L80,next_L81,next_L82,next_L83,next_L84,next_L85,next_L86,
		next_L87 : std_logic;
	SIGNAL L1 : std_logic_vector (7 DOWNTO 0);
	SIGNAL L2 : std_logic_vector (7 DOWNTO 0);
	SIGNAL L3 : std_logic_vector (7 DOWNTO 0);
	SIGNAL L4 : std_logic_vector (7 DOWNTO 0);
	SIGNAL L5 : std_logic_vector (7 DOWNTO 0);
	SIGNAL L6 : std_logic_vector (7 DOWNTO 0);
	SIGNAL L7 : std_logic_vector (7 DOWNTO 0);
	SIGNAL L8 : std_logic_vector (7 DOWNTO 0);
	SIGNAL NVAR4 : std_logic_vector (7 DOWNTO 0);
	SIGNAL NVAR5 : std_logic_vector (7 DOWNTO 0);
	SIGNAL NVAR6 : std_logic_vector (7 DOWNTO 0);
	SIGNAL NVAR7 : std_logic_vector (7 DOWNTO 0);
BEGIN
	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L17 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L17 <= next_L17;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L16 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L16 <= next_L16;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L15 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L15 <= next_L15;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L14 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L14 <= next_L14;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L13 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L13 <= next_L13;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L12 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L12 <= next_L12;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L11 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L11 <= next_L11;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L10 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L10 <= next_L10;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L27 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L27 <= next_L27;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L26 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L26 <= next_L26;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L25 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L25 <= next_L25;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L24 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L24 <= next_L24;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L23 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L23 <= next_L23;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L22 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L22 <= next_L22;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L21 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L21 <= next_L21;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L20 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L20 <= next_L20;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L37 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L37 <= next_L37;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L36 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L36 <= next_L36;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L35 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L35 <= next_L35;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L34 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L34 <= next_L34;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L33 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L33 <= next_L33;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L32 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L32 <= next_L32;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L31 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L31 <= next_L31;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L30 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L30 <= next_L30;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L47 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L47 <= next_L47;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L46 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L46 <= next_L46;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L45 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L45 <= next_L45;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L44 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L44 <= next_L44;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L43 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L43 <= next_L43;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L42 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L42 <= next_L42;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L41 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L41 <= next_L41;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L40 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L40 <= next_L40;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L57 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L57 <= next_L57;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L56 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L56 <= next_L56;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L55 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L55 <= next_L55;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L54 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L54 <= next_L54;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L53 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L53 <= next_L53;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L52 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L52 <= next_L52;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L51 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L51 <= next_L51;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L50 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L50 <= next_L50;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L67 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L67 <= next_L67;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L66 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L66 <= next_L66;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L65 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L65 <= next_L65;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L64 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L64 <= next_L64;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L63 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L63 <= next_L63;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L62 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L62 <= next_L62;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L61 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L61 <= next_L61;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L60 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L60 <= next_L60;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L77 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L77 <= next_L77;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L76 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L76 <= next_L76;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L75 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L75 <= next_L75;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L74 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L74 <= next_L74;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L73 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L73 <= next_L73;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L72 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L72 <= next_L72;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L71 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L71 <= next_L71;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L70 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L70 <= next_L70;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L87 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L87 <= next_L87;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L86 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L86 <= next_L86;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L85 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L85 <= next_L85;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L84 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L84 <= next_L84;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L83 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L83 <= next_L83;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L82 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L82 <= next_L82;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L81 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L81 <= next_L81;
		END IF;
	END PROCESS;

	PROCESS (CLK, RESET)
	BEGIN
		IF (RESET='1') THEN
			L80 <= '0';
		ELSIF CLK='1' AND CLK'event THEN
			L80 <= next_L80;
		END IF;
	END PROCESS;


	PROCESS (VAR00,VAR01,VAR02,VAR03,VAR04,VAR05,VAR06,VAR07,VAR40,VAR41,VAR42,
		VAR43,VAR44,VAR45,VAR46,VAR47,L1)
	BEGIN
		L1 <= ( (( std_logic_vector'(VAR07, VAR06, VAR05, VAR04, VAR03, VAR02, 
			VAR01, VAR00)) +( std_logic_vector'(VAR47, VAR46, VAR45, VAR44, VAR43, VAR42,
			 VAR41, VAR40)) ));
		next_L10 <= L1(0);
		next_L11 <= L1(1);
		next_L12 <= L1(2);
		next_L13 <= L1(3);
		next_L14 <= L1(4);
		next_L15 <= L1(5);
		next_L16 <= L1(6);
		next_L17 <= L1(7);
	END PROCESS;

	PROCESS (NVAR40,NVAR41,NVAR42,NVAR43,NVAR44,NVAR45,NVAR46,NVAR47,VAR00,VAR01
		,VAR02,VAR03,VAR04,VAR05,VAR06,VAR07,L2)
	BEGIN
		L2 <= ( (( std_logic_vector'(VAR07, VAR06, VAR05, VAR04, VAR03, VAR02, 
			VAR01, VAR00)) +( std_logic_vector'(NVAR47, NVAR46, NVAR45, NVAR44, NVAR43, 
			NVAR42, NVAR41, NVAR40)) ));
		next_L20 <= L2(0);
		next_L21 <= L2(1);
		next_L22 <= L2(2);
		next_L23 <= L2(3);
		next_L24 <= L2(4);
		next_L25 <= L2(5);
		next_L26 <= L2(6);
		next_L27 <= L2(7);
	END PROCESS;

	PROCESS (VAR20,VAR21,VAR22,VAR23,VAR24,VAR25,VAR26,VAR27,VAR60,VAR61,VAR62,
		VAR63,VAR64,VAR65,VAR66,VAR67,L3)
	BEGIN
		L3 <= ( (( std_logic_vector'(VAR27, VAR26, VAR25, VAR24, VAR23, VAR22, 
			VAR21, VAR20)) +( std_logic_vector'(VAR67, VAR66, VAR65, VAR64, VAR63, VAR62,
			 VAR61, VAR60)) ));
		next_L30 <= L3(0);
		next_L31 <= L3(1);
		next_L32 <= L3(2);
		next_L33 <= L3(3);
		next_L34 <= L3(4);
		next_L35 <= L3(5);
		next_L36 <= L3(6);
		next_L37 <= L3(7);
	END PROCESS;

	PROCESS (NVAR60,NVAR61,NVAR62,NVAR63,NVAR64,NVAR65,NVAR66,NVAR67,VAR00,VAR01
		,VAR02,VAR03,VAR04,VAR05,VAR06,VAR07,L4)
	BEGIN
		L4 <= ( (( std_logic_vector'(VAR07, VAR06, VAR05, VAR04, VAR03, VAR02, 
			VAR01, VAR00)) +( std_logic_vector'(NVAR67, NVAR66, NVAR65, NVAR64, NVAR63, 
			NVAR62, NVAR61, NVAR60)) ));
		next_L40 <= L4(0);
		next_L41 <= L4(1);
		next_L42 <= L4(2);
		next_L43 <= L4(3);
		next_L44 <= L4(4);
		next_L45 <= L4(5);
		next_L46 <= L4(6);
		next_L47 <= L4(7);
	END PROCESS;

	PROCESS (VAR10,VAR11,VAR12,VAR13,VAR14,VAR15,VAR16,VAR17,VAR50,VAR51,VAR52,
		VAR53,VAR54,VAR55,VAR56,VAR57,L5)
	BEGIN
		L5 <= ( (( std_logic_vector'(VAR17, VAR16, VAR15, VAR14, VAR13, VAR12, 
			VAR11, VAR10)) +( std_logic_vector'(VAR57, VAR56, VAR55, VAR54, VAR53, VAR52,
			 VAR51, VAR50)) ));
		next_L50 <= L5(0);
		next_L51 <= L5(1);
		next_L52 <= L5(2);
		next_L53 <= L5(3);
		next_L54 <= L5(4);
		next_L55 <= L5(5);
		next_L56 <= L5(6);
		next_L57 <= L5(7);
	END PROCESS;

	PROCESS (NVAR50,NVAR51,NVAR52,NVAR53,NVAR54,NVAR55,NVAR56,NVAR57,VAR10,VAR11
		,VAR12,VAR13,VAR14,VAR15,VAR16,VAR17,L6)
	BEGIN
		L6 <= ( (( std_logic_vector'(VAR17, VAR16, VAR15, VAR14, VAR13, VAR12, 
			VAR11, VAR10)) +( std_logic_vector'(NVAR57, NVAR56, NVAR55, NVAR54, NVAR53, 
			NVAR52, NVAR51, NVAR50)) ));
		next_L60 <= L6(0);
		next_L61 <= L6(1);
		next_L62 <= L6(2);
		next_L63 <= L6(3);
		next_L64 <= L6(4);
		next_L65 <= L6(5);
		next_L66 <= L6(6);
		next_L67 <= L6(7);
	END PROCESS;

	PROCESS (VAR30,VAR31,VAR32,VAR33,VAR34,VAR35,VAR36,VAR37,VAR70,VAR71,VAR72,
		VAR73,VAR74,VAR75,VAR76,VAR77,L7)
	BEGIN
		L7 <= ( (( std_logic_vector'(VAR37, VAR36, VAR35, VAR34, VAR33, VAR32, 
			VAR31, VAR30)) +( std_logic_vector'(VAR77, VAR76, VAR75, VAR74, VAR73, VAR72,
			 VAR71, VAR70)) ));
		next_L70 <= L7(0);
		next_L71 <= L7(1);
		next_L72 <= L7(2);
		next_L73 <= L7(3);
		next_L74 <= L7(4);
		next_L75 <= L7(5);
		next_L76 <= L7(6);
		next_L77 <= L7(7);
	END PROCESS;

	PROCESS (NVAR70,NVAR71,NVAR72,NVAR73,NVAR74,NVAR75,NVAR76,NVAR77,VAR30,VAR31
		,VAR32,VAR33,VAR34,VAR35,VAR36,VAR37,L8)
	BEGIN
		L8 <= ( (( std_logic_vector'(VAR37, VAR36, VAR35, VAR34, VAR33, VAR32, 
			VAR31, VAR30)) +( std_logic_vector'(NVAR77, NVAR76, NVAR75, NVAR74, NVAR73, 
			NVAR72, NVAR71, NVAR70)) ));
		next_L80 <= L8(0);
		next_L81 <= L8(1);
		next_L82 <= L8(2);
		next_L83 <= L8(3);
		next_L84 <= L8(4);
		next_L85 <= L8(5);
		next_L86 <= L8(6);
		next_L87 <= L8(7);
	END PROCESS;

	PROCESS (VAR40,VAR41,VAR42,VAR43,VAR44,VAR45,VAR46,VAR47,NVAR4)
	BEGIN
		NVAR4 <= (( NOT std_logic_vector'(VAR47, VAR46, VAR45, VAR44, VAR43, VAR42,
			 VAR41, VAR40)));
		NVAR40 <= NVAR4(0);
		NVAR41 <= NVAR4(1);
		NVAR42 <= NVAR4(2);
		NVAR43 <= NVAR4(3);
		NVAR44 <= NVAR4(4);
		NVAR45 <= NVAR4(5);
		NVAR46 <= NVAR4(6);
		NVAR47 <= NVAR4(7);
	END PROCESS;

	PROCESS (VAR50,VAR51,VAR52,VAR53,VAR54,VAR55,VAR56,VAR57,NVAR5)
	BEGIN
		NVAR5 <= (( NOT std_logic_vector'(VAR57, VAR56, VAR55, VAR54, VAR53, VAR52,
			 VAR51, VAR50)));
		NVAR50 <= NVAR5(0);
		NVAR51 <= NVAR5(1);
		NVAR52 <= NVAR5(2);
		NVAR53 <= NVAR5(3);
		NVAR54 <= NVAR5(4);
		NVAR55 <= NVAR5(5);
		NVAR56 <= NVAR5(6);
		NVAR57 <= NVAR5(7);
	END PROCESS;

	PROCESS (VAR60,VAR61,VAR62,VAR63,VAR64,VAR65,VAR66,VAR67,NVAR6)
	BEGIN
		NVAR6 <= (( NOT std_logic_vector'(VAR67, VAR66, VAR65, VAR64, VAR63, VAR62,
			 VAR61, VAR60)));
		NVAR60 <= NVAR6(0);
		NVAR61 <= NVAR6(1);
		NVAR62 <= NVAR6(2);
		NVAR63 <= NVAR6(3);
		NVAR64 <= NVAR6(4);
		NVAR65 <= NVAR6(5);
		NVAR66 <= NVAR6(6);
		NVAR67 <= NVAR6(7);
	END PROCESS;

	PROCESS (VAR70,VAR71,VAR72,VAR73,VAR74,VAR75,VAR76,VAR77,NVAR7)
	BEGIN
		NVAR7 <= (( NOT std_logic_vector'(VAR77, VAR76, VAR75, VAR74, VAR73, VAR72,
			 VAR71, VAR70)));
		NVAR70 <= NVAR7(0);
		NVAR71 <= NVAR7(1);
		NVAR72 <= NVAR7(2);
		NVAR73 <= NVAR7(3);
		NVAR74 <= NVAR7(4);
		NVAR75 <= NVAR7(5);
		NVAR76 <= NVAR7(6);
		NVAR77 <= NVAR7(7);
	END PROCESS;
END BEHAVIOR;

LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY ieee;
USE ieee.std_logic_unsigned.all;

LIBRARY synopsys;
USE synopsys.attributes.all;

ENTITY SQEMAC IS
	PORT (L1 : OUT std_logic_vector (7 DOWNTO 0);
		L2 : OUT std_logic_vector (7 DOWNTO 0);
		L3 : OUT std_logic_vector (7 DOWNTO 0);
		L4 : OUT std_logic_vector (7 DOWNTO 0);
		L5 : OUT std_logic_vector (7 DOWNTO 0);
		L6 : OUT std_logic_vector (7 DOWNTO 0);
		L7 : OUT std_logic_vector (7 DOWNTO 0);
		L8 : OUT std_logic_vector (7 DOWNTO 0);
		VAR0 : IN std_logic_vector (7 DOWNTO 0);
		VAR1 : IN std_logic_vector (7 DOWNTO 0);
		VAR2 : IN std_logic_vector (7 DOWNTO 0);
		VAR3 : IN std_logic_vector (7 DOWNTO 0);
		VAR4 : IN std_logic_vector (7 DOWNTO 0);
		VAR5 : IN std_logic_vector (7 DOWNTO 0);
		VAR6 : IN std_logic_vector (7 DOWNTO 0);
		VAR7 : IN std_logic_vector (7 DOWNTO 0);
		CLK,RESET: IN std_logic);
END;

ARCHITECTURE BEHAVIOR OF SQEMAC IS
	COMPONENT SHELL_SQEMAC
		PORT (CLK,RESET,VAR00,VAR01,VAR02,VAR03,VAR04,VAR05,VAR06,VAR07,VAR10,VAR11
			,VAR12,VAR13,VAR14,VAR15,VAR16,VAR17,VAR20,VAR21,VAR22,VAR23,VAR24,VAR25,
			VAR26,VAR27,VAR30,VAR31,VAR32,VAR33,VAR34,VAR35,VAR36,VAR37,VAR40,VAR41,VAR42
			,VAR43,VAR44,VAR45,VAR46,VAR47,VAR50,VAR51,VAR52,VAR53,VAR54,VAR55,VAR56,
			VAR57,VAR60,VAR61,VAR62,VAR63,VAR64,VAR65,VAR66,VAR67,VAR70,VAR71,VAR72,VAR73
			,VAR74,VAR75,VAR76,VAR77: IN std_logic;
			L10,L11,L12,L13,L14,L15,L16,L17,L20,L21,L22,L23,L24,L25,L26,L27,L30,L31,
				L32,L33,L34,L35,L36,L37,L40,L41,L42,L43,L44,L45,L46,L47,L50,L51,L52,L53,L54,
				L55,L56,L57,L60,L61,L62,L63,L64,L65,L66,L67,L70,L71,L72,L73,L74,L75,L76,L77,
				L80,L81,L82,L83,L84,L85,L86,L87 : OUT std_logic);
	END COMPONENT;
BEGIN
	SHELL1_SQEMAC : SHELL_SQEMAC PORT MAP (CLK=>CLK,RESET=>RESET,VAR00=>VAR0(0),
		VAR01=>VAR0(1),VAR02=>VAR0(2),VAR03=>VAR0(3),VAR04=>VAR0(4),VAR05=>VAR0(5),
		VAR06=>VAR0(6),VAR07=>VAR0(7),VAR10=>VAR1(0),VAR11=>VAR1(1),VAR12=>VAR1(2),
		VAR13=>VAR1(3),VAR14=>VAR1(4),VAR15=>VAR1(5),VAR16=>VAR1(6),VAR17=>VAR1(7),
		VAR20=>VAR2(0),VAR21=>VAR2(1),VAR22=>VAR2(2),VAR23=>VAR2(3),VAR24=>VAR2(4),
		VAR25=>VAR2(5),VAR26=>VAR2(6),VAR27=>VAR2(7),VAR30=>VAR3(0),VAR31=>VAR3(1),
		VAR32=>VAR3(2),VAR33=>VAR3(3),VAR34=>VAR3(4),VAR35=>VAR3(5),VAR36=>VAR3(6),
		VAR37=>VAR3(7),VAR40=>VAR4(0),VAR41=>VAR4(1),VAR42=>VAR4(2),VAR43=>VAR4(3),
		VAR44=>VAR4(4),VAR45=>VAR4(5),VAR46=>VAR4(6),VAR47=>VAR4(7),VAR50=>VAR5(0),
		VAR51=>VAR5(1),VAR52=>VAR5(2),VAR53=>VAR5(3),VAR54=>VAR5(4),VAR55=>VAR5(5),
		VAR56=>VAR5(6),VAR57=>VAR5(7),VAR60=>VAR6(0),VAR61=>VAR6(1),VAR62=>VAR6(2),
		VAR63=>VAR6(3),VAR64=>VAR6(4),VAR65=>VAR6(5),VAR66=>VAR6(6),VAR67=>VAR6(7),
		VAR70=>VAR7(0),VAR71=>VAR7(1),VAR72=>VAR7(2),VAR73=>VAR7(3),VAR74=>VAR7(4),
		VAR75=>VAR7(5),VAR76=>VAR7(6),VAR77=>VAR7(7),L10=>L1(0),L11=>L1(1),L12=>L1(2)
		,L13=>L1(3),L14=>L1(4),L15=>L1(5),L16=>L1(6),L17=>L1(7),L20=>L2(0),L21=>L2(1)
		,L22=>L2(2),L23=>L2(3),L24=>L2(4),L25=>L2(5),L26=>L2(6),L27=>L2(7),L30=>L3(0)
		,L31=>L3(1),L32=>L3(2),L33=>L3(3),L34=>L3(4),L35=>L3(5),L36=>L3(6),L37=>L3(7)
		,L40=>L4(0),L41=>L4(1),L42=>L4(2),L43=>L4(3),L44=>L4(4),L45=>L4(5),L46=>L4(6)
		,L47=>L4(7),L50=>L5(0),L51=>L5(1),L52=>L5(2),L53=>L5(3),L54=>L5(4),L55=>L5(5)
		,L56=>L5(6),L57=>L5(7),L60=>L6(0),L61=>L6(1),L62=>L6(2),L63=>L6(3),L64=>L6(4)
		,L65=>L6(5),L66=>L6(6),L67=>L6(7),L70=>L7(0),L71=>L7(1),L72=>L7(2),L73=>L7(3)
		,L74=>L7(4),L75=>L7(5),L76=>L7(6),L77=>L7(7),L80=>L8(0),L81=>L8(1),L82=>L8(2)
		,L83=>L8(3),L84=>L8(4),L85=>L8(5),L86=>L8(6),L87=>L8(7));
END BEHAVIOR;
