// Seed: 3096104316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_16, id_17, id_18;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    output wire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    input supply0 id_9,
    output supply1 id_10,
    output tri0 id_11,
    output wor id_12,
    input supply0 id_13,
    input tri id_14,
    output tri id_15,
    input tri0 id_16,
    input uwire id_17,
    output supply0 id_18,
    input uwire id_19,
    input tri1 id_20,
    input wire id_21,
    output tri0 id_22,
    input uwire id_23,
    output tri id_24,
    output supply1 id_25,
    output supply1 id_26,
    input wand id_27,
    output uwire id_28,
    input uwire id_29,
    input wire id_30,
    output wand id_31,
    input tri id_32,
    output uwire id_33,
    output uwire id_34,
    input tri1 id_35,
    input wor id_36,
    output tri0 id_37,
    input uwire id_38,
    input uwire id_39,
    input wire id_40,
    input tri1 id_41,
    input tri1 id_42
    , id_52,
    input supply1 id_43,
    output wor id_44,
    input uwire id_45,
    input tri1 id_46,
    output tri id_47,
    output wor id_48,
    input tri1 id_49,
    input uwire id_50
);
  wire id_53;
  module_0(
      id_53,
      id_53,
      id_52,
      id_53,
      id_52,
      id_53,
      id_53,
      id_52,
      id_53,
      id_53,
      id_53,
      id_53,
      id_52,
      id_53,
      id_53
  );
endmodule
