Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb  8 16:06:35 2023
| Host         : DESKTOP-0UHKSPI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sorter_wrapper_control_sets_placed.rpt
| Design       : sorter_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     1 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              88 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                      |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                         | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | sorter_i/GEN[0].FIRST.CELL_HEAD/read_out[7]_i_1_n_0     | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data[7]_i_1_n_0    | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | sorter_i/GEN[0].FIRST.CELL_HEAD/write_out[7]_i_1_n_0    | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | sorter_i/GEN[0].FIRST.CELL_HEAD/E[0]                    | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__0_n_0 | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | sorter_i/GEN[1].MIDDLE.CELL_MID/push_out_reg_0[0]       | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | sorter_i/GEN[1].MIDDLE.CELL_MID/E[0]                    | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | sorter_i/GEN[1].MIDDLE.CELL_MID/write_out[7]_i_1__0_n_0 | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | sorter_i/GEN[2].MIDDLE.CELL_MID/E[0]                    | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | sorter_i/GEN[2].MIDDLE.CELL_MID/write_out[7]_i_1__1_n_0 | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | sorter_i/GEN[2].MIDDLE.CELL_MID/push_out_reg_0[0]       | sorter_i/GEN[2].MIDDLE.CELL_MID/reset |                1 |              8 |         8.00 |
+----------------+---------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


