==39122== Cachegrind, a cache and branch-prediction profiler
==39122== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39122== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39122== Command: ./sift .
==39122== 
--39122-- warning: L3 cache found, using its data for the LL simulation.
--39122-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39122-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39122== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39122== (see section Limitations in user manual)
==39122== NOTE: further instances of this message will not be shown
==39122== 
==39122== I   refs:      3,167,698,658
==39122== I1  misses:           13,335
==39122== LLi misses:            2,558
==39122== I1  miss rate:          0.00%
==39122== LLi miss rate:          0.00%
==39122== 
==39122== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39122== D1  misses:      103,946,408  ( 91,578,274 rd   +  12,368,134 wr)
==39122== LLd misses:        3,552,740  (  1,782,527 rd   +   1,770,213 wr)
==39122== D1  miss rate:          10.7% (       13.5%     +         4.2%  )
==39122== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39122== 
==39122== LL refs:         103,959,743  ( 91,591,609 rd   +  12,368,134 wr)
==39122== LL misses:         3,555,298  (  1,785,085 rd   +   1,770,213 wr)
==39122== LL miss rate:            0.1% (        0.0%     +         0.6%  )
