

================================================================
== Vitis HLS Report for 'crypto_kem_enc_1_Pipeline_VITIS_LOOP_56_1'
================================================================
* Date:           Tue May 20 14:38:38 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       27|       27|  0.270 us|  0.270 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |       25|       25|         3|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      20|    103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_9_2_8_1_1_U3328  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|   0|  0|  20|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln56_4_fu_177_p2       |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_fu_171_p2        |      icmp|   0|  0|  13|           5|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_fu_238_p2         |       xor|   0|  0|   8|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  38|          20|          17|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |i_256_fu_74              |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_256_fu_74                       |  5|   0|    5|          0|
    |trunc_ln56_reg_266                |  2|   0|    2|          0|
    |xor_ln56_reg_296                  |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 20|   0|   20|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   32|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|    8|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   32|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|    8|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|   11|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                                      gmem0|       pointer|
|ct                      |   in|   32|     ap_none|                                         ct|        scalar|
|add_ln56                |   in|   32|     ap_none|                                   add_ln56|        scalar|
|temp_address0           |  out|    7|   ap_memory|                                       temp|         array|
|temp_ce0                |  out|    1|   ap_memory|                                       temp|         array|
|temp_q0                 |   in|    8|   ap_memory|                                       temp|         array|
|temp_1_address0         |  out|    7|   ap_memory|                                     temp_1|         array|
|temp_1_ce0              |  out|    1|   ap_memory|                                     temp_1|         array|
|temp_1_q0               |   in|    8|   ap_memory|                                     temp_1|         array|
|temp_2_address0         |  out|    7|   ap_memory|                                     temp_2|         array|
|temp_2_ce0              |  out|    1|   ap_memory|                                     temp_2|         array|
|temp_2_q0               |   in|    8|   ap_memory|                                     temp_2|         array|
|temp_3_address0         |  out|    7|   ap_memory|                                     temp_3|         array|
|temp_3_ce0              |  out|    1|   ap_memory|                                     temp_3|         array|
|temp_3_q0               |   in|    8|   ap_memory|                                     temp_3|         array|
|h_address0              |  out|    5|   ap_memory|                                          h|         array|
|h_ce0                   |  out|    1|   ap_memory|                                          h|         array|
|h_q0                    |   in|    8|   ap_memory|                                          h|         array|
+------------------------+-----+-----+------------+-------------------------------------------+--------------+

