
*** Running vivado
    with args -log design_1_terminal_vga_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_terminal_vga_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_terminal_vga_0_0.tcl -notrace
Command: synth_design -top design_1_terminal_vga_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_terminal_vga_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5396
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_terminal_vga_0_0' [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_terminal_vga_0_0/synth/design_1_terminal_vga_0_0.vhd:71]
INFO: [Synth 8-3491] module 'terminal_vga' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/terminal_vga.vhd:14' bound to instance 'U0' of component 'terminal_vga' [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_terminal_vga_0_0/synth/design_1_terminal_vga_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'terminal_vga' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/terminal_vga.vhd:28]
INFO: [Synth 8-3491] module 'char_mem' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/char_mem.vhd:13' bound to instance 'char_mem_0' of component 'char_mem' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/terminal_vga.vhd:271]
INFO: [Synth 8-638] synthesizing module 'char_mem' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/char_mem.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'char_mem' (1#1) [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/char_mem.vhd:24]
INFO: [Synth 8-3491] module 'font_rom' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/font_rom.vhd:12' bound to instance 'font_rom_0' of component 'font_rom' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/terminal_vga.vhd:282]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/font_rom.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (2#1) [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/font_rom.vhd:20]
	Parameter RATIO bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'freq_divider' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/freq_divider.vhd:25' bound to instance 'freq_div0' of component 'freq_divider' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/terminal_vga.vhd:289]
INFO: [Synth 8-638] synthesizing module 'freq_divider' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/freq_divider.vhd:32]
	Parameter RATIO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'freq_divider' (3#1) [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/freq_divider.vhd:32]
INFO: [Synth 8-638] synthesizing module 'mux8x1' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/mux.vhd:68]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux8x1' (4#1) [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/mux.vhd:68]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/delay.vhd:35' bound to instance 'pixel_dly' of component 'delay' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/terminal_vga.vhd:310]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/delay.vhd:49]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (5#1) [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/delay.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'terminal_vga' (6#1) [C:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/imports/files_sd_cpu_vga/terminal_vga.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'design_1_terminal_vga_0_0' (7#1) [c:/Users/assis/cpu_cristiano/cpu_cristiano.srcs/sources_1/bd/design_1/ip/design_1_terminal_vga_0_0/synth/design_1_terminal_vga_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM U0/char_mem_0/char_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U0/char_mem_0/char_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U0/char_mem_0/char_ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------------+----------------------------+---------------+----------------+
|Module Name               | RTL Object                 | Depth x Width | Implemented As | 
+--------------------------+----------------------------+---------------+----------------+
|design_1_terminal_vga_0_0 | U0/font_rom_0/addr_reg_reg | 2048x8        | Block RAM      | 
+--------------------------+----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_terminal_vga_0_0 | U0/char_mem_0/char_ram_reg | 4 K x 7(READ_FIRST)    | W |   | 4 K x 7(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_terminal_vga_0_0 | U0/char_mem_0/char_ram_reg | 4 K x 7(READ_FIRST)    | W |   | 4 K x 7(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/char_mem_0/char_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/font_rom_0/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    10|
|3     |LUT2     |    50|
|4     |LUT4     |     1|
|5     |LUT5     |     2|
|6     |LUT6     |     5|
|7     |RAMB18E1 |     1|
|8     |RAMB36E1 |     1|
|9     |FDCE     |     2|
|10    |FDRE     |    35|
+------+---------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   123|
|2     |  U0           |terminal_vga |   123|
|3     |    char_mem_0 |char_mem     |     1|
|4     |    font_rom_0 |font_rom     |     4|
|5     |    freq_div0  |freq_divider |     4|
|6     |    pixel_dly  |delay        |     6|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1015.961 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1015.961 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1015.961 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1015.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1015.961 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/design_1_terminal_vga_0_0_synth_1/design_1_terminal_vga_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1284.566 ; gain = 268.605
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/assis/cpu_cristiano/cpu_cristiano.runs/design_1_terminal_vga_0_0_synth_1/design_1_terminal_vga_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_terminal_vga_0_0_utilization_synth.rpt -pb design_1_terminal_vga_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  6 15:09:08 2022...
