Name,Type,Page,Page Number,Schematic,PartPin,LocationX,LocationY,Zone,IREF
"EX_RD","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.24,R151.2,U20.1,U8.3","1260","1160","2A","[2,3]"
"EX_RD","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.24,R151.2,U20.1,U8.3","1760","620","1C","[2,3]"
"EX_RD","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.24,R151.2,U20.1,U8.3","1360","640","2C","[2,3]"
"EX_RD","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.24,R151.2,U20.1,U8.3","1330","260","2D","[2,3]"
"EX_RD","OffPage","P02_FPGA","2","SCHEMATIC1","R18.2","2060","650","1C","[3]"
"EX_WR","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.25,R152.2,U19.3,U8.5","1760","630","1C","[2,3]"
"EX_WR","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.25,R152.2,U19.3,U8.5","990","1180","3A","[2,3]"
"EX_WR","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.25,R152.2,U19.3,U8.5","1360","650","2C","[2,3]"
"EX_WR","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.25,R152.2,U19.3,U8.5","1060","270","3D","[2,3]"
"EX_WR","OffPage","P02_FPGA","2","SCHEMATIC1","R19.2","2060","660","1C","[3]"
"EX_ADD0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.26,R153.2,U20.3,U8.6","1360","660","2C","[2,3]"
"EX_ADD0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.26,R153.2,U20.3,U8.6","1260","1180","2A","[2,3]"
"EX_ADD0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.26,R153.2,U20.3,U8.6","1760","640","1C","[2,3]"
"EX_ADD0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.26,R153.2,U20.3,U8.6","1330","270","2D","[2,3]"
"EX_ADD0","OffPage","P02_FPGA","2","SCHEMATIC1","R20.2","2060","670","1C","[3]"
"EX_ADD1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.27,R154.2,U19.4,U8.8","990","1200","3A","[2,3]"
"EX_ADD1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.27,R154.2,U19.4,U8.8","1060","280","3D","[2,3]"
"EX_ADD1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.27,R154.2,U19.4,U8.8","1360","670","2C","[2,3]"
"EX_ADD1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.27,R154.2,U19.4,U8.8","1760","650","1C","[2,3]"
"EX_ADD1","OffPage","P02_FPGA","2","SCHEMATIC1","R22.2","2060","680","1C","[3]"
"EX_ADD2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.28,R155.2,U20.4,U8.9","1330","280","2D","[2,3]"
"EX_ADD2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.28,R155.2,U20.4,U8.9","1260","1200","2A","[2,3]"
"EX_ADD2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.28,R155.2,U20.4,U8.9","1360","680","2C","[2,3]"
"EX_ADD2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.28,R155.2,U20.4,U8.9","1760","660","1C","[2,3]"
"EX_ADD2","OffPage","P02_FPGA","2","SCHEMATIC1","R24.2","2060","690","1C","[3]"
"EX_ADD3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.29,R156.2,U19.5,U8.11","1360","690","2C","[2,3]"
"EX_ADD3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.29,R156.2,U19.5,U8.11","990","1220","3A","[2,3]"
"EX_ADD3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.29,R156.2,U19.5,U8.11","1760","670","1C","[2,3]"
"EX_ADD3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.29,R156.2,U19.5,U8.11","1060","290","3D","[2,3]"
"EX_ADD3","OffPage","P02_FPGA","2","SCHEMATIC1","R26.2","2060","700","1C","[3]"
"EX_ADD4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.30,R157.2,U20.5,U8.12","1260","1220","2A","[2,3]"
"EX_ADD4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.30,R157.2,U20.5,U8.12","1330","290","2D","[2,3]"
"EX_ADD4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.30,R157.2,U20.5,U8.12","1760","680","1C","[2,3]"
"EX_ADD4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.30,R157.2,U20.5,U8.12","1360","700","2C","[2,3]"
"EX_ADD4","OffPage","P02_FPGA","2","SCHEMATIC1","R28.2","2060","710","1C","[3]"
"EX_ADD5","OffPage","P03_EXT_CON","3","SCHEMATIC1","D19.1,J4.31,R158.2,U8.13","1760","690","1C","[2,3]"
"EX_ADD5","OffPage","P03_EXT_CON","3","SCHEMATIC1","D19.1,J4.31,R158.2,U8.13","990","1280","3A","[2,3]"
"EX_ADD5","OffPage","P03_EXT_CON","3","SCHEMATIC1","D19.1,J4.31,R158.2,U8.13","1360","710","2C","[2,3]"
"EX_ADD5","OffPage","P03_EXT_CON","3","SCHEMATIC1","D19.1,J4.31,R158.2,U8.13","1060","300","3D","[2,3]"
"EX_ADD5","OffPage","P02_FPGA","2","SCHEMATIC1","R30.2","2060","720","1C","[3]"
"Vin1+","OffPage","P05_Amplifier","5","SCHEMATIC1","R210.2","1120","1290","4C","[6]"
"Vin1+","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.5","500","420","4C","[5]"
"Iin1+","OffPage","P05_Amplifier","5","SCHEMATIC1","R213.1","1120","1370","4C","[6]"
"Iin1+","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.7","500","430","4C","[5]"
"V/Iin1-","OffPage","P05_Amplifier","5","SCHEMATIC1","R213.2,R241.2","1120","1440","4C","[6]"
"V/Iin1-","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.6","820","420","3C","[5]"
"AIN1","OffPage","P04_ADC","4","SCHEMATIC1","U27.10","590","850","4B","[5]"
"AIN1","OffPage","P05_Amplifier","5","SCHEMATIC1","D?.3,R236.1","2740","1370","2C","[4]"
"Iin3+","OffPage","P05_Amplifier","5","SCHEMATIC1","R221.1","1120","2650","4A","[6]"
"Iin3+","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.15","500","470","4C","[5]"
"Iin0+","OffPage","P05_Amplifier","5","SCHEMATIC1","R209.1","1120","730","4D","[6]"
"Iin0+","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.3","500","410","4C","[5]"
"V/Iin0-","OffPage","P05_Amplifier","5","SCHEMATIC1","R209.2,R231.2","1120","800","4C","[6]"
"V/Iin0-","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.2","820","400","3C","[5]"
"Vin0+","OffPage","P05_Amplifier","5","SCHEMATIC1","R206.2","1120","650","4D","[6]"
"Vin0+","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.1","500","400","4C","[5]"
"RESET IN","OffPage","P02_FPGA","2","SCHEMATIC1","R159.1,RST1.1,SW1.2,TP2.1,TP3.1","1050","260","3D","[2]"
"RESET IN","OffPage","P02_FPGA","2","SCHEMATIC1","R159.1,RST1.1,SW1.2,TP2.1,TP3.1","400","1030","5B","[2]"
"RESET IN","OffPage","P02_FPGA","2","SCHEMATIC1","R159.1,RST1.1,SW1.2,TP2.1,TP3.1","1030","160","3D","[2]"
"F_EX_ADD1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.27,R154.1,U17.4,U8.41","370","270","5D","[2,3]"
"F_EX_ADD1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.27,R154.1,U17.4,U8.41","290","1200","5A","[2,3]"
"F_EX_ADD1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.27,R154.1,U17.4,U8.41","990","670","3C","[2,3]"
"F_EX_ADD1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.27,R154.1,U17.4,U8.41","1630","650","1C","[2,3]"
"F_EX_ADD1","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.67","1500","660","2C","[3]"
"F_EX_DATA1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.8,R127.1,U10.1,U7.46","300","640","5C","[2,3]"
"F_EX_DATA1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.8,R127.1,U10.1,U7.46","1630","450","1C","[2,3]"
"F_EX_DATA1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.8,R127.1,U10.1,U7.46","640","170","4D","[2,3]"
"F_EX_DATA1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.8,R127.1,U10.1,U7.46","560","910","4B","[2,3]"
"F_EX_DATA1","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.34","1295","570","3C","[3]"
"EX_DATA0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.7,R126.2,U11.1,U7.2","670","630","4C","[2,3]"
"EX_DATA0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.7,R126.2,U11.1,U7.2","1760","440","1C","[2,3]"
"EX_DATA0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.7,R126.2,U11.1,U7.2","990","910","3B","[2,3]"
"EX_DATA0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.7,R126.2,U11.1,U7.2","1060","180","3D","[2,3]"
"EX_DATA0","OffPage","P02_FPGA","2","SCHEMATIC1","R21.2","1500","680","2C","[3]"
"F_EX_DATA13","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.20,R144.1,U14.4,U7.29","300","760","5B","[2,3]"
"F_EX_DATA13","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.20,R144.1,U14.4,U7.29","560","1070","4B","[2,3]"
"F_EX_DATA13","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.20,R144.1,U14.4,U7.29","640","230","4D","[2,3]"
"F_EX_DATA13","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.20,R144.1,U14.4,U7.29","1630","570","1C","[2,3]"
"F_EX_DATA13","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.58","1500","630","2C","[3]"
"F_EX_RD","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.24,R151.1,U18.1,U8.46","1630","620","1C","[2,3]"
"F_EX_RD","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.24,R151.1,U18.1,U8.46","560","1160","4A","[2,3]"
"F_EX_RD","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.24,R151.1,U18.1,U8.46","640","250","4D","[2,3]"
"F_EX_RD","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.24,R151.1,U18.1,U8.46","990","640","3C","[2,3]"
"F_EX_RD","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.51","1295","700","3C","[3]"
"EX_DATA1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.8,R127.2,U12.1,U7.3","670","640","4C","[2,3]"
"EX_DATA1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.8,R127.2,U12.1,U7.3","1760","450","1C","[2,3]"
"EX_DATA1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.8,R127.2,U12.1,U7.3","1330","180","2D","[2,3]"
"EX_DATA1","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.8,R127.2,U12.1,U7.3","1260","910","2B","[2,3]"
"EX_DATA1","OffPage","P02_FPGA","2","SCHEMATIC1","R23.2","1500","690","2C","[3]"
"F_EX_DATA8","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.15,R135.1,U13.1,U7.36","1630","520","1C","[2,3]"
"F_EX_DATA8","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.15,R135.1,U13.1,U7.36","290","1030","5B","[2,3]"
"F_EX_DATA8","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.15,R135.1,U13.1,U7.36","300","710","5C","[2,3]"
"F_EX_DATA8","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.15,R135.1,U13.1,U7.36","370","210","5D","[2,3]"
"F_EX_DATA8","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.48","1295","670","3C","[3]"
"F_EX_DATA6","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.13,R132.1,U7.38,U9.5","1630","500","1C","[2,3]"
"F_EX_DATA6","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.13,R132.1,U7.38,U9.5","300","690","5C","[2,3]"
"F_EX_DATA6","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.13,R132.1,U7.38,U9.5","370","200","5D","[2,3]"
"F_EX_DATA6","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.13,R132.1,U7.38,U9.5","290","970","5B","[2,3]"
"F_EX_DATA6","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.40","1295","630","3C","[3]"
"EX_DATA2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.9,R128.2,U11.3,U7.5","990","930","3B","[2,3]"
"EX_DATA2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.9,R128.2,U11.3,U7.5","670","650","4C","[2,3]"
"EX_DATA2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.9,R128.2,U11.3,U7.5","1760","460","1C","[2,3]"
"EX_DATA2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.9,R128.2,U11.3,U7.5","1060","190","3D","[2,3]"
"EX_DATA2","OffPage","P02_FPGA","2","SCHEMATIC1","R25.2","1500","700","2C","[3]"
"F_EX_DATA15","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.22,R149.1,U14.5,U7.26","560","1090","4B","[2,3]"
"F_EX_DATA15","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.22,R149.1,U14.5,U7.26","1630","590","1C","[2,3]"
"F_EX_DATA15","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.22,R149.1,U14.5,U7.26","640","240","4D","[2,3]"
"F_EX_DATA15","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.22,R149.1,U14.5,U7.26","300","780","5B","[2,3]"
"F_EX_DATA15","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.50","1295","690","3C","[3]"
"AIN0","OffPage","P04_ADC","4","SCHEMATIC1","U27.11","590","830","4B","[5]"
"AIN0","OffPage","P05_Amplifier","5","SCHEMATIC1","D?.3,R226.1","2740","730","2D","[4]"
"F_EX_ADD0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.26,R153.1,U18.3,U8.43","1630","640","1C","[2,3]"
"F_EX_ADD0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.26,R153.1,U18.3,U8.43","990","660","3C","[2,3]"
"F_EX_ADD0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.26,R153.1,U18.3,U8.43","640","260","4D","[2,3]"
"F_EX_ADD0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.26,R153.1,U18.3,U8.43","560","1180","4A","[2,3]"
"F_EX_ADD0","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.54","1500","590","2C","[3]"
"EX_DATA3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.10,R129.2,U12.3,U7.6","1260","930","2B","[2,3]"
"EX_DATA3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.10,R129.2,U12.3,U7.6","670","660","4C","[2,3]"
"EX_DATA3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.10,R129.2,U12.3,U7.6","1330","190","2D","[2,3]"
"EX_DATA3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.10,R129.2,U12.3,U7.6","1760","470","1C","[2,3]"
"EX_DATA3","OffPage","P02_FPGA","2","SCHEMATIC1","R27.2","1500","710","2C","[3]"
"AIN2","OffPage","P04_ADC","4","SCHEMATIC1","U27.7","590","870","4B","[5]"
"AIN2","OffPage","P05_Amplifier","5","SCHEMATIC1","D?.3,R246.1","2740","2010","2B","[4]"
"F_EX_DATA12","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.19,R143.1,U13.4,U7.30","300","750","5B","[2,3]"
"F_EX_DATA12","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.19,R143.1,U13.4,U7.30","290","1070","5B","[2,3]"
"F_EX_DATA12","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.19,R143.1,U13.4,U7.30","1630","560","1C","[2,3]"
"F_EX_DATA12","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.19,R143.1,U13.4,U7.30","370","230","5D","[2,3]"
"F_EX_DATA12","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.52","1500","570","2C","[3]"
"AIN3","OffPage","P04_ADC","4","SCHEMATIC1","U27.6","590","890","4B","[5]"
"AIN3","OffPage","P05_Amplifier","5","SCHEMATIC1","D?.3,R256.1","2740","2650","2A","[4]"
"EX_DATA4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.11,R130.2,U11.4,U7.8","1760","480","1C","[2,3]"
"EX_DATA4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.11,R130.2,U11.4,U7.8","670","670","4C","[2,3]"
"EX_DATA4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.11,R130.2,U11.4,U7.8","1060","200","3D","[2,3]"
"EX_DATA4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.11,R130.2,U11.4,U7.8","990","950","3B","[2,3]"
"EX_DATA4","OffPage","P02_FPGA","2","SCHEMATIC1","R29.2","1500","720","2C","[3]"
"EX_DATA5","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.12,R131.2,U12.4,U7.9","1260","950","2B","[2,3]"
"EX_DATA5","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.12,R131.2,U12.4,U7.9","1330","200","2D","[2,3]"
"EX_DATA5","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.12,R131.2,U12.4,U7.9","1760","490","1C","[2,3]"
"EX_DATA5","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.12,R131.2,U12.4,U7.9","670","680","4C","[2,3]"
"EX_DATA5","OffPage","P02_FPGA","2","SCHEMATIC1","R31.2","1500","730","2C","[3]"
"F_EX_ADD4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.30,R157.1,U18.5,U8.37","560","1220","4A","[2,3]"
"F_EX_ADD4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.30,R157.1,U18.5,U8.37","640","280","4D","[2,3]"
"F_EX_ADD4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.30,R157.1,U18.5,U8.37","990","700","3C","[2,3]"
"F_EX_ADD4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.30,R157.1,U18.5,U8.37","1630","680","1C","[2,3]"
"F_EX_ADD4","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.55","1500","600","2C","[3]"
"F_EX_ADD3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.29,R156.1,U17.5,U8.38","370","280","5D","[2,3]"
"F_EX_ADD3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.29,R156.1,U17.5,U8.38","1630","670","1C","[2,3]"
"F_EX_ADD3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.29,R156.1,U17.5,U8.38","990","690","3C","[2,3]"
"F_EX_ADD3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.29,R156.1,U17.5,U8.38","290","1220","5A","[2,3]"
"F_EX_ADD3","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.61","1500","640","2C","[3]"
"EX_DATA6","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.13,R132.2,U11.5,U7.11","990","970","3B","[2,3]"
"EX_DATA6","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.13,R132.2,U11.5,U7.11","670","690","4C","[2,3]"
"EX_DATA6","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.13,R132.2,U11.5,U7.11","1060","210","3D","[2,3]"
"EX_DATA6","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.13,R132.2,U11.5,U7.11","1760","500","1C","[2,3]"
"EX_DATA6","OffPage","P02_FPGA","2","SCHEMATIC1","R32.2","1500","740","2C","[3]"
"F_EX_DATA4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.11,R130.1,U7.41,U9.4","300","670","5C","[2,3]"
"F_EX_DATA4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.11,R130.1,U7.41,U9.4","1630","480","1C","[2,3]"
"F_EX_DATA4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.11,R130.1,U7.41,U9.4","290","950","5B","[2,3]"
"F_EX_DATA4","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.11,R130.1,U7.41,U9.4","370","190","5D","[2,3]"
"F_EX_DATA4","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.41","1295","640","3C","[3]"
"F_EX_WR","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.25,R152.1,U17.3,U8.44","1630","630","1C","[2,3]"
"F_EX_WR","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.25,R152.1,U17.3,U8.44","370","260","5D","[2,3]"
"F_EX_WR","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.25,R152.1,U17.3,U8.44","990","650","3C","[2,3]"
"F_EX_WR","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.25,R152.1,U17.3,U8.44","290","1180","5A","[2,3]"
"F_EX_WR","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.57","1500","620","2C","[3]"
"EX_DATA7","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.14,R133.2,U12.5,U7.12","1260","970","2B","[2,3]"
"EX_DATA7","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.14,R133.2,U12.5,U7.12","670","700","4C","[2,3]"
"EX_DATA7","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.14,R133.2,U12.5,U7.12","1760","510","1C","[2,3]"
"EX_DATA7","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.14,R133.2,U12.5,U7.12","1330","210","2D","[2,3]"
"EX_DATA7","OffPage","P02_FPGA","2","SCHEMATIC1","R33.2","1500","750","2C","[3]"
"F_EX_DATA14","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.21,R146.1,U13.5,U7.27","290","1090","5B","[2,3]"
"F_EX_DATA14","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.21,R146.1,U13.5,U7.27","300","770","5B","[2,3]"
"F_EX_DATA14","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.21,R146.1,U13.5,U7.27","370","240","5D","[2,3]"
"F_EX_DATA14","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.21,R146.1,U13.5,U7.27","1630","580","1C","[2,3]"
"F_EX_DATA14","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.56","1500","610","2C","[3]"
"F_EX_DATA11","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.18,R142.1,U14.3,U7.32","300","740","5B","[2,3]"
"F_EX_DATA11","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.18,R142.1,U14.3,U7.32","1630","550","1C","[2,3]"
"F_EX_DATA11","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.18,R142.1,U14.3,U7.32","640","220","4D","[2,3]"
"F_EX_DATA11","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.18,R142.1,U14.3,U7.32","560","1050","4B","[2,3]"
"F_EX_DATA11","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.47","1295","660","3C","[3]"
"EX_DATA8","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.15,R135.2,U15.1,U7.13","670","710","4C","[2,3]"
"EX_DATA8","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.15,R135.2,U15.1,U7.13","990","1030","3B","[2,3]"
"EX_DATA8","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.15,R135.2,U15.1,U7.13","1760","520","1C","[2,3]"
"EX_DATA8","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.15,R135.2,U15.1,U7.13","1060","220","3D","[2,3]"
"EX_DATA8","OffPage","P02_FPGA","2","SCHEMATIC1","R34.2","1500","760","2C","[3]"
"F_EX_DATA3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.10,R129.1,U10.3,U7.43","560","930","4B","[2,3]"
"F_EX_DATA3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.10,R129.1,U10.3,U7.43","640","180","4D","[2,3]"
"F_EX_DATA3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.10,R129.1,U10.3,U7.43","300","660","5C","[2,3]"
"F_EX_DATA3","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.10,R129.1,U10.3,U7.43","1630","470","1C","[2,3]"
"F_EX_DATA3","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.35","1295","580","3C","[3]"
"F_EX_CS","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.23,R150.1,U17.1,U8.47","990","630","3C","[2,3]"
"F_EX_CS","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.23,R150.1,U17.1,U8.47","370","250","5D","[2,3]"
"F_EX_CS","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.23,R150.1,U17.1,U8.47","290","1160","5A","[2,3]"
"F_EX_CS","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.23,R150.1,U17.1,U8.47","1630","610","1C","[2,3]"
"F_EX_CS","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.53","1500","580","2C","[3]"
"F_EX_DATA7","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.14,R133.1,U10.5,U7.37","300","700","5C","[2,3]"
"F_EX_DATA7","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.14,R133.1,U10.5,U7.37","1630","510","1C","[2,3]"
"F_EX_DATA7","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.14,R133.1,U10.5,U7.37","560","970","4B","[2,3]"
"F_EX_DATA7","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.14,R133.1,U10.5,U7.37","640","200","4D","[2,3]"
"F_EX_DATA7","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.38","1295","610","3C","[3]"
"EX_DATA9","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.16,R136.2,U16.1,U7.14","1330","220","2D","[2,3]"
"EX_DATA9","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.16,R136.2,U16.1,U7.14","1260","1030","2B","[2,3]"
"EX_DATA9","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.16,R136.2,U16.1,U7.14","670","720","4C","[2,3]"
"EX_DATA9","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.16,R136.2,U16.1,U7.14","1760","530","1C","[2,3]"
"EX_DATA9","OffPage","P02_FPGA","2","SCHEMATIC1","R10.2","2060","570","1C","[3]"
"F_EX_DATA9","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.16,R136.1,U14.1,U7.35","1630","530","1C","[2,3]"
"F_EX_DATA9","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.16,R136.1,U14.1,U7.35","300","720","5C","[2,3]"
"F_EX_DATA9","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.16,R136.1,U14.1,U7.35","640","210","4D","[2,3]"
"F_EX_DATA9","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.16,R136.1,U14.1,U7.35","560","1030","4B","[2,3]"
"F_EX_DATA9","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.42","1295","650","3C","[3]"
"F_EX_DATA5","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.12,R131.1,U10.4,U7.40","1630","490","1C","[2,3]"
"F_EX_DATA5","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.12,R131.1,U10.4,U7.40","560","950","4B","[2,3]"
"F_EX_DATA5","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.12,R131.1,U10.4,U7.40","640","190","4D","[2,3]"
"F_EX_DATA5","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.12,R131.1,U10.4,U7.40","300","680","5C","[2,3]"
"F_EX_DATA5","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.39","1295","620","3C","[3]"
"Vin2+","OffPage","P05_Amplifier","5","SCHEMATIC1","R214.2","1120","1930","4B","[6]"
"Vin2+","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.9","500","440","4C","[5]"
"EX_DATA10","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.17,R138.2,U15.3,U7.16","1760","540","1C","[2,3]"
"EX_DATA10","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.17,R138.2,U15.3,U7.16","990","1050","3B","[2,3]"
"EX_DATA10","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.17,R138.2,U15.3,U7.16","670","730","4C","[2,3]"
"EX_DATA10","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.17,R138.2,U15.3,U7.16","1060","230","3D","[2,3]"
"EX_DATA10","OffPage","P02_FPGA","2","SCHEMATIC1","R11.2","2060","580","1C","[3]"
"F_EX_ADD5","OffPage","P03_EXT_CON","3","SCHEMATIC1","D18.1,J3.31,R158.1,U8.36","1630","690","1C","[2,3]"
"F_EX_ADD5","OffPage","P03_EXT_CON","3","SCHEMATIC1","D18.1,J3.31,R158.1,U8.36","290","1280","5A","[2,3]"
"F_EX_ADD5","OffPage","P03_EXT_CON","3","SCHEMATIC1","D18.1,J3.31,R158.1,U8.36","990","710","3C","[2,3]"
"F_EX_ADD5","OffPage","P03_EXT_CON","3","SCHEMATIC1","D18.1,J3.31,R158.1,U8.36","370","290","5D","[2,3]"
"F_EX_ADD5","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.68","1500","670","2C","[3]"
"Iin2+","OffPage","P05_Amplifier","5","SCHEMATIC1","R217.1","1120","2010","4B","[6]"
"Iin2+","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.11","500","450","4C","[5]"
"F_EX_DATA2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.9,R128.1,U7.44,U9.3","300","650","5C","[2,3]"
"F_EX_DATA2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.9,R128.1,U7.44,U9.3","1630","460","1C","[2,3]"
"F_EX_DATA2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.9,R128.1,U7.44,U9.3","290","930","5B","[2,3]"
"F_EX_DATA2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.9,R128.1,U7.44,U9.3","370","180","5D","[2,3]"
"F_EX_DATA2","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.37","1295","600","3C","[3]"
"V/Iin2-","OffPage","P05_Amplifier","5","SCHEMATIC1","R217.2,R251.2","1120","2080","4B","[6]"
"V/Iin2-","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.10","820","440","3C","[5]"
"EX_DATA11","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.18,R142.2,U16.3,U7.17","1260","1050","2B","[2,3]"
"EX_DATA11","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.18,R142.2,U16.3,U7.17","670","740","4B","[2,3]"
"EX_DATA11","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.18,R142.2,U16.3,U7.17","1330","230","2D","[2,3]"
"EX_DATA11","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.18,R142.2,U16.3,U7.17","1760","550","1C","[2,3]"
"EX_DATA11","OffPage","P02_FPGA","2","SCHEMATIC1","R12.2","2060","590","1C","[3]"
"F_EX_DATA10","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.17,R138.1,U13.3,U7.33","290","1050","5B","[2,3]"
"F_EX_DATA10","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.17,R138.1,U13.3,U7.33","1630","540","1C","[2,3]"
"F_EX_DATA10","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.17,R138.1,U13.3,U7.33","300","730","5C","[2,3]"
"F_EX_DATA10","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.17,R138.1,U13.3,U7.33","370","220","5D","[2,3]"
"F_EX_DATA10","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.49","1295","680","3C","[3]"
"Vin3+","OffPage","P05_Amplifier","5","SCHEMATIC1","R218.2","1120","2570","4A","[6]"
"Vin3+","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.13","500","460","4C","[5]"
"F_EX_DATA0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.7,R126.1,U7.47,U9.1","290","910","5B","[2,3]"
"F_EX_DATA0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.7,R126.1,U7.47,U9.1","370","170","5D","[2,3]"
"F_EX_DATA0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.7,R126.1,U7.47,U9.1","1630","440","1C","[2,3]"
"F_EX_DATA0","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.7,R126.1,U7.47,U9.1","300","630","5C","[2,3]"
"F_EX_DATA0","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.36","1295","590","3C","[3]"
"EX_DATA12","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.19,R143.2,U15.4,U7.19","990","1070","3B","[2,3]"
"EX_DATA12","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.19,R143.2,U15.4,U7.19","1760","560","1C","[2,3]"
"EX_DATA12","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.19,R143.2,U15.4,U7.19","670","750","4B","[2,3]"
"EX_DATA12","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.19,R143.2,U15.4,U7.19","1060","240","3D","[2,3]"
"EX_DATA12","OffPage","P02_FPGA","2","SCHEMATIC1","R13.2","2060","600","1C","[3]"
"F_EX_ADD2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.28,R155.1,U18.4,U8.40","990","680","3C","[2,3]"
"F_EX_ADD2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.28,R155.1,U18.4,U8.40","640","270","4D","[2,3]"
"F_EX_ADD2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.28,R155.1,U18.4,U8.40","1630","660","1C","[2,3]"
"F_EX_ADD2","OffPage","P03_EXT_CON","3","SCHEMATIC1","J3.28,R155.1,U18.4,U8.40","560","1200","4A","[2,3]"
"F_EX_ADD2","OffPage","P02_FPGA","2","SCHEMATIC1","P1-3.66","1500","650","2C","[3]"
"V/Iin3-","OffPage","P05_Amplifier","5","SCHEMATIC1","R221.2,R261.2","1120","2720","4A","[6]"
"V/Iin3-","OffPage","P06_IO_CON","6","SCHEMATIC1","J2.14","820","460","3C","[5]"
"ADC_SCL","OffPage","P04_ADC","4","SCHEMATIC1","R181.2,U27.16","1080","830","3B","[2,4]"
"ADC_SCL","OffPage","P04_ADC","4","SCHEMATIC1","R181.2,U27.16","1270","520","2C","[2,4]"
"ADC_SCL","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.2","740","570","4C","[4]"
"EX_DATA13","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.20,R144.2,U16.4,U7.20","670","760","4B","[2,3]"
"EX_DATA13","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.20,R144.2,U16.4,U7.20","1330","240","2D","[2,3]"
"EX_DATA13","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.20,R144.2,U16.4,U7.20","1260","1070","2B","[2,3]"
"EX_DATA13","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.20,R144.2,U16.4,U7.20","1760","570","1C","[2,3]"
"EX_DATA13","OffPage","P02_FPGA","2","SCHEMATIC1","R14.2","2060","610","1C","[3]"
"EX_CS","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.23,R150.2,U19.1,U8.2","990","1160","3A","[2,3]"
"EX_CS","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.23,R150.2,U19.1,U8.2","1360","630","2C","[2,3]"
"EX_CS","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.23,R150.2,U19.1,U8.2","1760","610","1C","[2,3]"
"EX_CS","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.23,R150.2,U19.1,U8.2","1060","260","3D","[2,3]"
"EX_CS","OffPage","P02_FPGA","2","SCHEMATIC1","R17.2","2060","640","1C","[3]"
"ADC_SDA","OffPage","P04_ADC","4","SCHEMATIC1","R182.2,U27.15","1270","540","2C","[2,4]"
"ADC_SDA","OffPage","P04_ADC","4","SCHEMATIC1","R182.2,U27.15","1080","840","3B","[2,4]"
"ADC_SDA","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.3","740","580","4C","[4]"
"EX_DATA14","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.21,R146.2,U15.5,U7.22","990","1090","3B","[2,3]"
"EX_DATA14","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.21,R146.2,U15.5,U7.22","1060","250","3D","[2,3]"
"EX_DATA14","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.21,R146.2,U15.5,U7.22","1760","580","1C","[2,3]"
"EX_DATA14","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.21,R146.2,U15.5,U7.22","670","770","4B","[2,3]"
"EX_DATA14","OffPage","P02_FPGA","2","SCHEMATIC1","R15.2","2060","620","1C","[3]"
"EX_DATA15","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.22,R149.2,U16.5,U7.23","1330","250","2D","[2,3]"
"EX_DATA15","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.22,R149.2,U16.5,U7.23","1260","1090","2B","[2,3]"
"EX_DATA15","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.22,R149.2,U16.5,U7.23","670","780","4B","[2,3]"
"EX_DATA15","OffPage","P03_EXT_CON","3","SCHEMATIC1","J4.22,R149.2,U16.5,U7.23","1760","590","1C","[2,3]"
"EX_DATA15","OffPage","P02_FPGA","2","SCHEMATIC1","R16.2","2060","630","1C","[3]"
"ADC_DRDY","OffPage","P04_ADC","4","SCHEMATIC1","R184.2,U27.14","1080","900","3B","[2,4]"
"ADC_DRDY","OffPage","P04_ADC","4","SCHEMATIC1","R184.2,U27.14","1270","580","2C","[2,4]"
"ADC_DRDY","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.5","740","600","4C","[4]"
"2DIR","OffPage","P03_EXT_CON","3","SCHEMATIC1","R140.1,R148.1","880","580","3C","[2]"
"2DIR","OffPage","P02_FPGA","2","SCHEMATIC1","P1-5.44","1370","1010","3B","[3]"
"ADC_RST","OffPage","P04_ADC","4","SCHEMATIC1","R183.2,U27.3","1270","560","2C","[2,4]"
"ADC_RST","OffPage","P04_ADC","4","SCHEMATIC1","R183.2,U27.3","1080","890","3B","[2,4]"
"ADC_RST","OffPage","P02_FPGA","2","SCHEMATIC1","P1-2.4","740","590","4C","[4]"
"1DIR","OffPage","P03_EXT_CON","3","SCHEMATIC1","R145.1,R147.1","190","580","5C","[2]"
"1DIR","OffPage","P02_FPGA","2","SCHEMATIC1","P1-5.43","1370","1000","3B","[3]"
