
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/pa.fromNetlist.tcl
# create_project -name clock -dir "Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/planAhead_run_4" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/clocks.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "clocks.ucf" [current_fileset -constrset]
Adding file 'Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/clocks.ucf' to fileset 'constrs_1'
# add_files [list {clocks.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design clocks.ngc ...
WARNING:NetListWriters:298 - No output is written to clocks.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file clocks.edif ...
ngc2edif: Total memory usage is 75300 kilobytes

Parsing EDIF File [./planAhead_run_4/clock.data/cache/clocks_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/clock.data/cache/clocks_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/clocks.ucf]
Finished Parsing UCF File [Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/clocks.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FD => FDCE: 37 instances

Phase 0 | Netlist Checksum: 0545e585
link_design: Time (s): elapsed = 00:00:24 . Memory (MB): peak = 766.070 ; gain = 344.898
set_property iostandard LVCMOS18 [get_ports [list {duty[1]}]]
set_property iostandard LVCMOS18 [get_ports [list {duty1[1]}]]
set_property iostandard LVCMOS18 [get_ports [list {duty2[1]}]]
set_property iostandard LVCMOS18 [get_ports [list {duty3[1]}]]
startgroup
set_property package_pin D18 [get_ports {duty[1]}]
endgroup
startgroup
set_property package_pin G17 [get_ports {duty1[1]}]
endgroup
startgroup
set_property package_pin E17 [get_ports {duty2[1]}]
endgroup
startgroup
set_property package_pin G18 [get_ports {duty3[1]}]
endgroup
refresh_design
Parsing UCF File [Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/clocks.ucf]
Finished Parsing UCF File [Y:/Desktop/Masters/FPGAPrototypeProjects/clock_cont/clock/clocks.ucf]
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 818.141 ; gain = 0.000
startgroup
set_property package_pin D18 [get_ports {duty[1]}]
endgroup
startgroup
set_property package_pin G17 [get_ports {duty1[1]}]
endgroup
startgroup
set_property package_pin E17 [get_ports {duty2[1]}]
endgroup
startgroup
set_property package_pin G18 [get_ports {duty3[1]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Oct 12 17:53:43 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
