<profile>

<section name = "Vitis HLS Report for 'matmul_1'" level="0">
<item name = "Date">Tue Sep 30 23:58:54 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.274 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">590611, 590611, 2.362 ms, 2.362 ms, 590602, 590602, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="load_vec_U0">load_vec, 770, 770, 3.080 us, 3.080 us, 769, 769, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="load_mat_U0">load_mat, 589838, 589838, 2.359 ms, 2.359 ms, 589838, 589838, no</column>
<column name="compute_matmul_U0">compute_matmul, 590601, 590601, 2.362 ms, 2.362 ms, 590601, 590601, no</column>
<column name="store_result_U0">store_result, 770, 770, 3.080 us, 3.080 us, 769, 769, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">0, -, 183, 246, -</column>
<column name="Instance">0, 1, 442, 1388, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 2, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="compute_matmul_U0">compute_matmul, 0, 1, 302, 914, 0</column>
<column name="load_mat_U0">load_mat, 0, 0, 100, 267, 0</column>
<column name="load_vec_U0">load_vec, 0, 0, 17, 152, 0</column>
<column name="store_result_U0">store_result, 0, 0, 23, 55, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="matrix_stream_U">0, 61, 0, -, 64, 32, 2048</column>
<column name="result_stream_U">0, 61, 0, -, 64, 32, 2048</column>
<column name="vector_stream_U">0, 61, 0, -, 64, 32, 2048</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="load_mat_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="load_vec_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_load_mat_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_load_vec_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_load_mat_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sync_reg_load_vec_U0_ap_ready">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_load_mat_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_load_vec_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="o_vec_0_address0">out, 7, ap_memory, o_vec_0, array</column>
<column name="o_vec_0_ce0">out, 1, ap_memory, o_vec_0, array</column>
<column name="o_vec_0_d0">out, 32, ap_memory, o_vec_0, array</column>
<column name="o_vec_0_q0">in, 32, ap_memory, o_vec_0, array</column>
<column name="o_vec_0_we0">out, 1, ap_memory, o_vec_0, array</column>
<column name="o_vec_0_address1">out, 7, ap_memory, o_vec_0, array</column>
<column name="o_vec_0_ce1">out, 1, ap_memory, o_vec_0, array</column>
<column name="o_vec_0_d1">out, 32, ap_memory, o_vec_0, array</column>
<column name="o_vec_0_q1">in, 32, ap_memory, o_vec_0, array</column>
<column name="o_vec_0_we1">out, 1, ap_memory, o_vec_0, array</column>
<column name="o_vec_1_address0">out, 7, ap_memory, o_vec_1, array</column>
<column name="o_vec_1_ce0">out, 1, ap_memory, o_vec_1, array</column>
<column name="o_vec_1_d0">out, 32, ap_memory, o_vec_1, array</column>
<column name="o_vec_1_q0">in, 32, ap_memory, o_vec_1, array</column>
<column name="o_vec_1_we0">out, 1, ap_memory, o_vec_1, array</column>
<column name="o_vec_1_address1">out, 7, ap_memory, o_vec_1, array</column>
<column name="o_vec_1_ce1">out, 1, ap_memory, o_vec_1, array</column>
<column name="o_vec_1_d1">out, 32, ap_memory, o_vec_1, array</column>
<column name="o_vec_1_q1">in, 32, ap_memory, o_vec_1, array</column>
<column name="o_vec_1_we1">out, 1, ap_memory, o_vec_1, array</column>
<column name="o_vec_2_address0">out, 7, ap_memory, o_vec_2, array</column>
<column name="o_vec_2_ce0">out, 1, ap_memory, o_vec_2, array</column>
<column name="o_vec_2_d0">out, 32, ap_memory, o_vec_2, array</column>
<column name="o_vec_2_q0">in, 32, ap_memory, o_vec_2, array</column>
<column name="o_vec_2_we0">out, 1, ap_memory, o_vec_2, array</column>
<column name="o_vec_2_address1">out, 7, ap_memory, o_vec_2, array</column>
<column name="o_vec_2_ce1">out, 1, ap_memory, o_vec_2, array</column>
<column name="o_vec_2_d1">out, 32, ap_memory, o_vec_2, array</column>
<column name="o_vec_2_q1">in, 32, ap_memory, o_vec_2, array</column>
<column name="o_vec_2_we1">out, 1, ap_memory, o_vec_2, array</column>
<column name="o_vec_3_address0">out, 7, ap_memory, o_vec_3, array</column>
<column name="o_vec_3_ce0">out, 1, ap_memory, o_vec_3, array</column>
<column name="o_vec_3_d0">out, 32, ap_memory, o_vec_3, array</column>
<column name="o_vec_3_q0">in, 32, ap_memory, o_vec_3, array</column>
<column name="o_vec_3_we0">out, 1, ap_memory, o_vec_3, array</column>
<column name="o_vec_3_address1">out, 7, ap_memory, o_vec_3, array</column>
<column name="o_vec_3_ce1">out, 1, ap_memory, o_vec_3, array</column>
<column name="o_vec_3_d1">out, 32, ap_memory, o_vec_3, array</column>
<column name="o_vec_3_q1">in, 32, ap_memory, o_vec_3, array</column>
<column name="o_vec_3_we1">out, 1, ap_memory, o_vec_3, array</column>
<column name="o_vec_4_address0">out, 7, ap_memory, o_vec_4, array</column>
<column name="o_vec_4_ce0">out, 1, ap_memory, o_vec_4, array</column>
<column name="o_vec_4_d0">out, 32, ap_memory, o_vec_4, array</column>
<column name="o_vec_4_q0">in, 32, ap_memory, o_vec_4, array</column>
<column name="o_vec_4_we0">out, 1, ap_memory, o_vec_4, array</column>
<column name="o_vec_4_address1">out, 7, ap_memory, o_vec_4, array</column>
<column name="o_vec_4_ce1">out, 1, ap_memory, o_vec_4, array</column>
<column name="o_vec_4_d1">out, 32, ap_memory, o_vec_4, array</column>
<column name="o_vec_4_q1">in, 32, ap_memory, o_vec_4, array</column>
<column name="o_vec_4_we1">out, 1, ap_memory, o_vec_4, array</column>
<column name="o_vec_5_address0">out, 7, ap_memory, o_vec_5, array</column>
<column name="o_vec_5_ce0">out, 1, ap_memory, o_vec_5, array</column>
<column name="o_vec_5_d0">out, 32, ap_memory, o_vec_5, array</column>
<column name="o_vec_5_q0">in, 32, ap_memory, o_vec_5, array</column>
<column name="o_vec_5_we0">out, 1, ap_memory, o_vec_5, array</column>
<column name="o_vec_5_address1">out, 7, ap_memory, o_vec_5, array</column>
<column name="o_vec_5_ce1">out, 1, ap_memory, o_vec_5, array</column>
<column name="o_vec_5_d1">out, 32, ap_memory, o_vec_5, array</column>
<column name="o_vec_5_q1">in, 32, ap_memory, o_vec_5, array</column>
<column name="o_vec_5_we1">out, 1, ap_memory, o_vec_5, array</column>
<column name="o_vec_6_address0">out, 7, ap_memory, o_vec_6, array</column>
<column name="o_vec_6_ce0">out, 1, ap_memory, o_vec_6, array</column>
<column name="o_vec_6_d0">out, 32, ap_memory, o_vec_6, array</column>
<column name="o_vec_6_q0">in, 32, ap_memory, o_vec_6, array</column>
<column name="o_vec_6_we0">out, 1, ap_memory, o_vec_6, array</column>
<column name="o_vec_6_address1">out, 7, ap_memory, o_vec_6, array</column>
<column name="o_vec_6_ce1">out, 1, ap_memory, o_vec_6, array</column>
<column name="o_vec_6_d1">out, 32, ap_memory, o_vec_6, array</column>
<column name="o_vec_6_q1">in, 32, ap_memory, o_vec_6, array</column>
<column name="o_vec_6_we1">out, 1, ap_memory, o_vec_6, array</column>
<column name="o_vec_7_address0">out, 7, ap_memory, o_vec_7, array</column>
<column name="o_vec_7_ce0">out, 1, ap_memory, o_vec_7, array</column>
<column name="o_vec_7_d0">out, 32, ap_memory, o_vec_7, array</column>
<column name="o_vec_7_q0">in, 32, ap_memory, o_vec_7, array</column>
<column name="o_vec_7_we0">out, 1, ap_memory, o_vec_7, array</column>
<column name="o_vec_7_address1">out, 7, ap_memory, o_vec_7, array</column>
<column name="o_vec_7_ce1">out, 1, ap_memory, o_vec_7, array</column>
<column name="o_vec_7_d1">out, 32, ap_memory, o_vec_7, array</column>
<column name="o_vec_7_q1">in, 32, ap_memory, o_vec_7, array</column>
<column name="o_vec_7_we1">out, 1, ap_memory, o_vec_7, array</column>
<column name="i_vec_0_address0">out, 7, ap_memory, i_vec_0, array</column>
<column name="i_vec_0_ce0">out, 1, ap_memory, i_vec_0, array</column>
<column name="i_vec_0_d0">out, 32, ap_memory, i_vec_0, array</column>
<column name="i_vec_0_q0">in, 32, ap_memory, i_vec_0, array</column>
<column name="i_vec_0_we0">out, 1, ap_memory, i_vec_0, array</column>
<column name="i_vec_0_address1">out, 7, ap_memory, i_vec_0, array</column>
<column name="i_vec_0_ce1">out, 1, ap_memory, i_vec_0, array</column>
<column name="i_vec_0_d1">out, 32, ap_memory, i_vec_0, array</column>
<column name="i_vec_0_q1">in, 32, ap_memory, i_vec_0, array</column>
<column name="i_vec_0_we1">out, 1, ap_memory, i_vec_0, array</column>
<column name="i_vec_1_address0">out, 7, ap_memory, i_vec_1, array</column>
<column name="i_vec_1_ce0">out, 1, ap_memory, i_vec_1, array</column>
<column name="i_vec_1_d0">out, 32, ap_memory, i_vec_1, array</column>
<column name="i_vec_1_q0">in, 32, ap_memory, i_vec_1, array</column>
<column name="i_vec_1_we0">out, 1, ap_memory, i_vec_1, array</column>
<column name="i_vec_1_address1">out, 7, ap_memory, i_vec_1, array</column>
<column name="i_vec_1_ce1">out, 1, ap_memory, i_vec_1, array</column>
<column name="i_vec_1_d1">out, 32, ap_memory, i_vec_1, array</column>
<column name="i_vec_1_q1">in, 32, ap_memory, i_vec_1, array</column>
<column name="i_vec_1_we1">out, 1, ap_memory, i_vec_1, array</column>
<column name="i_vec_2_address0">out, 7, ap_memory, i_vec_2, array</column>
<column name="i_vec_2_ce0">out, 1, ap_memory, i_vec_2, array</column>
<column name="i_vec_2_d0">out, 32, ap_memory, i_vec_2, array</column>
<column name="i_vec_2_q0">in, 32, ap_memory, i_vec_2, array</column>
<column name="i_vec_2_we0">out, 1, ap_memory, i_vec_2, array</column>
<column name="i_vec_2_address1">out, 7, ap_memory, i_vec_2, array</column>
<column name="i_vec_2_ce1">out, 1, ap_memory, i_vec_2, array</column>
<column name="i_vec_2_d1">out, 32, ap_memory, i_vec_2, array</column>
<column name="i_vec_2_q1">in, 32, ap_memory, i_vec_2, array</column>
<column name="i_vec_2_we1">out, 1, ap_memory, i_vec_2, array</column>
<column name="i_vec_3_address0">out, 7, ap_memory, i_vec_3, array</column>
<column name="i_vec_3_ce0">out, 1, ap_memory, i_vec_3, array</column>
<column name="i_vec_3_d0">out, 32, ap_memory, i_vec_3, array</column>
<column name="i_vec_3_q0">in, 32, ap_memory, i_vec_3, array</column>
<column name="i_vec_3_we0">out, 1, ap_memory, i_vec_3, array</column>
<column name="i_vec_3_address1">out, 7, ap_memory, i_vec_3, array</column>
<column name="i_vec_3_ce1">out, 1, ap_memory, i_vec_3, array</column>
<column name="i_vec_3_d1">out, 32, ap_memory, i_vec_3, array</column>
<column name="i_vec_3_q1">in, 32, ap_memory, i_vec_3, array</column>
<column name="i_vec_3_we1">out, 1, ap_memory, i_vec_3, array</column>
<column name="i_vec_4_address0">out, 7, ap_memory, i_vec_4, array</column>
<column name="i_vec_4_ce0">out, 1, ap_memory, i_vec_4, array</column>
<column name="i_vec_4_d0">out, 32, ap_memory, i_vec_4, array</column>
<column name="i_vec_4_q0">in, 32, ap_memory, i_vec_4, array</column>
<column name="i_vec_4_we0">out, 1, ap_memory, i_vec_4, array</column>
<column name="i_vec_4_address1">out, 7, ap_memory, i_vec_4, array</column>
<column name="i_vec_4_ce1">out, 1, ap_memory, i_vec_4, array</column>
<column name="i_vec_4_d1">out, 32, ap_memory, i_vec_4, array</column>
<column name="i_vec_4_q1">in, 32, ap_memory, i_vec_4, array</column>
<column name="i_vec_4_we1">out, 1, ap_memory, i_vec_4, array</column>
<column name="i_vec_5_address0">out, 7, ap_memory, i_vec_5, array</column>
<column name="i_vec_5_ce0">out, 1, ap_memory, i_vec_5, array</column>
<column name="i_vec_5_d0">out, 32, ap_memory, i_vec_5, array</column>
<column name="i_vec_5_q0">in, 32, ap_memory, i_vec_5, array</column>
<column name="i_vec_5_we0">out, 1, ap_memory, i_vec_5, array</column>
<column name="i_vec_5_address1">out, 7, ap_memory, i_vec_5, array</column>
<column name="i_vec_5_ce1">out, 1, ap_memory, i_vec_5, array</column>
<column name="i_vec_5_d1">out, 32, ap_memory, i_vec_5, array</column>
<column name="i_vec_5_q1">in, 32, ap_memory, i_vec_5, array</column>
<column name="i_vec_5_we1">out, 1, ap_memory, i_vec_5, array</column>
<column name="i_vec_6_address0">out, 7, ap_memory, i_vec_6, array</column>
<column name="i_vec_6_ce0">out, 1, ap_memory, i_vec_6, array</column>
<column name="i_vec_6_d0">out, 32, ap_memory, i_vec_6, array</column>
<column name="i_vec_6_q0">in, 32, ap_memory, i_vec_6, array</column>
<column name="i_vec_6_we0">out, 1, ap_memory, i_vec_6, array</column>
<column name="i_vec_6_address1">out, 7, ap_memory, i_vec_6, array</column>
<column name="i_vec_6_ce1">out, 1, ap_memory, i_vec_6, array</column>
<column name="i_vec_6_d1">out, 32, ap_memory, i_vec_6, array</column>
<column name="i_vec_6_q1">in, 32, ap_memory, i_vec_6, array</column>
<column name="i_vec_6_we1">out, 1, ap_memory, i_vec_6, array</column>
<column name="i_vec_7_address0">out, 7, ap_memory, i_vec_7, array</column>
<column name="i_vec_7_ce0">out, 1, ap_memory, i_vec_7, array</column>
<column name="i_vec_7_d0">out, 32, ap_memory, i_vec_7, array</column>
<column name="i_vec_7_q0">in, 32, ap_memory, i_vec_7, array</column>
<column name="i_vec_7_we0">out, 1, ap_memory, i_vec_7, array</column>
<column name="i_vec_7_address1">out, 7, ap_memory, i_vec_7, array</column>
<column name="i_vec_7_ce1">out, 1, ap_memory, i_vec_7, array</column>
<column name="i_vec_7_d1">out, 32, ap_memory, i_vec_7, array</column>
<column name="i_vec_7_q1">in, 32, ap_memory, i_vec_7, array</column>
<column name="i_vec_7_we1">out, 1, ap_memory, i_vec_7, array</column>
<column name="m_axi_gmem1_0_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RFIFONUM">in, 13, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="i_mat">in, 64, ap_none, i_mat, scalar</column>
<column name="i_mat_ap_vld">in, 1, ap_none, i_mat, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, matmul.1, return value</column>
</table>
</item>
</section>
</profile>
