sch2hdl,-intstyle,ise,-family,spartan6,-verilog,/home/josh/ComArch/FPGA_Study/Drawing_With_ISE/data_selector/data_selector.vf,-w,/home/josh/ComArch/FPGA_Study/Drawing_With_ISE/data_selector/data_selector.sch
