/usr/bin/env time -v /home/moises-leiva/vtr-verilog-to-routing/ace2/ace -b CS_16b.abc.blif -c clk -n CS_16b.raw.ace.blif -o CS_16b.act -s 1
Objects in network: 134
PIs in network: 34
POs in network: 17
Nodes in network: 32
Latches in network: 17
Max Depth: 7
Input activities will be assumed (0.500000, 0.200000, 0.200000)...
Clock detected: clk
Name Manager Entries: 134
0/17 latches are part of cycle(s)
Stage 1: Simulating Probabilities...
Stage 2: Computing Probabilities...
Stage 3: Computing Register Output Activities...
Stage 4: Computing Switching Activities...
Warning: The output network does not contain blackboxes.
Done
Ace took 0.06 seconds (max_rss 42.8 MiB)
	Command being timed: "/home/moises-leiva/vtr-verilog-to-routing/ace2/ace -b CS_16b.abc.blif -c clk -n CS_16b.raw.ace.blif -o CS_16b.act -s 1"
	User time (seconds): 0.05
	System time (seconds): 0.00
	Percent of CPU this job got: 78%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.06
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 43808
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 41
	Minor (reclaiming a frame) page faults: 2921
	Voluntary context switches: 34
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 9712
	File system outputs: 16
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
