Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 22:48:29 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.13e-02    0.398 1.48e+07    0.424 100.0
  CLK_GATE_BLOCK (CLK_GATE)            3.01e-03 9.34e-03 3.71e+04 1.24e-02   2.9
  ALU_BLOCK (ALU)                         0.000 2.48e-02 5.82e+06 3.06e-02   7.2
    div_43 (ALU_DW_div_uns_1)             0.000    0.000 2.73e+06 2.73e-03   0.6
    mult_40 (ALU_DW02_mult_0)             0.000    0.000 1.64e+06 1.64e-03   0.4
    add_34 (ALU_DW01_add_0)               0.000    0.000 2.17e+05 2.17e-04   0.1
    sub_37 (ALU_DW01_sub_0)               0.000    0.000 2.39e+05 2.39e-04   0.1
  register_BLOCK (register)            3.73e-03    0.209 3.24e+06    0.216  51.0
  SYS_CTRL_BLOCK (SYS_CTRL)               0.000 1.17e-02 4.17e+05 1.21e-02   2.8
  UART_TOP_BLOCK (UART_TOP)            5.61e-04 2.23e-03 2.00e+06 4.79e-03   1.1
    UART_RX_BLOCK (UART_RX)            3.60e-04 2.03e-03 1.34e+06 3.73e-03   0.9
      deserializer_BLOCK (deserializer)
                                          0.000 4.59e-04 1.56e+05 6.16e-04   0.1
      edge_bit_counter_BLOCK (edge_bit_counter)
                                       2.78e-05 6.13e-04 3.59e+05 1.00e-03   0.2
      stop_check_BLOCK (stop_check)       0.000 1.01e-04 2.50e+04 1.26e-04   0.0
      strt_check_BLOCK (strt_check)       0.000 5.74e-05 1.03e+04 6.77e-05   0.0
      parity_check_BLOCK (parity_check)
                                          0.000 1.01e-04 1.28e+05 2.29e-04   0.1
      data_sampling_BLOCK (data_sampling)
                                       3.43e-05 2.67e-04 3.98e+05 6.99e-04   0.2
      FSM_BLOCK (FSM)                  6.62e-05 4.16e-04 2.56e+05 7.38e-04   0.2
    UART_TX_BLOCK (UART_TX)            1.83e-04 1.84e-04 6.54e+05 1.02e-03   0.2
      MUX_block (MUX)                     0.000    0.000 5.07e+04 5.07e-05   0.0
      parityCalc_block (parityCalc)       0.000 4.96e-05 2.38e+05 2.88e-04   0.1
      serializer_block (serializer)    7.34e-05 1.01e-04 2.78e+05 4.53e-04   0.1
      fsm_block (fsm)                     0.000 1.86e-05 8.18e+04 1.00e-04   0.0
  ClkDiv_RX_BLOCK (ClkDiv_1)           1.89e-04 4.74e-04 4.29e+05 1.09e-03   0.3
  CLKDIV_MUX_BLOCK (CLKDIV_MUX)           0.000    0.000 4.49e+04 4.49e-05   0.0
  ClkDiv_TX_BLOCK (ClkDiv_0)           7.18e-05 6.19e-04 4.32e+05 1.12e-03   0.3
  PULSE_GEN_BLOCK (PULSE_GEN)             0.000 1.24e-05 2.12e+04 3.36e-05   0.0
  FIFO_BLOCK (FIFO_TOP)                2.30e-03    0.117 2.15e+06    0.122  28.7
    DF_SYNC_U1 (DF_SYNC_1)                0.000 4.68e-05 7.19e+04 1.19e-04   0.0
    DF_SYNC_U0 (DF_SYNC_0)                0.000 1.17e-02 8.23e+04 1.17e-02   2.8
    FIFO_RD_BLOCK (FIFO_RD)               0.000 4.96e-05 2.26e+05 2.76e-04   0.1
    FIFO_WR_BLOCK (FIFO_WR)               0.000 1.17e-02 2.35e+05 1.19e-02   2.8
    FIFO_MEM_CNTRL_BLOCK (FIFO_MEM_CNTRL)
                                       1.82e-03 9.37e-02 1.52e+06 9.70e-02  22.9
  Data_Sync_BLOCK (Data_Sync)             0.000 1.75e-02 1.72e+05 1.77e-02   4.2
  RST_SYNC_BLOCK_U2 (RST_SYNC_1)       8.11e-06 2.66e-04 2.35e+04 2.98e-04   0.1
  RST_SYNC_BLOCK_U1 (RST_SYNC_0)       2.60e-05 4.53e-03 2.53e+04 4.58e-03   1.1
1
