#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x15cc1c0 .scope module, "booth" "booth" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Resetn"
    .port_info 2 /INPUT 1 "Start"
    .port_info 3 /INPUT 8 "Mplier"
    .port_info 4 /INPUT 8 "Mcand"
    .port_info 5 /OUTPUT 1 "Done"
    .port_info 6 /OUTPUT 16 "Product"
o0x7f5c2b99d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x15f4990_0 .net "Clock", 0 0, o0x7f5c2b99d018;  0 drivers
v0x15f4a50_0 .net "Count_En", 0 0, v0x15f42a0_0;  1 drivers
v0x15f4b10_0 .net "Done", 0 0, v0x15ec7b0_0;  1 drivers
o0x7f5c2b99ecf8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x15f4bb0_0 .net "Lsb", 1 0, o0x7f5c2b99ecf8;  0 drivers
o0x7f5c2b99ec98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x15f4ca0_0 .net "Mcand", 7 0, o0x7f5c2b99ec98;  0 drivers
o0x7f5c2b99ec68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x15f4d90_0 .net "Mplier", 7 0, o0x7f5c2b99ec68;  0 drivers
v0x15f4e30_0 .net "Product", 15 0, L_0x15f5690;  1 drivers
o0x7f5c2b99d0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x15f4ed0_0 .net "Resetn", 0 0, o0x7f5c2b99d0d8;  0 drivers
v0x15f4f70_0 .net "Si", 2 0, v0x15f4600_0;  1 drivers
o0x7f5c2b99f1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x15f50a0_0 .net "Start", 0 0, o0x7f5c2b99f1a8;  0 drivers
S_0x15c2420 .scope module, "counter" "counter" 2 39, 3 4 0, S_0x15cc1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "resetn"
    .port_info 3 /OUTPUT 4 "count"
    .port_info 4 /OUTPUT 1 "done"
P_0x15aa5b0 .param/l "max" 0 3 10, +C4<00000000000000000000000000000101>;
P_0x15aa5f0 .param/l "n" 0 3 10, +C4<00000000000000000000000000000100>;
v0x15c6ac0_0 .net "clk", 0 0, o0x7f5c2b99d018;  alias, 0 drivers
v0x15ec6d0_0 .var "count", 3 0;
v0x15ec7b0_0 .var "done", 0 0;
v0x15ec880_0 .net "en", 0 0, v0x15f42a0_0;  alias, 1 drivers
v0x15ec940_0 .net "resetn", 0 0, o0x7f5c2b99d0d8;  alias, 0 drivers
E_0x15ced40 .event posedge, v0x15c6ac0_0;
S_0x15ecaf0 .scope module, "mem" "mem" 2 30, 4 1 0, S_0x15cc1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /INPUT 1 "Clock"
    .port_info 3 /INPUT 1 "Resetn"
    .port_info 4 /INPUT 3 "Si"
    .port_info 5 /OUTPUT 16 "Product"
    .port_info 6 /OUTPUT 2 "Lsb"
P_0x15ecce0 .param/l "Add" 1 4 39, C4<001>;
P_0x15ecd20 .param/l "Addc" 1 4 40, C4<010>;
P_0x15ecd60 .param/l "Load" 1 4 41, C4<011>;
P_0x15ecda0 .param/l "Shift" 1 4 42, C4<100>;
v0x15f1b40_0 .net "A", 7 0, o0x7f5c2b99ec68;  alias, 0 drivers
v0x15f1c40_0 .var "A_En", 0 0;
v0x15f1d00_0 .var "A_In", 8 0;
v0x15f1da0_0 .net "A_Out", 8 0, v0x15edc20_0;  1 drivers
v0x15f1e90_0 .net "B", 7 0, o0x7f5c2b99ec98;  alias, 0 drivers
v0x15f1fc0_0 .var "B_En", 0 0;
v0x15f20b0_0 .var "B_In", 8 0;
o0x7f5c2b99ecc8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x15f21c0_0 .net "B_Out", 8 0, o0x7f5c2b99ecc8;  0 drivers
v0x15f22a0_0 .var "C_En", 0 0;
v0x15f23d0_0 .var "C_In", 8 0;
v0x15f24e0_0 .net "C_Out", 8 0, v0x15f0340_0;  1 drivers
v0x15f25f0_0 .net "Clock", 0 0, o0x7f5c2b99d018;  alias, 0 drivers
v0x15f2690_0 .net "Lsb", 1 0, o0x7f5c2b99ecf8;  alias, 0 drivers
v0x15f2770_0 .net "Product", 15 0, L_0x15f5690;  alias, 1 drivers
v0x15f2850_0 .net "Resetn", 0 0, o0x7f5c2b99d0d8;  alias, 0 drivers
v0x15f28f0_0 .net "Si", 2 0, v0x15f4600_0;  alias, 1 drivers
v0x15f29b0_0 .net *"_s1", 7 0, L_0x15f54f0;  1 drivers
v0x15f2b60_0 .net *"_s3", 7 0, L_0x15f55c0;  1 drivers
E_0x15ed0a0/0 .event edge, v0x15f28f0_0, v0x15f1b40_0, v0x15f1e90_0, v0x15edc20_0;
E_0x15ed0a0/1 .event edge, v0x15f0340_0, v0x15f21c0_0;
E_0x15ed0a0 .event/or E_0x15ed0a0/0, E_0x15ed0a0/1;
L_0x15f54f0 .part v0x15edc20_0, 0, 8;
L_0x15f55c0 .part o0x7f5c2b99ecc8, 1, 8;
L_0x15f5690 .concat [ 8 8 0 0], L_0x15f55c0, L_0x15f54f0;
S_0x15ed120 .scope module, "memblock" "memblock" 4 27, 5 1 0, S_0x15ecaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "A_In"
    .port_info 1 /INPUT 9 "B_In"
    .port_info 2 /INPUT 9 "C_In"
    .port_info 3 /INPUT 1 "A_En"
    .port_info 4 /INPUT 1 "B_En"
    .port_info 5 /INPUT 1 "C_En"
    .port_info 6 /OUTPUT 9 "A_Out"
    .port_info 7 /OUTPUT 9 "B_Out"
    .port_info 8 /OUTPUT 9 "C_Out"
    .port_info 9 /INPUT 1 "Clock"
v0x15f0ff0_0 .net "A_En", 0 0, v0x15f1c40_0;  1 drivers
v0x15f10b0_0 .net "A_In", 8 0, v0x15f1d00_0;  1 drivers
v0x15f1150_0 .net "A_Out", 8 0, v0x15edc20_0;  alias, 1 drivers
v0x15f1250_0 .var "Addr", 3 0;
v0x15f12f0_0 .net "B_En", 0 0, v0x15f1fc0_0;  1 drivers
v0x15f1390_0 .net "B_In", 8 0, v0x15f20b0_0;  1 drivers
v0x15f1460_0 .net "B_Out", 8 0, v0x15eefc0_0;  1 drivers
v0x15f1530_0 .net "C_En", 0 0, v0x15f22a0_0;  1 drivers
v0x15f1600_0 .net "C_In", 8 0, v0x15f23d0_0;  1 drivers
v0x15f1760_0 .net "C_Out", 8 0, v0x15f0340_0;  alias, 1 drivers
v0x15f1830_0 .net "Clock", 0 0, o0x7f5c2b99d018;  alias, 0 drivers
v0x15f1960_0 .var "M_Sel", 0 0;
S_0x15ed470 .scope module, "A" "memory" 5 29, 6 3 0, S_0x15ed120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr"
    .port_info 1 /INPUT 9 "Data_In"
    .port_info 2 /INPUT 1 "W_En"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "M_Sel"
    .port_info 5 /OUTPUT 9 "Data1_O"
    .port_info 6 /OUTPUT 9 "Data2_O"
P_0x15ed660 .param/l "ADDR_WIDTH" 0 6 5, +C4<00000000000000000000000000000100>;
P_0x15ed6a0 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000001001>;
v0x15eda30_0 .net "Addr", 3 0, v0x15f1250_0;  1 drivers
v0x15edb30_0 .net "Clk", 0 0, o0x7f5c2b99d018;  alias, 0 drivers
v0x15edc20_0 .var "Data1_O", 8 0;
v0x15edcf0_0 .var "Data2_O", 8 0;
v0x15eddb0_0 .net "Data_In", 8 0, v0x15f1d00_0;  alias, 1 drivers
v0x15edee0_0 .net "M_Sel", 0 0, v0x15f1960_0;  1 drivers
v0x15edfa0 .array "Ram1", 0 15, 8 0;
v0x15ee2f0 .array "Ram2", 0 15, 8 0;
v0x15ee640_0 .net "W_En", 0 0, v0x15f1c40_0;  alias, 1 drivers
v0x15edfa0_0 .array/port v0x15edfa0, 0;
v0x15edfa0_1 .array/port v0x15edfa0, 1;
v0x15edfa0_2 .array/port v0x15edfa0, 2;
E_0x15ed7d0/0 .event edge, v0x15eda30_0, v0x15edfa0_0, v0x15edfa0_1, v0x15edfa0_2;
v0x15edfa0_3 .array/port v0x15edfa0, 3;
v0x15edfa0_4 .array/port v0x15edfa0, 4;
v0x15edfa0_5 .array/port v0x15edfa0, 5;
v0x15edfa0_6 .array/port v0x15edfa0, 6;
E_0x15ed7d0/1 .event edge, v0x15edfa0_3, v0x15edfa0_4, v0x15edfa0_5, v0x15edfa0_6;
v0x15edfa0_7 .array/port v0x15edfa0, 7;
v0x15edfa0_8 .array/port v0x15edfa0, 8;
v0x15edfa0_9 .array/port v0x15edfa0, 9;
v0x15edfa0_10 .array/port v0x15edfa0, 10;
E_0x15ed7d0/2 .event edge, v0x15edfa0_7, v0x15edfa0_8, v0x15edfa0_9, v0x15edfa0_10;
v0x15edfa0_11 .array/port v0x15edfa0, 11;
v0x15edfa0_12 .array/port v0x15edfa0, 12;
v0x15edfa0_13 .array/port v0x15edfa0, 13;
v0x15edfa0_14 .array/port v0x15edfa0, 14;
E_0x15ed7d0/3 .event edge, v0x15edfa0_11, v0x15edfa0_12, v0x15edfa0_13, v0x15edfa0_14;
v0x15edfa0_15 .array/port v0x15edfa0, 15;
v0x15ee2f0_0 .array/port v0x15ee2f0, 0;
v0x15ee2f0_1 .array/port v0x15ee2f0, 1;
v0x15ee2f0_2 .array/port v0x15ee2f0, 2;
E_0x15ed7d0/4 .event edge, v0x15edfa0_15, v0x15ee2f0_0, v0x15ee2f0_1, v0x15ee2f0_2;
v0x15ee2f0_3 .array/port v0x15ee2f0, 3;
v0x15ee2f0_4 .array/port v0x15ee2f0, 4;
v0x15ee2f0_5 .array/port v0x15ee2f0, 5;
v0x15ee2f0_6 .array/port v0x15ee2f0, 6;
E_0x15ed7d0/5 .event edge, v0x15ee2f0_3, v0x15ee2f0_4, v0x15ee2f0_5, v0x15ee2f0_6;
v0x15ee2f0_7 .array/port v0x15ee2f0, 7;
v0x15ee2f0_8 .array/port v0x15ee2f0, 8;
v0x15ee2f0_9 .array/port v0x15ee2f0, 9;
v0x15ee2f0_10 .array/port v0x15ee2f0, 10;
E_0x15ed7d0/6 .event edge, v0x15ee2f0_7, v0x15ee2f0_8, v0x15ee2f0_9, v0x15ee2f0_10;
v0x15ee2f0_11 .array/port v0x15ee2f0, 11;
v0x15ee2f0_12 .array/port v0x15ee2f0, 12;
v0x15ee2f0_13 .array/port v0x15ee2f0, 13;
v0x15ee2f0_14 .array/port v0x15ee2f0, 14;
E_0x15ed7d0/7 .event edge, v0x15ee2f0_11, v0x15ee2f0_12, v0x15ee2f0_13, v0x15ee2f0_14;
v0x15ee2f0_15 .array/port v0x15ee2f0, 15;
E_0x15ed7d0/8 .event edge, v0x15ee2f0_15;
E_0x15ed7d0 .event/or E_0x15ed7d0/0, E_0x15ed7d0/1, E_0x15ed7d0/2, E_0x15ed7d0/3, E_0x15ed7d0/4, E_0x15ed7d0/5, E_0x15ed7d0/6, E_0x15ed7d0/7, E_0x15ed7d0/8;
S_0x15ee8b0 .scope module, "B" "memory" 5 38, 6 3 0, S_0x15ed120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr"
    .port_info 1 /INPUT 9 "Data_In"
    .port_info 2 /INPUT 1 "W_En"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "M_Sel"
    .port_info 5 /OUTPUT 9 "Data1_O"
    .port_info 6 /OUTPUT 9 "Data2_O"
P_0x15eea50 .param/l "ADDR_WIDTH" 0 6 5, +C4<00000000000000000000000000000100>;
P_0x15eea90 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000001001>;
v0x15eedc0_0 .net "Addr", 3 0, v0x15f1250_0;  alias, 1 drivers
v0x15eeed0_0 .net "Clk", 0 0, o0x7f5c2b99d018;  alias, 0 drivers
v0x15eefc0_0 .var "Data1_O", 8 0;
v0x15ef060_0 .var "Data2_O", 8 0;
v0x15ef140_0 .net "Data_In", 8 0, v0x15f20b0_0;  alias, 1 drivers
v0x15ef270_0 .net "M_Sel", 0 0, v0x15f1960_0;  alias, 1 drivers
v0x15ef310 .array "Ram1", 0 15, 8 0;
v0x15ef640 .array "Ram2", 0 15, 8 0;
v0x15ef990_0 .net "W_En", 0 0, v0x15f1fc0_0;  alias, 1 drivers
v0x15ef310_0 .array/port v0x15ef310, 0;
v0x15ef310_1 .array/port v0x15ef310, 1;
v0x15ef310_2 .array/port v0x15ef310, 2;
E_0x15eec70/0 .event edge, v0x15eda30_0, v0x15ef310_0, v0x15ef310_1, v0x15ef310_2;
v0x15ef310_3 .array/port v0x15ef310, 3;
v0x15ef310_4 .array/port v0x15ef310, 4;
v0x15ef310_5 .array/port v0x15ef310, 5;
v0x15ef310_6 .array/port v0x15ef310, 6;
E_0x15eec70/1 .event edge, v0x15ef310_3, v0x15ef310_4, v0x15ef310_5, v0x15ef310_6;
v0x15ef310_7 .array/port v0x15ef310, 7;
v0x15ef310_8 .array/port v0x15ef310, 8;
v0x15ef310_9 .array/port v0x15ef310, 9;
v0x15ef310_10 .array/port v0x15ef310, 10;
E_0x15eec70/2 .event edge, v0x15ef310_7, v0x15ef310_8, v0x15ef310_9, v0x15ef310_10;
v0x15ef310_11 .array/port v0x15ef310, 11;
v0x15ef310_12 .array/port v0x15ef310, 12;
v0x15ef310_13 .array/port v0x15ef310, 13;
v0x15ef310_14 .array/port v0x15ef310, 14;
E_0x15eec70/3 .event edge, v0x15ef310_11, v0x15ef310_12, v0x15ef310_13, v0x15ef310_14;
v0x15ef310_15 .array/port v0x15ef310, 15;
v0x15ef640_0 .array/port v0x15ef640, 0;
v0x15ef640_1 .array/port v0x15ef640, 1;
v0x15ef640_2 .array/port v0x15ef640, 2;
E_0x15eec70/4 .event edge, v0x15ef310_15, v0x15ef640_0, v0x15ef640_1, v0x15ef640_2;
v0x15ef640_3 .array/port v0x15ef640, 3;
v0x15ef640_4 .array/port v0x15ef640, 4;
v0x15ef640_5 .array/port v0x15ef640, 5;
v0x15ef640_6 .array/port v0x15ef640, 6;
E_0x15eec70/5 .event edge, v0x15ef640_3, v0x15ef640_4, v0x15ef640_5, v0x15ef640_6;
v0x15ef640_7 .array/port v0x15ef640, 7;
v0x15ef640_8 .array/port v0x15ef640, 8;
v0x15ef640_9 .array/port v0x15ef640, 9;
v0x15ef640_10 .array/port v0x15ef640, 10;
E_0x15eec70/6 .event edge, v0x15ef640_7, v0x15ef640_8, v0x15ef640_9, v0x15ef640_10;
v0x15ef640_11 .array/port v0x15ef640, 11;
v0x15ef640_12 .array/port v0x15ef640, 12;
v0x15ef640_13 .array/port v0x15ef640, 13;
v0x15ef640_14 .array/port v0x15ef640, 14;
E_0x15eec70/7 .event edge, v0x15ef640_11, v0x15ef640_12, v0x15ef640_13, v0x15ef640_14;
v0x15ef640_15 .array/port v0x15ef640, 15;
E_0x15eec70/8 .event edge, v0x15ef640_15;
E_0x15eec70 .event/or E_0x15eec70/0, E_0x15eec70/1, E_0x15eec70/2, E_0x15eec70/3, E_0x15eec70/4, E_0x15eec70/5, E_0x15eec70/6, E_0x15eec70/7, E_0x15eec70/8;
S_0x15efc00 .scope module, "C" "memory" 5 47, 6 3 0, S_0x15ed120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr"
    .port_info 1 /INPUT 9 "Data_In"
    .port_info 2 /INPUT 1 "W_En"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "M_Sel"
    .port_info 5 /OUTPUT 9 "Data1_O"
    .port_info 6 /OUTPUT 9 "Data2_O"
P_0x15efdb0 .param/l "ADDR_WIDTH" 0 6 5, +C4<00000000000000000000000000000100>;
P_0x15efdf0 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000001001>;
v0x15f0150_0 .net "Addr", 3 0, v0x15f1250_0;  alias, 1 drivers
v0x15f0280_0 .net "Clk", 0 0, o0x7f5c2b99d018;  alias, 0 drivers
v0x15f0340_0 .var "Data1_O", 8 0;
v0x15f03e0_0 .var "Data2_O", 8 0;
v0x15f04c0_0 .net "Data_In", 8 0, v0x15f23d0_0;  alias, 1 drivers
v0x15f05f0_0 .net "M_Sel", 0 0, v0x15f1960_0;  alias, 1 drivers
v0x15f06e0 .array "Ram1", 0 15, 8 0;
v0x15f0a30 .array "Ram2", 0 15, 8 0;
v0x15f0d80_0 .net "W_En", 0 0, v0x15f22a0_0;  alias, 1 drivers
v0x15f06e0_0 .array/port v0x15f06e0, 0;
v0x15f06e0_1 .array/port v0x15f06e0, 1;
v0x15f06e0_2 .array/port v0x15f06e0, 2;
E_0x15f0000/0 .event edge, v0x15eda30_0, v0x15f06e0_0, v0x15f06e0_1, v0x15f06e0_2;
v0x15f06e0_3 .array/port v0x15f06e0, 3;
v0x15f06e0_4 .array/port v0x15f06e0, 4;
v0x15f06e0_5 .array/port v0x15f06e0, 5;
v0x15f06e0_6 .array/port v0x15f06e0, 6;
E_0x15f0000/1 .event edge, v0x15f06e0_3, v0x15f06e0_4, v0x15f06e0_5, v0x15f06e0_6;
v0x15f06e0_7 .array/port v0x15f06e0, 7;
v0x15f06e0_8 .array/port v0x15f06e0, 8;
v0x15f06e0_9 .array/port v0x15f06e0, 9;
v0x15f06e0_10 .array/port v0x15f06e0, 10;
E_0x15f0000/2 .event edge, v0x15f06e0_7, v0x15f06e0_8, v0x15f06e0_9, v0x15f06e0_10;
v0x15f06e0_11 .array/port v0x15f06e0, 11;
v0x15f06e0_12 .array/port v0x15f06e0, 12;
v0x15f06e0_13 .array/port v0x15f06e0, 13;
v0x15f06e0_14 .array/port v0x15f06e0, 14;
E_0x15f0000/3 .event edge, v0x15f06e0_11, v0x15f06e0_12, v0x15f06e0_13, v0x15f06e0_14;
v0x15f06e0_15 .array/port v0x15f06e0, 15;
v0x15f0a30_0 .array/port v0x15f0a30, 0;
v0x15f0a30_1 .array/port v0x15f0a30, 1;
v0x15f0a30_2 .array/port v0x15f0a30, 2;
E_0x15f0000/4 .event edge, v0x15f06e0_15, v0x15f0a30_0, v0x15f0a30_1, v0x15f0a30_2;
v0x15f0a30_3 .array/port v0x15f0a30, 3;
v0x15f0a30_4 .array/port v0x15f0a30, 4;
v0x15f0a30_5 .array/port v0x15f0a30, 5;
v0x15f0a30_6 .array/port v0x15f0a30, 6;
E_0x15f0000/5 .event edge, v0x15f0a30_3, v0x15f0a30_4, v0x15f0a30_5, v0x15f0a30_6;
v0x15f0a30_7 .array/port v0x15f0a30, 7;
v0x15f0a30_8 .array/port v0x15f0a30, 8;
v0x15f0a30_9 .array/port v0x15f0a30, 9;
v0x15f0a30_10 .array/port v0x15f0a30, 10;
E_0x15f0000/6 .event edge, v0x15f0a30_7, v0x15f0a30_8, v0x15f0a30_9, v0x15f0a30_10;
v0x15f0a30_11 .array/port v0x15f0a30, 11;
v0x15f0a30_12 .array/port v0x15f0a30, 12;
v0x15f0a30_13 .array/port v0x15f0a30, 13;
v0x15f0a30_14 .array/port v0x15f0a30, 14;
E_0x15f0000/7 .event edge, v0x15f0a30_11, v0x15f0a30_12, v0x15f0a30_13, v0x15f0a30_14;
v0x15f0a30_15 .array/port v0x15f0a30, 15;
E_0x15f0000/8 .event edge, v0x15f0a30_15;
E_0x15f0000 .event/or E_0x15f0000/0, E_0x15f0000/1, E_0x15f0000/2, E_0x15f0000/3, E_0x15f0000/4, E_0x15f0000/5, E_0x15f0000/6, E_0x15f0000/7, E_0x15f0000/8;
S_0x15f2ce0 .scope module, "state" "state" 2 21, 7 1 0, S_0x15cc1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "B"
    .port_info 1 /INPUT 1 "Done"
    .port_info 2 /INPUT 1 "Clock"
    .port_info 3 /INPUT 1 "Start"
    .port_info 4 /OUTPUT 3 "Si"
    .port_info 5 /OUTPUT 1 "Count"
    .port_info 6 /INPUT 1 "Resetn"
    .port_info 7 /NODIR 0 ""
P_0x15f2eb0 .param/l "Add" 1 7 36, C4<001>;
P_0x15f2ef0 .param/l "Addc" 1 7 37, C4<010>;
P_0x15f2f30 .param/l "Load" 1 7 39, C4<011>;
P_0x15f2f70 .param/l "S1" 1 7 17, C4<00>;
P_0x15f2fb0 .param/l "S2" 1 7 18, C4<01>;
P_0x15f2ff0 .param/l "S3" 1 7 19, C4<10>;
P_0x15f3030 .param/l "Shift" 1 7 38, C4<100>;
v0x15f4010_0 .net "B", 1 0, o0x7f5c2b99ecf8;  alias, 0 drivers
v0x15f40f0_0 .net "Clock", 0 0, o0x7f5c2b99d018;  alias, 0 drivers
v0x15f42a0_0 .var "Count", 0 0;
v0x15f4340_0 .net "Done", 0 0, v0x15ec7b0_0;  alias, 1 drivers
v0x15f43e0_0 .var "Next", 1 0;
v0x15f44d0_0 .net "Resetn", 0 0, o0x7f5c2b99d0d8;  alias, 0 drivers
v0x15f4600_0 .var "Si", 2 0;
v0x15f46a0_0 .net "Start", 0 0, o0x7f5c2b99f1a8;  alias, 0 drivers
v0x15f4740_0 .net "State", 1 0, L_0x15f5420;  1 drivers
E_0x15f3460/0 .event edge, v0x15f4740_0, v0x15f46a0_0, v0x15f2690_0, v0x15ec7b0_0;
E_0x15f3460/1 .event edge, v0x15ec940_0;
E_0x15f3460 .event/or E_0x15f3460/0, E_0x15f3460/1;
L_0x15f5200 .part v0x15f43e0_0, 0, 1;
L_0x15f5300 .part v0x15f43e0_0, 1, 1;
L_0x15f5420 .concat8 [ 1 1 0 0], v0x15f3880_0, v0x15f3e50_0;
S_0x15f34a0 .scope module, "s0" "dff" 7 24, 8 3 0, S_0x15f2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /OUTPUT 1 "q"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "resetn"
v0x15f3700_0 .net "clk", 0 0, o0x7f5c2b99d018;  alias, 0 drivers
v0x15f37c0_0 .net "d", 0 0, L_0x15f5200;  1 drivers
v0x15f3880_0 .var "q", 0 0;
v0x15f3920_0 .net "resetn", 0 0, o0x7f5c2b99d0d8;  alias, 0 drivers
S_0x15f3a90 .scope module, "s1" "dff" 7 30, 8 3 0, S_0x15f2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /OUTPUT 1 "q"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "resetn"
v0x15f3cf0_0 .net "clk", 0 0, o0x7f5c2b99d018;  alias, 0 drivers
v0x15f3d90_0 .net "d", 0 0, L_0x15f5300;  1 drivers
v0x15f3e50_0 .var "q", 0 0;
v0x15f3ef0_0 .net "resetn", 0 0, o0x7f5c2b99d0d8;  alias, 0 drivers
    .scope S_0x15f34a0;
T_0 ;
    %wait E_0x15ced40;
    %load/vec4 v0x15f3920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15f3880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15f37c0_0;
    %assign/vec4 v0x15f3880_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15f3a90;
T_1 ;
    %wait E_0x15ced40;
    %load/vec4 v0x15f3ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15f3e50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15f3d90_0;
    %assign/vec4 v0x15f3e50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15f2ce0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f42a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x15f2ce0;
T_3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0x15f2ce0;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0x15f2ce0;
T_5 ;
    %wait E_0x15f3460;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f42a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15f4600_0, 0, 3;
    %load/vec4 v0x15f4740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x15f46a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x15f4600_0, 0, 3;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x15f4010_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x15f4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15f4600_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15f4600_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f42a0_0, 0, 1;
T_5.12 ;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x15f4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15f4600_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15f4600_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f42a0_0, 0, 1;
T_5.14 ;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x15f4600_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x15f4600_0, 0, 3;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x15f4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15f4600_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15f4600_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f42a0_0, 0, 1;
T_5.16 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x15f44d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15f43e0_0, 0, 2;
T_5.17 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15ed470;
T_6 ;
    %wait E_0x15ced40;
    %load/vec4 v0x15ee640_0;
    %load/vec4 v0x15edee0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x15eddb0_0;
    %load/vec4 v0x15eda30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15edfa0, 0, 4;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x15eddb0_0;
    %load/vec4 v0x15eda30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15ee2f0, 0, 4;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15ed470;
T_7 ;
    %wait E_0x15ed7d0;
    %load/vec4 v0x15eda30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15edfa0, 4;
    %store/vec4 v0x15edc20_0, 0, 9;
    %load/vec4 v0x15eda30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15ee2f0, 4;
    %store/vec4 v0x15edcf0_0, 0, 9;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x15ee8b0;
T_8 ;
    %wait E_0x15ced40;
    %load/vec4 v0x15ef990_0;
    %load/vec4 v0x15ef270_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x15ef140_0;
    %load/vec4 v0x15eedc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15ef310, 0, 4;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x15ef140_0;
    %load/vec4 v0x15eedc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15ef640, 0, 4;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15ee8b0;
T_9 ;
    %wait E_0x15eec70;
    %load/vec4 v0x15eedc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15ef310, 4;
    %store/vec4 v0x15eefc0_0, 0, 9;
    %load/vec4 v0x15eedc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15ef640, 4;
    %store/vec4 v0x15ef060_0, 0, 9;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x15efc00;
T_10 ;
    %wait E_0x15ced40;
    %load/vec4 v0x15f0d80_0;
    %load/vec4 v0x15f05f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x15f04c0_0;
    %load/vec4 v0x15f0150_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15f06e0, 0, 4;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x15f04c0_0;
    %load/vec4 v0x15f0150_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15f0a30, 0, 4;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15efc00;
T_11 ;
    %wait E_0x15f0000;
    %load/vec4 v0x15f0150_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15f06e0, 4;
    %store/vec4 v0x15f0340_0, 0, 9;
    %load/vec4 v0x15f0150_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15f0a30, 4;
    %store/vec4 v0x15f03e0_0, 0, 9;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x15ed120;
T_12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15f1250_0, 0, 4;
    %end;
    .thread T_12;
    .scope S_0x15ed120;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f1960_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x15ecaf0;
T_14 ;
    %wait E_0x15ed0a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f1c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f1fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f22a0_0, 0, 1;
    %load/vec4 v0x15f28f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x15f1d00_0, 0, 9;
    %load/vec4 v0x15f1b40_0;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x15f20b0_0, 0, 9;
    %load/vec4 v0x15f1e90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x15f1e90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15f23d0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f1c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f1fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f22a0_0, 0, 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x15f1da0_0;
    %load/vec4 v0x15f24e0_0;
    %add;
    %store/vec4 v0x15f1d00_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f1c40_0, 0, 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x15f1da0_0;
    %load/vec4 v0x15f24e0_0;
    %inv;
    %add;
    %addi 1, 0, 9;
    %store/vec4 v0x15f1d00_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f1c40_0, 0, 1;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x15f1da0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x15f1da0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15f21c0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 9;
    %store/vec4 v0x15f20b0_0, 0, 9;
    %store/vec4 v0x15f1d00_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f1c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15f1fc0_0, 0, 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x15c2420;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15ec6d0_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x15c2420;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ec7b0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x15c2420;
T_17 ;
    %wait E_0x15ced40;
    %load/vec4 v0x15ec940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ec7b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15ec6d0_0, 0, 4;
T_17.0 ;
    %load/vec4 v0x15ec880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x15ec6d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ec7b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15ec6d0_0, 0, 4;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x15ec6d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_17.6, 5;
    %load/vec4 v0x15ec6d0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x15ec6d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ec7b0_0, 0, 1;
T_17.6 ;
T_17.5 ;
    %vpi_call 3 32 "$display", "\012 Count = %b \012", v0x15ec6d0_0 {0 0 0};
T_17.2 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "booth.v";
    "counter.v";
    "mem.v";
    "memblock.v";
    "memory.v";
    "state.v";
    "dff.v";
