$date
	Sun Aug 18 10:45:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lemming_3_tb $end
$var wire 1 ! WALK_RIGHT $end
$var wire 1 " WALK_LEFT $end
$var wire 1 # DIGGING $end
$var wire 1 $ AAAH $end
$var reg 1 % ARESET $end
$var reg 1 & BUMP_LEFT $end
$var reg 1 ' BUMP_RIGHT $end
$var reg 1 ( CLK $end
$var reg 1 ) DIG $end
$var reg 1 * GROUND $end
$scope module uut $end
$var wire 1 % areset $end
$var wire 1 & bump_left $end
$var wire 1 ' bump_right $end
$var wire 1 ( clk $end
$var wire 1 ) dig $end
$var wire 1 * ground $end
$var reg 1 $ aaah $end
$var reg 1 # digging $end
$var reg 1 + dum $end
$var reg 1 , dum_dig $end
$var reg 1 - fall $end
$var reg 1 " walk_left $end
$var reg 1 ! walk_right $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
x,
1+
1*
0)
0(
0'
0&
1%
0$
0#
1"
0!
$end
#1
1(
#2
0(
#3
1(
0%
#4
0(
#5
0"
1#
1,
1(
1)
#6
0(
#7
0"
1(
0)
#8
0(
#9
0"
1(
1&
#10
0(
#11
0"
1(
0&
#12
0(
#13
1$
0#
1-
0,
1(
0*
#14
0(
#15
1(
#16
0(
#17
1(
#18
0(
#19
0-
1,
1"
0$
1(
1*
1)
#20
0(
#21
0"
1#
1(
0)
#22
0(
#23
0"
1(
#24
0(
#25
0"
1(
#26
0(
#27
0"
1(
#28
0(
#29
0"
1(
#30
0(
#31
0"
1(
#32
0(
#33
0"
1(
#34
0(
#35
0"
1(
#36
0(
#37
0"
1(
#38
0(
#39
0"
1(
#40
0(
#41
0"
1(
#42
0(
#43
0"
1(
#44
0(
#45
0"
1(
#46
0(
#47
0"
1(
#48
0(
#49
0"
1(
#50
0(
