

================================================================
== Vivado HLS Report for 'controller'
================================================================
* Date:           Sat Mar 23 21:48:19 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        wrapper
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.96ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %config_V), !map !53"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i28 %packet2controller_V), !map !59"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %packet2host_V), !map !63"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %controller2host_ack), !map !67"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i28 %daco2controller_V), !map !71"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i28* %packet2daco_V), !map !75"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %config_out_V), !map !79"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %daco2controller_ack), !map !83"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @controller_str) nounwind"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%daco2controller_ack_s = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %daco2controller_ack)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%daco2controller_V_re = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %daco2controller_V)"
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%packet2controller_V_s = call i28 @_ssdm_op_Read.s_axilite.i28(i28 %packet2controller_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%config_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %config_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [wrapper/solution1/controller.cpp:18]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2 %config_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [wrapper/solution1/controller.cpp:19]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i28 %packet2controller_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [wrapper/solution1/controller.cpp:20]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %packet2host_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [wrapper/solution1/controller.cpp:21]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %controller2host_ack, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [wrapper/solution1/controller.cpp:22]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i2P(i2* %config_out_V, i2 %config_V_read)" [wrapper/solution1/controller.cpp:24]
ST_1 : Operation 22 [1/1] (0.95ns)   --->   "%tmp_1 = icmp eq i2 %config_V_read, 1" [wrapper/solution1/controller.cpp:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %._crit_edge" [wrapper/solution1/controller.cpp:29]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i28 %packet2controller_V_s to i1" [wrapper/solution1/controller.cpp:31]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %2, label %._crit_edge52" [wrapper/solution1/controller.cpp:31]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%packet2daco_vld_load = load i1* @packet2daco_vld, align 1" [wrapper/solution1/controller.cpp:31]
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%p_not = xor i1 %packet2daco_vld_load, true" [wrapper/solution1/controller.cpp:31]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond = or i1 %daco2controller_ack_s, %p_not" [wrapper/solution1/controller.cpp:31]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %3, label %._crit_edge52" [wrapper/solution1/controller.cpp:31]
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %controller2host_ack, i1 false)" [wrapper/solution1/controller.cpp:36]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %4"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i28P(i28* %packet2daco_V, i28 %packet2controller_V_s)" [wrapper/solution1/controller.cpp:32]
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %controller2host_ack, i1 true)" [wrapper/solution1/controller.cpp:33]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i1 true, i1* @packet2daco_vld, align 1" [wrapper/solution1/controller.cpp:34]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %4" [wrapper/solution1/controller.cpp:35]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br label %._crit_edge" [wrapper/solution1/controller.cpp:38]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i28 %daco2controller_V_re to i1" [wrapper/solution1/controller.cpp:41]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %5, label %._crit_edge54" [wrapper/solution1/controller.cpp:41]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = zext i28 %daco2controller_V_re to i32"
ST_1 : Operation 40 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %packet2host_V, i32 %tmp)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %packet2host_V, i32 %tmp)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge54" [wrapper/solution1/controller.cpp:43]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [wrapper/solution1/controller.cpp:45]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.96ns
The critical path consists of the following:
	s_axi read on port 'config_V' [22]  (1 ns)
	'icmp' operation ('tmp_1', wrapper/solution1/controller.cpp:29) [29]  (0.959 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
