<html>
    <head>
        <meta charset="utf-8">
        
            <script src="lib/bindings/utils.js"></script>
            <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/vis-network/9.1.2/dist/dist/vis-network.min.css" integrity="sha512-WgxfT5LWjfszlPHXRmBWHkV2eceiWTOBvrKCNbdgDYTHrT2AeLCGbF4sZlZw3UMN3WtL0tGUoIAKsu8mllg/XA==" crossorigin="anonymous" referrerpolicy="no-referrer" />
            <script src="https://cdnjs.cloudflare.com/ajax/libs/vis-network/9.1.2/dist/vis-network.min.js" integrity="sha512-LnvoEWDFrqGHlHmDD2101OrLcbsfkrzoSpvtSQtxK3RMnRV0eOkhhBN2dXHKRrUU8p2DGRTk35n4O8nWSVe1mQ==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
            
        
<center>
<h1></h1>
</center>

<!-- <link rel="stylesheet" href="../node_modules/vis/dist/vis.min.css" type="text/css" />
<script type="text/javascript" src="../node_modules/vis/dist/vis.js"> </script>-->
        <link
          href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta3/dist/css/bootstrap.min.css"
          rel="stylesheet"
          integrity="sha384-eOJMYsd53ii+scO/bJGFsiCZc+5NDVN2yr8+0RDqr0Ql0h+rP48ckxlpbzKgwra6"
          crossorigin="anonymous"
        />
        <script
          src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta3/dist/js/bootstrap.bundle.min.js"
          integrity="sha384-JEW9xMcG8R+pH31jmWH6WWP0WintQrMb4s7ZOdauHnUtxwoG2vI5DkLtS3qm9Ekf"
          crossorigin="anonymous"
        ></script>


        <center>
          <h1></h1>
        </center>
        <style type="text/css">

             #mynetwork {
                 width: 100%;
                 height: 100%;
                 background-color: #1e1e2e;
                 border: 1px solid lightgray;
                 position: relative;
                 float: left;
             }

             

             

             
        </style>
    
        <style type="text/css">
            html, body {
                margin: 0;
                padding: 0;
                overflow: hidden;
                width: 100%;
                height: 100%;
            }
            #mynetwork {
                width: 100vw;
                height: 100vh;
                margin: 0;
                padding: 0;
            }
        </style>
        </head>


    <body style="margin: 0; padding: 0; overflow: hidden; background-color: #1e1e2e;">
        <div class="card" style="width: 100%">
            
            
            <div id="mynetwork" class="card-body"></div>
        </div>

        
        

        <script type="text/javascript">

              // initialize global variables.
              var edges;
              var nodes;
              var allNodes;
              var allEdges;
              var nodeColors;
              var originalNodes;
              var network;
              var container;
              var options, data;
              var filter = {
                  item : '',
                  property : '',
                  value : []
              };

              

              

              // This method is responsible for drawing the graph, returns the drawn network
              function drawGraph() {
                  var container = document.getElementById('mynetwork');

                  

                  // parsing and collecting nodes and edges from the python
                  nodes = new vis.DataSet([{"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "label": "apb", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e apb\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e MODULE\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog module apb is defined in line 2\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "1fa5d542-1834-458e-8023-f5d866604828", "label": "PCLK", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PCLK\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PCLK\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 3 to line 3. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "cda17330-2ee1-40b1-870f-2ed96ad32550", "label": "PRESETn", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PRESETn\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PRESETn\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 4 to line 4. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST no...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "094db003-69ee-4e64-b35f-d5d8723f1b98", "label": "PSELx", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PSELx\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PSELx\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 5 to line 5. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "a89816a6-5a45-4afe-bc92-41dd31429e48", "label": "PWRITE", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PWRITE\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PWRITE\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 6 to line 6. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST nod...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "f882530e-f51c-4184-a991-bd11e96f1e6c", "label": "PENABLE", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PENABLE\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PENABLE\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 7 to line 7. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST no...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "64e40a78-cf3a-4b91-8d4e-bcf254e82bf3", "label": "PADDR", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PADDR\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PADDR\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 8 to line 8. Its direction is \u0027input\u0027. Its bit-width is from MSB 31 to LS...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "27781a66-095a-4295-98a7-3a26d342c5a9", "label": "PWDATA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PWDATA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PWDATA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 9 to line 9. Its direction is \u0027input\u0027. Its bit-width is from MSB 31 to L...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "bdaf95c9-b73d-4ce0-bfe1-cc5e1f1ea574", "label": "READ_DATA_ON_RX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e READ_DATA_ON_RX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027READ_DATA_ON_RX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 10 to line 10. Its direction is \u0027input\u0027. Its bit-width is from ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d8fba04f-a8cf-47a4-bcab-4ddb6b666697", "label": "ERROR", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e ERROR\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027ERROR\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 11 to line 11. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST no...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e473d27f-f82e-4627-a6d2-3d1a72f1bde3", "label": "TX_EMPTY", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e TX_EMPTY\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027TX_EMPTY\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 12 to line 12. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "be98c6ee-3012-4a81-9544-0f0fb25c0df9", "label": "RX_EMPTY", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e RX_EMPTY\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027RX_EMPTY\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 13 to line 13. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9b2a6bfa-ad81-41a5-9920-6f510fccee61", "label": "PRDATA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PRDATA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PRDATA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 14 to line 14. Its direction is \u0027output\u0027. Its bit-width is from MSB 31 t...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "04a105dd-7b92-4626-83ad-903a32266ffd", "label": "INTERNAL_I2C_REGISTER_CONFIG", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027INTERNAL_I2C_REGISTER_CONFIG\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 15 to line 15. Its direction is \u0027output\u0027. Its bit-...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "99402582-a260-42f5-b108-a54f482a5e65", "label": "INTERNAL_I2C_REGISTER_TIMEOUT", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027INTERNAL_I2C_REGISTER_TIMEOUT\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 16 to line 16. Its direction is \u0027output\u0027. Its bit...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "741d6278-7aef-4ec9-93e8-f2ea7b33efaa", "label": "WRITE_DATA_ON_TX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e WRITE_DATA_ON_TX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027WRITE_DATA_ON_TX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 17 to line 17. Its direction is \u0027output\u0027. Its bit-width is fro...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e5b210bb-b609-4351-9bd8-e5909833bf00", "label": "WR_ENA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e WR_ENA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027WR_ENA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 18 to line 18. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b41ddf7b-e1fa-4d93-828b-2a9eac82f9f7", "label": "RD_ENA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e RD_ENA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027RD_ENA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 19 to line 19. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "eeb59461-72bb-49dc-b7cd-f7cd442386b2", "label": "PREADY", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PREADY\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PREADY\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 20 to line 20. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "0796f5c9-e41d-43bb-b4df-8868166b3639", "label": "PSLVERR", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PSLVERR\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PSLVERR\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 21 to line 21. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "658102ff-f11d-48cf-bd34-347d1fe4278f", "label": "INT_RX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INT_RX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027INT_RX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 22 to line 22. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "48916cb2-1e52-4a5e-aaeb-6d14410ff22f", "label": "INT_TX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INT_TX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027INT_TX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 23 to line 23. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7ba25b9e-a0c5-42b0-8f32-84df0c1b8247", "label": "INTERNAL_I2C_REGISTER_CONFIG", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e REGISTER\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog **register** \u0027INTERNAL_I2C_REGISTER_CONFIG\u0027 is defined within module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 15 to line 15. Its **bit-width** is from M...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "77fd9edc-f310-4ad8-a7c8-02f36ab3336b", "label": "INTERNAL_I2C_REGISTER_TIMEOUT", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e REGISTER\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog **register** \u0027INTERNAL_I2C_REGISTER_TIMEOUT\u0027 is defined within module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 16 to line 16. Its **bit-width** is from ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7f2ed216-49e3-434d-82fd-7536933ca53f", "label": "Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 25 to line 25. The **left-hand side (LHS)** is \u0027WR_ENA\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "31ac2a5d-053e-4a28-858a-dd3cf2a38211", "label": "(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ASSIGN\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An signal \u0027(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (P...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "da6e7da1-2150-4da7-ab47-8e9547655647", "label": "Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 26 to line 26. The **left-hand side (LHS)** is \u0027RD_ENA\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "834c038b-99af-493e-be10-c2623c20b107", "label": "(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ASSIGN\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An signal \u0027(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (P...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9f5df5ec-d816-4788-9739-417b18f99b93", "label": "Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 27 to line 27. The **left-hand side (LHS)** is \u0027PREADY\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c2856ad2-04d9-4015-a363-945074eb3d3a", "label": "((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ASSIGN\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An signal \u0027((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "3020a50b-a97d-4a15-acb6-87a3cf082c10", "label": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 28 to line 28. The **left-hand side (LHS)** is \u0027WRITE_DATA_ON_TX\u0027...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "3ae828d3-6faf-4a85-8460-201df8b8b60e", "label": "((PADDR == 32\u0027d0))? PWDATA:PWDATA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ASSIGN\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An signal \u0027((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA in file C:\\Users\\huijie\\Desktop\\graphrag...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "07802ad9-e738-414c-9f4f-e75bc87080d5", "label": "Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 29 to line 29. The **left-hand side (LHS)** is \u0027PRDATA\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "17134617-3d3e-4096-8188-669157168f55", "label": "((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ASSIGN\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An signal \u0027((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX in file C:\\Use...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2bfbc950-4798-4b1a-ad8b-106f00888049", "label": "Assign: PSLVERR = ERROR", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: PSLVERR = ERROR\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 30 to line 30. The **left-hand side (LHS)** is \u0027PSLVERR\u0027 and the ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "36f119c2-c947-4c2d-a4d8-9e55cb2b723a", "label": "Assign: INT_TX = TX_EMPTY", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: INT_TX = TX_EMPTY\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 31 to line 31. The **left-hand side (LHS)** is \u0027INT_TX\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e9aa038f-63e7-427e-b2d8-28ce13f9b260", "label": "Assign: INT_RX = RX_EMPTY", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: INT_RX = RX_EMPTY\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 32 to line 32. The **left-hand side (LHS)** is \u0027INT_RX\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "0e31fbb5-923f-4b32-b575-fd6284cf02a3", "label": "Always Block (sequential) @ (posedge PCLK)", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Always Block (sequential) @ (posedge PCLK)\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ALWAYS_BLOCK\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An **always block** (sequential logic) in module \u0027apb\u0027 from file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 lines 33-52. It is sensitive to: posedge PCLK. Its AST node type is \u0027Always\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b05c134a-75e3-46f4-8601-66eca4250270", "label": "14\u0027d0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e 14\u0027d0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ALWASY\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e It is a right hand side in always block which is at 37 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "4d52b028-ff2f-418d-adc1-4e35abbf6c3c", "label": "PWDATA[13:0]", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PWDATA[13:0]\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ALWASY\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e It is a right hand side in always block which is at 44 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block ...\n        ", "value": 17}]);
                  edges = new vis.DataSet([{"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PCLK\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PCLK.\n            ", "to": "1fa5d542-1834-458e-8023-f5d866604828", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PRESETn\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PRESETn.\n            ", "to": "cda17330-2ee1-40b1-870f-2ed96ad32550", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PSELx\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PSELx.\n            ", "to": "094db003-69ee-4e64-b35f-d5d8723f1b98", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PWRITE\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PWRITE.\n            ", "to": "a89816a6-5a45-4afe-bc92-41dd31429e48", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PENABLE\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PENABLE.\n            ", "to": "f882530e-f51c-4184-a991-bd11e96f1e6c", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PADDR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PADDR.\n            ", "to": "64e40a78-cf3a-4b91-8d4e-bcf254e82bf3", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PWDATA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PWDATA.\n            ", "to": "27781a66-095a-4295-98a7-3a26d342c5a9", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e READ_DATA_ON_RX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port READ_DATA_ON_RX.\n            ", "to": "bdaf95c9-b73d-4ce0-bfe1-cc5e1f1ea574", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e ERROR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port ERROR.\n            ", "to": "d8fba04f-a8cf-47a4-bcab-4ddb6b666697", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e TX_EMPTY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port TX_EMPTY.\n            ", "to": "e473d27f-f82e-4627-a6d2-3d1a72f1bde3", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e RX_EMPTY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port RX_EMPTY.\n            ", "to": "be98c6ee-3012-4a81-9544-0f0fb25c0df9", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PRDATA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PRDATA.\n            ", "to": "9b2a6bfa-ad81-41a5-9920-6f510fccee61", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port INTERNAL_I2C_REGISTER_CONFIG.\n            ", "to": "7ba25b9e-a0c5-42b0-8f32-84df0c1b8247", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port INTERNAL_I2C_REGISTER_TIMEOUT.\n            ", "to": "77fd9edc-f310-4ad8-a7c8-02f36ab3336b", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e WRITE_DATA_ON_TX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port WRITE_DATA_ON_TX.\n            ", "to": "741d6278-7aef-4ec9-93e8-f2ea7b33efaa", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e WR_ENA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port WR_ENA.\n            ", "to": "e5b210bb-b609-4351-9bd8-e5909833bf00", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e RD_ENA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port RD_ENA.\n            ", "to": "b41ddf7b-e1fa-4d93-828b-2a9eac82f9f7", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PREADY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PREADY.\n            ", "to": "eeb59461-72bb-49dc-b7cd-f7cd442386b2", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PSLVERR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PSLVERR.\n            ", "to": "0796f5c9-e41d-43bb-b4df-8868166b3639", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INT_RX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port INT_RX.\n            ", "to": "658102ff-f11d-48cf-bd34-347d1fe4278f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INT_TX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port INT_TX.\n            ", "to": "48916cb2-1e52-4a5e-aaeb-6d14410ff22f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains register INTERNAL_I2C_REGISTER_CONFIG.\n            ", "to": "7ba25b9e-a0c5-42b0-8f32-84df0c1b8247", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains register INTERNAL_I2C_REGISTER_TIMEOUT.\n            ", "to": "77fd9edc-f310-4ad8-a7c8-02f36ab3336b", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADD...\n            ", "to": "7f2ed216-49e3-434d-82fd-7536933ca53f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7f2ed216-49e3-434d-82fd-7536933ca53f", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e WR_ENA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? ...\n            ", "to": "e5b210bb-b609-4351-9bd8-e5909833bf00", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7f2ed216-49e3-434d-82fd-7536933ca53f", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? ...\n            ", "to": "31ac2a5d-053e-4a28-858a-dd3cf2a38211", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "31ac2a5d-053e-4a28-858a-dd3cf2a38211", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e WR_ENA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b...\n            ", "to": "e5b210bb-b609-4351-9bd8-e5909833bf00", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADD...\n            ", "to": "da6e7da1-2150-4da7-ab47-8e9547655647", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "da6e7da1-2150-4da7-ab47-8e9547655647", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e RD_ENA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? ...\n            ", "to": "b41ddf7b-e1fa-4d93-828b-2a9eac82f9f7", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "da6e7da1-2150-4da7-ab47-8e9547655647", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? ...\n            ", "to": "834c038b-99af-493e-be10-c2623c20b107", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "834c038b-99af-493e-be10-c2623c20b107", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e RD_ENA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b...\n            ", "to": "b41ddf7b-e1fa-4d93-828b-2a9eac82f9f7", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADD...\n            ", "to": "9f5df5ec-d816-4788-9739-417b18f99b93", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "9f5df5ec-d816-4788-9739-417b18f99b93", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PREADY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) ...\n            ", "to": "eeb59461-72bb-49dc-b7cd-f7cd442386b2", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "9f5df5ec-d816-4788-9739-417b18f99b93", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) ...\n            ", "to": "c2856ad2-04d9-4015-a363-945074eb3d3a", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "c2856ad2-04d9-4015-a363-945074eb3d3a", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PREADY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027...\n            ", "to": "eeb59461-72bb-49dc-b7cd-f7cd442386b2", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027.\n            ", "to": "3020a50b-a97d-4a15-acb6-87a3cf082c10", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "3020a50b-a97d-4a15-acb6-87a3cf082c10", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e WRITE_DATA_ON_TX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA has left hand side WRITE_DATA_ON_TX\n            ", "to": "741d6278-7aef-4ec9-93e8-f2ea7b33efaa", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "3020a50b-a97d-4a15-acb6-87a3cf082c10", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA has right hand side ((PADDR == 32\u0027d0))?...\n            ", "to": "3ae828d3-6faf-4a85-8460-201df8b8b60e", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "3ae828d3-6faf-4a85-8460-201df8b8b60e", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e WRITE_DATA_ON_TX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027 **drives** the signal \u0027WRITE_DATA_ON_TX\u0027 v...\n            ", "to": "741d6278-7aef-4ec9-93e8-f2ea7b33efaa", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_...\n            ", "to": "07802ad9-e738-414c-9f4f-e75bc87080d5", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "07802ad9-e738-414c-9f4f-e75bc87080d5", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PRDATA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX has left hand side PRDATA\n            ", "to": "9b2a6bfa-ad81-41a5-9920-6f510fccee61", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "07802ad9-e738-414c-9f4f-e75bc87080d5", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX has right hand side ((PADDR == ...\n            ", "to": "17134617-3d3e-4096-8188-669157168f55", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "17134617-3d3e-4096-8188-669157168f55", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PRDATA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027 **drives** the signal \u0027P...\n            ", "to": "9b2a6bfa-ad81-41a5-9920-6f510fccee61", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: PSLVERR = ERROR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: PSLVERR = ERROR\u0027.\n            ", "to": "2bfbc950-4798-4b1a-ad8b-106f00888049", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2bfbc950-4798-4b1a-ad8b-106f00888049", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: PSLVERR = ERROR\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PSLVERR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: PSLVERR = ERROR has left hand side PSLVERR\n            ", "to": "0796f5c9-e41d-43bb-b4df-8868166b3639", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "2bfbc950-4798-4b1a-ad8b-106f00888049", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: PSLVERR = ERROR\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e ERROR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: PSLVERR = ERROR has right hand side ERROR\n            ", "to": "d8fba04f-a8cf-47a4-bcab-4ddb6b666697", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "d8fba04f-a8cf-47a4-bcab-4ddb6b666697", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e ERROR\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PSLVERR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027ERROR\u0027 **drives** the signal \u0027PSLVERR\u0027 via assignment \u0027Assign: PSLVERR = ERRO...\n            ", "to": "0796f5c9-e41d-43bb-b4df-8868166b3639", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: INT_TX = TX_EMPTY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: INT_TX = TX_EMPTY\u0027.\n            ", "to": "36f119c2-c947-4c2d-a4d8-9e55cb2b723a", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "36f119c2-c947-4c2d-a4d8-9e55cb2b723a", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: INT_TX = TX_EMPTY\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INT_TX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: INT_TX = TX_EMPTY has left hand side INT_TX\n            ", "to": "48916cb2-1e52-4a5e-aaeb-6d14410ff22f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "36f119c2-c947-4c2d-a4d8-9e55cb2b723a", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: INT_TX = TX_EMPTY\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e TX_EMPTY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: INT_TX = TX_EMPTY has right hand side TX_EMPTY\n            ", "to": "e473d27f-f82e-4627-a6d2-3d1a72f1bde3", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e473d27f-f82e-4627-a6d2-3d1a72f1bde3", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e TX_EMPTY\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INT_TX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027TX_EMPTY\u0027 **drives** the signal \u0027INT_TX\u0027 via assignment \u0027Assign: INT_TX = TX_...\n            ", "to": "48916cb2-1e52-4a5e-aaeb-6d14410ff22f", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: INT_RX = RX_EMPTY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: INT_RX = RX_EMPTY\u0027.\n            ", "to": "e9aa038f-63e7-427e-b2d8-28ce13f9b260", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e9aa038f-63e7-427e-b2d8-28ce13f9b260", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: INT_RX = RX_EMPTY\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INT_RX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: INT_RX = RX_EMPTY has left hand side INT_RX\n            ", "to": "658102ff-f11d-48cf-bd34-347d1fe4278f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "e9aa038f-63e7-427e-b2d8-28ce13f9b260", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Assign: INT_RX = RX_EMPTY\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e RX_EMPTY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Assign: INT_RX = RX_EMPTY has right hand side RX_EMPTY\n            ", "to": "be98c6ee-3012-4a81-9544-0f0fb25c0df9", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "be98c6ee-3012-4a81-9544-0f0fb25c0df9", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e RX_EMPTY\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INT_RX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027RX_EMPTY\u0027 **drives** the signal \u0027INT_RX\u0027 via assignment \u0027Assign: INT_RX = RX_...\n            ", "to": "658102ff-f11d-48cf-bd34-347d1fe4278f", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "e0eab586-5974-4a06-a705-bdf3d7b85baf", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Always Block (sequential) @ (posedge PCLK)\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027.\n            ", "to": "0e31fbb5-923f-4b32-b575-fd6284cf02a3", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "0e31fbb5-923f-4b32-b575-fd6284cf02a3", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Always Block (sequential) @ (posedge PCLK)\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PCLK\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 is sensitive to posedge signal \u0027PCLK\u0027.\n            ", "to": "1fa5d542-1834-458e-8023-f5d866604828", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "0e31fbb5-923f-4b32-b575-fd6284cf02a3", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Always Block (sequential) @ (posedge PCLK)\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027INTERNAL_I2C_REG...\n            ", "to": "7ba25b9e-a0c5-42b0-8f32-84df0c1b8247", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "b05c134a-75e3-46f4-8601-66eca4250270", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e 14\u0027d0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 14\u0027d0 is assigned to INTERNAL_I2C_REGIS...\n            ", "to": "7ba25b9e-a0c5-42b0-8f32-84df0c1b8247", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "4d52b028-ff2f-418d-adc1-4e35abbf6c3c", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e PWDATA[13:0]\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 PWDATA[13:0] is assigned to INTERNAL_I2...\n            ", "to": "7ba25b9e-a0c5-42b0-8f32-84df0c1b8247", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "7ba25b9e-a0c5-42b0-8f32-84df0c1b8247", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 INTERNAL_I2C_REGISTER_CONFIG is assigne...\n            ", "to": "7ba25b9e-a0c5-42b0-8f32-84df0c1b8247", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "0e31fbb5-923f-4b32-b575-fd6284cf02a3", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Always Block (sequential) @ (posedge PCLK)\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027INTERNAL_I2C_REG...\n            ", "to": "77fd9edc-f310-4ad8-a7c8-02f36ab3336b", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "b05c134a-75e3-46f4-8601-66eca4250270", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e 14\u0027d0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 14\u0027d0 is assigned to INTERNAL_I2C_REGIS...\n            ", "to": "77fd9edc-f310-4ad8-a7c8-02f36ab3336b", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "4d52b028-ff2f-418d-adc1-4e35abbf6c3c", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e PWDATA[13:0]\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 PWDATA[13:0] is assigned to INTERNAL_I2...\n            ", "to": "77fd9edc-f310-4ad8-a7c8-02f36ab3336b", "width": 4.0}]);

                  nodeColors = {};
                  allNodes = nodes.get({ returnType: "Object" });
                  for (nodeId in allNodes) {
                    nodeColors[nodeId] = allNodes[nodeId].color;
                  }
                  allEdges = edges.get({ returnType: "Object" });
                  // adding nodes and edges to the graph
                  data = {nodes: nodes, edges: edges};

                  var options = {"physics": {"enabled": true, "barnesHut": {"gravitationalConstant": -2000, "centralGravity": 0.1, "springLength": 200, "springConstant": 0.05, "damping": 0.9, "avoidOverlap": 0.5}, "maxVelocity": 50, "minVelocity": 0.1, "timestep": 0.35, "stabilization": {"iterations": 150}}, "nodes": {"borderWidth": 2, "borderWidthSelected": 4, "shadow": {"enabled": true, "color": "rgba(0,0,0,0.3)", "size": 10, "x": 2, "y": 2}, "font": {"size": 14, "face": "arial", "color": "#ffffff"}, "title": {"enabled": true, "allowHTML": true}}, "edges": {"smooth": {"enabled": true, "type": "dynamic", "roundness": 0.2}, "arrows": {"to": {"enabled": true, "scaleFactor": 0.8}}, "shadow": {"enabled": true, "color": "rgba(0,0,0,0.2)", "size": 5, "x": 1, "y": 1}, "font": {"size": 12, "color": "#ffffff", "strokeWidth": 2, "strokeColor": "#1e1e2e", "background": "none"}, "title": {"enabled": true, "allowHTML": true}}, "interaction": {"hover": true, "hoverConnectedEdges": true, "selectConnectedEdges": true, "zoomView": true, "dragView": true}, "layout": {"improvedLayout": true}};

                  


                  

                  network = new vis.Network(container, data, options);

                  

                  

                  


                  

                  return network;

              }
              drawGraph();
        </script>
    </body>
</html>