Fitter report for audio_speak
Thu Jul 01 01:51:15 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Jul 01 01:51:15 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; audio_speak                                 ;
; Top-level Entity Name              ; audio_speak                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 279 / 10,320 ( 3 % )                        ;
;     Total combinational functions  ; 224 / 10,320 ( 2 % )                        ;
;     Dedicated logic registers      ; 177 / 10,320 ( 2 % )                        ;
; Total registers                    ; 177                                         ;
; Total pins                         ; 9 / 180 ( 5 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   8.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; aud_mclk   ; Missing drive strength and slew rate ;
; aud_dacdat ; Missing drive strength and slew rate ;
; aud_scl    ; Missing drive strength and slew rate ;
; aud_sda    ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 435 ) ; 0.00 % ( 0 / 435 )         ; 0.00 % ( 0 / 435 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 435 ) ; 0.00 % ( 0 / 435 )         ; 0.00 % ( 0 / 435 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 423 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Zyyfo/Desktop/fpga_prac/prac6/par/output_files/audio_speak.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 279 / 10,320 ( 3 % ) ;
;     -- Combinational with no register       ; 102                  ;
;     -- Register only                        ; 55                   ;
;     -- Combinational with a register        ; 122                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 139                  ;
;     -- 3 input functions                    ; 30                   ;
;     -- <=2 input functions                  ; 55                   ;
;     -- Register only                        ; 55                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 198                  ;
;     -- arithmetic mode                      ; 26                   ;
;                                             ;                      ;
; Total registers*                            ; 177 / 11,172 ( 2 % ) ;
;     -- Dedicated logic registers            ; 177 / 10,320 ( 2 % ) ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 20 / 645 ( 3 % )     ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 9 / 180 ( 5 % )      ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )       ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; Global signals                              ; 4                    ;
; M9Ks                                        ; 0 / 46 ( 0 % )       ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )       ;
; PLLs                                        ; 1 / 2 ( 50 % )       ;
; Global clocks                               ; 4 / 10 ( 40 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%         ;
; Peak interconnect usage (total/H/V)         ; 1% / 1% / 1%         ;
; Maximum fan-out                             ; 178                  ;
; Highest non-global fan-out                  ; 104                  ;
; Total fan-out                               ; 1492                 ;
; Average fan-out                             ; 3.10                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 279 / 10320 ( 3 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 102                 ; 0                              ;
;     -- Register only                        ; 55                  ; 0                              ;
;     -- Combinational with a register        ; 122                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 139                 ; 0                              ;
;     -- 3 input functions                    ; 30                  ; 0                              ;
;     -- <=2 input functions                  ; 55                  ; 0                              ;
;     -- Register only                        ; 55                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 198                 ; 0                              ;
;     -- arithmetic mode                      ; 26                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 177                 ; 0                              ;
;     -- Dedicated logic registers            ; 177 / 10320 ( 2 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 20 / 645 ( 3 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 9                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )     ; 1 / 12 ( 8 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 2                   ; 2                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 3                   ; 1                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 1485                ; 10                             ;
;     -- Registered Connections               ; 598                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 2                   ; 3                              ;
;     -- hard_block:auto_generated_inst       ; 3                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 5                   ; 2                              ;
;     -- Output Ports                         ; 3                   ; 1                              ;
;     -- Bidir Ports                          ; 1                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; aud_adcdat ; D6    ; 8        ; 3            ; 24           ; 7            ; 32                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; aud_bclk   ; D5    ; 8        ; 3            ; 24           ; 0            ; 104                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; aud_lrc    ; E6    ; 8        ; 7            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk    ; E1    ; 1        ; 0            ; 11           ; 7            ; 12                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst    ; M1    ; 2        ; 0            ; 11           ; 21           ; 178                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; aud_dacdat ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; aud_mclk   ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; aud_scl    ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                              ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------+---------------------+
; aud_sda ; C8    ; 8        ; 13           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; aud_mclk                ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; aud_lrc                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 19 ( 5 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 7 / 26 ( 27 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; aud_dacdat                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; aud_sda                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; aud_bclk                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; aud_adcdat                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; aud_scl                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; aud_lrc                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; aud_mclk                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; sys_rst                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+
; SDC pin name                  ; u_pll_clk|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                       ;
; Compensate clock              ; clock0                                                                       ;
; Compensated input/output pins ; --                                                                           ;
; Switchover type               ; --                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                     ;
; Input frequency 1             ; --                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                     ;
; Nominal VCO frequency         ; 600.0 MHz                                                                    ;
; VCO post scale K counter      ; 2                                                                            ;
; VCO frequency control         ; Auto                                                                         ;
; VCO phase shift step          ; 208 ps                                                                       ;
; VCO multiply                  ; --                                                                           ;
; VCO divide                    ; --                                                                           ;
; Freq min lock                 ; 25.0 MHz                                                                     ;
; Freq max lock                 ; 54.18 MHz                                                                    ;
; M VCO Tap                     ; 0                                                                            ;
; M Initial                     ; 1                                                                            ;
; M value                       ; 12                                                                           ;
; N value                       ; 1                                                                            ;
; Charge pump current           ; setting 1                                                                    ;
; Loop filter resistance        ; setting 27                                                                   ;
; Loop filter capacitance       ; setting 0                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                           ;
; Bandwidth type                ; Medium                                                                       ;
; Real time reconfigurable      ; Off                                                                          ;
; Scan chain MIF file           ; --                                                                           ;
; Preserve PLL counter order    ; Off                                                                          ;
; PLL location                  ; PLL_1                                                                        ;
; Inclk0 signal                 ; sys_clk                                                                      ;
; Inclk1 signal                 ; --                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                ;
; Inclk1 signal type            ; --                                                                           ;
+-------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 6    ; 25  ; 12.0 MHz         ; 0 (0 ps)    ; 0.90 (208 ps)    ; 50/50      ; C0      ; 50            ; 25/25 Even ; --            ; 1       ; 0       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                            ; Library Name ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------+--------------+
; |audio_speak                             ; 279 (0)     ; 177 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 9    ; 0            ; 102 (0)      ; 55 (0)            ; 122 (0)          ; |audio_speak                                                                                   ; work         ;
;    |pll_clk:u_pll_clk|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |audio_speak|pll_clk:u_pll_clk                                                                 ; work         ;
;       |altpll:altpll_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |audio_speak|pll_clk:u_pll_clk|altpll:altpll_component                                         ; work         ;
;          |pll_clk_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |audio_speak|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated           ; work         ;
;    |wm8978_ctrl:u_wm8978_ctrl|           ; 279 (0)     ; 177 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (0)      ; 55 (0)            ; 122 (0)          ; |audio_speak|wm8978_ctrl:u_wm8978_ctrl                                                         ; work         ;
;       |audio_receive:u_audio_receive|    ; 89 (89)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 25 (25)           ; 46 (46)          ; |audio_speak|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive                           ; work         ;
;       |audio_send:u_audio_send|          ; 37 (37)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 16 (16)           ; 17 (17)          ; |audio_speak|wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send                                 ; work         ;
;       |wm8978_config:u_wm8978_config|    ; 153 (0)     ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 14 (0)            ; 59 (0)           ; |audio_speak|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config                           ; work         ;
;          |i2c_dri:u_i2c_dri|             ; 93 (93)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 7 (7)             ; 36 (36)          ; |audio_speak|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri         ; work         ;
;          |i2c_reg_cfg:u_i2c_reg_cfg|     ; 60 (60)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 7 (7)             ; 23 (23)          ; |audio_speak|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg ; work         ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; aud_mclk   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_dacdat ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_scl    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_sda    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sys_rst    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; aud_bclk   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; aud_lrc    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; aud_adcdat ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                 ;
+----------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------+-------------------+---------+
; aud_sda                                                                          ;                   ;         ;
; sys_rst                                                                          ;                   ;         ;
; sys_clk                                                                          ;                   ;         ;
; aud_bclk                                                                         ;                   ;         ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat              ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[9]           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[5]           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[1]           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[6]           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[10]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[14]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[11]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[3]           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[4]           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]           ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[21]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[22]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[23]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[20]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[26]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[25]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[27]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[24]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[29]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[30]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[31]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[28]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[18]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[17]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[19]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[16]          ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]       ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]       ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]       ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]       ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]       ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]       ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]       ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]       ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]       ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]       ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[21]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[22]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[23]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[20]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[26]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[25]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[27]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[24]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[29]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[30]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[31]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[28]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[18]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[17]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[19]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[16]      ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]     ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]     ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]     ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]     ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]     ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]     ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]     ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]     ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]     ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]     ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]    ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]    ; 0                 ; 0       ;
; aud_lrc                                                                          ;                   ;         ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0        ; 1                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|lrc_edge          ; 1                 ; 6       ;
; aud_adcdat                                                                       ;                   ;         ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]~0   ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]~1   ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]~2  ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]~3   ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]~4   ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]~5  ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]~6  ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]~7   ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]~8  ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]~9   ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]~10 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]~11  ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]~12  ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]~13  ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]~14 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]~15  ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]~16 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]~17 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]~18 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]~19 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]~20 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]~21 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]~22 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]~23 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]~24 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]~25 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]~26 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]~27 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]~28 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]~29 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]~30 ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]~31 ; 0                 ; 6       ;
+----------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                              ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; aud_bclk                                                                                          ; PIN_D5             ; 104     ; Clock                     ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                           ; PIN_E1             ; 2       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                           ; PIN_E1             ; 11      ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst                                                                                           ; PIN_M1             ; 178     ; Async. clear              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Equal0~1                                  ; LCCOMB_X3_Y23_N30  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|lrc_edge                                  ; LCCOMB_X2_Y21_N16  ; 39      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]~13                              ; LCCOMB_X3_Y21_N22  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                 ; FF_X3_Y21_N11      ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector1~1             ; LCCOMB_X25_Y19_N28 ; 15      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]~13               ; LCCOMB_X26_Y19_N26 ; 7       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                 ; FF_X33_Y12_N23     ; 62      ; Clock                     ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                 ; FF_X24_Y19_N27     ; 2       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                 ; FF_X25_Y19_N19     ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|LessThan0~1     ; LCCOMB_X22_Y19_N2  ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|LessThan1~1     ; LCCOMB_X19_Y19_N26 ; 15      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec        ; FF_X22_Y19_N1      ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4] ; FF_X19_Y19_N25     ; 21      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sys_clk                                                                                  ; PIN_E1         ; 11      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst                                                                                  ; PIN_M1         ; 178     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk        ; FF_X33_Y12_N23 ; 62      ; 5                                    ; Global Clock         ; GCLK8            ; --                        ;
+------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                  ;
+--------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                   ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------+---------+
; aud_bclk~input                                                                                         ; 104     ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|lrc_edge                                       ; 39      ;
; aud_adcdat~input                                                                                       ; 32      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Equal0~1                                       ; 32      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]      ; 25      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]      ; 25      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]      ; 23      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                      ; 23      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                      ; 22      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]      ; 21      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]      ; 20      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                      ; 20      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                      ; 19      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                       ; 17      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                       ; 16      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                      ; 16      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                      ; 16      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector1~1                  ; 15      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|LessThan1~1          ; 15      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                       ; 15      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                       ; 14      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                       ; 13      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                       ; 13      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                       ; 11      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop            ; 10      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr          ; 9       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle            ; 8       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|LessThan0~1          ; 7       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]~13                    ; 7       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec             ; 7       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                      ; 6       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]~13                                   ; 6       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~7                                     ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~5                                     ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~7                 ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                      ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~5                 ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr         ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8           ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~17                                    ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~1                                     ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~0                                     ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0]    ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Equal0~2                     ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~0                 ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                          ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux4~0               ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~18                                    ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~16                                    ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~14                                    ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~13                                    ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~11                                    ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~10                                    ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~8                                     ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~3                                     ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~2                                     ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Equal0~0                                       ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector8~0                  ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7]    ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6]    ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5]    ; 3       ;
; aud_lrc~input                                                                                          ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux4~0_wirecell      ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux8~1               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|wl[0]                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]          ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Add1~0               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]~0    ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~20                                    ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~19                                    ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~12                                    ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~9                                     ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~6                                     ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~4                                     ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector14~0                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~0                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|LessThan1~0          ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|always2~1            ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|always2~0            ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                     ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                      ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0]                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1]                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2]                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5]                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3]                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4]                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6]                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7]                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8]                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9]                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector23~0                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~0                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector8~2                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4]    ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3]    ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2]    ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1]    ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|wl[0]~feeder         ; 1       ;
; sys_clk~input                                                                                          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]~4    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux5~1               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux5~0               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux13~3              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]~8        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux3~0               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux1~0               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux6~1               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux6~0               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux0~0               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux4~2               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux4~1               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux2~0               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux13~2              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux7~0               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux11~0              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]~7        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]~6        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]~5        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux8~2               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux8~0               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux10~1              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux10~0              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux12~0              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[8]          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[1]          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0]~21 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]~3    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]~2    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]~1    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|LessThan0~0          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector23~2                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector23~1                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]~31                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]~30                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]~29                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]~28                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]~27                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]~26                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]~25                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]~24                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]~23                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]~22                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]~21                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]~20                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]~19                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]~18                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]~17                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]~16                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]~15                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]~14                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~15                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]~13                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]~12                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]~11                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]~10                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]~9                                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]~8                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]~7                                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]~6                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]~5                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]~4                                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]~3                                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]~2                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]~1                                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]~0                                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector22~4                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector22~3                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector22~2                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector22~1                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector22~0                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~14                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~13                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~12                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~9                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~8                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~7                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~11                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~10                ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~9                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~8                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector13~2                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector13~1                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector13~0                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[3]                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[5]                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~6                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[0]                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~5                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[6]                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[2]                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~6                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector14~1                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~4                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[1]                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~3                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[7]                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[5]                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~2                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[0]                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~1                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[6]                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[2]                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~5                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~4                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~3                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~2                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector21~1                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt~2                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt~1                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt~0                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec~0           ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|always2~3            ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|always2~2            ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector32~4                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector32~3                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector32~2                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector32~1                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector32~0                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk~0                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Equal0~1                     ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Equal0~0                     ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector0~0                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]~12                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]~11                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]~10                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]~9                     ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector1~0                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[16]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[19]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[17]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[18]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[28]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[31]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[30]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[29]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[24]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[27]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[25]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[26]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[20]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[23]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[22]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[21]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]~12                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                                     ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                      ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~6                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~4                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector10~0                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~3                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~2                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~1                 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector8~1                  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~20                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~19                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~18                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[16]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~17                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[19]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[17]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[18]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~16                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~15                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[28]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~14                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[31]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[30]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[29]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~13                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[24]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~12                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[27]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[25]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[26]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~11                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[20]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~10                                              ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[23]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[22]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[21]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~9                                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~8                                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~7                                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[4]                                        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~6                                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~5                                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[3]                                        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~4                                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[11]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~3                                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]                                        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~2                                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[14]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[10]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[6]                                        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~1                                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[1]                                        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|Mux0~0                                               ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]                                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[5]                                        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[9]                                        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[10]~2       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]~1        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]~0        ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]         ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]         ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]         ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[10]         ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]         ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[3]          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[6]          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[2]          ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7]~19 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6]~18 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6]~17 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5]~16 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5]~15 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4]~14 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4]~13 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3]~12 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3]~11 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2]~10 ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2]~9  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1]~8  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1]~7  ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~18                      ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~17                      ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~16                      ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~15                      ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~14                      ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~13                      ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~12                      ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~11                      ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~10                      ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~9                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~8                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~7                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~6                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~5                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~4                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~3                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~2                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~1                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Add1~0                       ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]~24                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]~23                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]~22                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]~21                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]~20                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]~19                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]~18                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]~17                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]~16                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]~15                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]~14                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]~8                     ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]~7                     ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]~18                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]~17                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]~16                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]~15                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]~14                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]~11                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]~10                                   ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]~9                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]~8                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]~7                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]~6                                    ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                           ; 1       ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_fbout                ; 1       ;
+--------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 274 / 32,401 ( < 1 % ) ;
; C16 interconnects     ; 0 / 1,326 ( 0 % )      ;
; C4 interconnects      ; 60 / 21,816 ( < 1 % )  ;
; Direct links          ; 74 / 32,401 ( < 1 % )  ;
; Global clocks         ; 4 / 10 ( 40 % )        ;
; Local interconnects   ; 187 / 10,320 ( 2 % )   ;
; R24 interconnects     ; 2 / 1,289 ( < 1 % )    ;
; R4 interconnects      ; 140 / 28,186 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.95) ; Number of LABs  (Total = 20) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 3                            ;
; 14                                          ; 3                            ;
; 15                                          ; 3                            ;
; 16                                          ; 8                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.55) ; Number of LABs  (Total = 20) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 20                           ;
; 1 Clock                            ; 20                           ;
; 1 Clock enable                     ; 5                            ;
; 1 Sync. load                       ; 2                            ;
; 2 Clock enables                    ; 4                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 22.40) ; Number of LABs  (Total = 20) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 5                            ;
; 24                                           ; 1                            ;
; 25                                           ; 4                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.70) ; Number of LABs  (Total = 20) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 3                            ;
; 3                                               ; 1                            ;
; 4                                               ; 2                            ;
; 5                                               ; 0                            ;
; 6                                               ; 0                            ;
; 7                                               ; 1                            ;
; 8                                               ; 4                            ;
; 9                                               ; 1                            ;
; 10                                              ; 0                            ;
; 11                                              ; 0                            ;
; 12                                              ; 2                            ;
; 13                                              ; 1                            ;
; 14                                              ; 1                            ;
; 15                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.55) ; Number of LABs  (Total = 20) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 3                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 3                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 2                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 9         ; 0            ; 9         ; 0            ; 0            ; 9         ; 9         ; 0            ; 9         ; 9         ; 0            ; 4            ; 0            ; 0            ; 6            ; 0            ; 4            ; 6            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 9         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 9            ; 0         ; 9            ; 9            ; 0         ; 0         ; 9            ; 0         ; 0         ; 9            ; 5            ; 9            ; 9            ; 3            ; 9            ; 5            ; 3            ; 9            ; 9            ; 9            ; 5            ; 9            ; 9            ; 9            ; 9            ; 9            ; 0         ; 9            ; 9            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; aud_mclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_dacdat         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_scl            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_sda            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_bclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_lrc            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_adcdat         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; sys_clk         ; sys_clk              ; 2.1               ;
; I/O             ; aud_bclk             ; 1.2               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                ;
+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; Source Register                                                                      ; Destination Register                                                              ; Delay Added in ns ;
+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 2.131             ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.065             ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.065             ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.065             ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.065             ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.065             ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.065             ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.065             ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.065             ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.065             ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.065             ;
; aud_bclk                                                                             ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]               ; 0.169             ;
+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 12 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "audio_speak"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'audio_speak.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk~0
Info (176353): Automatically promoted node sys_rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15058): PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" output port clk[0] feeds output pin "aud_mclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.09 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/Zyyfo/Desktop/fpga_prac/prac6/par/output_files/audio_speak.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5370 megabytes
    Info: Processing ended: Thu Jul 01 01:51:16 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Zyyfo/Desktop/fpga_prac/prac6/par/output_files/audio_speak.fit.smsg.


