
synthesis -f "ProjetoLaser_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Wed Oct 01 19:28:12 2025


Command Line:  synthesis -f ProjetoLaser_impl1_lattice.synproj -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-45F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/impl1 (searchpath added)
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser (searchpath added)
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/top.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/pwm_led.v
NGD file = ProjetoLaser_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v(5): " arg1="top" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v" arg3="5"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(55): " arg1="BB" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="55"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v(2): " arg1="pwm_led" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v" arg3="2"  />
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = top.
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v(24): " arg1="_312" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v" arg3="24"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v(25): " arg1="" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v" arg3="25"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 00000000001

 0001 -> 00000000010

 0010 -> 00000000100

 0011 -> 00000001000

 0100 -> 00000010000

 0101 -> 00000100000

 0110 -> 00001000000

 0111 -> 00010000000

 1000 -> 00100000000

 1001 -> 01000000000

 1010 -> 10000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="seq_state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000 -> 000001

 001 -> 000010

 010 -> 000100

 011 -> 001000

 101 -> 010000

 110 -> 100000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\u_pwm_led/duty_calc"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\u_pwm_led/duty_calc"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\u_pwm_led/duty_calc"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\u_pwm_led/duty_calc"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\u_pwm_led/duty_calc"  />
######## Missing driver on net \u_pwm_led/duty_calc_31__N_381[0]. Patching with GND.
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="sda"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="scl"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u_pwm_led/duty_calc"  />
GSR instance connected to net rstn_c.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\u_pwm_led/duty_i8"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\u_pwm_led/duty_i7"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\u_pwm_led/duty_i5"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\u_pwm_led/duty_i2"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\u_pwm_led/duty_i1"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\u_pwm_led/duty_i13"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\u_pwm_led/duty_i14"  />
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    833 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file ProjetoLaser_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 224 of 44457 (0 % )
ALU54B => 1
BB => 2
CCU2C => 237
FD1P3AX => 20
FD1P3IX => 82
FD1P3JX => 6
FD1S3AX => 39
FD1S3AY => 3
FD1S3IX => 59
FD1S3JX => 15
GSR => 1
IB => 2
L6MUX21 => 1
LUT4 => 352
MULT18X18D => 2
OB => 1
PFUMX => 7
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : fastclk_c, loads : 224
Clock Enable Nets
Number of Clock Enables: 22
Top 10 highest fanout Clock Enables:
  Net : fastclk_c_enable_49, loads : 32
  Net : por_15__N_162, loads : 24
  Net : rx_ready, loads : 22
  Net : fastclk_c_enable_90, loads : 16
  Net : fastclk_c_enable_59, loads : 8
  Net : fastclk_c_enable_68, loads : 8
  Net : fastclk_c_enable_69, loads : 7
  Net : fastclk_c_enable_52, loads : 5
  Net : fastclk_c_enable_10, loads : 3
  Net : fastclk_c_enable_91, loads : 3
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n11203, loads : 122
  Net : fastclk_c_enable_49, loads : 32
  Net : n10069, loads : 32
  Net : n11202, loads : 26
  Net : por_15__N_162, loads : 24
  Net : bitidx_2, loads : 22
  Net : rx_ready, loads : 22
  Net : bitidx_0, loads : 21
  Net : n2731, loads : 19
  Net : n2727, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fastclk_c]               |  200.000 MHz|   12.792 MHz|   143 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 187.797  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.703  secs
--------------------------------------------------------------

map -a "ECP5U" -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial   "ProjetoLaser_impl1.ngd" -o "ProjetoLaser_impl1_map.ncd" -pr "ProjetoLaser_impl1.prf" -mp "ProjetoLaser_impl1.mrp" -lpf "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/impl1/ProjetoLaser_impl1.lpf" -lpf "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/ProjetoLaser.lpf"             
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ProjetoLaser_impl1.ngd
   Picdevice="LFE5U-45F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-45FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.

Running general design DRC...

Removing unused logic...

    <postMsg mid="52131473" type="Warning" dynamic="1" navigation="0" arg0="u_pwm_led/lat_alu_1"  />
Optimizing...

685 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    224 out of 44457 (1%)
      PFU registers:          224 out of 43848 (1%)
      PIO registers:            0 out of   609 (0%)
   Number of SLICEs:       456 out of 21924 (2%)
      SLICEs as Logic/ROM:    456 out of 21924 (2%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:        237 out of 21924 (1%)
   Number of LUT4s:        826 out of 43848 (2%)
      Number used as logic LUTs:        352
      Number used as distributed RAM:     0
      Number used as ripple logic:      474
      Number used as shift registers:     0
   Number of PIO sites used: 5 out of 203 (2%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          2
   MULT9X9D            0
   ALU54B              1
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  4 out of 144 (2 %)
   Number of Used DSP ALU Sites:  2 out of 72 (2 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net fastclk_c: 128 loads, 128 rising, 0 falling (Driver: PIO fastclk )
   Number of Clock Enables:  22
     Net fastclk_c_enable_10: 3 loads, 3 LSLICEs
     Net fastclk_c_enable_2: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_3: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_4: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_59: 4 loads, 4 LSLICEs
     Net fastclk_c_enable_52: 3 loads, 3 LSLICEs
     Net fastclk_c_enable_49: 16 loads, 16 LSLICEs
     Net rx_ready: 1 loads, 1 LSLICEs
     Net por_15__N_162: 9 loads, 9 LSLICEs
     Net fastclk_c_enable_90: 8 loads, 8 LSLICEs
     Net fastclk_c_enable_68: 4 loads, 4 LSLICEs
     Net fastclk_c_enable_13: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_69: 2 loads, 2 LSLICEs
     Net fastclk_c_enable_30: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_14: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_61: 2 loads, 2 LSLICEs
     Net fastclk_c_enable_19: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_29: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_91: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_74: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_73: 2 loads, 2 LSLICEs
     Net fastclk_c_enable_76: 1 loads, 1 LSLICEs
   Number of LSRs:  9
     Net n10232: 1 loads, 1 LSLICEs
     Net n11207: 1 loads, 1 LSLICEs
     Net n11203: 69 loads, 69 LSLICEs
     Net n8181: 2 loads, 2 LSLICEs
     Net n10519: 1 loads, 1 LSLICEs
     Net n10285: 1 loads, 1 LSLICEs
     Net duty_15_N_349_0: 8 loads, 8 LSLICEs
     Net u_pwm_led/n6858: 9 loads, 9 LSLICEs
     Net u_pwm_led/n11209: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n11203: 69 loads
     Net n10069: 32 loads
     Net n11202: 26 loads
     Net bitidx_2: 22 loads
     Net rx_ready: 22 loads
     Net bitidx_0: 21 loads
     Net n2731: 19 loads
     Net n2727: 18 loads
     Net bitidx_1: 17 loads
     Net por_15__N_162: 17 loads
 

   Number of warnings:  1
   Number of errors:    0


. ALU54B  u_pwm_led/lat_alu_1:

54-Bit ALU
	Opcode  0		1
	Opcode  1		0
	Opcode  2		0
	Opcode  3		0
	Opcode  4		0
	Opcode  5		0
	Opcode  6		0
	Opcode  7		0
	Opcode  8		0
	Opcode  9		1
	Opcode 10		0

	OpcodeOP0 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	OpcodeOP1 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	--	--
		Pipeline	    	--	--

	OpcodeIN Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST
	--------------------------------------------
		C0		    	   	    
		C1		    	   	    
		CFB		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output0		    	   	    
		Output1		    	   	    

	Flag Register		CLK	CE	RST
	--------------------------------------------
		Flag		    	   	    
Other
	MCPAT_SOURCE	STATIC
	MASKPAT_SOURCE	STATIC
	MASK01		0x00000000000000
	MCPAT		0x00000000000000
	MASKPAT		0x00000000000000
	RNDPAT		0x00000000000000
	PSE17		0b00000000000000000
	PSE44		0b00000000000000000000000000
	PSE53		0b00000000
	GSR		DISABLED
	RESETMODE	SYNC
	MULT9_MODE	DISABLED

	LEGACY  	DISABLED

	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED

. MULT18X18D  u_pwm_led/lat_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  u_pwm_led/mult_8:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 162 MB

Dumping design to file ProjetoLaser_impl1_map.ncd.

ncd2vdb "ProjetoLaser_impl1_map.ncd" ".vdbs/ProjetoLaser_impl1_map.vdb"

Loading device for application ncd2vdb from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.

mpartrce -p "ProjetoLaser_impl1.p2t" -f "ProjetoLaser_impl1.p3t" -tf "ProjetoLaser_impl1.pt" "ProjetoLaser_impl1_map.ncd" "ProjetoLaser_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "ProjetoLaser_impl1_map.ncd"
Wed Oct 01 19:28:17 2025

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml" -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 ProjetoLaser_impl1_map.ncd ProjetoLaser_impl1.dir/5_1.ncd ProjetoLaser_impl1.prf
Preference file: ProjetoLaser_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ProjetoLaser_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)       5/245           2% used
                      5/203           2% bonded

   SLICE            456/21924         2% used

   GSR                1/1           100% used
   MULT18             2/72            2% used
   ALU54              1/36            2% used


Number of Signals: 1206
Number of Connections: 2635

Pin Constraint Summary:
   5 out of 5 pins locked (100% locked).


The following 3 signals are selected to use the primary clock routing resources:
    fastclk_c (driver: fastclk, clk/ce/sr load #: 128/0/0)
    n11203 (driver: SLICE_413, clk/ce/sr load #: 0/0/69)
    fastclk_c_enable_49 (driver: SLICE_443, clk/ce/sr load #: 0/16/0)


Signal rstn_c is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 2 secs 


Starting Placer Phase 1.
...........
Placer score = 9636092.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  8171856
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "fastclk_c" from comp "fastclk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 43
  PRIMARY "n11203" from F1 on comp "SLICE_413" on site "R44C37C", CLK/CE/SR load = 15

  PRIMARY  : 2 out of 16 (12%)

Quadrant TR Clocks:
  PRIMARY "fastclk_c" from comp "fastclk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 28
  PRIMARY "n11203" from F1 on comp "SLICE_413" on site "R44C37C", CLK/CE/SR load = 16
  PRIMARY "fastclk_c_enable_49" from F0 on comp "SLICE_443" on site "R40C42B", CLK/CE/SR load = 16

  PRIMARY  : 3 out of 16 (18%)

Quadrant BL Clocks:
  PRIMARY "fastclk_c" from comp "fastclk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 45
  PRIMARY "n11203" from F1 on comp "SLICE_413" on site "R44C37C", CLK/CE/SR load = 30

  PRIMARY  : 2 out of 16 (12%)

Quadrant BR Clocks:
  PRIMARY "fastclk_c" from comp "fastclk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 12
  PRIMARY "n11203" from F1 on comp "SLICE_413" on site "R44C37C", CLK/CE/SR load = 8

  PRIMARY  : 2 out of 16 (12%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   5 out of 245 (2.0%) PIO sites used.
   5 out of 203 (2.5%) bonded PIO sites used.
   Number of PIO comps: 5; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 27 (  0%) | -          | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 2 / 32 (  6%) | 3.3V       | -          | -          |
| 3        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 6        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 7        | 1 / 32 (  3%) | 3.3V       | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18
# of MULT9                                                                 
# of MULT18                              2                                 
# of ALU24                                                                 
# of ALU54                               1                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice #:          19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
# of MULT9                                                                 
# of MULT18                                                                
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice  7         Component_Type       Physical_Type          Instance_Name        
 MULT18_R22C31         MULT18X18D             MULT18            u_pwm_led/mult_8      
 MULT18_R22C32         MULT18X18D             MULT18          u_pwm_led/lat_mult_0    
  ALU54_R22C34           ALU54B               ALU54           u_pwm_led/lat_alu_1     

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 3 secs 

Dumping design to file ProjetoLaser_impl1.dir/5_1.ncd.

0 connections routed; 2635 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 7 secs 

Start NBR router at 19:28:24 10/01/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:28:24 10/01/25

Start NBR section for initial routing at 19:28:25 10/01/25
Level 1, iteration 1
15(0.00%) conflicts; 1834(69.60%) untouched conns; 20055702 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -26.066ns/-20055.703ns; real time: 8 secs 
Level 2, iteration 1
97(0.00%) conflicts; 1510(57.31%) untouched conns; 20820344 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.099ns/-20820.345ns; real time: 9 secs 
Level 3, iteration 1
90(0.00%) conflicts; 1365(51.80%) untouched conns; 21024868 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.342ns/-21024.868ns; real time: 10 secs 
Level 4, iteration 1
108(0.01%) conflicts; 0(0.00%) untouched conn; 21191411 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.562ns/-21191.411ns; real time: 11 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:28:28 10/01/25
Level 4, iteration 1
97(0.00%) conflicts; 0(0.00%) untouched conn; 21033146 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.353ns/-21033.147ns; real time: 12 secs 
Level 4, iteration 2
85(0.00%) conflicts; 0(0.00%) untouched conn; 21055189 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.382ns/-21055.189ns; real time: 13 secs 
Level 4, iteration 3
79(0.00%) conflicts; 0(0.00%) untouched conn; 21049436 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.376ns/-21049.436ns; real time: 14 secs 
Level 4, iteration 4
62(0.00%) conflicts; 0(0.00%) untouched conn; 21049436 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.376ns/-21049.436ns; real time: 14 secs 
Level 4, iteration 5
55(0.00%) conflicts; 0(0.00%) untouched conn; 21127612 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.476ns/-21127.613ns; real time: 15 secs 
Level 4, iteration 6
36(0.00%) conflicts; 0(0.00%) untouched conn; 21127612 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.476ns/-21127.613ns; real time: 16 secs 
Level 4, iteration 7
34(0.00%) conflicts; 0(0.00%) untouched conn; 21153474 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.507ns/-21153.474ns; real time: 16 secs 
Level 4, iteration 8
20(0.00%) conflicts; 0(0.00%) untouched conn; 21153474 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.507ns/-21153.474ns; real time: 17 secs 
Level 4, iteration 9
17(0.00%) conflicts; 0(0.00%) untouched conn; 21438376 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.873ns/-21438.377ns; real time: 17 secs 
Level 4, iteration 10
12(0.00%) conflicts; 0(0.00%) untouched conn; 21438376 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.873ns/-21438.377ns; real time: 17 secs 
Level 4, iteration 11
10(0.00%) conflicts; 0(0.00%) untouched conn; 21547398 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.021ns/-21547.398ns; real time: 17 secs 
Level 4, iteration 12
7(0.00%) conflicts; 0(0.00%) untouched conn; 21547398 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.021ns/-21547.398ns; real time: 18 secs 
Level 4, iteration 13
5(0.00%) conflicts; 0(0.00%) untouched conn; 21552121 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21552.121ns; real time: 18 secs 
Level 4, iteration 14
4(0.00%) conflicts; 0(0.00%) untouched conn; 21552121 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21552.121ns; real time: 18 secs 
Level 4, iteration 15
4(0.00%) conflicts; 0(0.00%) untouched conn; 21552282 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21552.282ns; real time: 18 secs 
Level 4, iteration 16
4(0.00%) conflicts; 0(0.00%) untouched conn; 21552282 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21552.282ns; real time: 18 secs 
Level 4, iteration 17
4(0.00%) conflicts; 0(0.00%) untouched conn; 21552486 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21552.486ns; real time: 18 secs 
Level 4, iteration 18
3(0.00%) conflicts; 0(0.00%) untouched conn; 21552486 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21552.486ns; real time: 18 secs 
Level 4, iteration 19
3(0.00%) conflicts; 0(0.00%) untouched conn; 21552509 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21552.509ns; real time: 19 secs 
Level 4, iteration 20
3(0.00%) conflicts; 0(0.00%) untouched conn; 21552509 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21552.509ns; real time: 19 secs 
Level 4, iteration 21
2(0.00%) conflicts; 0(0.00%) untouched conn; 21553155 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21553.155ns; real time: 19 secs 
Level 4, iteration 22
2(0.00%) conflicts; 0(0.00%) untouched conn; 21553155 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21553.155ns; real time: 19 secs 
Level 4, iteration 23
1(0.00%) conflict; 0(0.00%) untouched conn; 21553321 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21553.321ns; real time: 19 secs 
Level 4, iteration 24
0(0.00%) conflict; 0(0.00%) untouched conn; 21553321 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21553.321ns; real time: 19 secs 

Start NBR section for performance tuning (iteration 1) at 19:28:36 10/01/25
Level 4, iteration 1
25(0.00%) conflicts; 0(0.00%) untouched conn; 21140243 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.485ns/-21140.243ns; real time: 20 secs 
Level 4, iteration 2
7(0.00%) conflicts; 0(0.00%) untouched conn; 21415705 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.853ns/-21415.706ns; real time: 20 secs 
Level 4, iteration 3
8(0.00%) conflicts; 0(0.00%) untouched conn; 21334348 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.747ns/-21334.349ns; real time: 20 secs 
Level 4, iteration 4
4(0.00%) conflicts; 0(0.00%) untouched conn; 21334348 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -27.747ns/-21334.349ns; real time: 21 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 21555734 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.036ns/-21555.734ns; real time: 21 secs 

Start NBR section for re-routing at 19:28:38 10/01/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 21553335 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -28.026ns/-21553.335ns; real time: 21 secs 

Start NBR section for post-routing at 19:28:38 10/01/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 805 (30.55%)
  Estimated worst slack<setup> : -28.026ns
  Timing score<setup> : 114777344
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 22 secs 
Total REAL time: 23 secs 
Completely routed.
End of route.  2635 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 114777344 

Dumping design to file ProjetoLaser_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -28.026
PAR_SUMMARY::Timing score<setup/<ns>> = 114777.344
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.178
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 22 secs 
Total REAL time to completion: 24 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "ProjetoLaser_impl1.pt" -o "ProjetoLaser_impl1.twr" "ProjetoLaser_impl1.ncd" "ProjetoLaser_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file projetolaser_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Wed Oct 01 19:28:42 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 114777344
Cumulative negative slack: 114777344

Constraints cover 2147483647 paths, 1 nets, and 2575 connections (97.72% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Wed Oct 01 19:28:42 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 2575 connections (97.72% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 114777344 (setup), 0 (hold)
Cumulative negative slack: 114777344 (114777344+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 223 MB


tmcheck -par "ProjetoLaser_impl1.par" -nocheck

bitgen -w "ProjetoLaser_impl1.ncd" -f "ProjetoLaser_impl1.t2b" -e -s "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/ProjetoLaser.sec" -k "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/ProjetoLaser.bek" "ProjetoLaser_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ProjetoLaser_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Reading Preference File from ProjetoLaser_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        NoReset  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                           TRUE  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "ProjetoLaser_impl1.bit".
Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 361 MB
