Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 12 17:47:24 2023
| Host         : LAPTOP-SIADV2NQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mcs_top_timing_summary_routed.rpt -pb mcs_top_timing_summary_routed.pb -rpx mcs_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mcs_top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                     1           
TIMING-18  Warning   Missing input or output delay                         61          
TIMING-28  Warning   Auto-derived clock referenced by a timing constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (39)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.203        0.000                      0                 5718        0.030        0.000                      0                 5718        3.000        0.000                       0                  1373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
camera_pclk              {0.000 20.834}     41.667          24.000          
clk_in1                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clkout_100M_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkout_24M_clk_wiz_0   {0.000 20.833}     41.667          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
camera_pclk                   36.885        0.000                      0                   89        0.158        0.000                      0                   89       20.333        0.000                       0                    47  
clk_in1                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkout_100M_clk_wiz_0        1.687        0.000                      0                 5039        0.030        0.000                      0                 5039        3.750        0.000                       0                  1320  
  clkout_24M_clk_wiz_0                                                                                                                                                    39.511        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clkout_100M_clk_wiz_0  clkout_100M_clk_wiz_0        1.203        0.000                      0                  590        0.392        0.000                      0                  590  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clkout_100M_clk_wiz_0  camera_pclk            
(none)                 camera_pclk            clkout_100M_clk_wiz_0  
(none)                 clkout_100M_clk_wiz_0  clkout_100M_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clkfbout_clk_wiz_0                            
(none)                 clkout_100M_clk_wiz_0                         
(none)                 clkout_24M_clk_wiz_0                          
(none)                                        camera_pclk            
(none)                                        clkout_100M_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  camera_pclk
  To Clock:  camera_pclk

Setup :            0  Failing Endpoints,  Worst Slack       36.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.885ns  (required time - arrival time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (camera_pclk rise@41.667ns - camera_pclk rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.890ns (20.207%)  route 3.515ns (79.793%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 46.466 - 41.667 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/Q
                         net (fo=6, routed)           0.870     6.502    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[0]
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.591     7.217    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.341 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.013     8.354    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.478 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          1.041     9.519    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y56         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    41.667    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408    43.075 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868    44.943    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.034 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432    46.466    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[28]/C
                         clock pessimism              0.179    46.645    
                         clock uncertainty           -0.035    46.610    
    SLICE_X37Y56         FDCE (Setup_fdce_C_CE)      -0.205    46.405    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         46.405    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 36.885    

Slack (MET) :             36.885ns  (required time - arrival time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (camera_pclk rise@41.667ns - camera_pclk rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.890ns (20.207%)  route 3.515ns (79.793%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 46.466 - 41.667 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/Q
                         net (fo=6, routed)           0.870     6.502    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[0]
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.591     7.217    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.341 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.013     8.354    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.478 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          1.041     9.519    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y56         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    41.667    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408    43.075 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868    44.943    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.034 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432    46.466    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[29]/C
                         clock pessimism              0.179    46.645    
                         clock uncertainty           -0.035    46.610    
    SLICE_X37Y56         FDCE (Setup_fdce_C_CE)      -0.205    46.405    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         46.405    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 36.885    

Slack (MET) :             36.885ns  (required time - arrival time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (camera_pclk rise@41.667ns - camera_pclk rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.890ns (20.207%)  route 3.515ns (79.793%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 46.466 - 41.667 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/Q
                         net (fo=6, routed)           0.870     6.502    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[0]
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.591     7.217    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.341 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.013     8.354    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.478 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          1.041     9.519    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y56         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    41.667    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408    43.075 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868    44.943    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.034 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432    46.466    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[30]/C
                         clock pessimism              0.179    46.645    
                         clock uncertainty           -0.035    46.610    
    SLICE_X37Y56         FDCE (Setup_fdce_C_CE)      -0.205    46.405    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         46.405    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 36.885    

Slack (MET) :             36.885ns  (required time - arrival time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (camera_pclk rise@41.667ns - camera_pclk rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.890ns (20.207%)  route 3.515ns (79.793%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 46.466 - 41.667 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/Q
                         net (fo=6, routed)           0.870     6.502    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[0]
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.591     7.217    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.341 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.013     8.354    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.478 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          1.041     9.519    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y56         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    41.667    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408    43.075 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868    44.943    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.034 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432    46.466    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[31]/C
                         clock pessimism              0.179    46.645    
                         clock uncertainty           -0.035    46.610    
    SLICE_X37Y56         FDCE (Setup_fdce_C_CE)      -0.205    46.405    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         46.405    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 36.885    

Slack (MET) :             37.026ns  (required time - arrival time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (camera_pclk rise@41.667ns - camera_pclk rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.890ns (20.874%)  route 3.374ns (79.126%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 46.466 - 41.667 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/Q
                         net (fo=6, routed)           0.870     6.502    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[0]
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.591     7.217    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.341 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.013     8.354    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.478 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          0.900     9.378    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y55         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    41.667    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408    43.075 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868    44.943    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.034 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432    46.466    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[24]/C
                         clock pessimism              0.179    46.645    
                         clock uncertainty           -0.035    46.610    
    SLICE_X37Y55         FDCE (Setup_fdce_C_CE)      -0.205    46.405    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         46.405    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                 37.026    

Slack (MET) :             37.026ns  (required time - arrival time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (camera_pclk rise@41.667ns - camera_pclk rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.890ns (20.874%)  route 3.374ns (79.126%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 46.466 - 41.667 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/Q
                         net (fo=6, routed)           0.870     6.502    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[0]
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.591     7.217    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.341 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.013     8.354    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.478 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          0.900     9.378    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y55         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    41.667    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408    43.075 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868    44.943    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.034 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432    46.466    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[25]/C
                         clock pessimism              0.179    46.645    
                         clock uncertainty           -0.035    46.610    
    SLICE_X37Y55         FDCE (Setup_fdce_C_CE)      -0.205    46.405    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         46.405    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                 37.026    

Slack (MET) :             37.026ns  (required time - arrival time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (camera_pclk rise@41.667ns - camera_pclk rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.890ns (20.874%)  route 3.374ns (79.126%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 46.466 - 41.667 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/Q
                         net (fo=6, routed)           0.870     6.502    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[0]
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.591     7.217    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.341 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.013     8.354    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.478 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          0.900     9.378    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y55         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    41.667    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408    43.075 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868    44.943    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.034 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432    46.466    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[26]/C
                         clock pessimism              0.179    46.645    
                         clock uncertainty           -0.035    46.610    
    SLICE_X37Y55         FDCE (Setup_fdce_C_CE)      -0.205    46.405    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         46.405    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                 37.026    

Slack (MET) :             37.026ns  (required time - arrival time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (camera_pclk rise@41.667ns - camera_pclk rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.890ns (20.874%)  route 3.374ns (79.126%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 46.466 - 41.667 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/Q
                         net (fo=6, routed)           0.870     6.502    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[0]
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.591     7.217    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.341 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.013     8.354    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.478 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          0.900     9.378    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y55         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    41.667    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408    43.075 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868    44.943    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.034 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432    46.466    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[27]/C
                         clock pessimism              0.179    46.645    
                         clock uncertainty           -0.035    46.610    
    SLICE_X37Y55         FDCE (Setup_fdce_C_CE)      -0.205    46.405    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         46.405    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                 37.026    

Slack (MET) :             37.035ns  (required time - arrival time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (camera_pclk rise@41.667ns - camera_pclk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.890ns (20.912%)  route 3.366ns (79.088%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 46.467 - 41.667 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/Q
                         net (fo=6, routed)           0.870     6.502    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[0]
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.591     7.217    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.341 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.013     8.354    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.478 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          0.893     9.371    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    41.667    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408    43.075 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868    44.943    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.034 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.433    46.467    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]/C
                         clock pessimism              0.179    46.646    
                         clock uncertainty           -0.035    46.611    
    SLICE_X37Y50         FDCE (Setup_fdce_C_CE)      -0.205    46.406    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         46.406    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 37.035    

Slack (MET) :             37.035ns  (required time - arrival time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (camera_pclk rise@41.667ns - camera_pclk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.890ns (20.912%)  route 3.366ns (79.088%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 46.467 - 41.667 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/Q
                         net (fo=6, routed)           0.870     6.502    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[0]
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.626 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.591     7.217    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_2__0_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.341 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.013     8.354    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_2__0_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.478 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          0.893     9.371    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                     41.667    41.667 r  
    H16                                               0.000    41.667 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    41.667    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408    43.075 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868    44.943    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.034 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.433    46.467    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]/C
                         clock pessimism              0.179    46.646    
                         clock uncertainty           -0.035    46.611    
    SLICE_X37Y50         FDCE (Setup_fdce_C_CE)      -0.205    46.406    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         46.406    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 37.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camera_pclk rise@0.000ns - camera_pclk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/Q
                         net (fo=2, routed)           0.170     1.783    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.828    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.944    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1_n_7
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.981    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.105     1.840    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camera_pclk rise@0.000ns - camera_pclk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.165%)  route 0.171ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/Q
                         net (fo=2, routed)           0.170     1.783    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.828    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.944    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1_n_5
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.981    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[6]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.105     1.840    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camera_pclk rise@0.000ns - camera_pclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.705%)  route 0.143ns (50.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y48         FDPE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.143     1.756    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/D[2]
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     1.987    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.075     1.563    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camera_pclk rise@0.000ns - camera_pclk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/Q
                         net (fo=2, routed)           0.170     1.783    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.828    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.944    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1_n_6
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.981    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.105     1.840    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camera_pclk rise@0.000ns - camera_pclk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/Q
                         net (fo=2, routed)           0.170     1.783    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.828    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.944    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1_n_4
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.981    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[7]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.105     1.840    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camera_pclk rise@0.000ns - camera_pclk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.394ns (69.743%)  route 0.171ns (30.257%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/Q
                         net (fo=2, routed)           0.170     1.783    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.828    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.944    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]_i_1_n_7
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.981    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X37Y51         FDCE (Hold_fdce_C_D)         0.105     1.840    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camera_pclk rise@0.000ns - camera_pclk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[5]/Q
                         net (fo=5, routed)           0.120     1.733    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg_n_0_[5]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.778 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.778    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/state_next__0[0]
    SLICE_X36Y48         FDPE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     1.987    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y48         FDPE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X36Y48         FDPE (Hold_fdpe_C_D)         0.091     1.576    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camera_pclk rise@0.000ns - camera_pclk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.405ns (70.321%)  route 0.171ns (29.679%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]/Q
                         net (fo=2, routed)           0.170     1.783    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.828    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_4_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.944    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]_i_1_n_5
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.981    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X37Y51         FDCE (Hold_fdce_C_D)         0.105     1.840    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camera_pclk rise@0.000ns - camera_pclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.142%)  route 0.164ns (46.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=15, routed)          0.164     1.777    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/state_reg__0[3]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg[4]_i_1_n_0
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     1.987    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[4]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.121     1.609    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             camera_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camera_pclk rise@0.000ns - camera_pclk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.838%)  route 0.093ns (29.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.093     1.694    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/state_reg__0[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.099     1.793 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/state_next__0[2]
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.835     1.987    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.091     1.563    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         camera_pclk
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { CAM_OV7670_PCLK_JB10 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         41.667      39.091     RAMB18_X0Y22    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         41.667      39.512     BUFGCTRL_X0Y18  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C          n/a            1.000         41.667      40.667     SLICE_X36Y48    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         41.667      40.667     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C          n/a            1.000         41.667      40.667     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C          n/a            1.000         41.667      40.667     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C          n/a            1.000         41.667      40.667     SLICE_X37Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         41.667      40.667     SLICE_X37Y51    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/C
Min Period        n/a     FDCE/C          n/a            1.000         41.667      40.667     SLICE_X37Y51    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[11]/C
Min Period        n/a     FDCE/C          n/a            1.000         41.667      40.667     SLICE_X37Y52    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[12]/C
Low Pulse Width   Slow    FDPE/C          n/a            0.500         20.833      20.333     SLICE_X36Y48    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C          n/a            0.500         20.834      20.334     SLICE_X36Y48    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         20.833      20.333     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         20.833      20.333     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         20.833      20.333     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         20.833      20.333     SLICE_X37Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X37Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C          n/a            0.500         20.834      20.334     SLICE_X36Y48    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C          n/a            0.500         20.834      20.334     SLICE_X36Y48    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X36Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X37Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         20.834      20.334     SLICE_X37Y49    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_unit/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clock_unit/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout_100M_clk_wiz_0
  To Clock:  clkout_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 2.470ns (33.413%)  route 4.922ns (66.587%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.554    -0.913    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X50Y61         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.435 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=22, routed)          1.020     0.585    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/ex_Valid
    SLICE_X50Y60         LUT5 (Prop_lut5_I0_O)        0.328     0.913 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0__1/O
                         net (fo=1, routed)           0.690     1.603    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/PC_Incr
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.355     1.958 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.958    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.490 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.938 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=1, routed)           0.832     3.770    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/O
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.329     4.099 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.380     6.479    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y13         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.472     8.521    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.493     9.013    
                         clock uncertainty           -0.077     8.936    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770     8.166    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.166    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 2.470ns (33.446%)  route 4.915ns (66.554%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.554    -0.913    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X50Y61         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.435 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=22, routed)          1.020     0.585    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/ex_Valid
    SLICE_X50Y60         LUT5 (Prop_lut5_I0_O)        0.328     0.913 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0__1/O
                         net (fo=1, routed)           0.690     1.603    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/PC_Incr
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.355     1.958 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.958    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.490 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.938 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=1, routed)           0.832     3.770    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/O
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.329     4.099 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.373     6.472    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y8          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.495     8.543    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.485     9.028    
                         clock uncertainty           -0.077     8.951    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770     8.181    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.474ns (33.403%)  route 4.933ns (66.597%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.553    -0.914    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X47Y56         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.397     0.939    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.063 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.063    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.613 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.613    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.727 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.727    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.841 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.842    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.956 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.956    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.070    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.184    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.298    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.627 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=12, routed)          1.190     3.817    cpu_unit/inst/dlmb_cntlr/U0/LMB_ABus[0]
    SLICE_X48Y50         LUT4 (Prop_lut4_I1_O)        0.331     4.148 r  cpu_unit/inst/dlmb_cntlr/U0/BRAM_WEN_A[3]_INST_0/O
                         net (fo=8, routed)           2.345     6.493    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.489     8.537    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.485     9.022    
                         clock uncertainty           -0.077     8.945    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740     8.205    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.205    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 1.908ns (25.969%)  route 5.439ns (74.031%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.553    -0.914    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X47Y56         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.397     0.939    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.063 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.063    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.613 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.613    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.727 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.727    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.056 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.429     3.485    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X50Y58         LUT3 (Prop_lut3_I1_O)        0.335     3.820 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.613     6.433    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y13         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.472     8.521    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.493     9.013    
                         clock uncertainty           -0.077     8.936    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773     8.163    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 2.475ns (33.795%)  route 4.849ns (66.205%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.554    -0.913    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X50Y61         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.435 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=22, routed)          1.020     0.585    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/ex_Valid
    SLICE_X50Y60         LUT5 (Prop_lut5_I0_O)        0.328     0.913 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0__1/O
                         net (fo=1, routed)           0.690     1.603    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/PC_Incr
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.355     1.958 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.958    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.490 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.718 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.718    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.940 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=1, routed)           0.814     3.754    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/O
    SLICE_X50Y58         LUT3 (Prop_lut3_I0_O)        0.332     4.086 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.324     6.411    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y6          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.486     8.534    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.485     9.019    
                         clock uncertainty           -0.077     8.942    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.797     8.145    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.145    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 2.470ns (33.594%)  route 4.883ns (66.406%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.554    -0.913    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X50Y61         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.435 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=22, routed)          1.020     0.585    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/ex_Valid
    SLICE_X50Y60         LUT5 (Prop_lut5_I0_O)        0.328     0.913 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0__1/O
                         net (fo=1, routed)           0.690     1.603    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/PC_Incr
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.355     1.958 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.958    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.490 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.938 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=1, routed)           0.832     3.770    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/O
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.329     4.099 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.340     6.440    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y7          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.491     8.539    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.485     9.024    
                         clock uncertainty           -0.077     8.947    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770     8.177    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 2.470ns (33.776%)  route 4.843ns (66.224%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.554    -0.913    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X50Y61         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.435 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=22, routed)          1.020     0.585    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/ex_Valid
    SLICE_X50Y60         LUT5 (Prop_lut5_I0_O)        0.328     0.913 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0__1/O
                         net (fo=1, routed)           0.690     1.603    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/PC_Incr
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.355     1.958 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.958    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.490 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.938 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=1, routed)           0.832     3.770    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/O
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.329     4.099 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.301     6.400    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y6          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.486     8.534    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.485     9.019    
                         clock uncertainty           -0.077     8.942    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770     8.172    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.470ns (33.882%)  route 4.820ns (66.118%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.554    -0.913    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X50Y61         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.435 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=22, routed)          1.020     0.585    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/ex_Valid
    SLICE_X50Y60         LUT5 (Prop_lut5_I0_O)        0.328     0.913 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0__1/O
                         net (fo=1, routed)           0.690     1.603    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/PC_Incr
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.355     1.958 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.958    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.490 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.938 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=1, routed)           0.832     3.770    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/O
    SLICE_X52Y58         LUT3 (Prop_lut3_I0_O)        0.329     4.099 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.278     6.377    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y14         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.467     8.516    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.493     9.008    
                         clock uncertainty           -0.077     8.931    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770     8.161    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.781ns (23.798%)  route 5.703ns (76.202%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.553    -0.914    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X47Y56         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.397     0.939    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.063 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.063    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.613 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.613    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.961 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=35, routed)          1.438     3.399    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/NewPC_Mux/Data_Addr[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.303     3.702 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.868     6.570    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y6          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.486     8.534    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.485     9.019    
                         clock uncertainty           -0.077     8.942    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     8.376    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 2.426ns (32.496%)  route 5.040ns (67.504%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.554    -0.913    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X50Y61         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.435 f  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=22, routed)          1.020     0.585    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/ex_Valid
    SLICE_X50Y60         LUT5 (Prop_lut5_I0_O)        0.328     0.913 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0__1/O
                         net (fo=1, routed)           0.690     1.603    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/PC_Incr
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.355     1.958 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.958    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.490 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.490    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.604 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.604    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.917 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           0.809     3.726    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/NewPC_Mux/O
    SLICE_X50Y58         LUT3 (Prop_lut3_I0_O)        0.306     4.032 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.521     6.553    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y6          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.486     8.534    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.485     9.019    
                         clock uncertainty           -0.077     8.942    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.376    cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  1.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.835%)  route 0.367ns (74.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.561    -0.586    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X49Y59         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=195, routed)         0.367    -0.091    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A3
    SLICE_X50Y49         RAMD32                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.840    -0.815    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X50Y49         RAMD32                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.508    -0.307    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.120    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.835%)  route 0.367ns (74.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.561    -0.586    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X49Y59         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=195, routed)         0.367    -0.091    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A3
    SLICE_X50Y49         RAMD32                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.840    -0.815    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X50Y49         RAMD32                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.508    -0.307    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.120    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.835%)  route 0.367ns (74.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.561    -0.586    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X49Y59         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=195, routed)         0.367    -0.091    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A3
    SLICE_X50Y49         RAMD32                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.840    -0.815    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X50Y49         RAMD32                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.508    -0.307    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.120    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.835%)  route 0.367ns (74.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.561    -0.586    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X49Y59         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=195, routed)         0.367    -0.091    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A3
    SLICE_X50Y49         RAMD32                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.840    -0.815    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X50Y49         RAMD32                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.508    -0.307    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187    -0.120    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 video_unit/lcd_display_unit/wr_data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.226ns (57.034%)  route 0.170ns (42.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.559    -0.588    video_unit/lcd_display_unit/CLK
    SLICE_X36Y53         FDCE                                         r  video_unit/lcd_display_unit/wr_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.460 f  video_unit/lcd_display_unit/wr_data_reg_reg[8]/Q
                         net (fo=6, routed)           0.170    -0.290    video_unit/lcd_display_unit/display_ctrl/Q[8]
    SLICE_X35Y53         LUT4 (Prop_lut4_I0_O)        0.098    -0.192 r  video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    video_unit/lcd_display_unit/display_ctrl/state_next[3]
    SLICE_X35Y53         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.826    -0.828    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y53         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[3]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X35Y53         FDCE (Hold_fdce_C_D)         0.092    -0.233    video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 video_unit/lcd_display_unit/wr_data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.226ns (57.179%)  route 0.169ns (42.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.559    -0.588    video_unit/lcd_display_unit/CLK
    SLICE_X36Y53         FDCE                                         r  video_unit/lcd_display_unit/wr_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  video_unit/lcd_display_unit/wr_data_reg_reg[8]/Q
                         net (fo=6, routed)           0.169    -0.291    video_unit/lcd_display_unit/display_ctrl/Q[8]
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.098    -0.193 r  video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.193    video_unit/lcd_display_unit/display_ctrl/state_next[0]
    SLICE_X35Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.826    -0.828    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X35Y53         FDPE (Hold_fdpe_C_D)         0.091    -0.234    video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/set_rdx_period_mod_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.848%)  route 0.222ns (61.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.559    -0.588    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X40Y54         FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[22]/Q
                         net (fo=4, routed)           0.222    -0.225    video_unit/lcd_display_unit/IO_write_data[22]
    SLICE_X35Y55         FDCE                                         r  video_unit/lcd_display_unit/set_rdx_period_mod_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.826    -0.828    video_unit/lcd_display_unit/CLK
    SLICE_X35Y55         FDCE                                         r  video_unit/lcd_display_unit/set_rdx_period_mod_reg_reg[22]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X35Y55         FDCE (Hold_fdce_C_D)         0.047    -0.278    video_unit/lcd_display_unit/set_rdx_period_mod_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/set_rdx_period_mod_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.995%)  route 0.262ns (65.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.559    -0.588    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y54         FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[25]/Q
                         net (fo=4, routed)           0.262    -0.185    video_unit/lcd_display_unit/IO_write_data[25]
    SLICE_X35Y55         FDCE                                         r  video_unit/lcd_display_unit/set_rdx_period_mod_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.826    -0.828    video_unit/lcd_display_unit/CLK
    SLICE_X35Y55         FDCE                                         r  video_unit/lcd_display_unit/set_rdx_period_mod_reg_reg[25]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X35Y55         FDCE (Hold_fdce_C_D)         0.076    -0.249    video_unit/lcd_display_unit/set_rdx_period_mod_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.246%)  route 0.234ns (58.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.566    -0.581    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X42Y48         FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[12]/Q
                         net (fo=6, routed)           0.234    -0.184    video_unit/video_cam_dcmi_interface_unit/IO_write_data[12]
    SLICE_X39Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.828    -0.826    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X39Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[12]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.070    -0.248    video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.236%)  route 0.234ns (58.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.566    -0.581    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X42Y48         FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[16]/Q
                         net (fo=4, routed)           0.234    -0.184    video_unit/video_cam_dcmi_interface_unit/IO_write_data[16]
    SLICE_X39Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.828    -0.826    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X39Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[16]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.070    -0.248    video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_unit/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     cpu_unit/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout_24M_clk_wiz_0
  To Clock:  clkout_24M_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout_24M_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clock_unit/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y16   clock_unit/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y1  clock_unit/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout_100M_clk_wiz_0
  To Clock:  clkout_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.478ns (5.955%)  route 7.549ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.549     7.112    video_unit/lcd_display_unit/display_ctrl/reset_sys_sync
    SLICE_X28Y56         FDCE                                         f  video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434     8.482    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X28Y56         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[12]/C
                         clock pessimism              0.493     8.975    
                         clock uncertainty           -0.077     8.897    
    SLICE_X28Y56         FDCE (Recov_fdce_C_CLR)     -0.582     8.315    video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.478ns (5.955%)  route 7.549ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.549     7.112    video_unit/lcd_display_unit/display_ctrl/reset_sys_sync
    SLICE_X28Y56         FDCE                                         f  video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434     8.482    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X28Y56         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[13]/C
                         clock pessimism              0.493     8.975    
                         clock uncertainty           -0.077     8.897    
    SLICE_X28Y56         FDCE (Recov_fdce_C_CLR)     -0.582     8.315    video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.478ns (5.955%)  route 7.549ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.549     7.112    video_unit/lcd_display_unit/display_ctrl/reset_sys_sync
    SLICE_X28Y56         FDCE                                         f  video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434     8.482    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X28Y56         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[14]/C
                         clock pessimism              0.493     8.975    
                         clock uncertainty           -0.077     8.897    
    SLICE_X28Y56         FDCE (Recov_fdce_C_CLR)     -0.582     8.315    video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 0.478ns (5.955%)  route 7.549ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.549     7.112    video_unit/lcd_display_unit/display_ctrl/reset_sys_sync
    SLICE_X28Y56         FDCE                                         f  video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434     8.482    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X28Y56         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[15]/C
                         clock pessimism              0.493     8.975    
                         clock uncertainty           -0.077     8.897    
    SLICE_X28Y56         FDCE (Recov_fdce_C_CLR)     -0.582     8.315    video_unit/lcd_display_unit/display_ctrl/clk_cnt_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 0.478ns (5.958%)  route 7.545ns (94.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.545     7.108    video_unit/lcd_display_unit/reset_sys_sync
    SLICE_X29Y56         FDCE                                         f  video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434     8.482    video_unit/lcd_display_unit/CLK
    SLICE_X29Y56         FDCE                                         r  video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[1]/C
                         clock pessimism              0.493     8.975    
                         clock uncertainty           -0.077     8.897    
    SLICE_X29Y56         FDCE (Recov_fdce_C_CLR)     -0.582     8.315    video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 0.478ns (5.958%)  route 7.545ns (94.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.545     7.108    video_unit/lcd_display_unit/reset_sys_sync
    SLICE_X29Y56         FDCE                                         f  video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434     8.482    video_unit/lcd_display_unit/CLK
    SLICE_X29Y56         FDCE                                         r  video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[2]/C
                         clock pessimism              0.493     8.975    
                         clock uncertainty           -0.077     8.897    
    SLICE_X29Y56         FDCE (Recov_fdce_C_CLR)     -0.582     8.315    video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 0.478ns (5.958%)  route 7.545ns (94.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.545     7.108    video_unit/lcd_display_unit/reset_sys_sync
    SLICE_X29Y56         FDCE                                         f  video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434     8.482    video_unit/lcd_display_unit/CLK
    SLICE_X29Y56         FDCE                                         r  video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[4]/C
                         clock pessimism              0.493     8.975    
                         clock uncertainty           -0.077     8.897    
    SLICE_X29Y56         FDCE (Recov_fdce_C_CLR)     -0.582     8.315    video_unit/lcd_display_unit/set_wrx_period_mod_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/gpo_unit/data_curr_reg[1]/CLR
                            (recovery check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.478ns (5.993%)  route 7.498ns (94.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.498     7.061    mmio_unit/gpo_unit/reset_sys_sync
    SLICE_X28Y51         FDCE                                         f  mmio_unit/gpo_unit/data_curr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.435     8.483    mmio_unit/gpo_unit/clkout_100M
    SLICE_X28Y51         FDCE                                         r  mmio_unit/gpo_unit/data_curr_reg[1]/C
                         clock pessimism              0.493     8.976    
                         clock uncertainty           -0.077     8.898    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.582     8.316    mmio_unit/gpo_unit/data_curr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/gpo_unit/data_curr_reg[5]/CLR
                            (recovery check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.478ns (5.993%)  route 7.498ns (94.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.498     7.061    mmio_unit/gpo_unit/reset_sys_sync
    SLICE_X28Y51         FDCE                                         f  mmio_unit/gpo_unit/data_curr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.435     8.483    mmio_unit/gpo_unit/clkout_100M
    SLICE_X28Y51         FDCE                                         r  mmio_unit/gpo_unit/data_curr_reg[5]/C
                         clock pessimism              0.493     8.976    
                         clock uncertainty           -0.077     8.898    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.582     8.316    mmio_unit/gpo_unit/data_curr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/gpo_unit/data_curr_reg[9]/CLR
                            (recovery check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout_100M_clk_wiz_0 rise@10.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.478ns (5.993%)  route 7.498ns (94.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.498     7.061    mmio_unit/gpo_unit/reset_sys_sync
    SLICE_X28Y51         FDCE                                         f  mmio_unit/gpo_unit/data_curr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.435     8.483    mmio_unit/gpo_unit/clkout_100M
    SLICE_X28Y51         FDCE                                         r  mmio_unit/gpo_unit/data_curr_reg[9]/C
                         clock pessimism              0.493     8.976    
                         clock uncertainty           -0.077     8.898    
    SLICE_X28Y51         FDCE (Recov_fdce_C_CLR)     -0.582     8.316    mmio_unit/gpo_unit/data_curr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  1.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/ready_reg_reg/CLR
                            (removal check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.393%)  route 0.200ns (58.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.566    -0.581    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X39Y49         FDRE                                         r  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/Q
                         net (fo=19, routed)          0.200    -0.241    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/reset_fifo_reg
    SLICE_X38Y47         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/ready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X38Y47         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/ready_reg_reg/C
                         clock pessimism              0.255    -0.565    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/ready_reg_reg
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/reset_fifo_reg_reg/CLR
                            (removal check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.393%)  route 0.200ns (58.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.566    -0.581    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X39Y49         FDRE                                         r  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/Q
                         net (fo=19, routed)          0.200    -0.241    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/reset_fifo_reg
    SLICE_X38Y47         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/reset_fifo_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X38Y47         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/reset_fifo_reg_reg/C
                         clock pessimism              0.255    -0.565    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/reset_fifo_reg_reg
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.393%)  route 0.200ns (58.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.566    -0.581    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X39Y49         FDRE                                         r  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/Q
                         net (fo=19, routed)          0.200    -0.241    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/reset_fifo_reg
    SLICE_X39Y47         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X39Y47         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.255    -0.565    
    SLICE_X39Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[3]/CLR
                            (removal check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.393%)  route 0.200ns (58.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.566    -0.581    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X39Y49         FDRE                                         r  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/Q
                         net (fo=19, routed)          0.200    -0.241    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/reset_fifo_reg
    SLICE_X39Y47         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X39Y47         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[3]/C
                         clock pessimism              0.255    -0.565    
    SLICE_X39Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.505%)  route 0.256ns (64.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.566    -0.581    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X39Y49         FDRE                                         r  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/Q
                         net (fo=19, routed)          0.256    -0.184    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/reset_fifo_reg
    SLICE_X40Y47         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.836    -0.819    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X40Y47         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[0]/CLR
                            (removal check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.263%)  route 0.310ns (68.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.566    -0.581    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X39Y49         FDRE                                         r  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/Q
                         net (fo=19, routed)          0.310    -0.130    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/reset_fifo_reg
    SLICE_X40Y46         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X40Y46         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[0]/C
                         clock pessimism              0.274    -0.546    
    SLICE_X40Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.638    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/delayed_reg_reg/CLR
                            (removal check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.455%)  route 0.338ns (70.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.566    -0.581    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X39Y49         FDRE                                         r  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/Q
                         net (fo=19, routed)          0.338    -0.103    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/reset_fifo_reg
    SLICE_X39Y45         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/delayed_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.834    -0.821    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CLK
    SLICE_X39Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/delayed_reg_reg/C
                         clock pessimism              0.255    -0.566    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/delayed_reg_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/delayed_reg_reg/CLR
                            (removal check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.455%)  route 0.338ns (70.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.566    -0.581    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X39Y49         FDRE                                         r  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  video_unit/video_cam_dcmi_interface_unit/reset_fifo_reg_reg/Q
                         net (fo=19, routed)          0.338    -0.103    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/reset_fifo_reg
    SLICE_X39Y45         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/delayed_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.834    -0.821    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/CLK
    SLICE_X39Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/delayed_reg_reg/C
                         clock pessimism              0.255    -0.566    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/delayed_reg_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/gpo_unit/data_curr_reg[10]/CLR
                            (removal check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.148ns (20.906%)  route 0.560ns (79.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.558    -0.589    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.148    -0.441 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         0.560     0.119    mmio_unit/gpo_unit/reset_sys_sync
    SLICE_X29Y50         FDCE                                         f  mmio_unit/gpo_unit/data_curr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.830    -0.825    mmio_unit/gpo_unit/clkout_100M
    SLICE_X29Y50         FDCE                                         r  mmio_unit/gpo_unit/data_curr_reg[10]/C
                         clock pessimism              0.503    -0.322    
    SLICE_X29Y50         FDCE (Remov_fdce_C_CLR)     -0.146    -0.468    mmio_unit/gpo_unit/data_curr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/gpo_unit/data_curr_reg[13]/CLR
                            (removal check against rising-edge clock clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_100M_clk_wiz_0 rise@0.000ns - clkout_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.148ns (20.906%)  route 0.560ns (79.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.558    -0.589    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.148    -0.441 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         0.560     0.119    mmio_unit/gpo_unit/reset_sys_sync
    SLICE_X29Y50         FDCE                                         f  mmio_unit/gpo_unit/data_curr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.830    -0.825    mmio_unit/gpo_unit/clkout_100M
    SLICE_X29Y50         FDCE                                         r  mmio_unit/gpo_unit/data_curr_reg[13]/C
                         clock pessimism              0.503    -0.322    
    SLICE_X29Y50         FDCE (Remov_fdce_C_CLR)     -0.146    -0.468    mmio_unit/gpo_unit/data_curr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.587    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout_100M_clk_wiz_0
  To Clock:  camera_pclk

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/CLR
                            (recovery check against rising-edge clock camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 0.478ns (6.198%)  route 7.234ns (93.802%))
  Logic Levels:           0  
  Clock Path Skew:        5.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.234     6.797    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/reset_sys_sync
    SLICE_X38Y48         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[1]/CLR
                            (recovery check against rising-edge clock camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 0.478ns (6.198%)  route 7.234ns (93.802%))
  Logic Levels:           0  
  Clock Path Skew:        5.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.234     6.797    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/reset_sys_sync
    SLICE_X38Y48         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[2]/CLR
                            (recovery check against rising-edge clock camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 0.478ns (6.198%)  route 7.234ns (93.802%))
  Logic Levels:           0  
  Clock Path Skew:        5.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.234     6.797    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/reset_sys_sync
    SLICE_X38Y48         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[3]/CLR
                            (recovery check against rising-edge clock camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 0.478ns (6.198%)  route 7.234ns (93.802%))
  Logic Levels:           0  
  Clock Path Skew:        5.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.234     6.797    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/reset_sys_sync
    SLICE_X38Y48         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[4]/CLR
                            (recovery check against rising-edge clock camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 0.478ns (6.198%)  route 7.234ns (93.802%))
  Logic Levels:           0  
  Clock Path Skew:        5.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.234     6.797    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/reset_sys_sync
    SLICE_X38Y48         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[4]/C

Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/PRE
                            (recovery check against rising-edge clock camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 0.478ns (6.267%)  route 7.149ns (93.733%))
  Logic Levels:           0  
  Clock Path Skew:        5.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.149     6.712    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/reset_sys_sync
    SLICE_X36Y48         FDPE                                         f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y48         FDPE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[5]/CLR
                            (recovery check against rising-edge clock camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 0.478ns (6.271%)  route 7.144ns (93.729%))
  Logic Levels:           0  
  Clock Path Skew:        5.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.144     6.707    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/reset_sys_sync
    SLICE_X37Y48         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[5]/C

Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[6]/CLR
                            (recovery check against rising-edge clock camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 0.478ns (6.271%)  route 7.144ns (93.729%))
  Logic Levels:           0  
  Clock Path Skew:        5.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.144     6.707    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/reset_sys_sync
    SLICE_X37Y48         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[6]/C

Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[7]/CLR
                            (recovery check against rising-edge clock camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 0.478ns (6.271%)  route 7.144ns (93.729%))
  Logic Levels:           0  
  Clock Path Skew:        5.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.144     6.707    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/reset_sys_sync
    SLICE_X37Y48         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[7]/C

Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/delayed_reg_reg/CLR
                            (recovery check against rising-edge clock camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.605ns  (logic 0.478ns (6.286%)  route 7.127ns (93.714%))
  Logic Levels:           0  
  Clock Path Skew:        5.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 f  reset_sys_sync_reg/Q
                         net (fo=620, routed)         7.127     6.690    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/reset_sys_sync
    SLICE_X35Y50         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/delayed_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432     4.799    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/delayed_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.932ns  (logic 0.641ns (68.748%)  route 0.291ns (31.252%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.152 f  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/Q
                         net (fo=37, routed)          0.291    -0.860    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/Q[1]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.100    -0.760 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.760    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[12]_i_4_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.586 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.586    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[12]_i_1_n_6
    SLICE_X37Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.552     5.098    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[13]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.656ns (69.389%)  route 0.289ns (30.611%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.152 f  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/Q
                         net (fo=37, routed)          0.289    -0.862    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/Q[1]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.100    -0.762 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.762    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[12]_i_5_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -0.573 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.573    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[12]_i_1_n_7
    SLICE_X37Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.552     5.098    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[12]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.656ns (60.153%)  route 0.435ns (39.847%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        6.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.152 f  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/Q
                         net (fo=37, routed)          0.435    -0.717    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/Q[1]
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.100    -0.617 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.617    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[16]_i_5_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -0.428 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.428    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[16]_i_1_n_7
    SLICE_X37Y53         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.551     5.097    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[16]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.173ns  (logic 0.884ns (75.337%)  route 0.289ns (24.663%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.152 f  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/Q
                         net (fo=37, routed)          0.289    -0.862    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/Q[1]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.100    -0.762 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.762    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[12]_i_5_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.417    -0.345 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.345    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[12]_i_1_n_5
    SLICE_X37Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.552     5.098    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[14]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.176ns  (logic 0.641ns (54.496%)  route 0.535ns (45.504%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.152 f  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/Q
                         net (fo=37, routed)          0.535    -0.617    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/Q[1]
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.100    -0.517 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.517    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[4]_i_4_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.343 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.343    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1_n_6
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.552     5.098    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[5]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.188ns  (logic 0.656ns (55.207%)  route 0.532ns (44.793%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.152 f  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/Q
                         net (fo=37, routed)          0.532    -0.620    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/Q[1]
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.100    -0.520 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.520    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[8]_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -0.331 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.331    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]_i_1_n_5
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.552     5.098    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.656ns (54.976%)  route 0.537ns (45.024%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.152 f  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/Q
                         net (fo=37, routed)          0.537    -0.615    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/Q[1]
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.100    -0.515 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.515    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[4]_i_5_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -0.326 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.326    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]_i_1_n_7
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.552     5.098    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[4]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.206ns  (logic 0.467ns (38.710%)  route 0.739ns (61.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.152 r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/Q
                         net (fo=37, routed)          0.374    -0.778    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/Q[1]
    SLICE_X36Y51         LUT4 (Prop_lut4_I0_O)        0.100    -0.678 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          0.366    -0.312    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.552     5.098    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.206ns  (logic 0.467ns (38.710%)  route 0.739ns (61.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.152 r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/Q
                         net (fo=37, routed)          0.374    -0.778    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/Q[1]
    SLICE_X36Y51         LUT4 (Prop_lut4_I0_O)        0.100    -0.678 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          0.366    -0.312    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.552     5.098    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[11]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.206ns  (logic 0.467ns (38.710%)  route 0.739ns (61.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y52         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.152 r  video_unit/video_cam_dcmi_interface_unit/ctrl_reg_reg[1]/Q
                         net (fo=37, routed)          0.374    -0.778    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/Q[1]
    SLICE_X36Y51         LUT4 (Prop_lut4_I0_O)        0.100    -0.678 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          0.366    -0.312    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.552     5.098    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  camera_pclk
  To Clock:  clkout_100M_clk_wiz_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/delayed_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.575ns (29.710%)  route 3.725ns (70.290%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns = ( 20.833 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk fall edge)
                                                     20.833    20.833 f  
    H16                                               0.000    20.833 f  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    20.833    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479    22.312 f  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972    24.284    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    24.380 f  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.754    26.134    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/delayed_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.448    -1.503    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CLK
    SLICE_X39Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/delayed_reg_reg/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.731ns  (logic 1.603ns (33.879%)  route 3.128ns (66.121%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns = ( 20.833 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk fall edge)
                                                     20.833    20.833 f  
    H16                                               0.000    20.833 f  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    20.833    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479    22.312 f  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           2.636    24.948    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X39Y45         LUT5 (Prop_lut5_I1_O)        0.124    25.072 f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/count_high_reg[3]_i_1/O
                         net (fo=4, routed)           0.492    25.564    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_next
    SLICE_X41Y45         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.450    -1.501    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[0]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.731ns  (logic 1.603ns (33.879%)  route 3.128ns (66.121%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns = ( 20.833 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk fall edge)
                                                     20.833    20.833 f  
    H16                                               0.000    20.833 f  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    20.833    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479    22.312 f  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           2.636    24.948    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X39Y45         LUT5 (Prop_lut5_I1_O)        0.124    25.072 f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/count_high_reg[3]_i_1/O
                         net (fo=4, routed)           0.492    25.564    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_next
    SLICE_X41Y45         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.450    -1.501    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[1]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.731ns  (logic 1.603ns (33.879%)  route 3.128ns (66.121%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns = ( 20.833 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk fall edge)
                                                     20.833    20.833 f  
    H16                                               0.000    20.833 f  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    20.833    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479    22.312 f  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           2.636    24.948    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X39Y45         LUT5 (Prop_lut5_I1_O)        0.124    25.072 f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/count_high_reg[3]_i_1/O
                         net (fo=4, routed)           0.492    25.564    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_next
    SLICE_X41Y45         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.450    -1.501    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[2]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.731ns  (logic 1.603ns (33.879%)  route 3.128ns (66.121%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns = ( 20.833 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk fall edge)
                                                     20.833    20.833 f  
    H16                                               0.000    20.833 f  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    20.833    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479    22.312 f  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           2.636    24.948    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X39Y45         LUT5 (Prop_lut5_I1_O)        0.124    25.072 f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/count_high_reg[3]_i_1/O
                         net (fo=4, routed)           0.492    25.564    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_next
    SLICE_X41Y45         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.450    -1.501    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[3]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.603ns (34.277%)  route 3.073ns (65.723%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns = ( 20.833 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk fall edge)
                                                     20.833    20.833 f  
    H16                                               0.000    20.833 f  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    20.833    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479    22.312 f  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           2.682    24.994    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.124    25.118 f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/count_low_reg[3]_i_1/O
                         net (fo=4, routed)           0.391    25.509    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_next
    SLICE_X40Y45         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.450    -1.501    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X40Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[1]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.603ns (34.277%)  route 3.073ns (65.723%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns = ( 20.833 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk fall edge)
                                                     20.833    20.833 f  
    H16                                               0.000    20.833 f  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    20.833    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479    22.312 f  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           2.682    24.994    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.124    25.118 f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/count_low_reg[3]_i_1/O
                         net (fo=4, routed)           0.391    25.509    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_next
    SLICE_X40Y45         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.450    -1.501    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X40Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[2]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.603ns (34.277%)  route 3.073ns (65.723%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns = ( 20.833 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk fall edge)
                                                     20.833    20.833 f  
    H16                                               0.000    20.833 f  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    20.833    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479    22.312 f  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           2.682    24.994    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.124    25.118 f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/count_low_reg[3]_i_1/O
                         net (fo=4, routed)           0.391    25.509    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_next
    SLICE_X40Y45         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.450    -1.501    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X40Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[3]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.626ns  (logic 1.603ns (34.643%)  route 3.024ns (65.358%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns = ( 20.833 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk fall edge)
                                                     20.833    20.833 f  
    H16                                               0.000    20.833 f  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000    20.833    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479    22.312 f  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           2.682    24.994    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.124    25.118 f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/count_low_reg[3]_i_1/O
                         net (fo=4, routed)           0.342    25.460    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_next
    SLICE_X40Y46         FDCE                                         f  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.450    -1.501    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X40Y46         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[0]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.411ns  (logic 0.952ns (21.580%)  route 3.459ns (78.420%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -6.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.450    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.546 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.568     5.115    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.571 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[1]/Q
                         net (fo=2, routed)           1.124     6.695    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cpu_unit_i_168/O
                         net (fo=1, routed)           0.505     7.323    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cpu_unit_i_168_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.447 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cpu_unit_i_151/O
                         net (fo=1, routed)           0.622     8.070    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cpu_unit_i_151_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cpu_unit_i_108/O
                         net (fo=1, routed)           1.209     9.402    mmio_unit/gpi_unit/user_rd_data_video[1]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.526 r  mmio_unit/gpi_unit/cpu_unit_i_31/O
                         net (fo=1, routed)           0.000     9.526    cpu_unit/inst/iomodule_0/U0/IO_Read_Data[1]
    SLICE_X39Y61         FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.429    -1.523    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X39Y61         FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/delayed_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.273ns (17.816%)  route 1.257ns (82.184%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.623     1.530    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/delayed_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.834    -0.821    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CLK
    SLICE_X39Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/delayed_reg_reg/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.292ns (18.650%)  route 1.272ns (81.350%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.151     1.398    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.443 r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/count_low_reg[3]_i_1/O
                         net (fo=4, routed)           0.121     1.563    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_next
    SLICE_X40Y46         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X40Y46         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[0]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.292ns (18.563%)  route 1.279ns (81.437%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.151     1.398    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.443 r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/count_low_reg[3]_i_1/O
                         net (fo=4, routed)           0.128     1.571    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_next
    SLICE_X40Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X40Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[1]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.292ns (18.563%)  route 1.279ns (81.437%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.151     1.398    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.443 r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/count_low_reg[3]_i_1/O
                         net (fo=4, routed)           0.128     1.571    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_next
    SLICE_X40Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X40Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[2]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.292ns (18.563%)  route 1.279ns (81.437%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.151     1.398    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.443 r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_clk_unit/count_low_reg[3]_i_1/O
                         net (fo=4, routed)           0.128     1.571    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_next
    SLICE_X40Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X40Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_low_reg_reg[3]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.292ns (18.517%)  route 1.283ns (81.483%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.113     1.359    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X39Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.404 r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/count_high_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     1.575    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_next
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[0]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.292ns (18.517%)  route 1.283ns (81.483%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.113     1.359    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X39Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.404 r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/count_high_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     1.575    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_next
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[1]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.292ns (18.517%)  route 1.283ns (81.483%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.113     1.359    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X39Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.404 r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/count_high_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     1.575    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_next
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[2]/C

Slack:                    inf
  Source:                 CAM_OV7670_PCLK_JB10
                            (clock source 'camera_pclk'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.292ns (18.517%)  route 1.283ns (81.483%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.113     1.359    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/CAM_OV7670_PCLK_JB10_IBUF
    SLICE_X39Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.404 r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/edge_detector_reset_unit/count_high_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     1.575    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_next
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/CLK
    SLICE_X41Y45         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/FIFO_reset_system_unit/count_high_reg_reg[3]/C

Slack:                    inf
  Source:                 video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            video_unit/video_cam_dcmi_interface_unit/dec_status_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.589%)  route 0.175ns (55.411%))
  Logic Levels:           0  
  Clock Path Skew:        -2.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.881    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.472    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y48         FDPE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.175     1.788    video_unit/video_cam_dcmi_interface_unit/decoder_ready_flag
    SLICE_X38Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dec_status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.835    -0.820    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X38Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dec_status_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout_100M_clk_wiz_0
  To Clock:  clkout_100M_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.074ns  (logic 0.478ns (23.044%)  route 1.596ns (76.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478    -0.437 r  reset_sys_sync_reg/Q
                         net (fo=620, routed)         1.596     1.159    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X47Y70         FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.424    -1.528    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X47Y70         FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 cpu_unit/inst/rst_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.456ns (39.135%)  route 0.709ns (60.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.544    -0.923    cpu_unit/inst/rst_0/U0/slowest_sync_clk
    SLICE_X51Y70         FDRE                                         r  cpu_unit/inst/rst_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  cpu_unit/inst/rst_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.709     0.242    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X50Y63         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434    -1.518    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X50Y63         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_unit/inst/rst_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.961ns  (logic 0.367ns (38.182%)  route 0.594ns (61.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.428    -1.524    cpu_unit/inst/rst_0/U0/slowest_sync_clk
    SLICE_X51Y70         FDRE                                         r  cpu_unit/inst/rst_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.157 r  cpu_unit/inst/rst_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.594    -0.563    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X50Y63         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.552    -0.915    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X50Y63         FDRE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 reset_sys_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.755ns  (logic 0.385ns (21.934%)  route 1.370ns (78.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434    -1.518    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.385    -1.133 r  reset_sys_sync_reg/Q
                         net (fo=620, routed)         1.370     0.237    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X47Y70         FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.540    -0.927    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X47Y70         FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  clock_unit/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.345 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    clock_unit/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clock_unit/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_unit/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    clock_unit/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clock_unit/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout_100M_clk_wiz_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.829ns  (logic 4.139ns (42.111%)  route 5.690ns (57.889%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.550    -0.917    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y54         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/Q
                         net (fo=2, routed)           0.867     0.407    video_unit/lcd_display_unit/display_ctrl/cmd_reg[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     0.531 f  video_unit/lcd_display_unit/display_ctrl/LCD_DATA_JC_IOBUF[7]_inst_i_2/O
                         net (fo=8, routed)           4.823     5.353    LCD_DATA_JC_IOBUF[7]_inst/T
    E6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.559     8.912 r  LCD_DATA_JC_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.912    LCD_DATA_JC[7]
    E6                                                                r  LCD_DATA_JC[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.688ns  (logic 4.140ns (42.736%)  route 5.548ns (57.264%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.550    -0.917    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y54         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/Q
                         net (fo=2, routed)           0.867     0.407    video_unit/lcd_display_unit/display_ctrl/cmd_reg[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     0.531 f  video_unit/lcd_display_unit/display_ctrl/LCD_DATA_JC_IOBUF[7]_inst_i_2/O
                         net (fo=8, routed)           4.680     5.211    LCD_DATA_JC_IOBUF[4]_inst/T
    E7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.560     8.771 r  LCD_DATA_JC_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.771    LCD_DATA_JC[4]
    E7                                                                r  LCD_DATA_JC[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_WRX_JD03
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 4.376ns (47.874%)  route 4.764ns (52.126%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.550    -0.917    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y53         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=36, routed)          1.989     1.528    video_unit/lcd_display_unit/display_ctrl/state_reg[3]
    SLICE_X34Y58         LUT4 (Prop_lut4_I0_O)        0.149     1.677 r  video_unit/lcd_display_unit/display_ctrl/LCD_WRX_JD03_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.775     4.452    LCD_WRX_JD03_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.771     8.223 r  LCD_WRX_JD03_OBUF_inst/O
                         net (fo=0)                   0.000     8.223    LCD_WRX_JD03
    G1                                                                r  LCD_WRX_JD03 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/i2c_master_unit/unit/data_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_SDA_JB08
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.962ns  (logic 4.262ns (47.557%)  route 4.700ns (52.443%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.539    -0.928    mmio_unit/i2c_master_unit/unit/clkout_100M
    SLICE_X36Y69         FDCE                                         r  mmio_unit/i2c_master_unit/unit/data_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.472 f  mmio_unit/i2c_master_unit/unit/data_cnt_reg_reg[3]/Q
                         net (fo=4, routed)           0.895     0.423    mmio_unit/i2c_master_unit/unit/data_cnt_reg[3]
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.124     0.547 r  mmio_unit/i2c_master_unit/unit/FSM_sequential_state_reg[3]_i_9/O
                         net (fo=3, routed)           0.723     1.270    mmio_unit/i2c_master_unit/unit/FSM_sequential_state_reg[3]_i_9_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124     1.394 f  mmio_unit/i2c_master_unit/unit/I2C_SDA_JB08_IOBUF_inst_i_2/O
                         net (fo=1, routed)           3.082     4.476    I2C_SDA_JB08_IOBUF_inst/T
    F13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.558     8.034 r  I2C_SDA_JB08_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.034    I2C_SDA_JB08
    F13                                                               r  I2C_SDA_JB08 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 4.134ns (47.532%)  route 4.563ns (52.468%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.550    -0.917    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y54         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/Q
                         net (fo=2, routed)           0.867     0.407    video_unit/lcd_display_unit/display_ctrl/cmd_reg[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     0.531 f  video_unit/lcd_display_unit/display_ctrl/LCD_DATA_JC_IOBUF[7]_inst_i_2/O
                         net (fo=8, routed)           3.696     4.226    LCD_DATA_JC_IOBUF[3]_inst/T
    G6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.554     7.780 r  LCD_DATA_JC_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.780    LCD_DATA_JC[3]
    G6                                                                r  LCD_DATA_JC[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.554ns  (logic 4.131ns (48.291%)  route 4.423ns (51.709%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.550    -0.917    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y54         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/Q
                         net (fo=2, routed)           0.867     0.407    video_unit/lcd_display_unit/display_ctrl/cmd_reg[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     0.531 f  video_unit/lcd_display_unit/display_ctrl/LCD_DATA_JC_IOBUF[7]_inst_i_2/O
                         net (fo=8, routed)           3.555     4.086    LCD_DATA_JC_IOBUF[1]_inst/T
    F6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.551     7.637 r  LCD_DATA_JC_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.637    LCD_DATA_JC[1]
    F6                                                                r  LCD_DATA_JC[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.244ns  (logic 4.124ns (50.022%)  route 4.120ns (49.978%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.550    -0.917    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y54         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/Q
                         net (fo=2, routed)           0.867     0.407    video_unit/lcd_display_unit/display_ctrl/cmd_reg[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     0.531 f  video_unit/lcd_display_unit/display_ctrl/LCD_DATA_JC_IOBUF[7]_inst_i_2/O
                         net (fo=8, routed)           3.253     3.783    LCD_DATA_JC_IOBUF[6]_inst/T
    J4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.544     7.327 r  LCD_DATA_JC_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.327    LCD_DATA_JC[6]
    J4                                                                r  LCD_DATA_JC[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.115ns (50.914%)  route 3.968ns (49.086%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.550    -0.917    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y54         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/Q
                         net (fo=2, routed)           0.867     0.407    video_unit/lcd_display_unit/display_ctrl/cmd_reg[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     0.531 f  video_unit/lcd_display_unit/display_ctrl/LCD_DATA_JC_IOBUF[7]_inst_i_2/O
                         net (fo=8, routed)           3.100     3.631    LCD_DATA_JC_IOBUF[5]_inst/T
    J3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.535     7.166 r  LCD_DATA_JC_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.166    LCD_DATA_JC[5]
    J3                                                                r  LCD_DATA_JC[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RDX_JD04
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.121ns (51.876%)  route 3.823ns (48.124%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.550    -0.917    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDPE (Prop_fdpe_C_Q)         0.456    -0.461 r  video_unit/lcd_display_unit/display_ctrl/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=12, routed)          1.456     0.995    video_unit/lcd_display_unit/display_ctrl/core_data_rd_array[0]_0[9]
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.124     1.119 r  video_unit/lcd_display_unit/display_ctrl/LCD_RDX_JD04_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.367     3.486    LCD_RDX_JD04_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.541     7.027 r  LCD_RDX_JD04_OBUF_inst/O
                         net (fo=0)                   0.000     7.027    LCD_RDX_JD04
    G3                                                                r  LCD_RDX_JD04 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 4.113ns (51.864%)  route 3.818ns (48.136%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.550    -0.917    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X35Y54         FDCE                                         r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  video_unit/lcd_display_unit/display_ctrl/cmd_reg_reg[0]/Q
                         net (fo=2, routed)           0.867     0.407    video_unit/lcd_display_unit/display_ctrl/cmd_reg[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124     0.531 f  video_unit/lcd_display_unit/display_ctrl/LCD_DATA_JC_IOBUF[7]_inst_i_2/O
                         net (fo=8, routed)           2.950     3.481    LCD_DATA_JC_IOBUF[2]_inst/T
    J2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.533     7.014 r  LCD_DATA_JC_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.014    LCD_DATA_JC[2]
    J2                                                                r  LCD_DATA_JC[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmio_unit/gpo_unit/data_curr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.366ns (68.543%)  route 0.627ns (31.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.555    -0.592    mmio_unit/gpo_unit/clkout_100M
    SLICE_X28Y63         FDCE                                         r  mmio_unit/gpo_unit/data_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  mmio_unit/gpo_unit/data_curr_reg[0]/Q
                         net (fo=1, routed)           0.627     0.176    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.225     1.401 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.401    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_unit/data_curr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.375ns (68.290%)  route 0.638ns (31.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.555    -0.592    mmio_unit/gpo_unit/clkout_100M
    SLICE_X28Y64         FDCE                                         r  mmio_unit/gpo_unit/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  mmio_unit/gpo_unit/data_curr_reg[2]/Q
                         net (fo=1, routed)           0.638     0.187    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     1.421 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.421    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpo_unit/data_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.385ns (68.835%)  route 0.627ns (31.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.560    -0.587    mmio_unit/gpo_unit/clkout_100M
    SLICE_X28Y51         FDCE                                         r  mmio_unit/gpo_unit/data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  mmio_unit/gpo_unit/data_curr_reg[1]/Q
                         net (fo=1, routed)           0.627     0.181    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.425 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.425    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.370ns (67.951%)  route 0.646ns (32.049%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.559    -0.588    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X36Y54         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.646     0.199    LCD_DATA_JC_IOBUF[6]_inst/I
    J4                   OBUFT (Prop_obuft_I_O)       1.229     1.428 r  LCD_DATA_JC_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.428    LCD_DATA_JC[6]
    J4                                                                r  LCD_DATA_JC[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/i2c_master_unit/unit/scl_reg_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_SCL_JB07
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 0.988ns (46.615%)  route 1.131ns (53.385%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.552    -0.595    mmio_unit/i2c_master_unit/unit/clkout_100M
    SLICE_X38Y68         FDPE                                         r  mmio_unit/i2c_master_unit/unit/scl_reg_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  mmio_unit/i2c_master_unit/unit/scl_reg_reg_inv/Q
                         net (fo=1, routed)           1.131     0.700    I2C_SCL_JB07_TRI
    E16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.524 r  I2C_SCL_JB07_OBUFT_inst/O
                         net (fo=0)                   0.000     1.524    I2C_SCL_JB07
    E16                                                               r  I2C_SCL_JB07 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.420ns (66.299%)  route 0.722ns (33.701%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.559    -0.588    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X36Y54         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.128    -0.460 r  video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.722     0.262    LCD_DATA_JC_IOBUF[3]_inst/I
    G6                   OBUFT (Prop_obuft_I_O)       1.292     1.554 r  LCD_DATA_JC_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.554    LCD_DATA_JC[3]
    G6                                                                r  LCD_DATA_JC[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmio_unit/gpio_unit/dir_data_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_LCD_ILI9341_RSTN_JD07
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.025ns (47.232%)  route 1.145ns (52.768%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.555    -0.592    mmio_unit/gpio_unit/clkout_100M
    SLICE_X42Y63         FDPE                                         r  mmio_unit/gpio_unit/dir_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDPE (Prop_fdpe_C_Q)         0.148    -0.444 r  mmio_unit/gpio_unit/dir_data_reg_reg[1]/Q
                         net (fo=3, routed)           1.145     0.701    GPIO_LCD_ILI9341_RSTN_JD07_IOBUF_inst/T
    H2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     1.578 r  GPIO_LCD_ILI9341_RSTN_JD07_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.578    GPIO_LCD_ILI9341_RSTN_JD07
    H2                                                                r  GPIO_LCD_ILI9341_RSTN_JD07 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.368ns (63.071%)  route 0.801ns (36.929%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.559    -0.588    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X36Y54         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.801     0.354    LCD_DATA_JC_IOBUF[0]_inst/I
    K1                   OBUFT (Prop_obuft_I_O)       1.227     1.580 r  LCD_DATA_JC_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.580    LCD_DATA_JC[0]
    K1                                                                r  LCD_DATA_JC[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.360ns (62.008%)  route 0.833ns (37.992%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.559    -0.588    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X36Y54         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.833     0.386    LCD_DATA_JC_IOBUF[2]_inst/I
    J2                   OBUFT (Prop_obuft_I_O)       1.219     1.605 r  LCD_DATA_JC_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.605    LCD_DATA_JC[2]
    J2                                                                r  LCD_DATA_JC[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA_JC[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.402ns (62.721%)  route 0.833ns (37.279%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.559    -0.588    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X36Y54         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDPE (Prop_fdpe_C_Q)         0.128    -0.460 r  video_unit/lcd_display_unit/display_ctrl/wr_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.833     0.373    LCD_DATA_JC_IOBUF[5]_inst/I
    J3                   OBUFT (Prop_obuft_I_O)       1.274     1.647 r  LCD_DATA_JC_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.647    LCD_DATA_JC[5]
    J3                                                                r  LCD_DATA_JC[5] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout_24M_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clkout_24M_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            CLKOUT_24M_JB02
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.205ns  (logic 3.631ns (44.252%)  route 4.574ns (55.748%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_24M_clk_wiz_0 fall edge)
                                                     20.833    20.833 f  
    E3                                                0.000    20.833 f  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    22.322 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.555    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    16.609 f  clock_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    18.270    clock_unit/inst/clkout_24M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.366 f  clock_unit/inst/clkout1_buf/O
                         net (fo=1, routed)           2.913    21.279    CLKOUT_24M_JB02_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.535    24.814 f  CLKOUT_24M_JB02_OBUF_inst/O
                         net (fo=0)                   0.000    24.814    CLKOUT_24M_JB02
    F16                                                               f  CLKOUT_24M_JB02 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clkout_24M_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            CLKOUT_24M_JB02
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.262ns (50.814%)  route 1.221ns (49.186%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_24M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clock_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clock_unit/inst/clkout_24M_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clock_unit/inst/clkout1_buf/O
                         net (fo=1, routed)           0.735    -0.411    CLKOUT_24M_JB02_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.236     0.824 r  CLKOUT_24M_JB02_OBUF_inst/O
                         net (fo=0)                   0.000     0.824    CLKOUT_24M_JB02
    F16                                                               r  CLKOUT_24M_JB02 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  camera_pclk

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CAM_OV7670_HREF_JB04
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 1.727ns (27.866%)  route 4.470ns (72.134%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  CAM_OV7670_HREF_JB04 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_HREF_JB04
    H14                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  CAM_OV7670_HREF_JB04_IBUF_inst/O
                         net (fo=6, routed)           2.934     4.413    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_HREF_JB04_IBUF
    SLICE_X36Y49         LUT4 (Prop_lut4_I0_O)        0.124     4.537 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_4/O
                         net (fo=1, routed)           0.846     5.382    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl_4
    SLICE_X28Y57         LUT4 (Prop_lut4_I3_O)        0.124     5.506 r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_2/O
                         net (fo=1, routed)           0.691     6.197    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/FIFO_wr_en
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WREN
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.479     4.846    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 CAM_OV7670_HREF_JB04
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.913ns  (logic 1.727ns (29.204%)  route 4.186ns (70.796%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  CAM_OV7670_HREF_JB04 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_HREF_JB04
    H14                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  CAM_OV7670_HREF_JB04_IBUF_inst/O
                         net (fo=6, routed)           3.017     4.496    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_HREF_JB04_IBUF
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.124     4.620 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.685     5.305    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_3_n_0
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.484     5.913    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit_n_2
    SLICE_X36Y48         FDPE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y48         FDPE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 CAM_OV7670_HREF_JB04
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.820ns  (logic 1.727ns (29.673%)  route 4.093ns (70.327%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  CAM_OV7670_HREF_JB04 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_HREF_JB04
    H14                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  CAM_OV7670_HREF_JB04_IBUF_inst/O
                         net (fo=6, routed)           3.017     4.496    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_HREF_JB04_IBUF
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.124     4.620 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.685     5.305    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_3_n_0
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.391     5.820    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit_n_2
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[1]/C

Slack:                    inf
  Source:                 CAM_OV7670_HREF_JB04
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.820ns  (logic 1.727ns (29.673%)  route 4.093ns (70.327%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  CAM_OV7670_HREF_JB04 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_HREF_JB04
    H14                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  CAM_OV7670_HREF_JB04_IBUF_inst/O
                         net (fo=6, routed)           3.017     4.496    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_HREF_JB04_IBUF
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.124     4.620 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.685     5.305    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_3_n_0
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.391     5.820    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit_n_2
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[2]/C

Slack:                    inf
  Source:                 CAM_OV7670_HREF_JB04
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.820ns  (logic 1.727ns (29.673%)  route 4.093ns (70.327%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  CAM_OV7670_HREF_JB04 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_HREF_JB04
    H14                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  CAM_OV7670_HREF_JB04_IBUF_inst/O
                         net (fo=6, routed)           3.017     4.496    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_HREF_JB04_IBUF
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.124     4.620 f  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.685     5.305    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_3_n_0
    SLICE_X36Y49         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/FSM_onehot_state_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.391     5.820    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit_n_2
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/FSM_onehot_state_reg_reg[3]/C

Slack:                    inf
  Source:                 CAM_OV7670_VSYNC_JB03
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.605ns (28.457%)  route 4.034ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  CAM_OV7670_VSYNC_JB03 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_VSYNC_JB03
    G16                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  CAM_OV7670_VSYNC_JB03_IBUF_inst/O
                         net (fo=4, routed)           3.171     4.651    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_VSYNC_JB03_IBUF
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/cnt_href_reg[7]_i_1/O
                         net (fo=8, routed)           0.863     5.639    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit_n_1
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[0]/C

Slack:                    inf
  Source:                 CAM_OV7670_VSYNC_JB03
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.605ns (28.457%)  route 4.034ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  CAM_OV7670_VSYNC_JB03 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_VSYNC_JB03
    G16                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  CAM_OV7670_VSYNC_JB03_IBUF_inst/O
                         net (fo=4, routed)           3.171     4.651    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_VSYNC_JB03_IBUF
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/cnt_href_reg[7]_i_1/O
                         net (fo=8, routed)           0.863     5.639    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit_n_1
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[1]/C

Slack:                    inf
  Source:                 CAM_OV7670_VSYNC_JB03
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.605ns (28.457%)  route 4.034ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  CAM_OV7670_VSYNC_JB03 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_VSYNC_JB03
    G16                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  CAM_OV7670_VSYNC_JB03_IBUF_inst/O
                         net (fo=4, routed)           3.171     4.651    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_VSYNC_JB03_IBUF
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/cnt_href_reg[7]_i_1/O
                         net (fo=8, routed)           0.863     5.639    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit_n_1
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[2]/C

Slack:                    inf
  Source:                 CAM_OV7670_VSYNC_JB03
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.605ns (28.457%)  route 4.034ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  CAM_OV7670_VSYNC_JB03 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_VSYNC_JB03
    G16                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  CAM_OV7670_VSYNC_JB03_IBUF_inst/O
                         net (fo=4, routed)           3.171     4.651    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_VSYNC_JB03_IBUF
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/cnt_href_reg[7]_i_1/O
                         net (fo=8, routed)           0.863     5.639    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit_n_1
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[3]/C

Slack:                    inf
  Source:                 CAM_OV7670_VSYNC_JB03
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 1.605ns (28.457%)  route 4.034ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  CAM_OV7670_VSYNC_JB03 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_VSYNC_JB03
    G16                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  CAM_OV7670_VSYNC_JB03_IBUF_inst/O
                         net (fo=4, routed)           3.171     4.651    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_VSYNC_JB03_IBUF
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/cnt_href_reg[7]_i_1/O
                         net (fo=8, routed)           0.863     5.639    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit_n_1
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           1.868     3.276    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.367 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449     4.817    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_href_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CAM_OV7670_DATA_JA[7]
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.265ns (34.718%)  route 0.499ns (65.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  CAM_OV7670_DATA_JA[7] (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_DATA_JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CAM_OV7670_DATA_JA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.499     0.764    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/DI[7]
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.874     2.026    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 CAM_OV7670_DATA_JA[1]
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.270ns (33.322%)  route 0.541ns (66.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  CAM_OV7670_DATA_JA[1] (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_DATA_JA[1]
    D18                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  CAM_OV7670_DATA_JA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.541     0.811    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/DI[1]
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.874     2.026    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 CAM_OV7670_DATA_JA[6]
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.264ns (32.314%)  route 0.553ns (67.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  CAM_OV7670_DATA_JA[6] (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_DATA_JA[6]
    F18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CAM_OV7670_DATA_JA_IBUF[6]_inst/O
                         net (fo=1, routed)           0.553     0.817    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/DI[6]
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.874     2.026    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 CAM_OV7670_DATA_JA[2]
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.277ns (33.727%)  route 0.544ns (66.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  CAM_OV7670_DATA_JA[2] (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_DATA_JA[2]
    E18                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  CAM_OV7670_DATA_JA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.544     0.821    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/DI[2]
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.874     2.026    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 CAM_OV7670_DATA_JA[3]
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.242ns (29.232%)  route 0.586ns (70.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  CAM_OV7670_DATA_JA[3] (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_DATA_JA[3]
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  CAM_OV7670_DATA_JA_IBUF[3]_inst/O
                         net (fo=1, routed)           0.586     0.828    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/DI[3]
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.874     2.026    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 CAM_OV7670_DATA_JA[0]
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.280ns (33.655%)  route 0.552ns (66.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  CAM_OV7670_DATA_JA[0] (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_DATA_JA[0]
    C17                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  CAM_OV7670_DATA_JA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.552     0.832    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/DI[0]
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.874     2.026    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 CAM_OV7670_DATA_JA[4]
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.263ns (30.049%)  route 0.612ns (69.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  CAM_OV7670_DATA_JA[4] (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_DATA_JA[4]
    D17                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CAM_OV7670_DATA_JA_IBUF[4]_inst/O
                         net (fo=1, routed)           0.612     0.875    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/DI[4]
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.874     2.026    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 CAM_OV7670_DATA_JA[5]
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.260ns (27.843%)  route 0.675ns (72.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  CAM_OV7670_DATA_JA[5] (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_DATA_JA[5]
    E17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CAM_OV7670_DATA_JA_IBUF[5]_inst/O
                         net (fo=1, routed)           0.675     0.935    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/DI[5]
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.874     2.026    video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    RAMB18_X0Y22         FIFO18E1                                     r  video_unit/video_cam_dcmi_interface_unit/bram_fifo_dual_clock_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 CAM_OV7670_VSYNC_JB03
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/delayed_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.248ns (18.363%)  route 1.104ns (81.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  CAM_OV7670_VSYNC_JB03 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_VSYNC_JB03
    G16                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  CAM_OV7670_VSYNC_JB03_IBUF_inst/O
                         net (fo=4, routed)           1.104     1.353    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_VSYNC_JB03_IBUF
    SLICE_X35Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/delayed_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.827     1.980    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/delayed_reg_reg/C

Slack:                    inf
  Source:                 CAM_OV7670_HREF_JB04
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by camera_pclk  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.292ns (17.863%)  route 1.342ns (82.137%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  CAM_OV7670_HREF_JB04 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_HREF_JB04
    H14                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  CAM_OV7670_HREF_JB04_IBUF_inst/O
                         net (fo=6, routed)           1.174     1.421    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_HREF_JB04_IBUF
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.466 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1/O
                         net (fo=32, routed)          0.168     1.634    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg[0]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camera_pclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CAM_OV7670_PCLK_JB10 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_PCLK_JB10
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CAM_OV7670_PCLK_JB10_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.123    CAM_OV7670_PCLK_JB10_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  CAM_OV7670_PCLK_JB10_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.828     1.981    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/CAM_OV7670_PCLK_JB10_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/cnt_frame_reg_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout_100M_clk_wiz_0

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            mmio_unit/gpi_unit/rd_curr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.994ns  (logic 1.482ns (29.670%)  route 3.512ns (70.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           3.512     4.994    mmio_unit/gpi_unit/rd_curr_reg[15]_0[6]
    SLICE_X31Y58         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.431    -1.521    mmio_unit/gpi_unit/clkout_100M
    SLICE_X31Y58         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            reset_sys_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.763ns  (logic 1.630ns (34.217%)  route 3.133ns (65.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.133     4.639    CPU_RESETN_IBUF
    SLICE_X50Y63         LUT2 (Prop_lut2_I0_O)        0.124     4.763 r  reset_sys_reg_i_1/O
                         net (fo=1, routed)           0.000     4.763    reset_sys_reg_i_1_n_0
    SLICE_X50Y63         FDRE                                         r  reset_sys_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434    -1.518    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_reg_reg/C

Slack:                    inf
  Source:                 LCD_DATA_JC[4]
                            (input port)
  Destination:            video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 1.490ns (31.582%)  route 3.229ns (68.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  LCD_DATA_JC[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LCD_DATA_JC_IOBUF[4]_inst/IO
    E7                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  LCD_DATA_JC_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           3.229     4.719    video_unit/lcd_display_unit/display_ctrl/D[4]
    SLICE_X40Y51         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.435    -1.517    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X40Y51         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            mmio_unit/gpi_unit/rd_curr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 1.494ns (31.699%)  route 3.220ns (68.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           3.220     4.714    mmio_unit/gpi_unit/rd_curr_reg[15]_0[15]
    SLICE_X40Y49         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.451    -1.500    mmio_unit/gpi_unit/clkout_100M
    SLICE_X40Y49         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[15]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            mmio_unit/gpi_unit/rd_curr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 1.481ns (31.787%)  route 3.178ns (68.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           3.178     4.659    mmio_unit/gpi_unit/rd_curr_reg[15]_0[11]
    SLICE_X32Y47         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.449    -1.502    mmio_unit/gpi_unit/clkout_100M
    SLICE_X32Y47         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[11]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            mmio_unit/gpi_unit/rd_curr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 0.944ns (20.311%)  route 3.704ns (79.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           3.704     4.649    mmio_unit/gpi_unit/rd_curr_reg[15]_0[9]
    SLICE_X40Y56         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434    -1.518    mmio_unit/gpi_unit/clkout_100M
    SLICE_X40Y56         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[9]/C

Slack:                    inf
  Source:                 CAM_OV7670_VSYNC_JB03
                            (input port)
  Destination:            video_unit/video_cam_dcmi_interface_unit/dec_status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.636ns  (logic 1.631ns (35.169%)  route 3.006ns (64.831%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  CAM_OV7670_VSYNC_JB03 (IN)
                         net (fo=0)                   0.000     0.000    CAM_OV7670_VSYNC_JB03
    G16                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  CAM_OV7670_VSYNC_JB03_IBUF_inst/O
                         net (fo=4, routed)           3.006     4.486    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/CAM_OV7670_VSYNC_JB03_IBUF
    SLICE_X36Y50         LUT3 (Prop_lut3_I1_O)        0.150     4.636 r  video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit/edge_unit/dec_status_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.636    video_unit/video_cam_dcmi_interface_unit/dcmi_decoder_unit_n_3
    SLICE_X36Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dec_status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.433    -1.519    video_unit/video_cam_dcmi_interface_unit/CLK
    SLICE_X36Y50         FDCE                                         r  video_unit/video_cam_dcmi_interface_unit/dec_status_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            mmio_unit/gpi_unit/rd_curr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.479ns (32.612%)  route 3.057ns (67.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           3.057     4.536    mmio_unit/gpi_unit/rd_curr_reg[15]_0[14]
    SLICE_X40Y49         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.451    -1.500    mmio_unit/gpi_unit/clkout_100M
    SLICE_X40Y49         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[14]/C

Slack:                    inf
  Source:                 LCD_DATA_JC[7]
                            (input port)
  Destination:            video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.489ns (32.929%)  route 3.033ns (67.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E6                                                0.000     0.000 r  LCD_DATA_JC[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LCD_DATA_JC_IOBUF[7]_inst/IO
    E6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  LCD_DATA_JC_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           3.033     4.522    video_unit/lcd_display_unit/display_ctrl/D[7]
    SLICE_X40Y55         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.434    -1.518    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X40Y55         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[7]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            mmio_unit/gpi_unit/rd_curr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 1.509ns (33.512%)  route 2.995ns (66.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           2.995     4.504    mmio_unit/gpi_unit/rd_curr_reg[15]_0[13]
    SLICE_X40Y49         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        1.451    -1.500    mmio_unit/gpi_unit/clkout_100M
    SLICE_X40Y49         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            reset_sys_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.045ns (5.588%)  route 0.760ns (94.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  clock_unit/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.760     0.760    mmcm_clk_locked
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.805 r  reset_sys_reg_i_1/O
                         net (fo=1, routed)           0.000     0.805    reset_sys_reg_i_1_n_0
    SLICE_X50Y63         FDRE                                         r  reset_sys_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.827    -0.827    sys_clk
    SLICE_X50Y63         FDRE                                         r  reset_sys_reg_reg/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            mmio_unit/gpi_unit/rd_curr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.235ns (22.400%)  route 0.815ns (77.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           0.815     1.051    mmio_unit/gpi_unit/rd_curr_reg[15]_0[12]
    SLICE_X40Y49         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.836    -0.819    mmio_unit/gpi_unit/clkout_100M
    SLICE_X40Y49         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[12]/C

Slack:                    inf
  Source:                 LCD_DATA_JC[0]
                            (input port)
  Destination:            video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.239ns (22.585%)  route 0.819ns (77.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  LCD_DATA_JC[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LCD_DATA_JC_IOBUF[0]_inst/IO
    K1                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  LCD_DATA_JC_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           0.819     1.058    video_unit/lcd_display_unit/display_ctrl/D[0]
    SLICE_X40Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.829    -0.826    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X40Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            mmio_unit/gpi_unit/rd_curr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.259ns (23.964%)  route 0.820ns (76.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.820     1.079    mmio_unit/gpi_unit/rd_curr_reg[15]_0[0]
    SLICE_X38Y60         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.826    -0.829    mmio_unit/gpi_unit/clkout_100M
    SLICE_X38Y60         FDCE                                         r  mmio_unit/gpi_unit/rd_curr_reg[0]/C

Slack:                    inf
  Source:                 LCD_DATA_JC[6]
                            (input port)
  Destination:            video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.242ns (22.096%)  route 0.851ns (77.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  LCD_DATA_JC[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LCD_DATA_JC_IOBUF[6]_inst/IO
    J4                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  LCD_DATA_JC_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           0.851     1.093    video_unit/lcd_display_unit/display_ctrl/D[6]
    SLICE_X40Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.829    -0.826    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X40Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[6]/C

Slack:                    inf
  Source:                 LCD_DATA_JC[1]
                            (input port)
  Destination:            video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.248ns (22.607%)  route 0.850ns (77.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 r  LCD_DATA_JC[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LCD_DATA_JC_IOBUF[1]_inst/IO
    F6                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  LCD_DATA_JC_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           0.850     1.099    video_unit/lcd_display_unit/display_ctrl/D[1]
    SLICE_X38Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.827    -0.827    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X38Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[1]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            mmio_unit/uart_unit/main_system/uart_rx_unit/rx_meta_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.275ns (24.789%)  route 0.835ns (75.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.275     0.275 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.110    mmio_unit/uart_unit/main_system/uart_rx_unit/UART_TXD_IN_IBUF
    SLICE_X48Y68         FDCE                                         r  mmio_unit/uart_unit/main_system/uart_rx_unit/rx_meta_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.822    -0.832    mmio_unit/uart_unit/main_system/uart_rx_unit/clkout_100M
    SLICE_X48Y68         FDCE                                         r  mmio_unit/uart_unit/main_system/uart_rx_unit/rx_meta_reg_reg/C

Slack:                    inf
  Source:                 LCD_DATA_JC[2]
                            (input port)
  Destination:            video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.231ns (20.619%)  route 0.891ns (79.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  LCD_DATA_JC[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LCD_DATA_JC_IOBUF[2]_inst/IO
    J2                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  LCD_DATA_JC_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           0.891     1.122    video_unit/lcd_display_unit/display_ctrl/D[2]
    SLICE_X40Y51         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.830    -0.825    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X40Y51         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[2]/C

Slack:                    inf
  Source:                 GPIO_LCD_ILI9341_RSTN_JD07
                            (input port)
  Destination:            mmio_unit/gpio_unit/rd_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.263ns (23.258%)  route 0.868ns (76.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  GPIO_LCD_ILI9341_RSTN_JD07 (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_LCD_ILI9341_RSTN_JD07_IOBUF_inst/IO
    H2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  GPIO_LCD_ILI9341_RSTN_JD07_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.868     1.131    mmio_unit/gpio_unit/rd_data_reg_reg[1]_1[1]
    SLICE_X42Y63         FDCE                                         r  mmio_unit/gpio_unit/rd_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.824    -0.831    mmio_unit/gpio_unit/clkout_100M
    SLICE_X42Y63         FDCE                                         r  mmio_unit/gpio_unit/rd_data_reg_reg[1]/C

Slack:                    inf
  Source:                 LCD_DATA_JC[5]
                            (input port)
  Destination:            video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clkout_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.233ns (20.407%)  route 0.910ns (79.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  LCD_DATA_JC[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LCD_DATA_JC_IOBUF[5]_inst/IO
    J3                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  LCD_DATA_JC_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           0.910     1.143    video_unit/lcd_display_unit/display_ctrl/D[5]
    SLICE_X40Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clock_unit/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clock_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clock_unit/inst/clkout_100M_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clock_unit/inst/clkout2_buf/O
                         net (fo=1318, routed)        0.829    -0.826    video_unit/lcd_display_unit/display_ctrl/CLK
    SLICE_X40Y53         FDPE                                         r  video_unit/lcd_display_unit/display_ctrl/rd_data_reg_reg[5]/C





