{
  "version": "2.0",
  "bug_id": "assertion_b1d9145afaa4_20260125_195257",
  "created_at": "2026-01-28T00:00:00Z",
  "reproduction": {
    "reproduced": true,
    "tool": "circt-verilog",
    "tool_version": "firtool-1.139.0",
    "command": "circt-verilog --ir-hw source.sv",
    "exit_code": 139,
    "crash_type": "assertion",
    "original_hash": "b1d9145afaa4"
  },
  "crash_signature": {
    "crash_location": "SVModuleOpConversion::matchAndRewrite",
    "crash_file": "MooreToCore.cpp",
    "assertion_message": "dyn_cast on a non-existent value",
    "key_frames": [
      "SVModuleOpConversion::matchAndRewrite",
      "MooreToCorePass::runOnOperation"
    ]
  },
  "signature_match": {
    "matched": true,
    "original_location": "MooreToCore.cpp:259 getModulePortInfo",
    "reproduced_location": "MooreToCore.cpp SVModuleOpConversion::matchAndRewrite",
    "same_pass": true,
    "same_function": true
  },
  "test_case": {
    "file": "source.sv",
    "language": "systemverilog",
    "key_constructs": ["string type", "always_ff", "output string port"]
  }
}
