{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<openpyxl.workbook.workbook.Workbook object at 0x7fc5379dc880>\n"
     ]
    }
   ],
   "source": [
    "from openpyxl import load_workbook\n",
    "import re\n",
    "wb = load_workbook(\"TM4C_controller_pin_specs.xlsx\")\n",
    "print(wb)\n",
    "ws = wb.active\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1 AIN15 VCC_M1V8, direct measure of always-on 1.8v maintenance supply\n",
      "2 AIN14 VCC_M3V3,  divided-by-2 measure of always-on 3.3v maintenance supply\n",
      "3 AIN13 VCC_2V5,  divided-by-2 measure of 2.5v legacy timing supply.\n",
      "4 AIN12 VCC_12V,  divided-by-6 measure of always-on 12v main input supply.\n",
      "5 PQ0 TM4C_TO_VU7P_0: This output to the VU7P is currently undefined\n",
      "6 PQ1 TM4C_FROM_VU7P_0: This input from the VU7P is currently undefined\n",
      "7 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "8 VDDA VCC_M3V3\n",
      "9 VREFA+ VREF_2.5V: This 2.5v voltage sets the value that will correspond to the ADC full scale valu of 4095 (0xfff)\n",
      "10 GNDA GND\n",
      "11 PQ2 TM4C_DIP_SW_2: Wired to position #4 of switch SW5, the VU7P DIP SWITCH. A HI level means that the VU7P should be powered; a LO level means that the VU7P should be left unpowered. The pullup on the switch is energized from the VCC_M3V3 source, so it is valid whenever the board has 12V supplied. \n",
      "12 AIN0 V_MGTY1_AVTT, direct measure of 1.2v VU7P GTY AVTT supply\n",
      "13 AIN1 V_MGTY1_AVCC, direct measure of 0.9v VU7P GTY AVCC supply\n",
      "14 AIN2 V_MGTY1_VCCAUX, direct measure of 1.8v VU7P GTY VCCAUX supply\n",
      "15 AIN3 V_VCCINT, direct measure of 0.85v VU7P VCCINT supply\n",
      "16 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "17 GND GND\n",
      "18 AIN16 VCC_3V3,  divided-by-2 measure of 3.3v board-wide supply\n",
      "19 AIN17 V_MGTY2_VCCAUX, direct measure of 1.8v VU7P GTY VCCAUX supply\n",
      "20 AIN18 V_MGTY2_AVCC, direct measure of 0.9v VU7P GTY AVCC supply\n",
      "21 AIN19 V_MGTY2_AVTT, direct measure of 1.2v VU7P GTY AVTT supply\n",
      "22 PC7 V_MGTY1_AVTT_OK\n",
      "23 PC6 V_MGTY1_AVCC_OK\n",
      "24 PC5 V_MGTY2_AVCC_OK\n",
      "25 PC4 V_MGTY2_AVTT_OK\n",
      "26 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "27 PQ3 V_FPGA_PROGRAM: Momentarily pulse this output HI to force the VU7P to restart its configuration process\n",
      "28 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "29 PH0 VCC_1V8_PG\n",
      "30 PH1 VCC_3V3_PG\n",
      "31 PH2 V_VCCINT_PG_B\n",
      "32 PH3 V_VCCINT_PG_A\n",
      "33 U0Rx BLADE_IPMC_TX\n",
      "34 U0Tx BLADE_IPMC_RX\n",
      "35 U4Rx FRONT_PANEL_UART_RX\n",
      "36 U4Tx FRONT_PANEL_UART_TX\n",
      "37 PA4 CTRL_V_VCCINT_PWR_EN\n",
      "38 PA5 CTRL_VCC_1V8_PWR_EN\n",
      "39 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "40 I2C6SCL FPGA_I2C_SCL\n",
      "41 I2C6SDA FPGA_I2C_SDA\n",
      "42 PF0 /FPGA_I2C_RESET\n",
      "43 PF1 CTRL_VCC_3V3_PWR_EN\n",
      "44 PF2 CTRL_K_VCCINT_PWR_EN\n",
      "45 PF3 /PWR_I2C_RESET\n",
      "46 PF4 TM4C_TP1: The use and direction of this pin is currently undefined. Configure it as an input. It connects to a surface-pad on the bottom side of the PCB.\n",
      "47 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "48 GND GND\n",
      "49 I2C1SCL PWR_I2C_SCL\n",
      "50 I2C1SDA PWR_I2C_SDA\n",
      "51 I2C2SCL CLOCKS_I2C_SCL\n",
      "52 I2C2SDA CLOCKS_I2C_SDA\n",
      "53 I2C3SCL V_OPTICS_I2C_SCL\n",
      "54 I2C3SDA V_OPTICS_I2C_SDA\n",
      "55 I2C4SCL K_OPTICS_I2C_SCL\n",
      "56 I2C4SDA K_OPTICS_I2C_SDA\n",
      "57 PQ5 /CLOCKS_I2C_RESET\n",
      "58 PQ6 /V_OPTICS_I2C_RESET\n",
      "59 PK7 /K_OPTICS_I2C_RESET\n",
      "60 PK6 K_VCCINT_PG_B\n",
      "61 PK5 K_VCCINT_PG_A\n",
      "62 PK4 BLADE_POWER_OK: Assert this signal HI when the power-up sequence is done.\n",
      "63 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "64 /WAKE Tied to GND. This function is not used.\n",
      "65 /HIB No connect\n",
      "66 XOSC0 Tied to GND. \n",
      "67 XOSC1 No connect\n",
      "68 VBAT VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied. If a battery is not used, this pin connects directly to the VDD source.\n",
      "69 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "70 /RESET TM4C_ENABLE: This will be asserted high when:\n",
      "a) BLADE_POWER_EN is HI (either from the board being operated \"stand alone\" or the signal driven HI by the service module)\n",
      "b) AND both management supplies are good (VCC_M3V3 and VCC_M1V8)\n",
      "c) AND the front panel \"RESET\" switch is not activated.\n",
      "71 PM7 BLADE_POWER_EN: this signal is used by the ZYNQ to signal to the MCU to enable or disable blade power on the CM. Configure it as an input with 2 mA internal pull-up.\n",
      "72 PM6 BLADE_ZYNQ_GPIO1: The use and direction of this pin is currently undefined. Configure it as an input.\n",
      "73 PM5 BLADE_ZYNQ_GPIO2: The use and direction of this pin is currently undefined. Configure it as an input.\n",
      "74 PM4 K_MGTH_AVTT_OK\n",
      "75 PM3 K_MGTH_AVCC_OK\n",
      "76 PM2 K_MGTY_AVCC_OK\n",
      "77 PM1 K_MGTY_AVTT_OK\n",
      "78 PM0 /K_FPGA_DONE: This input will be asserted LO when the KU15P configuration process has completed successfully.\n",
      "79 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "80 GND GND\n",
      "81 PL0 K_FPGA_PROGRAM: Momentarily pulse this output HI to force the KU15P to restart its configuration process\n",
      "82 PL1 TM4C_DIP_SW_1: Wired to position #4 of switch SW4, the KU15P DIP SWITCH. A HI level means that the KU15P should be powered; a LO level means that the KU15P should be left unpowered. The pullup on the switch is energized from the VCC_M3V3 source, so it is valid whenever the board has 12V supplied. \n",
      "83 PL2 CTRL_K_MGTY_VCCAUX_PWR_EN\n",
      "84 PL3 CTRL_K_MGTH_VCCAUX_PWR_EN\n",
      "85 PL4 CTRL_K_MGTY_AVCC_PWR_EN\n",
      "86 PL5 CTRL_K_MGTH_AVCC_PWR_EN\n",
      "87 VDDC TM4C_VDDC: Tied to TM4C pin #115 and capacitor C791.\n",
      "88 OSC0 TIed to GND. This design uses the 16 MHz internal oscillator \"PIOSC\".\n",
      "89 OSC1 No connect\n",
      "90 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "91 I2C0SCL BLADE_MASTER_I2C_SCL\n",
      "92 I2C0SDA BLADE_MASTER_I2C_SDA\n",
      "93 PL7 TM4C_FROM_KU15P_0: This input from the KU15P is currently undefined\n",
      "94 PL6 TM4C_TO_KU15P_0: This output to the KU15P is currently undefined\n",
      "95 U1Rx BLADE_ZYNQ_TX\n",
      "96 U1Tx BLADE_ZYNQ_RX\n",
      "97 TDO JTAG_TDO\n",
      "98 TDI JTAG_TDI\n",
      "99 TMS JTAG_TMS\n",
      "100 TCK JTAG_TCK\n",
      "101 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "102 PQ4 CTRL_K_MGTY_AVTT_PWR_EN\n",
      "103 PP2 CTRL_K_MGTH_AVTT_PWR_EN\n",
      "104 PP3 TM4C_TP2: The use and direction of this pin is currently undefined. Configure it as an input. It connects to a surface-pad on the bottom side of the PCB.\n",
      "105 PP4 TM4C_TP3: The use and direction of this pin is currently undefined. Configure it as an input. It connects to a surface-pad on the bottom side of the PCB.\n",
      "106 PP5 ID_EEPROM_WP: If jumper J16 is in the 2-to-3 position, then this pin controlls the write-protect pin on the ID EEPROM. A logic-0 allows writing. A logic-1 disables writing.\n",
      "107 PN0 CTRL_V_MGTY2_AVTT_PWR_EN\n",
      "108 PN1 CTRL_V_MGTY1_AVTT_PWR_EN\n",
      "109 PN2 CTRL_V_MGTY2_AVCC_PWR_EN\n",
      "110 PN3 CTRL_V_MGTY1_AVCC_PWR_EN\n",
      "111 PN4 CTRL_V_MGTY2_VCCAUX_PWR_EN\n",
      "112 PN5 CTRL_V_MGTY1_VCCAUX_PWR_EN\n",
      "113 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "114 GND GND\n",
      "115 VDDC TM4C_VDDC: Tied to TM4C pin #87 and capacitor C791.\n",
      "116 PJ0 TM4C_LED_BLUE: Assert this output HI to light the BLUE element of the TM4C RGB LED.\n",
      "117 PJ1 TM4C_LED_GREEN: Assert this output HI to light the GREEN element of the TM4C RGB LED.\n",
      "118 PP0 TM4C_LED_RED: Assert this output HI to light the RED element of the TM4C RGB LED.\n",
      "119 PP1 /V_FPGA_DONE: This input will be asserted LO when the VU7P configuration process has completed successfully.\n",
      "120 AIN11 K_MGTH_AVTT, direct measure of 1.2v KU15P GTH AVTT supply\n",
      "121 AIN10 K_MGTH_AVCC, direct measure of 0.9v KU15P GTH AVCC supply\n",
      "122 VDD VCC_M3V3: 3.3 volts from the management regulator. It is present whenever the board has 12v supplied.\n",
      "123 AIN9 K_MGTH_VCCAUX, direct measure of 1.8v KU15P GTH VCCAUX supply\n",
      "124 AIN8 K_VCCINT, direct measure of 0.85v KU15P VCCINT supply\n",
      "125 AIN7 VCC_1V8,  direct measure of 1.8v board-wide supply\n",
      "126 AIN6 K_MGTY_VCCAUX, direct measure of 1.8v KU15P GTY VCCAUX supply\n",
      "127 AIN5 K_MGTY_AVCC, direct measure of 0.9v KU15P GTY AVCC supply\n",
      "128 AIN4 K_MGTY_AVTT, direct measure of 1.2v KU15P GTY AVTT supply\n"
     ]
    }
   ],
   "source": [
    "for row in ws.iter_rows(min_row=9, max_col=6, max_row=136):\n",
    "    print (row[0].value,row[1].value,row[5].value)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "class gpio_pin_t:\n",
    "    name = \"\"\n",
    "    pin = -1\n",
    "    port = \"\"\n",
    "    local_pin = -1 \n",
    "    is_input = True\n",
    "    def __init__(self, name, pin, port, local_pin, is_input):\n",
    "        self.pin = pin\n",
    "        self.name = name\n",
    "        self.port = port\n",
    "        self.local_pin = local_pin\n",
    "        self.is_input = is_input\n",
    "        \n",
    "class pin_t:\n",
    "    name = \"\"\n",
    "    pin = -1\n",
    "    def __init__(self, name, pin) :\n",
    "        self.pin = pin\n",
    "        self.name = name\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "#define  TM4C_TO_VU7P_0 5 // port, local_pin = Q 0\n",
      "#define  TM4C_FROM_VU7P_0 6 // port, local_pin = Q 1\n",
      "#define  TM4C_DIP_SW_2 11 // port, local_pin = Q 2\n",
      "#define  V_MGTY1_AVTT_OK 22 // port, local_pin = C 7\n",
      "#define  V_MGTY1_AVCC_OK 23 // port, local_pin = C 6\n",
      "#define  V_MGTY2_AVCC_OK 24 // port, local_pin = C 5\n",
      "#define  V_MGTY2_AVTT_OK 25 // port, local_pin = C 4\n",
      "#define  V_FPGA_PROGRAM 27 // port, local_pin = Q 3\n",
      "#define  VCC_1V8_PG 29 // port, local_pin = H 0\n",
      "#define  VCC_3V3_PG 30 // port, local_pin = H 1\n",
      "#define  V_VCCINT_PG_B 31 // port, local_pin = H 2\n",
      "#define  V_VCCINT_PG_A 32 // port, local_pin = H 3\n",
      "#define  CTRL_V_VCCINT_PWR_EN 37 // port, local_pin = A 4\n",
      "#define  CTRL_VCC_1V8_PWR_EN 38 // port, local_pin = A 5\n",
      "#define  _FPGA_I2C_RESET 42 // port, local_pin = F 0\n",
      "#define  CTRL_VCC_3V3_PWR_EN 43 // port, local_pin = F 1\n",
      "#define  CTRL_K_VCCINT_PWR_EN 44 // port, local_pin = F 2\n",
      "#define  _PWR_I2C_RESET 45 // port, local_pin = F 3\n",
      "#define  TM4C_TP1 46 // port, local_pin = F 4\n",
      "#define  _CLOCKS_I2C_RESET 57 // port, local_pin = Q 5\n",
      "#define  _V_OPTICS_I2C_RESET 58 // port, local_pin = Q 6\n",
      "#define  _K_OPTICS_I2C_RESET 59 // port, local_pin = K 7\n",
      "#define  K_VCCINT_PG_B 60 // port, local_pin = K 6\n",
      "#define  K_VCCINT_PG_A 61 // port, local_pin = K 5\n",
      "#define  BLADE_POWER_OK 62 // port, local_pin = K 4\n",
      "#define  BLADE_POWER_EN 71 // port, local_pin = M 7\n",
      "#define  BLADE_ZYNQ_GPIO1 72 // port, local_pin = M 6\n",
      "#define  BLADE_ZYNQ_GPIO2 73 // port, local_pin = M 5\n",
      "#define  K_MGTH_AVTT_OK 74 // port, local_pin = M 4\n",
      "#define  K_MGTH_AVCC_OK 75 // port, local_pin = M 3\n",
      "#define  K_MGTY_AVCC_OK 76 // port, local_pin = M 2\n",
      "#define  K_MGTY_AVTT_OK 77 // port, local_pin = M 1\n",
      "#define  _K_FPGA_DONE 78 // port, local_pin = M 0\n",
      "#define  K_FPGA_PROGRAM 81 // port, local_pin = L 0\n",
      "#define  TM4C_DIP_SW_1 82 // port, local_pin = L 1\n",
      "#define  CTRL_K_MGTY_VCCAUX_PWR_EN 83 // port, local_pin = L 2\n",
      "#define  CTRL_K_MGTH_VCCAUX_PWR_EN 84 // port, local_pin = L 3\n",
      "#define  CTRL_K_MGTY_AVCC_PWR_EN 85 // port, local_pin = L 4\n",
      "#define  CTRL_K_MGTH_AVCC_PWR_EN 86 // port, local_pin = L 5\n",
      "#define  TM4C_FROM_KU15P_0 93 // port, local_pin = L 7\n",
      "#define  TM4C_TO_KU15P_0 94 // port, local_pin = L 6\n",
      "#define  CTRL_K_MGTY_AVTT_PWR_EN 102 // port, local_pin = Q 4\n",
      "#define  CTRL_K_MGTH_AVTT_PWR_EN 103 // port, local_pin = P 2\n",
      "#define  TM4C_TP2 104 // port, local_pin = P 3\n",
      "#define  TM4C_TP3 105 // port, local_pin = P 4\n",
      "#define  ID_EEPROM_WP 106 // port, local_pin = P 5\n",
      "#define  CTRL_V_MGTY2_AVTT_PWR_EN 107 // port, local_pin = N 0\n",
      "#define  CTRL_V_MGTY1_AVTT_PWR_EN 108 // port, local_pin = N 1\n",
      "#define  CTRL_V_MGTY2_AVCC_PWR_EN 109 // port, local_pin = N 2\n",
      "#define  CTRL_V_MGTY1_AVCC_PWR_EN 110 // port, local_pin = N 3\n",
      "#define  CTRL_V_MGTY2_VCCAUX_PWR_EN 111 // port, local_pin = N 4\n",
      "#define  CTRL_V_MGTY1_VCCAUX_PWR_EN 112 // port, local_pin = N 5\n",
      "#define  TM4C_LED_BLUE 116 // port, local_pin = J 0\n",
      "#define  TM4C_LED_GREEN 117 // port, local_pin = J 1\n",
      "#define  TM4C_LED_RED 118 // port, local_pin = P 0\n",
      "#define  _V_FPGA_DONE 119 // port, local_pin = P 1\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "switch(pin):\n",
      "{\n",
      "\tcase  TM4C_TO_VU7P_0 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTQ_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_0;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_FROM_VU7P_0 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTQ_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_1;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_DIP_SW_2 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTQ_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_2;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  V_MGTY1_AVTT_OK :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTC_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_7;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  V_MGTY1_AVCC_OK :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTC_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_6;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  V_MGTY2_AVCC_OK :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTC_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_5;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  V_MGTY2_AVTT_OK :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTC_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_4;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  V_FPGA_PROGRAM :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTQ_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_3;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  VCC_1V8_PG :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTH_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_0;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  VCC_3V3_PG :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTH_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_1;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  V_VCCINT_PG_B :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTH_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_2;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  V_VCCINT_PG_A :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTH_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_3;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_V_VCCINT_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTA_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_4;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_VCC_1V8_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTA_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_5;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  _FPGA_I2C_RESET :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTF_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_0;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_VCC_3V3_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTF_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_1;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_K_VCCINT_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTF_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_2;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  _PWR_I2C_RESET :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTF_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_3;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_TP1 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTF_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_4;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  _CLOCKS_I2C_RESET :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTQ_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_5;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  _V_OPTICS_I2C_RESET :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTQ_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_6;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  _K_OPTICS_I2C_RESET :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTK_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_7;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  K_VCCINT_PG_B :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTK_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_6;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  K_VCCINT_PG_A :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTK_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_5;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  BLADE_POWER_OK :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTK_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_4;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  BLADE_POWER_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTM_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_7;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  BLADE_ZYNQ_GPIO1 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTM_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_6;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  BLADE_ZYNQ_GPIO2 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTM_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_5;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  K_MGTH_AVTT_OK :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTM_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_4;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  K_MGTH_AVCC_OK :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTM_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_3;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  K_MGTY_AVCC_OK :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTM_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_2;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  K_MGTY_AVTT_OK :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTM_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_1;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  _K_FPGA_DONE :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTM_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_0;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  K_FPGA_PROGRAM :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTL_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_0;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_DIP_SW_1 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTL_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_1;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_K_MGTY_VCCAUX_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTL_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_2;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_K_MGTH_VCCAUX_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTL_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_3;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_K_MGTY_AVCC_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTL_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_4;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_K_MGTH_AVCC_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTL_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_5;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_FROM_KU15P_0 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTL_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_7;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_TO_KU15P_0 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTL_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_6;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_K_MGTY_AVTT_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTQ_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_4;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_K_MGTH_AVTT_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTP_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_2;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_TP2 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTP_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_3;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_TP3 :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTP_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_4;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  ID_EEPROM_WP :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTP_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_5;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_V_MGTY2_AVTT_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTN_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_0;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_V_MGTY1_AVTT_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTN_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_1;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_V_MGTY2_AVCC_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTN_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_2;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_V_MGTY1_AVCC_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTN_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_3;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_V_MGTY2_VCCAUX_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTN_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_4;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  CTRL_V_MGTY1_VCCAUX_PWR_EN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTN_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_5;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_LED_BLUE :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTJ_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_0;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_LED_GREEN :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTJ_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_1;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  TM4C_LED_RED :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTP_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_0;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tcase  _V_FPGA_DONE :\n",
      "\t{\n",
      "\t\tgpio_port = GPIO_PORTP_BASE;\n",
      "\t\tgpio_pin  = GPIO_PIN_1;\n",
      "\t\tbreak;\n",
      "\t}\n",
      "\tdefault:\n",
      "\t\tgpio_port = -1;\n",
      "\t\tgpio_pin  = -1;\n",
      "\t\tbreak;\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "pinsl=[]\n",
    "allpinsl = []\n",
    "\n",
    "for row in ws.iter_rows(min_row=9, max_col=6, max_row=136):\n",
    "    \n",
    "    pin = row[0].value\n",
    "    is_input = True\n",
    "    if ( row[2].value == \"O\"):\n",
    "        is_input = False\n",
    " \n",
    "    #if ( re.search(\"nput\", row[5].value) == [] ) :\n",
    "    #    is_input = False\n",
    "    signame=re.split(\", |: \",row[5].value)[0]\n",
    "    signame = re.sub('/', '_', signame)\n",
    "    #print  row[4].value, re.split(r'GPIO port +([A-Z]+) bit ([0-9]+)', row[4].value)\n",
    "    #print pin, signame, gpio_port, gpio_pin\n",
    "    #print \"#define \", signame, pin, \"// Port, local pin=\", gpio_port, gpio_pin, \", input=\", is_input\n",
    "    is_not_gpio = row[4].value.find(\"GPIO\")\n",
    "    allpinsl.append(pin_t(name=signame, pin=pin))\n",
    "    if ( is_not_gpio ):\n",
    "        #print \"not gpio ->\",row[4].value, row[5].value\n",
    "        continue\n",
    "    [undef, gpio_port, gpio_pin, undef ]  = re.split(r'GPIO port +([A-Z]+) bit ([0-9]+)', row[4].value)\n",
    "    pinsl.append(gpio_pin_t(name=signame,pin=pin, port=gpio_port, local_pin = gpio_pin, is_input=is_input))\n",
    "\n",
    "#print len(pinsl)\n",
    "for p in pinsl:\n",
    "    print( \"#define \", p.name, p.pin, \"// port, local_pin =\", p.port, p.local_pin)\n",
    "\n",
    "print( \"\\n\\n\\n\")\n",
    "print( \"switch(pin):\")\n",
    "print( \"{\")\n",
    "for p in pinsl:\n",
    "    print( \"\\tcase \", p.name, \":\\n\\t{\")\n",
    "    print(\"\\t\\tgpio_port = GPIO_PORT%s_BASE;\" % p.port)\n",
    "    print(\"\\t\\tgpio_pin  = GPIO_PIN_%s;\" % p.local_pin)\n",
    "    print(\"\\t\\tbreak;\\n\\t}\")\n",
    "print(\"\\tdefault:\")\n",
    "print(\"\\t\\tgpio_port = -1;\")\n",
    "print( \"\\t\\tgpio_pin  = -1;\")\n",
    "print( \"\\t\\tbreak;\")\n",
    "print( \"}\"    )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "const char* const pin_names[] =\n",
      "{\n",
      "\"VCC_M1V8\",// 1 \n",
      "\"VCC_M3V3\",// 2 \n",
      "\"VCC_2V5\",// 3 \n",
      "\"VCC_12V\",// 4 \n",
      "\"TM4C_TO_VU7P_0\",// 5 \n",
      "\"TM4C_FROM_VU7P_0\",// 6 \n",
      "\"VCC_M3V3\",// 7 \n",
      "\"VCC_M3V3\",// 8 \n",
      "\"VREF_2.5V\",// 9 \n",
      "\"GND\",// 10 \n",
      "\"TM4C_DIP_SW_2\",// 11 \n",
      "\"V_MGTY1_AVTT\",// 12 \n",
      "\"V_MGTY1_AVCC\",// 13 \n",
      "\"V_MGTY1_VCCAUX\",// 14 \n",
      "\"V_VCCINT\",// 15 \n",
      "\"VCC_M3V3\",// 16 \n",
      "\"GND\",// 17 \n",
      "\"VCC_3V3\",// 18 \n",
      "\"V_MGTY2_VCCAUX\",// 19 \n",
      "\"V_MGTY2_AVCC\",// 20 \n",
      "\"V_MGTY2_AVTT\",// 21 \n",
      "\"V_MGTY1_AVTT_OK\",// 22 \n",
      "\"V_MGTY1_AVCC_OK\",// 23 \n",
      "\"V_MGTY2_AVCC_OK\",// 24 \n",
      "\"V_MGTY2_AVTT_OK\",// 25 \n",
      "\"VCC_M3V3\",// 26 \n",
      "\"V_FPGA_PROGRAM\",// 27 \n",
      "\"VCC_M3V3\",// 28 \n",
      "\"VCC_1V8_PG\",// 29 \n",
      "\"VCC_3V3_PG\",// 30 \n",
      "\"V_VCCINT_PG_B\",// 31 \n",
      "\"V_VCCINT_PG_A\",// 32 \n",
      "\"BLADE_IPMC_TX\",// 33 \n",
      "\"BLADE_IPMC_RX\",// 34 \n",
      "\"FRONT_PANEL_UART_RX\",// 35 \n",
      "\"FRONT_PANEL_UART_TX\",// 36 \n",
      "\"CTRL_V_VCCINT_PWR_EN\",// 37 \n",
      "\"CTRL_VCC_1V8_PWR_EN\",// 38 \n",
      "\"VCC_M3V3\",// 39 \n",
      "\"FPGA_I2C_SCL\",// 40 \n",
      "\"FPGA_I2C_SDA\",// 41 \n",
      "\"_FPGA_I2C_RESET\",// 42 \n",
      "\"CTRL_VCC_3V3_PWR_EN\",// 43 \n",
      "\"CTRL_K_VCCINT_PWR_EN\",// 44 \n",
      "\"_PWR_I2C_RESET\",// 45 \n",
      "\"TM4C_TP1\",// 46 \n",
      "\"VCC_M3V3\",// 47 \n",
      "\"GND\",// 48 \n",
      "\"PWR_I2C_SCL\",// 49 \n",
      "\"PWR_I2C_SDA\",// 50 \n",
      "\"CLOCKS_I2C_SCL\",// 51 \n",
      "\"CLOCKS_I2C_SDA\",// 52 \n",
      "\"V_OPTICS_I2C_SCL\",// 53 \n",
      "\"V_OPTICS_I2C_SDA\",// 54 \n",
      "\"K_OPTICS_I2C_SCL\",// 55 \n",
      "\"K_OPTICS_I2C_SDA\",// 56 \n",
      "\"_CLOCKS_I2C_RESET\",// 57 \n",
      "\"_V_OPTICS_I2C_RESET\",// 58 \n",
      "\"_K_OPTICS_I2C_RESET\",// 59 \n",
      "\"K_VCCINT_PG_B\",// 60 \n",
      "\"K_VCCINT_PG_A\",// 61 \n",
      "\"BLADE_POWER_OK\",// 62 \n",
      "\"VCC_M3V3\",// 63 \n",
      "\"Tied to GND. This function is not used.\",// 64 \n",
      "\"No connect\",// 65 \n",
      "\"Tied to GND. \",// 66 \n",
      "\"No connect\",// 67 \n",
      "\"VCC_M3V3\",// 68 \n",
      "\"VCC_M3V3\",// 69 \n",
      "\"TM4C_ENABLE\",// 70 \n",
      "\"BLADE_POWER_EN\",// 71 \n",
      "\"BLADE_ZYNQ_GPIO1\",// 72 \n",
      "\"BLADE_ZYNQ_GPIO2\",// 73 \n",
      "\"K_MGTH_AVTT_OK\",// 74 \n",
      "\"K_MGTH_AVCC_OK\",// 75 \n",
      "\"K_MGTY_AVCC_OK\",// 76 \n",
      "\"K_MGTY_AVTT_OK\",// 77 \n",
      "\"_K_FPGA_DONE\",// 78 \n",
      "\"VCC_M3V3\",// 79 \n",
      "\"GND\",// 80 \n",
      "\"K_FPGA_PROGRAM\",// 81 \n",
      "\"TM4C_DIP_SW_1\",// 82 \n",
      "\"CTRL_K_MGTY_VCCAUX_PWR_EN\",// 83 \n",
      "\"CTRL_K_MGTH_VCCAUX_PWR_EN\",// 84 \n",
      "\"CTRL_K_MGTY_AVCC_PWR_EN\",// 85 \n",
      "\"CTRL_K_MGTH_AVCC_PWR_EN\",// 86 \n",
      "\"TM4C_VDDC\",// 87 \n",
      "\"TIed to GND. This design uses the 16 MHz internal oscillator \"PIOSC\".\",// 88 \n",
      "\"No connect\",// 89 \n",
      "\"VCC_M3V3\",// 90 \n",
      "\"BLADE_MASTER_I2C_SCL\",// 91 \n",
      "\"BLADE_MASTER_I2C_SDA\",// 92 \n",
      "\"TM4C_FROM_KU15P_0\",// 93 \n",
      "\"TM4C_TO_KU15P_0\",// 94 \n",
      "\"BLADE_ZYNQ_TX\",// 95 \n",
      "\"BLADE_ZYNQ_RX\",// 96 \n",
      "\"JTAG_TDO\",// 97 \n",
      "\"JTAG_TDI\",// 98 \n",
      "\"JTAG_TMS\",// 99 \n",
      "\"JTAG_TCK\",// 100 \n",
      "\"VCC_M3V3\",// 101 \n",
      "\"CTRL_K_MGTY_AVTT_PWR_EN\",// 102 \n",
      "\"CTRL_K_MGTH_AVTT_PWR_EN\",// 103 \n",
      "\"TM4C_TP2\",// 104 \n",
      "\"TM4C_TP3\",// 105 \n",
      "\"ID_EEPROM_WP\",// 106 \n",
      "\"CTRL_V_MGTY2_AVTT_PWR_EN\",// 107 \n",
      "\"CTRL_V_MGTY1_AVTT_PWR_EN\",// 108 \n",
      "\"CTRL_V_MGTY2_AVCC_PWR_EN\",// 109 \n",
      "\"CTRL_V_MGTY1_AVCC_PWR_EN\",// 110 \n",
      "\"CTRL_V_MGTY2_VCCAUX_PWR_EN\",// 111 \n",
      "\"CTRL_V_MGTY1_VCCAUX_PWR_EN\",// 112 \n",
      "\"VCC_M3V3\",// 113 \n",
      "\"GND\",// 114 \n",
      "\"TM4C_VDDC\",// 115 \n",
      "\"TM4C_LED_BLUE\",// 116 \n",
      "\"TM4C_LED_GREEN\",// 117 \n",
      "\"TM4C_LED_RED\",// 118 \n",
      "\"_V_FPGA_DONE\",// 119 \n",
      "\"K_MGTH_AVTT\",// 120 \n",
      "\"K_MGTH_AVCC\",// 121 \n",
      "\"VCC_M3V3\",// 122 \n",
      "\"K_MGTH_VCCAUX\",// 123 \n",
      "\"K_VCCINT\",// 124 \n",
      "\"VCC_1V8\",// 125 \n",
      "\"K_MGTY_VCCAUX\",// 126 \n",
      "\"K_MGTY_AVCC\",// 127 \n",
      "\"K_MGTY_AVTT\",// 128 \n",
      "};\n"
     ]
    }
   ],
   "source": [
    "print( \"const char* const pin_names[] =\"    )\n",
    "print( \"{\")\n",
    "for p in allpinsl:\n",
    "    print( \"\\\"%s\\\",// %d \"% (p.name, p.pin) )\n",
    "print(\"};\")    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "f = open(\"/tmp/test_rev1.def\", \"w\")\n",
    "\n",
    "# x-macros version\n",
    "for p in pinsl:\n",
    "    direction = \"true\" # c-style boolean values\n",
    "    if ( p.is_input == False ):\n",
    "        direction = \"false\"\n",
    "    f.write(f'   X({p.name}, {p.pin}, {p.port}, {p.local_pin}, {direction}) \\n')\n",
    "f.write(\"#undef X\\n\")\n",
    "f.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.9.12 ('base')",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.12"
  },
  "vscode": {
   "interpreter": {
    "hash": "d1bcf2015140efba1309a3b878c8a09b28a5da1fac13dcbb304588e5a25844fe"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
