#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Apr 13 08:14:03 2024
# Process ID: 584761
# Current directory: /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1
# Command line: vivado -log Register_Bank.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Register_Bank.tcl
# Log file: /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1/Register_Bank.vds
# Journal file: /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Register_Bank.tcl -notrace
Command: synth_design -top Register_Bank -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 584894 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.473 ; gain = 86.914 ; free physical = 166 ; free virtual = 1842
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_TO_8' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decoder_3_to_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_TO_8' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_TO_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_TO_4' (1#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_TO_4' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_TO_8' (2#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_4/muthumala.srcs/sources_1/new/Decoder_3_TO_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_4_B' (3#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:100]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:108]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:116]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:124]
INFO: [Synth 8-3491] module 'Reg_4_B' declared at '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_7/muthumala.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg_4_B' [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:132]
WARNING: [Synth 8-3848] Net reg_en_in in module/entity Register_Bank does not have driver. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (4#1) [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Register_Bank.vhd:49]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port Reg_En[2]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port Reg_En[1]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port Reg_En[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.082 ; gain = 131.523 ; free physical = 167 ; free virtual = 1843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.082 ; gain = 131.523 ; free physical = 166 ; free virtual = 1843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1305.086 ; gain = 139.527 ; free physical = 165 ; free virtual = 1841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1313.094 ; gain = 147.535 ; free physical = 158 ; free virtual = 1836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg_4_B 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Register_Bank has unconnected port Reg_En[2]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port Reg_En[1]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port Reg_En[0]
INFO: [Synth 8-3886] merging instance 'Reg_7/Q_reg[0]' (FDCE) to 'Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_7/Q_reg[1]' (FDCE) to 'Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_7/Q_reg[2]' (FDCE) to 'Reg_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_7/Q_reg[3]' (FDCE) to 'Reg_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_6/Q_reg[0]' (FDCE) to 'Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_6/Q_reg[1]' (FDCE) to 'Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_6/Q_reg[2]' (FDCE) to 'Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_6/Q_reg[3]' (FDCE) to 'Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_5/Q_reg[0]' (FDCE) to 'Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_5/Q_reg[1]' (FDCE) to 'Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_5/Q_reg[2]' (FDCE) to 'Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_5/Q_reg[3]' (FDCE) to 'Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_4/Q_reg[0]' (FDCE) to 'Reg_2/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_4/Q_reg[1]' (FDCE) to 'Reg_2/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_4/Q_reg[2]' (FDCE) to 'Reg_2/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_4/Q_reg[3]' (FDCE) to 'Reg_2/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_3/Q_reg[0]' (FDCE) to 'Reg_2/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_3/Q_reg[1]' (FDCE) to 'Reg_2/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_3/Q_reg[2]' (FDCE) to 'Reg_2/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_3/Q_reg[3]' (FDCE) to 'Reg_2/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_2/Q_reg[0]' (FDCE) to 'Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_2/Q_reg[1]' (FDCE) to 'Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_2/Q_reg[2]' (FDCE) to 'Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_2/Q_reg[3]' (FDCE) to 'Reg_0/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_1/Q_reg[0]' (FDCE) to 'Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_1/Q_reg[1]' (FDCE) to 'Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_1/Q_reg[2]' (FDCE) to 'Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_1/Q_reg[3]' (FDCE) to 'Reg_0/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_0/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_0/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_0/Q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_0/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Reg_0/Q_reg[0]) is unused and will be removed from module Register_Bank.
WARNING: [Synth 8-3332] Sequential element (Reg_0/Q_reg[1]) is unused and will be removed from module Register_Bank.
WARNING: [Synth 8-3332] Sequential element (Reg_0/Q_reg[2]) is unused and will be removed from module Register_Bank.
WARNING: [Synth 8-3332] Sequential element (Reg_0/Q_reg[3]) is unused and will be removed from module Register_Bank.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 136 ; free virtual = 1615
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 132 ; free virtual = 1612
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 132 ; free virtual = 1612
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 137 ; free virtual = 1625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 137 ; free virtual = 1625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 145 ; free virtual = 1633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 145 ; free virtual = 1633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 146 ; free virtual = 1633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 146 ; free virtual = 1633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 145 ; free virtual = 1632
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1402.406 ; gain = 236.848 ; free physical = 153 ; free virtual = 1637
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1402.414 ; gain = 236.848 ; free physical = 165 ; free virtual = 1647
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1495.477 ; gain = 340.480 ; free physical = 194 ; free virtual = 1600
INFO: [Common 17-1381] The checkpoint '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.runs/synth_1/Register_Bank.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Register_Bank_utilization_synth.rpt -pb Register_Bank_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1519.488 ; gain = 0.000 ; free physical = 194 ; free virtual = 1612
INFO: [Common 17-206] Exiting Vivado at Sat Apr 13 08:15:04 2024...
