{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679606295176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679606295177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 17:18:15 2023 " "Processing started: Thu Mar 23 17:18:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679606295177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606295177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgrewallab8verilog -c rgrewallab8verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgrewallab8verilog -c rgrewallab8verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606295177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679606295759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679606295759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgrewallab8verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file rgrewallab8verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgrewallab8verilog " "Found entity 1: rgrewallab8verilog" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679606308232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rgrewallab8verilog " "Elaborating entity \"rgrewallab8verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679606308276 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PushButton rgrewallab8verilog.v(12) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(12): variable \"PushButton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679606308277 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count rgrewallab8verilog.v(14) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(14): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679606308277 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loadValue rgrewallab8verilog.v(20) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(20): variable \"loadValue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679606308277 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loadValue rgrewallab8verilog.v(26) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(26): variable \"loadValue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679606308277 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loadValue rgrewallab8verilog.v(11) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(11): inferring latch(es) for variable \"loadValue\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679606308277 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 rgrewallab8verilog.v(11) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(11): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679606308277 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 rgrewallab8verilog.v(11) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(11): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 rgrewallab8verilog.v(11) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(11): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex4 rgrewallab8verilog.v(11) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(11): inferring latch(es) for variable \"hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[0\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[0\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[1\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[1\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[2\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[2\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[3\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[3\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[4\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[4\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[5\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[5\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[6\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[6\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[0\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[1\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[2\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[3\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[4\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[5\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[6\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[0\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[1\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[2\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308278 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[3\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[4\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[5\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[6\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[0\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[1\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[2\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[3\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[4\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[5\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[6\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[0\] rgrewallab8verilog.v(48) " "Inferred latch for \"loadValue\[0\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[1\] rgrewallab8verilog.v(48) " "Inferred latch for \"loadValue\[1\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[2\] rgrewallab8verilog.v(48) " "Inferred latch for \"loadValue\[2\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[3\] rgrewallab8verilog.v(48) " "Inferred latch for \"loadValue\[3\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606308279 "|rgrewallab8verilog"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex1\[6\]\$latch hex1\[1\]\$latch " "Duplicate LATCH primitive \"hex1\[6\]\$latch\" merged with LATCH primitive \"hex1\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex1\[3\]\$latch hex1\[1\]\$latch " "Duplicate LATCH primitive \"hex1\[3\]\$latch\" merged with LATCH primitive \"hex1\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex1\[2\]\$latch hex1\[1\]\$latch " "Duplicate LATCH primitive \"hex1\[2\]\$latch\" merged with LATCH primitive \"hex1\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex2\[6\]\$latch hex2\[1\]\$latch " "Duplicate LATCH primitive \"hex2\[6\]\$latch\" merged with LATCH primitive \"hex2\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex2\[3\]\$latch hex2\[1\]\$latch " "Duplicate LATCH primitive \"hex2\[3\]\$latch\" merged with LATCH primitive \"hex2\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex2\[2\]\$latch hex2\[1\]\$latch " "Duplicate LATCH primitive \"hex2\[2\]\$latch\" merged with LATCH primitive \"hex2\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex3\[6\]\$latch hex3\[1\]\$latch " "Duplicate LATCH primitive \"hex3\[6\]\$latch\" merged with LATCH primitive \"hex3\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex3\[3\]\$latch hex3\[1\]\$latch " "Duplicate LATCH primitive \"hex3\[3\]\$latch\" merged with LATCH primitive \"hex3\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex3\[2\]\$latch hex3\[1\]\$latch " "Duplicate LATCH primitive \"hex3\[2\]\$latch\" merged with LATCH primitive \"hex3\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex4\[6\]\$latch hex4\[1\]\$latch " "Duplicate LATCH primitive \"hex4\[6\]\$latch\" merged with LATCH primitive \"hex4\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex4\[3\]\$latch hex4\[1\]\$latch " "Duplicate LATCH primitive \"hex4\[3\]\$latch\" merged with LATCH primitive \"hex4\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex4\[2\]\$latch hex4\[1\]\$latch " "Duplicate LATCH primitive \"hex4\[2\]\$latch\" merged with LATCH primitive \"hex4\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606308745 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1679606308745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[0\] " "Latch loadValue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679606308746 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679606308746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[1\] " "Latch loadValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679606308747 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679606308747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[2\] " "Latch loadValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679606308747 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679606308747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[3\] " "Latch loadValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679606308747 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679606308747 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] VCC " "Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] VCC " "Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606308766 "|rgrewallab8verilog|hex4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679606308766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679606308856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679606309216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679606309216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679606309277 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679606309277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679606309277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679606309277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679606309307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 17:18:29 2023 " "Processing ended: Thu Mar 23 17:18:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679606309307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679606309307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679606309307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606309307 ""}
