<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="126" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="363" />
   <clocksource preferredWidth="363" />
   <frequency preferredWidth="344" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project,Library/University Program,Library/University Program/Generic IO,Library,Library/Peripherals/Microcontroller Peripherals,Library/Peripherals" />
 <window width="1382" height="744" x="-8" y="-8" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" block_symbol_file="0" simulation="VHDL" />
</preferences>
