#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov  2 20:26:20 2020
# Process ID: 7596
# Current directory: Z:/Desktop/EECE2323/lab4proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7048 Z:\Desktop\EECE2323\lab4proj\lab4proj.xpr
# Log file: Z:/Desktop/EECE2323/lab4proj/vivado.log
# Journal file: Z:/Desktop/EECE2323/lab4proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/Desktop/EECE2323/lab4proj/lab4proj.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config Z:/Desktop/EECE2323/lab4proj/reg_file_tb_behav.wcfg
source alu_reg_file_tb.tcl
reset_run synth_1
file mkdir Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1
file mkdir Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new
close [ open Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new/eightbit_alu_regfile.xdc w ]
add_files -fileset constrs_1 Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new/eightbit_alu_regfile.xdc
close [ open Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile_vio_top.v w ]
add_files Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile_vio_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0 -dir z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE_OUT8_WIDTH {8} CONFIG.C_PROBE_OUT7_WIDTH {2} CONFIG.C_PROBE_OUT6_WIDTH {2} CONFIG.C_PROBE_OUT5_WIDTH {2} CONFIG.C_PROBE_OUT1_WIDTH {3} CONFIG.C_PROBE_OUT0_WIDTH {8} CONFIG.C_PROBE_IN6_WIDTH {8} CONFIG.C_PROBE_IN5_WIDTH {8} CONFIG.C_PROBE_IN4_WIDTH {9} CONFIG.C_PROBE_IN3_WIDTH {9} CONFIG.C_PROBE_IN0_WIDTH {8} CONFIG.C_NUM_PROBE_OUT {9} CONFIG.C_NUM_PROBE_IN {7}] [get_ips vio_0]
generate_target {instantiation_template} [get_files z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs -jobs 2 vio_0_synth_1
export_simulation -of_objects [get_files z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xci] -directory Z:/Desktop/EECE2323/lab4proj/lab4proj.ip_user_files/sim_scripts -ip_user_files_dir Z:/Desktop/EECE2323/lab4proj/lab4proj.ip_user_files -ipstatic_source_dir Z:/Desktop/EECE2323/lab4proj/lab4proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=Z:/Desktop/EECE2323/lab4proj/lab4proj.cache/compile_simlib/modelsim} {questa=Z:/Desktop/EECE2323/lab4proj/lab4proj.cache/compile_simlib/questa} {riviera=Z:/Desktop/EECE2323/lab4proj/lab4proj.cache/compile_simlib/riviera} {activehdl=Z:/Desktop/EECE2323/lab4proj/lab4proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {Z:/Desktop/EECE2323/lab4proj/reg_file_tb_behav.wcfg}
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property is_enabled false [get_files  Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
save_wave_config {Z:/Desktop/EECE2323/lab4proj/reg_file_tb_behav.wcfg}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_sim
