// Seed: 315260950
module module_0 (
    output logic sample,
    input id_1,
    output id_2,
    output logic id_3
);
  assign id_2 = id_1;
  logic id_4;
  defparam id_5.id_6 = id_5[1'b0];
  generate
    for (id_7 = id_7; 1; id_4 = 1) begin : id_8
      assign id_4 = 1'b0 - id_5[1'b0];
    end
  endgenerate
endmodule
module module_1 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    output id_4,
    input id_5,
    input id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    input logic id_10,
    output id_11,
    output id_12,
    output id_13,
    input logic id_14
    , id_28,
    input id_15,
    output logic id_16,
    input id_17,
    output id_18,
    input id_19,
    input logic id_20,
    output id_21,
    output logic id_22,
    input logic id_23,
    input logic id_24,
    output id_25,
    input logic id_26,
    input id_27
);
  logic id_29;
  assign id_22 = 1;
  assign id_18[""] = id_27;
  type_41(
      id_1, 1
  );
  logic id_30 = id_28;
endmodule
