# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project.srcs/sources_1/new/audio_output.vhd" \
"../../../../project.srcs/sources_1/new/bram_controller.vhd" \
"../../../../project.srcs/sources_1/new/play_controller.vhd" \
"../../../../project.srcs/sources_1/new/sample_timer.vhd" \
"../../../../project.srcs/sim_1/new/top_modul_sim.vhd" \

# Do not sort compile order
nosort
