AArch64 RV+W+RWC+fence.rw.rw+fence.rw.rws+fence.rw.rw
"DMB.SYdWW Rfe DMB.SYsRR Fre DMB.SYdWR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=T
Com=Rf Fr Fr
Orig=DMB.SYdWW Rfe DMB.SYsRR Fre DMB.SYdWR Fre
{
0:X1=x; 0:X3=y;
1:X1=y;
2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 MOV W0,#1   | LDR W0,[X1] | MOV W0,#2   ;
 STR W0,[X1] | DMB SY      | STR W0,[X1] ;
 DMB SY      | LDR W2,[X1] | DMB SY      ;
 MOV W2,#1   |             | LDR W2,[X3] ;
 STR W2,[X3] |             |             ;
exists
(y=2 /\ 1:X0=1 /\ 1:X2=1 /\ 2:X2=0)
