<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2248" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2248{left:550px;bottom:68px;letter-spacing:0.11px;}
#t2_2248{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2248{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2248{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2248{left:90px;bottom:1088px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t6_2248{left:69px;bottom:1069px;letter-spacing:-0.11px;}
#t7_2248{left:69px;bottom:1051px;letter-spacing:-0.12px;}
#t8_2248{left:69px;bottom:1033px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_2248{left:170px;bottom:1031px;}
#ta_2248{left:176px;bottom:1033px;letter-spacing:-0.15px;}
#tb_2248{left:351px;bottom:1031px;}
#tc_2248{left:356px;bottom:1033px;}
#td_2248{left:69px;bottom:993px;letter-spacing:0.12px;word-spacing:0.03px;}
#te_2248{left:69px;bottom:969px;letter-spacing:-0.16px;}
#tf_2248{left:69px;bottom:929px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tg_2248{left:69px;bottom:904px;letter-spacing:-0.11px;}
#th_2248{left:69px;bottom:886px;letter-spacing:-0.12px;}
#ti_2248{left:69px;bottom:846px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tj_2248{left:69px;bottom:825px;letter-spacing:-0.17px;}
#tk_2248{left:210px;bottom:825px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#tl_2248{left:210px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_2248{left:210px;bottom:782px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_2248{left:210px;bottom:761px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#to_2248{left:210px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tp_2248{left:209px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_2248{left:210px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_2248{left:209px;bottom:684px;letter-spacing:-0.25px;word-spacing:-0.34px;}
#ts_2248{left:210px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tt_2248{left:210px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_2248{left:69px;bottom:620px;letter-spacing:-0.19px;}
#tv_2248{left:210px;bottom:620px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_2248{left:69px;bottom:599px;letter-spacing:-0.16px;}
#tx_2248{left:210px;bottom:599px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ty_2248{left:69px;bottom:577px;letter-spacing:-0.18px;}
#tz_2248{left:210px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_2248{left:69px;bottom:556px;letter-spacing:-0.16px;}
#t11_2248{left:210px;bottom:556px;letter-spacing:-0.17px;word-spacing:-0.32px;}
#t12_2248{left:210px;bottom:535px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t13_2248{left:210px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t14_2248{left:69px;bottom:473px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t15_2248{left:69px;bottom:452px;letter-spacing:-0.19px;}
#t16_2248{left:210px;bottom:452px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t17_2248{left:210px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_2248{left:210px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t19_2248{left:210px;bottom:388px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t1a_2248{left:209px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_2248{left:210px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_2248{left:209px;bottom:333px;letter-spacing:-0.25px;word-spacing:-0.34px;}
#t1d_2248{left:210px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1e_2248{left:210px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_2248{left:69px;bottom:269px;letter-spacing:-0.18px;}
#t1g_2248{left:210px;bottom:269px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_2248{left:69px;bottom:247px;letter-spacing:-0.16px;}
#t1i_2248{left:210px;bottom:247px;letter-spacing:-0.17px;word-spacing:-0.32px;}
#t1j_2248{left:210px;bottom:226px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1k_2248{left:210px;bottom:205px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1l_2248{left:69px;bottom:165px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t1m_2248{left:69px;bottom:144px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_2248{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2248{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2248{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s4_2248{font-size:17px;font-family:Symbol_5lf;color:#000;}
.s5_2248{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2248{font-size:14px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2248" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5lf;
	src: url("fonts/Symbol_5lf.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2248Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2248" style="-webkit-user-select: none;"><object width="935" height="1210" data="2248/2248.svg" type="image/svg+xml" id="pdf2248" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2248" class="t s1_2248">XRSTORS—Restore Processor Extended States Supervisor </span>
<span id="t2_2248" class="t s2_2248">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2248" class="t s1_2248">6-52 </span><span id="t4_2248" class="t s1_2248">Vol. 2D </span>
<span id="t5_2248" class="t s3_2248">ELSE VMXNR := 0; </span>
<span id="t6_2248" class="t s3_2248">FI; </span>
<span id="t7_2248" class="t s3_2248">LAXA := linear address of XSAVE area; </span>
<span id="t8_2248" class="t s3_2248">XRSTOR_INFO := </span><span id="t9_2248" class="t s4_2248"></span><span id="ta_2248" class="t s3_2248">CPL,VMXNR,LAXA,COMPMASK</span><span id="tb_2248" class="t s4_2248"></span><span id="tc_2248" class="t s3_2248">; </span>
<span id="td_2248" class="t s5_2248">Flags Affected </span>
<span id="te_2248" class="t s6_2248">None. </span>
<span id="tf_2248" class="t s5_2248">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tg_2248" class="t s3_2248">XRSTORS void _xrstors( void * , unsigned __int64); </span>
<span id="th_2248" class="t s3_2248">XRSTORS64 void _xrstors64( void * , unsigned __int64); </span>
<span id="ti_2248" class="t s5_2248">Protected Mode Exceptions </span>
<span id="tj_2248" class="t s6_2248">#GP(0) </span><span id="tk_2248" class="t s6_2248">If CPL &gt; 0. </span>
<span id="tl_2248" class="t s6_2248">If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. </span>
<span id="tm_2248" class="t s6_2248">If a memory operand is not aligned on a 64-byte boundary, regardless of segment. </span>
<span id="tn_2248" class="t s6_2248">If bit 63 of the XCOMP_BV field of the XSAVE header is 0. </span>
<span id="to_2248" class="t s6_2248">If a bit in XCR0|IA32_XSS is 0 and the corresponding bit in the XCOMP_BV field of the XSAVE </span>
<span id="tp_2248" class="t s6_2248">header is 1. </span>
<span id="tq_2248" class="t s6_2248">If a bit in the XCOMP_BV field in the XSAVE header is 0 and the corresponding bit in the </span>
<span id="tr_2248" class="t s6_2248">XSTATE_BV field is 1. </span>
<span id="ts_2248" class="t s6_2248">If bytes 63:16 of the XSAVE header are not all zero. </span>
<span id="tt_2248" class="t s6_2248">If attempting to write any reserved bits of the MXCSR register with 1. </span>
<span id="tu_2248" class="t s6_2248">#SS(0) </span><span id="tv_2248" class="t s6_2248">If a memory operand effective address is outside the SS segment limit. </span>
<span id="tw_2248" class="t s6_2248">#PF(fault-code) </span><span id="tx_2248" class="t s6_2248">If a page fault occurs. </span>
<span id="ty_2248" class="t s6_2248">#NM </span><span id="tz_2248" class="t s6_2248">If CR0.TS[bit 3] = 1. </span>
<span id="t10_2248" class="t s6_2248">#UD </span><span id="t11_2248" class="t s6_2248">If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] = 0. </span>
<span id="t12_2248" class="t s6_2248">If CR4.OSXSAVE[bit 18] = 0. </span>
<span id="t13_2248" class="t s6_2248">If the LOCK prefix is used. </span>
<span id="t14_2248" class="t s5_2248">Real-Address Mode Exceptions </span>
<span id="t15_2248" class="t s6_2248">#GP </span><span id="t16_2248" class="t s6_2248">If a memory operand is not aligned on a 64-byte boundary, regardless of segment. </span>
<span id="t17_2248" class="t s6_2248">If any part of the operand lies outside the effective address space from 0 to FFFFH. </span>
<span id="t18_2248" class="t s6_2248">If bit 63 of the XCOMP_BV field of the XSAVE header is 0. </span>
<span id="t19_2248" class="t s6_2248">If a bit in XCR0|IA32_XSS is 0 and the corresponding bit in the XCOMP_BV field of the XSAVE </span>
<span id="t1a_2248" class="t s6_2248">header is 1. </span>
<span id="t1b_2248" class="t s6_2248">If a bit in the XCOMP_BV field in the XSAVE header is 0 and the corresponding bit in the </span>
<span id="t1c_2248" class="t s6_2248">XSTATE_BV field is 1. </span>
<span id="t1d_2248" class="t s6_2248">If bytes 63:16 of the XSAVE header are not all zero. </span>
<span id="t1e_2248" class="t s6_2248">If attempting to write any reserved bits of the MXCSR register with 1. </span>
<span id="t1f_2248" class="t s6_2248">#NM </span><span id="t1g_2248" class="t s6_2248">If CR0.TS[bit 3] = 1. </span>
<span id="t1h_2248" class="t s6_2248">#UD </span><span id="t1i_2248" class="t s6_2248">If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] = 0. </span>
<span id="t1j_2248" class="t s6_2248">If CR4.OSXSAVE[bit 18] = 0. </span>
<span id="t1k_2248" class="t s6_2248">If the LOCK prefix is used. </span>
<span id="t1l_2248" class="t s5_2248">Virtual-8086 Mode Exceptions </span>
<span id="t1m_2248" class="t s6_2248">Same exceptions as in protected mode. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
