
*** Running vivado
    with args -log TimeCard_axi_pcie_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TimeCard_axi_pcie_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TimeCard_axi_pcie_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.363 ; gain = 8.246
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_pcie_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.cache/ip 
Command: synth_design -top TimeCard_axi_pcie_0_0 -part xc7a100tfgg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22436
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TimeCard_axi_pcie_0_0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/synth/TimeCard_axi_pcie_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'axi_pcie' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:18957]
INFO: [Synth 8-638] synthesizing module 'axi_pcie_mm_s' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:17936]
INFO: [Synth 8-638] synthesizing module 'register_block' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10500]
INFO: [Synth 8-256] done synthesizing module 'register_block' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10500]
INFO: [Synth 8-638] synthesizing module 'axi_mm_s_masterbridge' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10136]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10167]
INFO: [Synth 8-638] synthesizing module 'axi_mm_s_masterbridge_wr' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:9746]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 65 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 65 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-638] synthesizing module 'axi_s_masterbridge_wr' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:8140]
INFO: [Synth 8-256] done synthesizing module 'axi_s_masterbridge_wr' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:8140]
INFO: [Synth 8-638] synthesizing module 'axi_mm_masterbridge_wr' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:3435]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:3505]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:3951]
INFO: [Synth 8-256] done synthesizing module 'axi_mm_masterbridge_wr' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:3435]
INFO: [Synth 8-256] done synthesizing module 'axi_mm_s_masterbridge_wr' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:9746]
INFO: [Synth 8-638] synthesizing module 'axi_mm_s_masterbridge_rd' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:9417]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-638] synthesizing module 'axi_s_masterbridge_rd' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:4250]
INFO: [Synth 8-256] done synthesizing module 'axi_s_masterbridge_rd' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:4250]
INFO: [Synth 8-638] synthesizing module 'axi_mm_masterbridge_rd' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:2720]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:2789]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:3011]
INFO: [Synth 8-256] done synthesizing module 'axi_mm_masterbridge_rd' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:2720]
INFO: [Synth 8-256] done synthesizing module 'axi_mm_s_masterbridge_rd' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:9417]
INFO: [Synth 8-256] done synthesizing module 'axi_mm_s_masterbridge' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10136]
INFO: [Synth 8-638] synthesizing module 'slave_bridge' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:16524]
INFO: [Synth 8-638] synthesizing module 'axi_slave_write' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:15262]
INFO: [Synth 8-256] done synthesizing module 'axi_slave_write' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:15262]
INFO: [Synth 8-638] synthesizing module 'axi_slave_read' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:14212]
INFO: [Synth 8-256] done synthesizing module 'axi_slave_read' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:14212]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized11' [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized11' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1950]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/3a3e/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/3a3e/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'slave_write_req_tlp' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:13358]
INFO: [Synth 8-256] done synthesizing module 'slave_write_req_tlp' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:13358]
INFO: [Synth 8-638] synthesizing module 'slave_read_req_tlp' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:12691]
INFO: [Synth 8-256] done synthesizing module 'slave_read_req_tlp' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:12691]
INFO: [Synth 8-638] synthesizing module 'slave_read_cpl_tlp' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10969]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:12231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/3a3e/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/3a3e/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized1' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/3a3e/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized1' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/3a3e/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'slave_read_cpl_tlp' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10969]
INFO: [Synth 8-256] done synthesizing module 'slave_bridge' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:16524]
INFO: [Synth 8-256] done synthesizing module 'axi_pcie_mm_s' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:17936]
INFO: [Synth 8-638] synthesizing module 'axi_enhanced_pcie' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:853]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BAR0_U bound to: 16'b1111111000000000 
	Parameter BAR0_L bound to: 16'b0000000000000000 
	Parameter BAR1_U bound to: 16'b0000000000000000 
	Parameter BAR1_L bound to: 16'b0000000000000000 
	Parameter BAR2_U bound to: 16'b0000000000000000 
	Parameter BAR2_L bound to: 16'b0000000000000000 
	Parameter BAR3_U bound to: 16'b0000000000000000 
	Parameter BAR3_L bound to: 16'b0000000000000000 
	Parameter BAR4_U bound to: 16'b0000000000000000 
	Parameter BAR4_L bound to: 16'b0000000000000000 
	Parameter BAR5_U bound to: 16'b0000000000000000 
	Parameter BAR5_L bound to: 16'b0000000000000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 360448 - type: integer 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 0 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 1 - type: integer 
	Parameter DEVICE_ID bound to: 4104 - type: integer 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 256 - type: integer 
	Parameter DSN_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 639 - type: integer 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: TRUE - type: string 
	Parameter EXPANSION_ROM_U bound to: 0 - type: integer 
	Parameter EXPANSION_ROM_L bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 63 - type: integer 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 1023 - type: integer 
	Parameter HEADER_TYPE bound to: 0 - type: integer 
	Parameter INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 1 - type: integer 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 0 - type: integer 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter MSI_DECODE_ENABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 5 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 80 - type: integer 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 64 - type: integer 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 0 - type: integer 
	Parameter PCIE_CAP_INT_MSG_NUM bound to: 0 - type: integer 
	Parameter PCIE_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PCIE_DRP_ENABLE bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PM_CAP_DSI bound to: TRUE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 72 - type: integer 
	Parameter PM_CAP_PMESUPPORT bound to: 0 - type: integer 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 0 - type: integer 
	Parameter PM_DATA_SCALE1 bound to: 0 - type: integer 
	Parameter PM_DATA_SCALE2 bound to: 0 - type: integer 
	Parameter PM_DATA_SCALE3 bound to: 0 - type: integer 
	Parameter PM_DATA_SCALE4 bound to: 0 - type: integer 
	Parameter PM_DATA_SCALE5 bound to: 0 - type: integer 
	Parameter PM_DATA_SCALE6 bound to: 0 - type: integer 
	Parameter PM_DATA_SCALE7 bound to: 0 - type: integer 
	Parameter PM_DATA0 bound to: 0 - type: integer 
	Parameter PM_DATA1 bound to: 0 - type: integer 
	Parameter PM_DATA2 bound to: 0 - type: integer 
	Parameter PM_DATA3 bound to: 0 - type: integer 
	Parameter PM_DATA4 bound to: 0 - type: integer 
	Parameter PM_DATA5 bound to: 0 - type: integer 
	Parameter PM_DATA6 bound to: 0 - type: integer 
	Parameter PM_DATA7 bound to: 0 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REVISION_ID bound to: 0 - type: integer 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 0 - type: integer 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
	Parameter VC_BASE_PTR bound to: 268 - type: integer 
	Parameter VC_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 1023 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 205 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 181 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
	Parameter VENDOR_ID bound to: 6356 - type: integer 
	Parameter VSEC_BASE_PTR bound to: 0 - type: integer 
	Parameter VSEC_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter AER_BASE_PTR bound to: 0 - type: integer 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 1 - type: integer 
	Parameter AER_CAP_INT_MSG_NUM_MSI bound to: 10 - type: integer 
	Parameter AER_CAP_INT_MSG_NUM_MSIX bound to: 21 - type: integer 
	Parameter AER_CAP_NEXTPTR bound to: 352 - type: integer 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: TRUE - type: string 
	Parameter AER_CAP_VERSION bound to: 1 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 64 - type: integer 
	Parameter CRM_MODULE_RSTS bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 0 - type: integer 
	Parameter DS_PORT_HOT_RST bound to: FALSE - type: string 
	Parameter DSN_CAP_ID bound to: 3 - type: integer 
	Parameter DSN_CAP_VERSION bound to: 1 - type: integer 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 0 - type: integer 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 66 - type: integer 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23_22 bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 72 - type: integer 
	Parameter MSI_CAP_ID bound to: 5 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 96 - type: integer 
	Parameter MSIX_BASE_PTR bound to: 156 - type: integer 
	Parameter MSIX_CAP_ID bound to: 17 - type: integer 
	Parameter MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 254 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 96 - type: integer 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 16 - type: integer 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 2 - type: integer 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PGL0_LANE bound to: 0 - type: integer 
	Parameter PGL1_LANE bound to: 1 - type: integer 
	Parameter PGL2_LANE bound to: 2 - type: integer 
	Parameter PGL3_LANE bound to: 3 - type: integer 
	Parameter PGL4_LANE bound to: 4 - type: integer 
	Parameter PGL5_LANE bound to: 5 - type: integer 
	Parameter PGL6_LANE bound to: 6 - type: integer 
	Parameter PGL7_LANE bound to: 7 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 1 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter NO_SLV_ERR bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 79 - type: integer 
	Parameter TX_MARGIN_FULL_1 bound to: 78 - type: integer 
	Parameter TX_MARGIN_FULL_2 bound to: 77 - type: integer 
	Parameter TX_MARGIN_FULL_3 bound to: 76 - type: integer 
	Parameter TX_MARGIN_FULL_4 bound to: 67 - type: integer 
	Parameter TX_MARGIN_LOW_0 bound to: 69 - type: integer 
	Parameter TX_MARGIN_LOW_1 bound to: 70 - type: integer 
	Parameter TX_MARGIN_LOW_2 bound to: 67 - type: integer 
	Parameter TX_MARGIN_LOW_3 bound to: 66 - type: integer 
	Parameter TX_MARGIN_LOW_4 bound to: 64 - type: integer 
	Parameter PM_BASE_PTR bound to: 64 - type: integer 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 1 - type: integer 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 0 - type: integer 
	Parameter SPARE_BYTE1 bound to: 0 - type: integer 
	Parameter SPARE_BYTE2 bound to: 0 - type: integer 
	Parameter SPARE_BYTE3 bound to: 0 - type: integer 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter VC_CAP_ID bound to: 2 - type: integer 
	Parameter VC_CAP_VERSION bound to: 1 - type: integer 
	Parameter VSEC_CAP_HDR_ID bound to: 4660 - type: integer 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 24 - type: integer 
	Parameter VSEC_CAP_HDR_REVISION bound to: 1 - type: integer 
	Parameter VSEC_CAP_ID bound to: 11 - type: integer 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 1 - type: integer 
	Parameter C_BASEADDR_U bound to: 1 - type: integer 
	Parameter C_BASEADDR_L bound to: 0 - type: integer 
	Parameter C_HIGHADDR_U bound to: 1 - type: integer 
	Parameter C_HIGHADDR_L bound to: 4095 - type: integer 
	Parameter C_MAX_LNK_WDT bound to: 1 - type: integer 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_RP_BAR_HIDE bound to: FALSE - type: string 
	Parameter C_RX_REALIGN bound to: FALSE - type: string 
	Parameter C_RX_PRESERVE_ORDER bound to: FALSE - type: string 
	Parameter C_LAST_CORE_CAP_ADDR bound to: 256 - type: integer 
	Parameter C_VSEC_CAP_ADDR bound to: 296 - type: integer 
	Parameter C_VSEC_CAP_LAST bound to: TRUE - type: string 
	Parameter C_VSEC_ID bound to: 1 - type: integer 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter C_NUM_USER_INTR bound to: 9 - type: integer 
	Parameter C_USER_PTR bound to: 216 - type: integer 
	Parameter C_COMP_TIMEOUT bound to: 0 - type: integer 
	Parameter PTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter USR_CFG bound to: FALSE - type: string 
	Parameter USR_EXT_CFG bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY bound to: 7 - type: integer 
	Parameter PLM_AUTO_CONFIG bound to: FALSE - type: string 
	Parameter FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_GENERIC bound to: 1135 - type: integer 
	Parameter GTP_SEL bound to: 0 - type: integer 
	Parameter CFG_VEN_ID bound to: 6356 - type: integer 
	Parameter CFG_DEV_ID bound to: 4104 - type: integer 
	Parameter CFG_REV_ID bound to: 0 - type: integer 
	Parameter CFG_SUBSYS_VEN_ID bound to: 4334 - type: integer 
	Parameter CFG_SUBSYS_ID bound to: 7 - type: integer 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 0 - type: integer 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 0 - type: integer 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 0 - type: integer 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 0 - type: integer 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 0 - type: integer 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 0 - type: integer 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 0 - type: integer 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 0 - type: integer 
	Parameter RBAR_CAP_INDEX0 bound to: 0 - type: integer 
	Parameter RBAR_CAP_INDEX1 bound to: 0 - type: integer 
	Parameter RBAR_CAP_INDEX2 bound to: 0 - type: integer 
	Parameter RBAR_CAP_INDEX3 bound to: 0 - type: integer 
	Parameter RBAR_CAP_INDEX4 bound to: 0 - type: integer 
	Parameter RBAR_CAP_INDEX5 bound to: 0 - type: integer 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_NUM bound to: 0 - type: integer 
	Parameter TRN_NP_FC bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 0 - type: integer 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 1 - type: integer 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 31 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 0 - type: integer 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter RBAR_CAP_ID bound to: 21 - type: integer 
	Parameter RBAR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 1 - type: integer 
	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'axi_pcie_v2_9_7_enhanced_core_top_wrap' declared at 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:17152' bound to instance 'comp_enhanced_core_top_wrap' of component 'axi_pcie_v2_9_7_enhanced_core_top_wrap' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:1677]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_enhanced_core_top_wrap' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:17152]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_pcie_enhanced_core_top' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:11917]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_top' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:20313]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_rx_valid_filter_7x' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:20027]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:20155]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_rx_valid_filter_7x' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:20027]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_wrapper' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:41227]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_clock' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1143]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1143]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_clock' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_pipe_reset' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:26621]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_pipe_reset' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:26621]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_reset' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:44944]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_reset' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:44944]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_pipe_rate' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:25788]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_pipe_rate' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:25788]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_pipe_drp' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:26250]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_pipe_drp' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:26250]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_eq' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:34533]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:34868]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_rxeq_scan' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:45633]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_rxeq_scan' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:45633]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_eq' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:34533]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_common' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_drp' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_drp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_drp' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_drp.v:66]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_wrapper' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_wrapper.v:66]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_COMMON' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:36467]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:36467]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_cpllpd_ovrd' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_cpllpd_ovrd' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_wrapper' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_wrapper.v:66]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_common' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_user' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:40065]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:40354]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_user' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:40065]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_sync' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:38797]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_sync' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:38797]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_wrapper' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:21818]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_CHANNEL' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:35765]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:35765]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtx_cpllpd_ovrd' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:24139]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtx_cpllpd_ovrd' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:24139]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_wrapper' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:21818]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_wrapper' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:41227]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_top' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:20313]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_top' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:30825]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_top' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:9733]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_rx' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:7142]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_rx_pipeline' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:8991]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_rx_pipeline' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:8991]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_rx_destraddler' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:8355]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_rx_destraddler' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:8355]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_rx_null_gen' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:8663]
INFO: [Synth 8-226] default block is never used [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:8839]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_rx_null_gen' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:8663]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_rx_demux' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:7514]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_rx_demux' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:7514]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_rx' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:7142]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_tx' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:10308]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_tx_port_mux' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:11438]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_tx_port_mux' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:11438]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_tx_pipeline' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:11024]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_tx_pipeline' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:11024]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_tx_arbiter' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:10557]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_tx_arbiter' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:10557]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_tx' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:10308]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_cfg' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:1507]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_cfg_slave' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4891]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_cfg_slave' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4891]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_cfg_gen_sink' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4169]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_cfg_gen_sink' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4169]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_cfg_block_bridge' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:2290]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_cfg_block_bridge' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:2290]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_cfg_event_handler' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:2690]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_cfg_event_handler' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:2690]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_axi_lite_ipif' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:11739]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_slave_attachment' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:47062]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_address_decoder' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:1256]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pselect_f' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:46007]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pselect_f' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:46007]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_address_decoder' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:1256]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_slave_attachment' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:47062]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_lite_ipif' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:11739]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_cfg' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:1507]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_enhanced_top' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:9733]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_7x' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:27155]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_bram_top_7x' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29008]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29074]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 2 [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29074]
WARNING: [Synth 8-639] system function call 'time' not supported [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29075]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 2 [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29075]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_brams_7x' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29186]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_bram_7x' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:28786]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' [C:/Xilinx/Vivado/2022.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:103900]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:103900]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' (0#1) [C:/Xilinx/Vivado/2022.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_bram_7x' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:28786]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_brams_7x' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29186]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_bram_top_7x' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29008]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:84722]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:84722]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_7x' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:27155]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:30027]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_misc' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29808]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_misc' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29808]
INFO: [Synth 8-6157] synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_lane' [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29480]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_lane' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:29480]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:30027]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_top' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:30825]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_axi_pcie_enhanced_core_top' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:11917]
INFO: [Synth 8-6155] done synthesizing module 'axi_pcie_v2_9_7_enhanced_core_top_wrap' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:17152]
INFO: [Synth 8-256] done synthesizing module 'axi_enhanced_pcie' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:853]
INFO: [Synth 8-256] done synthesizing module 'axi_pcie' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:18957]
INFO: [Synth 8-6155] done synthesizing module 'TimeCard_axi_pcie_0_0' (0#1) [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/synth/TimeCard_axi_pcie_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[0] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[1] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[2] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[3] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[4] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[5] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[6] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[7] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[8] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[9] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[10] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_register_bar_array_reg[11] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10586]
WARNING: [Synth 8-6014] Unused sequential element sig_bus2ip_rnw_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10602]
WARNING: [Synth 8-6014] Unused sequential element sig_bus2ip_addr_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10603]
WARNING: [Synth 8-6014] Unused sequential element sig_bus2ip_ce_reg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10604]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.tlptypesig_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:8432]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.addroffset1_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:8442]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.addroffset2_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:8443]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.addroffset3_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:8444]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.blk_lnk_upsig_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:8448]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.tlpepsig_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:8485]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.firstdwen_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:3652]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
WARNING: [Synth 8-6014] Unused sequential element blk_lnk_up_d_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:4444]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.tlpaddrhigh_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:5393]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.tlpfmtsig_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:5395]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.dis_valid_nd_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:6058]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.firstdwen_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:6157]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.dis_valid_d_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:6170]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.wait_till_not_empty_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:6175]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlpndrequesterid_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlpndrequesterid_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlpndtag_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlpndtag_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.cplndstatuscode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.cplndstatuscode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlpndcompleterid_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlpndcompleterid_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlpndtc_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlpndtc_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlpndattr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlpndattr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlpndbytecount_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlpndbytecount_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.wrpendflush_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.wrpendflush_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlplength_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlplength_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlprequesterid_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlprequesterid_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlptag_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlptag_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlpcompleterid_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlpcompleterid_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlptc_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlptc_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlpattr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlpattr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_width_64.tlpbytecount_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_width_64.tlpbytecount_reg" dissolved into registers
WARNING: [Synth 8-3848] Net np_pkt_complete_o in module/entity axi_s_masterbridge_rd does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:4245]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.m_axi_rdatatemp64_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:3003]
WARNING: [Synth 8-6014] Unused sequential element data_width_64.databeat1_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:3004]
WARNING: [Synth 8-6014] Unused sequential element wregion_reg_reg[0] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:15595]
WARNING: [Synth 8-6014] Unused sequential element wregion_reg_reg[1] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:15595]
WARNING: [Synth 8-6014] Unused sequential element wsize_reg_reg[0] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:15597]
WARNING: [Synth 8-6014] Unused sequential element wsize_reg_reg[1] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:15597]
WARNING: [Synth 8-6014] Unused sequential element strobe_pipe_reg[1] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:16050]
WARNING: [Synth 8-6014] Unused sequential element strobe_pipe_reg[2] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:16050]
WARNING: [Synth 8-6014] Unused sequential element strobe_pipe_reg[3] was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:16050]
WARNING: [Synth 8-6014] Unused sequential element beat_count_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:16050]
WARNING: [Synth 8-6014] Unused sequential element arregion_reg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:14536]
WARNING: [Synth 8-6014] Unused sequential element no_pending_reqs_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:14771]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-3936] Found unconnected internal register 'tag_index_sel_reg' and it is trimmed from '5' to '4' bits. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:12469]
WARNING: [Synth 8-3848] Net req_cpl_pending in module/entity slave_read_cpl_tlp does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.vhd:10940]
WARNING: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:20099]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:20108]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:20109]
WARNING: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:40554]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:39338]
WARNING: [Synth 8-6014] Unused sequential element pkt_type_p_np_cpl_cfg_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:7724]
WARNING: [Synth 8-6014] Unused sequential element reg_tdst_rdy_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:11307]
WARNING: [Synth 8-6014] Unused sequential element end_point.schedule_rw_thrtl_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:10812]
WARNING: [Synth 8-6014] Unused sequential element cfg_req_q_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:10710]
WARNING: [Synth 8-6014] Unused sequential element end_point.blk_bus_number_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:6580]
WARNING: [Synth 8-6014] Unused sequential element end_point.timer_value_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4842]
WARNING: [Synth 8-6014] Unused sequential element end_point.request_in_progress_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4852]
WARNING: [Synth 8-6014] Unused sequential element end_point.rd_wr_bar_pending_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4860]
WARNING: [Synth 8-6014] Unused sequential element end_point.cpl_status_q_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4862]
WARNING: [Synth 8-6014] Unused sequential element end_point.unique_id_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4863]
WARNING: [Synth 8-6014] Unused sequential element end_point.cpl_unique_id_d_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4864]
WARNING: [Synth 8-6014] Unused sequential element end_point.sof_d_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:4865]
WARNING: [Synth 8-6014] Unused sequential element end_point_1.state_reg was removed.  [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:2514]
WARNING: [Synth 8-3848] Net MSI_IRQ_O in module/entity axi_pcie_v2_9_7_axi_enhanced_cfg_event_handler does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:2786]
WARNING: [Synth 8-3848] Net MSI_IRQ_SEL_O in module/entity axi_pcie_v2_9_7_axi_enhanced_cfg_event_handler does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:2787]
WARNING: [Synth 8-3848] Net common_commands_out in module/entity axi_pcie_v2_9_7_pcie_7x_v2_0_2 does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:893]
WARNING: [Synth 8-3848] Net pipe_tx_0_sigs in module/entity axi_pcie_v2_9_7_pcie_7x_v2_0_2 does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:894]
WARNING: [Synth 8-3848] Net pipe_tx_1_sigs in module/entity axi_pcie_v2_9_7_pcie_7x_v2_0_2 does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:895]
WARNING: [Synth 8-3848] Net pipe_tx_2_sigs in module/entity axi_pcie_v2_9_7_pcie_7x_v2_0_2 does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:896]
WARNING: [Synth 8-3848] Net pipe_tx_3_sigs in module/entity axi_pcie_v2_9_7_pcie_7x_v2_0_2 does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:897]
WARNING: [Synth 8-3848] Net pipe_tx_4_sigs in module/entity axi_pcie_v2_9_7_pcie_7x_v2_0_2 does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:898]
WARNING: [Synth 8-3848] Net pipe_tx_5_sigs in module/entity axi_pcie_v2_9_7_pcie_7x_v2_0_2 does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:899]
WARNING: [Synth 8-3848] Net pipe_tx_6_sigs in module/entity axi_pcie_v2_9_7_pcie_7x_v2_0_2 does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:900]
WARNING: [Synth 8-3848] Net pipe_tx_7_sigs in module/entity axi_pcie_v2_9_7_pcie_7x_v2_0_2 does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/hdl/TimeCard_axi_pcie_0_0_pcie_7x_v2_0_2.v:901]
WARNING: [Synth 8-3848] Net cfg_do in module/entity axi_pcie_v2_9_7_axi_pcie_enhanced_core_top does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:12556]
WARNING: [Synth 8-3848] Net cfg_rd_wr_done in module/entity axi_pcie_v2_9_7_axi_pcie_enhanced_core_top does not have driver. [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ipshared/155e/hdl/axi_pcie_v2_9_rfs.v:12557]
WARNING: [Synth 8-7129] Port pipe_rx1_polarity_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_compliance_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[15] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[14] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[13] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[12] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[11] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[10] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[9] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[8] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[7] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[6] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[5] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[4] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[3] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[2] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_elec_idle_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_char_is_k_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_char_is_k_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[15] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[14] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[13] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[12] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[11] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[10] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[9] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[8] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[7] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[6] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[5] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[4] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[3] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[2] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_data_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_valid_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_chanisaligned_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_status_i[2] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_status_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_status_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_phy_status_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_elec_idle_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_polarity_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_compliance_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[15] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[14] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[13] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[12] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[11] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[10] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[9] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[8] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[7] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[6] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[5] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[4] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[3] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[2] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_elec_idle_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_powerdown_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_powerdown_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_char_is_k_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_char_is_k_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[15] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[14] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[13] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[12] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[11] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[10] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[9] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[8] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[7] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[6] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[5] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[4] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[3] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[2] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_data_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_valid_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_chanisaligned_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_status_i[2] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_status_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_status_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_phy_status_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_elec_idle_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx3_polarity_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx3_compliance_i in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx3_char_is_k_i[1] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx3_char_is_k_i[0] in module axi_pcie_v2_9_7_pcie_7x_v2_0_2_pcie_pipe_pipeline is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 1767.527 ; gain = 485.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:27 . Memory (MB): peak = 1767.527 ; gain = 485.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:52 ; elapsed = 00:01:27 . Memory (MB): peak = 1767.527 ; gain = 485.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1767.527 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/synth/TimeCard_axi_pcie_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/synth/TimeCard_axi_pcie_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0/source/axi_pcie_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0/source/axi_pcie_X0Y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0/source/axi_pcie_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TimeCard_axi_pcie_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TimeCard_axi_pcie_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_pcie_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_pcie_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/synth/TimeCard_axi_pcie_0_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_axi_pcie_0_0/synth/TimeCard_axi_pcie_0_0_late.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TimeCard_axi_pcie_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TimeCard_axi_pcie_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 4 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1786.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1786.715 ; gain = 0.477
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:59 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:59 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'read_reqSM_cs_reg' in module 'axi_slave_read'
INFO: [Synth 8-802] inferred FSM for state register 'arid_dependencySM_cs_reg' in module 'axi_slave_read'
INFO: [Synth 8-802] inferred FSM for state register 'read_dataSM_cs_reg' in module 'axi_slave_read'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_req_tlpctlSM_cs_reg' in module 'slave_read_req_tlp'
INFO: [Synth 8-802] inferred FSM for state register 'rd_cpl_tlpctlSM_cs_reg' in module 'slave_read_cpl_tlp'
INFO: [Synth 8-802] inferred FSM for state register 'rdreq_cpl_correlateSM_cs_reg' in module 'slave_read_cpl_tlp'
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_eios_det_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_rx_valid_filter_7x'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_pipe_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_pipe_rate'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'resetovrd.fsm_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_user'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_sync'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_pcie_v2_9_7_axi_enhanced_rx_demux'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_pcie_v2_9_7_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'np_ok_mode.rx_np_okSM_reg' in module 'axi_pcie'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
              reg_access |                               01 |                               01
                 wait_cs |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'register_state_reg' using encoding 'sequential' in module 'register_block'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                memwrreq |                             0001 |                             0001
                throttle |                             0010 |                             0110
              latchaddrl |                             0011 |                             1001
              latchaddrh |                             0100 |                             1000
            datatransfer |                             0101 |                             1010
                  iSTATE |                             0110 |                             1111
*
               zerolenwr |                             0111 |                             0011
      poisoneddataclkout |                             1000 |                             0100
             blklinkdown |                             1001 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_width_64.wrreqsmsig_reg' using encoding 'sequential' in module 'axi_s_masterbridge_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
          datatransfer64 |                              010 |                               10
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_width_64.wrdatasmsig_reg' using encoding 'one-hot' in module 'axi_mm_masterbridge_wr'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           cpldsplitcalc |                               01 |                               01
          cpldsplitparam |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldsplitsm_reg' using encoding 'sequential' in module 'axi_s_masterbridge_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        clear_dependency |                               01 |                               11
      find_history_match |                               10 |                               01
          set_dependency |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arid_dependencySM_cs_reg' using encoding 'sequential' in module 'axi_slave_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
            wait_for_cpl |                          0000010 |                              001
       load_read_counter |                          0000100 |                              010
         first_bram_read |                          0001000 |                              011
                str_data |                          0010000 |                              100
                str_done |                          0100000 |                              101
           wait_slot_clr |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_dataSM_cs_reg' using encoding 'one-hot' in module 'axi_slave_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   check |                               01 |                               01
                send_req |                               10 |                               10
      wait_for_open_slot |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_reqSM_cs_reg' using encoding 'sequential' in module 'axi_slave_read'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 |                             0000
         split_request_1 |                         00000010 |                             0001
            build_header |                         00000100 |                             0100
            str_header_1 |                         00001000 |                             0101
            str_header_2 |                         00010000 |                             0110
            req_complete |                         00100000 |                             1001
         split_request_2 |                         01000000 |                             0010
         split_request_3 |                         10000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_req_tlpctlSM_cs_reg' using encoding 'one-hot' in module 'slave_read_req_tlp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
              req_active |                              010 |                               01
                  strobe |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdreq_cpl_correlateSM_cs_reg' using encoding 'one-hot' in module 'slave_read_cpl_tlp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
                header_1 |                    0000000000010 |                             0001
                header_2 |                    0000000000100 |                             0010
          find_tag_start |                    0000000001000 |                             0100
           find_tag_wait |                    0000000010000 |                             0101
            check_status |                    0000000100000 |                             0110
       load_addr_count_1 |                    0000001000000 |                             1001
       load_addr_count_2 |                    0000010000000 |                             1010
              first_data |                    0000100000000 |                             1011
                data_str |                    0001000000000 |                             1100
                   error |                    0010000000000 |                             0111
           get_error_tlp |                    0100000000000 |                             1000
              done_check |                    1000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_cpl_tlpctlSM_cs_reg' using encoding 'one-hot' in module 'slave_read_cpl_tlp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            EIOS_DET_IDL |                            00001 |                            00001
        EIOS_DET_NO_STR0 |                            00010 |                            00010
           EIOS_DET_STR0 |                            00100 |                            00100
           EIOS_DET_STR1 |                            01000 |                            01000
           EIOS_DET_DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                  000000000000001 |                            00001
            FSM_PLLRESET |                  001000000000000 |                            00010
       FSM_DRP_X16_START |                  000001000000000 |                            00011
        FSM_DRP_X16_DONE |                  000010000000000 |                            00100
             FSM_PLLLOCK |                  000000100000000 |                            00101
             FSM_GTRESET |                  000000001000000 |                            00110
    FSM_RXPMARESETDONE_1 |                  000000000000100 |                            00111
    FSM_RXPMARESETDONE_2 |                  000000000001000 |                            01000
       FSM_DRP_X20_START |                  000000000010000 |                            01001
        FSM_DRP_X20_DONE |                  000000000100000 |                            01010
           FSM_MMCM_LOCK |                  100000000000000 |                            01011
           FSM_RESETDONE |                  010000000000000 |                            01100
        FSM_TXSYNC_START |                  000100000000000 |                            01101
         FSM_TXSYNC_DONE |                  000000010000000 |                            01110
                FSM_IDLE |                  000000000000010 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                    0000000010000 |                             0000
         FSM_TXDATA_WAIT |                    0000100000000 |                             0001
            FSM_PCLK_SEL |                    0000000001000 |                             0010
       FSM_DRP_X16_START |                    0000000000001 |                             0011
        FSM_DRP_X16_DONE |                    0000000000010 |                             0100
            FSM_RATE_SEL |                    0000000000100 |                             0101
      FSM_RXPMARESETDONE |                    1000000000000 |                             0110
       FSM_DRP_X20_START |                    0001000000000 |                             0111
        FSM_DRP_X20_DONE |                    0010000000000 |                             1000
           FSM_RATE_DONE |                    0100000000000 |                             1001
        FSM_TXSYNC_START |                    0000010000000 |                             1010
         FSM_TXSYNC_DONE |                    0000001000000 |                             1011
                FSM_DONE |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_gtp_pipe_rate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                             0010 |                               00
           FSM_RESETOVRD |                             1000 |                               01
          FSM_RESET_INIT |                             0100 |                               10
               FSM_RESET |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'resetovrd.fsm_reg' using encoding 'one-hot' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'axi_pcie_v2_9_7_pcie_7x_v2_0_2_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                           000000
               ACTIVE_CR |                             0001 |                           000010
              ACTIVE1_CR |                             0010 |                           100010
               ACTIVE_CW |                             0011 |                           000001
              ACTIVE1_CW |                             0100 |                           100001
              ACTIVE_MSI |                             0101 |                           010000
             ACTIVE1_MSI |                             0110 |                           110000
               ACTIVE_RC |                             0111 |                           000100
              ACTIVE1_RC |                             1000 |                           100100
              ACTIVE_CFG |                             1001 |                           001000
             ACTIVE1_CFG |                             1010 |                           101000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_pcie_v2_9_7_axi_enhanced_rx_demux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               00 |                               00
                 SM_READ |                               01 |                               01
                SM_WRITE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_pcie_v2_9_7_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
       wait_pipe_latency |                               01 |                               01
       check_np_pipeline |                               10 |                               10
            assert_np_ok |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'np_ok_mode.rx_np_okSM_reg' using encoding 'sequential' in module 'axi_pcie'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:02:24 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 7     
	   2 Input   30 Bit       Adders := 4     
	   2 Input   29 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 128   
	   3 Input   13 Bit       Adders := 2     
	   4 Input   12 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 6     
	   4 Input   11 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 17    
	   4 Input   10 Bit       Adders := 8     
	   4 Input    9 Bit       Adders := 13    
	   2 Input    9 Bit       Adders := 6     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 9     
	   4 Input    8 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 10    
	   8 Input    4 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 29    
	   5 Input    3 Bit       Adders := 1     
	   4 Input    3 Bit       Adders := 1     
	   4 Input    2 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 13    
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 27    
	               32 Bit    Registers := 77    
	               22 Bit    Registers := 7     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 28    
	               14 Bit    Registers := 128   
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 25    
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 167   
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 72    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 77    
	                3 Bit    Registers := 78    
	                2 Bit    Registers := 86    
	                1 Bit    Registers := 651   
+---RAMs : 
	             128K Bit	(2048 X 64 bit)          RAMs := 1     
	              32K Bit	(512 X 65 bit)          RAMs := 1     
	              16K Bit	(256 X 64 bit)          RAMs := 2     
	              128 Bit	(4 X 32 bit)          RAMs := 3     
	               40 Bit	(4 X 10 bit)          RAMs := 1     
	               32 Bit	(4 X 8 bit)          RAMs := 2     
	               28 Bit	(4 X 7 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 1     
	               20 Bit	(4 X 5 bit)          RAMs := 1     
	               16 Bit	(8 X 2 bit)          RAMs := 1     
	               16 Bit	(4 X 4 bit)          RAMs := 2     
	               12 Bit	(4 X 3 bit)          RAMs := 4     
	                8 Bit	(4 X 2 bit)          RAMs := 2     
+---Muxes : 
	  10 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 49    
	  13 Input   64 Bit        Muxes := 1     
	   8 Input   64 Bit        Muxes := 1     
	   7 Input   64 Bit        Muxes := 1     
	  10 Input   64 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 123   
	   8 Input   32 Bit        Muxes := 9     
	  16 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 11    
	   4 Input   25 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 14    
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   7 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	  24 Input   18 Bit        Muxes := 1     
	   7 Input   18 Bit        Muxes := 2     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 19    
	   4 Input   16 Bit        Muxes := 4     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 13    
	   3 Input   14 Bit        Muxes := 128   
	  13 Input   13 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 16    
	   6 Input   13 Bit        Muxes := 1     
	   9 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 23    
	   7 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 5     
	   6 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1598  
	   3 Input   10 Bit        Muxes := 128   
	   8 Input   10 Bit        Muxes := 2     
	  16 Input   10 Bit        Muxes := 2     
	  10 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 7     
	   7 Input   10 Bit        Muxes := 2     
	   6 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 5     
	  10 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 106   
	   3 Input    8 Bit        Muxes := 8     
	  13 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 6     
	  16 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 14    
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   8 Input    6 Bit        Muxes := 2     
	  16 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 3     
	  20 Input    5 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 26    
	   7 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 2     
	  15 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 51    
	  10 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 8     
	  25 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  28 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 53    
	  13 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 13    
	   8 Input    3 Bit        Muxes := 14    
	  10 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 223   
	   3 Input    2 Bit        Muxes := 17    
	  13 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 36    
	   5 Input    2 Bit        Muxes := 10    
	   8 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2050  
	   9 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 50    
	   3 Input    1 Bit        Muxes := 41    
	  16 Input    1 Bit        Muxes := 23    
	  13 Input    1 Bit        Muxes := 14    
	 127 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 48    
	   7 Input    1 Bit        Muxes := 28    
	   5 Input    1 Bit        Muxes := 17    
	   6 Input    1 Bit        Muxes := 75    
	  10 Input    1 Bit        Muxes := 37    
	  15 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:03:28 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                          | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/comp_slave_bridgei_1/\comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                            | gen_wr_a.gen_word_narrow.mem_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|inst/comp_slave_bridgei_1/\comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 65(NO_CHANGE)    | W |   | 512 x 65(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 64(NO_CHANGE)    | W |   | 2 K x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 4      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                                                                                      | RTL Object                                                                                                  | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|inst                                                                                                             | slwrreqpendrecord_reg                                                                                       | Implied   | 8 x 2                | RAM16X1D x 2  | 
|inst                                                                                                             | mswrreqpendrecord_reg                                                                                       | Implied   | 8 x 3                | RAM32M x 1    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awaddrtemp_reg   | Implied   | 4 x 32               | RAM32M x 6    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awlentemp_reg    | Implied   | 4 x 8                | RAM32M x 2    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awsizetemp_reg   | Implied   | 4 x 2                | RAM32M x 1    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awaddrsttemp_reg | Implied   | 4 x 2                | RAM16X1D x 2  | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awlensttemp_reg  | Implied   | 4 x 8                | RAM32M x 2    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/firstdwbetemp_reg      | Implied   | 4 x 4                | RAM32M x 1    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/lastdwbetemp_reg       | Implied   | 4 x 4                | RAM32M x 1    | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd  | data_width_64.rdtlpaddrl_reg                                                                                | Implied   | 4 x 7                | RAM32M x 4    | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd  | data_width_64.tlpaddrl_reg                                                                                  | Implied   | 4 x 12               | RAM32M x 2    | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd  | cpldsplitcount_reg                                                                                          | Implied   | 4 x 5                | RAM16X1D x 5  | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd  | data_width_64.rdndtlpaddrl_reg                                                                              | Implied   | 4 x 7                | RAM32M x 2    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arlentemp_reg    | Implied   | 4 x 10               | RAM32M x 2    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddrtemp_reg   | Implied   | 4 x 32               | RAM32M x 6    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_awsizetemp_reg   | Implied   | 4 x 2                | RAM32M x 1    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arprottemp_reg   | Implied   | 4 x 3                | RAM32M x 1    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/datatxpertlp_ram_reg   | Implied   | 4 x 2                | RAM16X1D x 2  | 
+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:03:34 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:03:40 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                          | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/comp_slave_bridgei_1/\comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                            | gen_wr_a.gen_word_narrow.mem_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|inst/comp_slave_bridgei_1/\comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | 256 x 64(NO_CHANGE)    | W |   | 256 x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 65(NO_CHANGE)    | W |   | 512 x 65(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 64(NO_CHANGE)    | W |   | 2 K x 64(NO_CHANGE)    |   | R | Port A and B     | 0      | 4      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                                                                                                      | RTL Object                                                                                                  | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|inst                                                                                                             | slwrreqpendrecord_reg                                                                                       | Implied   | 8 x 2                | RAM16X1D x 2  | 
|inst                                                                                                             | mswrreqpendrecord_reg                                                                                       | Implied   | 8 x 3                | RAM32M x 1    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awaddrtemp_reg   | Implied   | 4 x 32               | RAM32M x 6    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awlentemp_reg    | Implied   | 4 x 8                | RAM32M x 2    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awsizetemp_reg   | Implied   | 4 x 2                | RAM32M x 1    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awaddrsttemp_reg | Implied   | 4 x 2                | RAM16X1D x 2  | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awlensttemp_reg  | Implied   | 4 x 8                | RAM32M x 2    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/firstdwbetemp_reg      | Implied   | 4 x 4                | RAM32M x 1    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/lastdwbetemp_reg       | Implied   | 4 x 4                | RAM32M x 1    | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd  | data_width_64.rdtlpaddrl_reg                                                                                | Implied   | 4 x 7                | RAM32M x 4    | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd  | data_width_64.tlpaddrl_reg                                                                                  | Implied   | 4 x 12               | RAM32M x 2    | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd  | cpldsplitcount_reg                                                                                          | Implied   | 4 x 5                | RAM16X1D x 5  | 
|inst/comp_axi_pcie_mm_si_3/\comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd  | data_width_64.rdndtlpaddrl_reg                                                                              | Implied   | 4 x 7                | RAM32M x 2    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arlentemp_reg    | Implied   | 4 x 10               | RAM32M x 2    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddrtemp_reg   | Implied   | 4 x 32               | RAM32M x 6    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_awsizetemp_reg   | Implied   | 4 x 2                | RAM32M x 1    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arprottemp_reg   | Implied   | 4 x 3                | RAM32M x 1    | 
|inst                                                                                                             | comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/datatxpertlp_ram_reg   | Implied   | 4 x 2                | RAM16X1D x 2  | 
+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:03:49 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:03:54 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:03:54 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:03:57 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:03:58 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:03:58 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:03:58 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_pcie    | comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|axi_pcie    | comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     6|
|2     |BUFGCTRL      |     2|
|3     |CARRY4        |   785|
|4     |GTPE2_CHANNEL |     1|
|5     |GTPE2_COMMON  |     1|
|6     |LUT1          |  1978|
|7     |LUT2          |  2193|
|8     |LUT3          |  2040|
|9     |LUT4          |  1593|
|10    |LUT5          |  1534|
|11    |LUT6          |  4064|
|12    |MMCME2_ADV    |     1|
|13    |MUXF7         |   217|
|14    |MUXF8         |    14|
|15    |PCIE_2        |     1|
|16    |RAM16X1D      |    10|
|17    |RAM32M        |    21|
|18    |RAM32X1D      |     6|
|19    |RAMB18E1      |     2|
|20    |RAMB36E1      |    15|
|24    |SRLC32E       |     7|
|25    |FDCE          |     9|
|26    |FDRE          |  8427|
|27    |FDSE          |   153|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:03:58 . Memory (MB): peak = 1786.715 ; gain = 504.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:03:38 . Memory (MB): peak = 1786.715 ; gain = 485.164
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:03:59 . Memory (MB): peak = 1786.715 ; gain = 504.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.488 . Memory (MB): peak = 1786.715 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1786.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 21 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

Synth Design complete, checksum: f2033f40
INFO: [Common 17-83] Releasing license: Synthesis
350 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:33 ; elapsed = 00:04:10 . Memory (MB): peak = 1786.715 ; gain = 504.352
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_pcie_0_0_synth_1/TimeCard_axi_pcie_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP TimeCard_axi_pcie_0_0, cache-ID = da771672bcb81f90
INFO: [Coretcl 2-1174] Renamed 138 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_pcie_0_0_synth_1/TimeCard_axi_pcie_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TimeCard_axi_pcie_0_0_utilization_synth.rpt -pb TimeCard_axi_pcie_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 20:03:22 2025...
