{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09583,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09859,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00417161,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00377021,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00197622,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00377021,
	"finish__design__instance__count__class:fill_cell": 1439,
	"finish__design__instance__area__class:fill_cell": 5107.73,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 29.792,
	"finish__design__instance__count__class:buffer": 39,
	"finish__design__instance__area__class:buffer": 48.412,
	"finish__design__instance__count__class:clock_buffer": 13,
	"finish__design__instance__area__class:clock_buffer": 15.162,
	"finish__design__instance__count__class:timing_repair_buffer": 34,
	"finish__design__instance__area__class:timing_repair_buffer": 27.132,
	"finish__design__instance__count__class:inverter": 74,
	"finish__design__instance__area__class:inverter": 44.422,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 2.926,
	"finish__design__instance__count__class:sequential_cell": 64,
	"finish__design__instance__area__class:sequential_cell": 293.132,
	"finish__design__instance__count__class:multi_input_combinational_cell": 407,
	"finish__design__instance__area__class:multi_input_combinational_cell": 687.61,
	"finish__design__instance__count": 2185,
	"finish__design__instance__area": 6256.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.0207923,
	"finish__clock__skew__setup": 0.00193024,
	"finish__clock__skew__hold": 0.00193024,
	"finish__timing__drv__max_slew_limit": 0.664768,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.812415,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000933398,
	"finish__power__switching__total": 0.000494636,
	"finish__power__leakage__total": 2.39922e-05,
	"finish__power__total": 0.00145203,
	"finish__design__io": 50,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 746,
	"finish__design__instance__area": 1148.59,
	"finish__design__instance__count__stdcell": 746,
	"finish__design__instance__area__stdcell": 1148.59,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.183588,
	"finish__design__instance__utilization__stdcell": 0.183588,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}