#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 18 18:07:33 2021
# Process ID: 30304
# Current directory: D:/Uni/RL/sha256d_zedboard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14076 D:\Uni\RL\sha256d_zedboard\sha256d_final.xpr
# Log file: D:/Uni/RL/sha256d_zedboard/vivado.log
# Journal file: D:/Uni/RL/sha256d_zedboard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Uni/RL/sha256d_zedboard/sha256d_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1108.977 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:sha256d_axi_ip:2.4 - sha256d_axi_ip_0
Successfully read diagram <design_1> from block design file <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1173.480 ; gain = 64.504
ipx::edit_ip_in_project -upgrade true -name sha256d_axi_ip_v2_4_project -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.tmp/sha256d_axi_ip_v2_4_project d:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.875 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.875 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\sha256d_zedboard\ip_repo\sha256d_axi_ip_1.0\hdl\sha256d_axi_ip_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\sha256d_zedboard\ip_repo\sha256d_axi_ip_1.0\hdl\sha256d_axi_ip_v1_0_S00_AXI.vhd:]
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/hdl/sha256d_axi_ip_v1_0.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-5107] Inferred bus interface 'irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
set_property previous_version_for_upgrade {xilinx.com:user:sha256d_axi_ip:1.0 xilinx.com:user:sha256d_axi_ip:1.1 xilinx.com:user:sha256d_axi_ip:1.3 xilinx.com:user:sha256d_axi_ip:1.5 xilinx.com:user:sha256d_axi_ip:1.6 xilinx.com:user:sha256d_axi_ip:2.1 xilinx.com:user:sha256d_axi_ip:2.3 xilinx.com:user:sha256d_axi_ip:2.4} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/component.xml' ignored by IP packager.
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:sha256d_axi_ip:2.6 [get_ips  design_1_sha256d_axi_ip_0_0] -log ip_upgrade.log
Upgrading 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sha256d_axi_ip_0_0 from sha256d_axi_ip_v1.0 2.4 to sha256d_axi_ip_v1.0 2.6
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'irq' (xilinx.com:signal:interrupt:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_sha256d_axi_ip_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'irq'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_sha256d_axi_ip_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_sha256d_axi_ip_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/Uni/RL/sha256d_zedboard/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Uni/RL/sha256d_zedboard/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_sha256d_axi_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_sha256d_axi_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 13.882 MB.
export_ip_user_files -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_sha256d_axi_ip_0_0_synth_1 -jobs 8
[Wed Aug 18 18:16:10 2021] Launched design_1_sha256d_axi_ip_0_0_synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_sha256d_axi_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files -ipstatic_source_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/modelsim} {questa=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/questa} {riviera=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/riviera} {activehdl=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins sha256d_axi_ip_0/irq]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_sha256d_axi_ip_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_sha256d_axi_ip_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 13.882 MB.
[Wed Aug 18 18:17:44 2021] Launched design_1_sha256d_axi_ip_0_0_synth_1, design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_sha256d_axi_ip_0_0_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_sha256d_axi_ip_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Wed Aug 18 18:17:45 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1868.504 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name sha256d_axi_ip_v2_6_project -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.tmp/sha256d_axi_ip_v2_6_project d:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.949 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.949 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\sha256d_zedboard\ip_repo\sha256d_axi_ip_1.0\hdl\sha256d_axi_ip_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:\Uni\RL\sha256d_zedboard\ip_repo\sha256d_axi_ip_1.0\hdl\sha256d_axi_ip_v1_0_S00_AXI.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/component.xml' ignored by IP packager.
set_property previous_version_for_upgrade {xilinx.com:user:sha256d_axi_ip:1.0 xilinx.com:user:sha256d_axi_ip:1.1 xilinx.com:user:sha256d_axi_ip:1.3 xilinx.com:user:sha256d_axi_ip:1.5 xilinx.com:user:sha256d_axi_ip:1.6 xilinx.com:user:sha256d_axi_ip:2.1 xilinx.com:user:sha256d_axi_ip:2.3 xilinx.com:user:sha256d_axi_ip:2.4 xilinx.com:user:sha256d_axi_ip:2.6} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'
upgrade_ip -vlnv xilinx.com:user:sha256d_axi_ip:2.7 [get_ips  design_1_sha256d_axi_ip_0_0] -log ip_upgrade.log
Upgrading 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sha256d_axi_ip_0_0 from sha256d_axi_ip_v1.0 2.6 to sha256d_axi_ip_v1.0 2.7
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Uni/RL/sha256d_zedboard/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_sha256d_axi_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_sha256d_axi_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 14.689 MB.
export_ip_user_files -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_sha256d_axi_ip_0_0_synth_1 -jobs 8
[Wed Aug 18 18:21:23 2021] Launched design_1_sha256d_axi_ip_0_0_synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_sha256d_axi_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files -ipstatic_source_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/modelsim} {questa=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/questa} {riviera=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/riviera} {activehdl=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Aug 18 18:21:40 2021] Launched design_1_sha256d_axi_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_sha256d_axi_ip_0_0_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_sha256d_axi_ip_0_0_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Wed Aug 18 18:21:40 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.770 ; gain = 95.312
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name sha256d_axi_ip_v2_7_project -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.tmp/sha256d_axi_ip_v2_7_project d:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2125.770 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2125.770 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0/hdl/sha256d_axi_ip_v1_0.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::remove_bus_interface irq [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade {xilinx.com:user:sha256d_axi_ip:1.0 xilinx.com:user:sha256d_axi_ip:1.1 xilinx.com:user:sha256d_axi_ip:1.3 xilinx.com:user:sha256d_axi_ip:1.5 xilinx.com:user:sha256d_axi_ip:1.6 xilinx.com:user:sha256d_axi_ip:2.1 xilinx.com:user:sha256d_axi_ip:2.3 xilinx.com:user:sha256d_axi_ip:2.4 xilinx.com:user:sha256d_axi_ip:2.6 xilinx.com:user:sha256d_axi_ip:2.7} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:sha256d_axi_ip:2.8 [get_ips  design_1_sha256d_axi_ip_0_0] -log ip_upgrade.log
Upgrading 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sha256d_axi_ip_0_0 from sha256d_axi_ip_v1.0 2.7 to sha256d_axi_ip_v1.0 2.8
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'irq'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_sha256d_axi_ip_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'irq'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_sha256d_axi_ip_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'irq' is not found on the upgraded version of the cell '/sha256d_axi_ip_0'. Its connection to the net 'sha256d_axi_ip_0_irq' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_sha256d_axi_ip_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/Uni/RL/sha256d_zedboard/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <sha256d_axi_ip_0_irq> has no source
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Uni/RL/sha256d_zedboard/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_sha256d_axi_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/processing_system7_0/IRQ_F2P

WARNING: [BD 41-597] NET <sha256d_axi_ip_0_irq> has no source
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-166] Source port for the net:sha256d_axi_ip_0_irq is NULL! Connection will be grounded!
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-166] Source port for the net:sha256d_axi_ip_0_irq is NULL! Connection will be grounded!
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block sha256d_axi_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_sha256d_axi_ip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 19.021 MB.
export_ip_user_files -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_sha256d_axi_ip_0_0_synth_1 -jobs 8
[Fri Aug 20 01:47:54 2021] Launched design_1_sha256d_axi_ip_0_0_synth_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_sha256d_axi_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/sim_scripts -ip_user_files_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files -ipstatic_source_dir D:/Uni/RL/sha256d_zedboard/sha256d_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/modelsim} {questa=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/questa} {riviera=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/riviera} {activehdl=D:/Uni/RL/sha256d_zedboard/sha256d_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/IRQ_F2P is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets sha256d_axi_ip_0_irq]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : <D:\Uni\RL\sha256d_zedboard\sha256d_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1

reset_run design_1_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_processing_system7_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_sha256d_axi_ip_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 19.021 MB.
[Fri Aug 20 01:50:20 2021] Launched design_1_processing_system7_0_0_synth_1, design_1_sha256d_axi_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_sha256d_axi_ip_0_0_synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_sha256d_axi_ip_0_0_synth_1/runme.log
synth_1: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/synth_1/runme.log
[Fri Aug 20 01:50:20 2021] Launched impl_1...
Run output will be captured here: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2289.184 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 21 13:55:29 2021...
