// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition"

// DATE "12/04/2018 23:39:00"

// 
// Device: Altera EP3SL50F484C2 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module openmips_min_sopc (
	clk,
	rst,
	register1);
input 	clk;
input 	rst;
output 	[15:0] register1;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("openmips_min_sopc_tb_v.sdo");
// synopsys translate_on

wire \clk~input_o ;
wire \data_ram0|data_mem~113_q ;
wire \data_ram0|data_mem~49_q ;
wire \data_ram0|data_mem~145_q ;
wire \data_ram0|data_mem~337_q ;
wire \data_ram0|data_mem~273_q ;
wire \data_ram0|data_mem~465_q ;
wire \data_ram0|data_mem~433_q ;
wire \data_ram0|data_mem~593_q ;
wire \data_ram0|data_mem~561_q ;
wire \data_ram0|data_mem~721_q ;
wire \data_ram0|data_mem~657_q ;
wire \data_ram0|data_mem~881_q ;
wire \data_ram0|data_mem~817_q ;
wire \data_ram0|data_mem~1009_q ;
wire \data_ram0|data_mem~913_q ;
wire \data_ram0|data_mem~1105_q ;
wire \data_ram0|data_mem~1041_q ;
wire \data_ram0|data_mem~1233_q ;
wire \data_ram0|data_mem~1169_q ;
wire \data_ram0|data_mem~1393_q ;
wire \data_ram0|data_mem~1329_q ;
wire \data_ram0|data_mem~1425_q ;
wire \data_ram0|data_mem~1649_q ;
wire \data_ram0|data_mem~1553_q ;
wire \data_ram0|data_mem~1681_q ;
wire \data_ram0|data_mem~1713_q ;
wire \data_ram0|data_mem~1665_q ;
wire \data_ram0|data_mem~1697_q ;
wire \data_ram0|data_mem~2140_combout ;
wire \data_ram0|data_mem~1873_q ;
wire \data_ram0|data_mem~1809_q ;
wire \data_ram0|data_mem~1953_q ;
wire \data_ram0|data_mem~82_q ;
wire \data_ram0|data_mem~50_q ;
wire \data_ram0|data_mem~594_q ;
wire \data_ram0|data_mem~562_q ;
wire \data_ram0|data_mem~370_q ;
wire \data_ram0|data_mem~274_q ;
wire \data_ram0|data_mem~850_q ;
wire \data_ram0|data_mem~786_q ;
wire \data_ram0|data_mem~210_q ;
wire \data_ram0|data_mem~146_q ;
wire \data_ram0|data_mem~754_q ;
wire \data_ram0|data_mem~690_q ;
wire \data_ram0|data_mem~466_q ;
wire \data_ram0|data_mem~402_q ;
wire \data_ram0|data_mem~1010_q ;
wire \data_ram0|data_mem~914_q ;
wire \data_ram0|data_mem~1106_q ;
wire \data_ram0|data_mem~1074_q ;
wire \data_ram0|data_mem~1650_q ;
wire \data_ram0|data_mem~1554_q ;
wire \data_ram0|data_mem~1362_q ;
wire \data_ram0|data_mem~1330_q ;
wire \data_ram0|data_mem~1906_q ;
wire \data_ram0|data_mem~1810_q ;
wire \data_ram0|data_mem~1234_q ;
wire \data_ram0|data_mem~1202_q ;
wire \data_ram0|data_mem~1778_q ;
wire \data_ram0|data_mem~1490_q ;
wire \data_ram0|data_mem~1426_q ;
wire \data_ram0|data_mem~1922_q ;
wire \data_ram0|data_mem~83_q ;
wire \data_ram0|data_mem~51_q ;
wire \data_ram0|data_mem~627_q ;
wire \data_ram0|data_mem~563_q ;
wire \data_ram0|data_mem~179_q ;
wire \data_ram0|data_mem~755_q ;
wire \data_ram0|data_mem~659_q ;
wire \data_ram0|data_mem~371_q ;
wire \data_ram0|data_mem~883_q ;
wire \data_ram0|data_mem~787_q ;
wire \data_ram0|data_mem~467_q ;
wire \data_ram0|data_mem~435_q ;
wire \data_ram0|data_mem~979_q ;
wire \data_ram0|data_mem~915_q ;
wire \data_ram0|data_mem~1139_q ;
wire \data_ram0|data_mem~1619_q ;
wire \data_ram0|data_mem~1587_q ;
wire \data_ram0|data_mem~1235_q ;
wire \data_ram0|data_mem~1203_q ;
wire \data_ram0|data_mem~1747_q ;
wire \data_ram0|data_mem~1683_q ;
wire \data_ram0|data_mem~1331_q ;
wire \data_ram0|data_mem~1907_q ;
wire \data_ram0|data_mem~1811_q ;
wire \data_ram0|data_mem~1523_q ;
wire \data_ram0|data_mem~1939_q ;
wire \data_ram0|data_mem~84_q ;
wire \data_ram0|data_mem~52_q ;
wire \data_ram0|data_mem~244_q ;
wire \data_ram0|data_mem~180_q ;
wire \data_ram0|data_mem~340_q ;
wire \data_ram0|data_mem~500_q ;
wire \data_ram0|data_mem~436_q ;
wire \data_ram0|data_mem~596_q ;
wire \data_ram0|data_mem~532_q ;
wire \data_ram0|data_mem~724_q ;
wire \data_ram0|data_mem~660_q ;
wire \data_ram0|data_mem~852_q ;
wire \data_ram0|data_mem~820_q ;
wire \data_ram0|data_mem~980_q ;
wire \data_ram0|data_mem~916_q ;
wire \data_ram0|data_mem~1140_q ;
wire \data_ram0|data_mem~1076_q ;
wire \data_ram0|data_mem~1364_q ;
wire \data_ram0|data_mem~1332_q ;
wire \data_ram0|data_mem~1524_q ;
wire \data_ram0|data_mem~1428_q ;
wire \data_ram0|data_mem~1620_q ;
wire \data_ram0|data_mem~1556_q ;
wire \data_ram0|data_mem~1748_q ;
wire \data_ram0|data_mem~1716_q ;
wire \data_ram0|data_mem~1876_q ;
wire \data_ram0|data_mem~1940_q ;
wire \data_ram0|data_mem~53_q ;
wire \data_ram0|data_mem~597_q ;
wire \data_ram0|data_mem~565_q ;
wire \data_ram0|data_mem~341_q ;
wire \data_ram0|data_mem~309_q ;
wire \data_ram0|data_mem~885_q ;
wire \data_ram0|data_mem~821_q ;
wire \data_ram0|data_mem~213_q ;
wire \data_ram0|data_mem~181_q ;
wire \data_ram0|data_mem~725_q ;
wire \data_ram0|data_mem~693_q ;
wire \data_ram0|data_mem~437_q ;
wire \data_ram0|data_mem~1013_q ;
wire \data_ram0|data_mem~949_q ;
wire \data_ram0|data_mem~1045_q ;
wire \data_ram0|data_mem~1621_q ;
wire \data_ram0|data_mem~1557_q ;
wire \data_ram0|data_mem~1365_q ;
wire \data_ram0|data_mem~1301_q ;
wire \data_ram0|data_mem~1909_q ;
wire \data_ram0|data_mem~1269_q ;
wire \data_ram0|data_mem~1173_q ;
wire \data_ram0|data_mem~1749_q ;
wire \data_ram0|data_mem~1717_q ;
wire \data_ram0|data_mem~1493_q ;
wire \data_ram0|data_mem~1429_q ;
wire \data_ram0|data_mem~1925_q ;
wire \data_ram0|data_mem~54_q ;
wire \data_ram0|data_mem~630_q ;
wire \data_ram0|data_mem~566_q ;
wire \data_ram0|data_mem~246_q ;
wire \data_ram0|data_mem~726_q ;
wire \data_ram0|data_mem~662_q ;
wire \data_ram0|data_mem~342_q ;
wire \data_ram0|data_mem~374_q ;
wire \data_ram0|data_mem~326_q ;
wire \data_ram0|data_mem~278_q ;
wire \data_ram0|data_mem~310_q ;
wire \data_ram0|data_mem~262_q ;
wire \data_ram0|data_mem~294_q ;
wire \data_ram0|data_mem~2696_combout ;
wire \data_ram0|data_mem~358_q ;
wire \data_ram0|data_mem~2700_combout ;
wire \data_ram0|data_mem~854_q ;
wire \data_ram0|data_mem~886_q ;
wire \data_ram0|data_mem~838_q ;
wire \data_ram0|data_mem~790_q ;
wire \data_ram0|data_mem~822_q ;
wire \data_ram0|data_mem~774_q ;
wire \data_ram0|data_mem~806_q ;
wire \data_ram0|data_mem~2704_combout ;
wire \data_ram0|data_mem~870_q ;
wire \data_ram0|data_mem~2708_combout ;
wire \data_ram0|data_mem~470_q ;
wire \data_ram0|data_mem~502_q ;
wire \data_ram0|data_mem~454_q ;
wire \data_ram0|data_mem~406_q ;
wire \data_ram0|data_mem~438_q ;
wire \data_ram0|data_mem~390_q ;
wire \data_ram0|data_mem~422_q ;
wire \data_ram0|data_mem~2712_combout ;
wire \data_ram0|data_mem~486_q ;
wire \data_ram0|data_mem~2716_combout ;
wire \data_ram0|data_mem~982_q ;
wire \data_ram0|data_mem~1014_q ;
wire \data_ram0|data_mem~966_q ;
wire \data_ram0|data_mem~918_q ;
wire \data_ram0|data_mem~950_q ;
wire \data_ram0|data_mem~902_q ;
wire \data_ram0|data_mem~934_q ;
wire \data_ram0|data_mem~2720_combout ;
wire \data_ram0|data_mem~998_q ;
wire \data_ram0|data_mem~2724_combout ;
wire \data_ram0|data_mem~2728_combout ;
wire \data_ram0|data_mem~1142_q ;
wire \data_ram0|data_mem~1046_q ;
wire \data_ram0|data_mem~1558_q ;
wire \data_ram0|data_mem~1206_q ;
wire \data_ram0|data_mem~1750_q ;
wire \data_ram0|data_mem~1398_q ;
wire \data_ram0|data_mem~1334_q ;
wire \data_ram0|data_mem~1878_q ;
wire \data_ram0|data_mem~1814_q ;
wire \data_ram0|data_mem~1494_q ;
wire \data_ram0|data_mem~1462_q ;
wire \data_ram0|data_mem~1942_q ;
wire \data_ram0|data_mem~119_q ;
wire \data_ram0|data_mem~55_q ;
wire \data_ram0|data_mem~215_q ;
wire \data_ram0|data_mem~183_q ;
wire \data_ram0|data_mem~375_q ;
wire \data_ram0|data_mem~311_q ;
wire \data_ram0|data_mem~503_q ;
wire \data_ram0|data_mem~439_q ;
wire \data_ram0|data_mem~599_q ;
wire \data_ram0|data_mem~535_q ;
wire \data_ram0|data_mem~759_q ;
wire \data_ram0|data_mem~695_q ;
wire \data_ram0|data_mem~855_q ;
wire \data_ram0|data_mem~823_q ;
wire \data_ram0|data_mem~983_q ;
wire \data_ram0|data_mem~951_q ;
wire \data_ram0|data_mem~1111_q ;
wire \data_ram0|data_mem~1079_q ;
wire \data_ram0|data_mem~1271_q ;
wire \data_ram0|data_mem~1207_q ;
wire \data_ram0|data_mem~1399_q ;
wire \data_ram0|data_mem~1335_q ;
wire \data_ram0|data_mem~1495_q ;
wire \data_ram0|data_mem~1527_q ;
wire \data_ram0|data_mem~1479_q ;
wire \data_ram0|data_mem~1431_q ;
wire \data_ram0|data_mem~1463_q ;
wire \data_ram0|data_mem~1415_q ;
wire \data_ram0|data_mem~1447_q ;
wire \data_ram0|data_mem~2879_combout ;
wire \data_ram0|data_mem~1511_q ;
wire \data_ram0|data_mem~2883_combout ;
wire \data_ram0|data_mem~1655_q ;
wire \data_ram0|data_mem~1559_q ;
wire \data_ram0|data_mem~1783_q ;
wire \data_ram0|data_mem~1719_q ;
wire \data_ram0|data_mem~1911_q ;
wire \data_ram0|data_mem~1927_q ;
wire \data_ram0|data_mem~24_q ;
wire \data_ram0|data_mem~632_q ;
wire \data_ram0|data_mem~568_q ;
wire \data_ram0|data_mem~344_q ;
wire \data_ram0|data_mem~856_q ;
wire \data_ram0|data_mem~824_q ;
wire \data_ram0|data_mem~216_q ;
wire \data_ram0|data_mem~184_q ;
wire \data_ram0|data_mem~760_q ;
wire \data_ram0|data_mem~664_q ;
wire \data_ram0|data_mem~408_q ;
wire \data_ram0|data_mem~920_q ;
wire \data_ram0|data_mem~1656_q ;
wire \data_ram0|data_mem~1368_q ;
wire \data_ram0|data_mem~1400_q ;
wire \data_ram0|data_mem~1352_q ;
wire \data_ram0|data_mem~1304_q ;
wire \data_ram0|data_mem~1336_q ;
wire \data_ram0|data_mem~1288_q ;
wire \data_ram0|data_mem~1320_q ;
wire \data_ram0|data_mem~2997_combout ;
wire \data_ram0|data_mem~1384_q ;
wire \data_ram0|data_mem~3001_combout ;
wire \data_ram0|data_mem~1912_q ;
wire \data_ram0|data_mem~1272_q ;
wire \data_ram0|data_mem~1208_q ;
wire \data_ram0|data_mem~1752_q ;
wire \data_ram0|data_mem~1688_q ;
wire \data_ram0|data_mem~1528_q ;
wire \data_ram0|data_mem~1464_q ;
wire \data_ram0|data_mem~1928_q ;
wire \data_ram0|data_mem~121_q ;
wire \data_ram0|data_mem~57_q ;
wire \data_ram0|data_mem~601_q ;
wire \data_ram0|data_mem~569_q ;
wire \data_ram0|data_mem~217_q ;
wire \data_ram0|data_mem~185_q ;
wire \data_ram0|data_mem~761_q ;
wire \data_ram0|data_mem~697_q ;
wire \data_ram0|data_mem~345_q ;
wire \data_ram0|data_mem~857_q ;
wire \data_ram0|data_mem~793_q ;
wire \data_ram0|data_mem~1017_q ;
wire \data_ram0|data_mem~953_q ;
wire \data_ram0|data_mem~1145_q ;
wire \data_ram0|data_mem~1049_q ;
wire \data_ram0|data_mem~1657_q ;
wire \data_ram0|data_mem~1593_q ;
wire \data_ram0|data_mem~1241_q ;
wire \data_ram0|data_mem~1753_q ;
wire \data_ram0|data_mem~1401_q ;
wire \data_ram0|data_mem~1337_q ;
wire \data_ram0|data_mem~1913_q ;
wire \data_ram0|data_mem~1497_q ;
wire \data_ram0|data_mem~1929_q ;
wire \data_ram0|data_mem~26_q ;
wire \data_ram0|data_mem~186_q ;
wire \data_ram0|data_mem~314_q ;
wire \data_ram0|data_mem~602_q ;
wire \data_ram0|data_mem~730_q ;
wire \data_ram0|data_mem~698_q ;
wire \data_ram0|data_mem~826_q ;
wire \data_ram0|data_mem~954_q ;
wire \data_ram0|data_mem~1146_q ;
wire \data_ram0|data_mem~1082_q ;
wire \data_ram0|data_mem~1274_q ;
wire \data_ram0|data_mem~1210_q ;
wire \data_ram0|data_mem~1402_q ;
wire \data_ram0|data_mem~1306_q ;
wire \data_ram0|data_mem~1498_q ;
wire \data_ram0|data_mem~1434_q ;
wire \data_ram0|data_mem~1658_q ;
wire \data_ram0|data_mem~1594_q ;
wire \data_ram0|data_mem~1786_q ;
wire \data_ram0|data_mem~1722_q ;
wire \data_ram0|data_mem~1882_q ;
wire \data_ram0|data_mem~1818_q ;
wire \data_ram0|data_mem~1930_q ;
wire \data_ram0|data_mem~2010_q ;
wire \data_ram0|data_mem~91_q ;
wire \data_ram0|data_mem~123_q ;
wire \data_ram0|data_mem~75_q ;
wire \data_ram0|data_mem~27_q ;
wire \data_ram0|data_mem~59_q ;
wire \data_ram0|data_mem~11_q ;
wire \data_ram0|data_mem~43_q ;
wire \data_ram0|data_mem~3293_combout ;
wire \data_ram0|data_mem~107_q ;
wire \data_ram0|data_mem~3297_combout ;
wire \data_ram0|data_mem~603_q ;
wire \data_ram0|data_mem~635_q ;
wire \data_ram0|data_mem~587_q ;
wire \data_ram0|data_mem~539_q ;
wire \data_ram0|data_mem~571_q ;
wire \data_ram0|data_mem~523_q ;
wire \data_ram0|data_mem~555_q ;
wire \data_ram0|data_mem~3301_combout ;
wire \data_ram0|data_mem~619_q ;
wire \data_ram0|data_mem~3305_combout ;
wire \data_ram0|data_mem~347_q ;
wire \data_ram0|data_mem~379_q ;
wire \data_ram0|data_mem~331_q ;
wire \data_ram0|data_mem~283_q ;
wire \data_ram0|data_mem~315_q ;
wire \data_ram0|data_mem~267_q ;
wire \data_ram0|data_mem~299_q ;
wire \data_ram0|data_mem~3309_combout ;
wire \data_ram0|data_mem~363_q ;
wire \data_ram0|data_mem~3313_combout ;
wire \data_ram0|data_mem~859_q ;
wire \data_ram0|data_mem~891_q ;
wire \data_ram0|data_mem~843_q ;
wire \data_ram0|data_mem~795_q ;
wire \data_ram0|data_mem~827_q ;
wire \data_ram0|data_mem~779_q ;
wire \data_ram0|data_mem~811_q ;
wire \data_ram0|data_mem~3317_combout ;
wire \data_ram0|data_mem~875_q ;
wire \data_ram0|data_mem~3321_combout ;
wire \data_ram0|data_mem~3325_combout ;
wire \data_ram0|data_mem~155_q ;
wire \data_ram0|data_mem~731_q ;
wire \data_ram0|data_mem~699_q ;
wire \data_ram0|data_mem~475_q ;
wire \data_ram0|data_mem~411_q ;
wire \data_ram0|data_mem~1019_q ;
wire \data_ram0|data_mem~923_q ;
wire \data_ram0|data_mem~1115_q ;
wire \data_ram0|data_mem~1051_q ;
wire \data_ram0|data_mem~1627_q ;
wire \data_ram0|data_mem~1595_q ;
wire \data_ram0|data_mem~1403_q ;
wire \data_ram0|data_mem~1883_q ;
wire \data_ram0|data_mem~1819_q ;
wire \data_ram0|data_mem~1243_q ;
wire \data_ram0|data_mem~1787_q ;
wire \data_ram0|data_mem~1723_q ;
wire \data_ram0|data_mem~1499_q ;
wire \data_ram0|data_mem~1435_q ;
wire \data_ram0|data_mem~1947_q ;
wire \data_ram0|data_mem~2011_q ;
wire \data_ram0|data_mem~124_q ;
wire \data_ram0|data_mem~28_q ;
wire \data_ram0|data_mem~540_q ;
wire \data_ram0|data_mem~188_q ;
wire \data_ram0|data_mem~764_q ;
wire \data_ram0|data_mem~668_q ;
wire \data_ram0|data_mem~316_q ;
wire \data_ram0|data_mem~892_q ;
wire \data_ram0|data_mem~828_q ;
wire \data_ram0|data_mem~476_q ;
wire \data_ram0|data_mem~444_q ;
wire \data_ram0|data_mem~956_q ;
wire \data_ram0|data_mem~1148_q ;
wire \data_ram0|data_mem~1596_q ;
wire \data_ram0|data_mem~1244_q ;
wire \data_ram0|data_mem~1180_q ;
wire \data_ram0|data_mem~1788_q ;
wire \data_ram0|data_mem~1692_q ;
wire \data_ram0|data_mem~1372_q ;
wire \data_ram0|data_mem~1340_q ;
wire \data_ram0|data_mem~1916_q ;
wire \data_ram0|data_mem~1820_q ;
wire \data_ram0|data_mem~1532_q ;
wire \data_ram0|data_mem~1468_q ;
wire \data_ram0|data_mem~1932_q ;
wire \data_ram0|data_mem~2012_q ;
wire \data_ram0|data_mem~125_q ;
wire \data_ram0|data_mem~29_q ;
wire \data_ram0|data_mem~221_q ;
wire \data_ram0|data_mem~253_q ;
wire \data_ram0|data_mem~205_q ;
wire \data_ram0|data_mem~157_q ;
wire \data_ram0|data_mem~189_q ;
wire \data_ram0|data_mem~141_q ;
wire \data_ram0|data_mem~173_q ;
wire \data_ram0|data_mem~3553_combout ;
wire \data_ram0|data_mem~237_q ;
wire \data_ram0|data_mem~3557_combout ;
wire \data_ram0|data_mem~349_q ;
wire \data_ram0|data_mem~445_q ;
wire \data_ram0|data_mem~605_q ;
wire \data_ram0|data_mem~573_q ;
wire \data_ram0|data_mem~765_q ;
wire \data_ram0|data_mem~701_q ;
wire \data_ram0|data_mem~861_q ;
wire \data_ram0|data_mem~797_q ;
wire \data_ram0|data_mem~989_q ;
wire \data_ram0|data_mem~957_q ;
wire \data_ram0|data_mem~1117_q ;
wire \data_ram0|data_mem~1085_q ;
wire \data_ram0|data_mem~1245_q ;
wire \data_ram0|data_mem~1213_q ;
wire \data_ram0|data_mem~1373_q ;
wire \data_ram0|data_mem~1309_q ;
wire \data_ram0|data_mem~1533_q ;
wire \data_ram0|data_mem~1437_q ;
wire \data_ram0|data_mem~1629_q ;
wire \data_ram0|data_mem~1565_q ;
wire \data_ram0|data_mem~1789_q ;
wire \data_ram0|data_mem~1725_q ;
wire \data_ram0|data_mem~1885_q ;
wire \data_ram0|data_mem~1853_q ;
wire \data_ram0|data_mem~1981_q ;
wire \data_ram0|data_mem~126_q ;
wire \data_ram0|data_mem~30_q ;
wire \data_ram0|data_mem~542_q ;
wire \data_ram0|data_mem~318_q ;
wire \data_ram0|data_mem~894_q ;
wire \data_ram0|data_mem~830_q ;
wire \data_ram0|data_mem~190_q ;
wire \data_ram0|data_mem~766_q ;
wire \data_ram0|data_mem~670_q ;
wire \data_ram0|data_mem~510_q ;
wire \data_ram0|data_mem~990_q ;
wire \data_ram0|data_mem~926_q ;
wire \data_ram0|data_mem~1118_q ;
wire \data_ram0|data_mem~1598_q ;
wire \data_ram0|data_mem~1918_q ;
wire \data_ram0|data_mem~1822_q ;
wire \data_ram0|data_mem~1278_q ;
wire \data_ram0|data_mem~1214_q ;
wire \data_ram0|data_mem~1790_q ;
wire \data_ram0|data_mem~1694_q ;
wire \data_ram0|data_mem~1534_q ;
wire \data_ram0|data_mem~1470_q ;
wire \data_ram0|data_mem~1950_q ;
wire \data_ram0|data_mem~2014_q ;
wire \data_ram0|data_mem~127_q ;
wire \data_ram0|data_mem~31_q ;
wire \data_ram0|data_mem~607_q ;
wire \data_ram0|data_mem~543_q ;
wire \data_ram0|data_mem~255_q ;
wire \data_ram0|data_mem~191_q ;
wire \data_ram0|data_mem~767_q ;
wire \data_ram0|data_mem~671_q ;
wire \data_ram0|data_mem~383_q ;
wire \data_ram0|data_mem~863_q ;
wire \data_ram0|data_mem~831_q ;
wire \data_ram0|data_mem~447_q ;
wire \data_ram0|data_mem~1023_q ;
wire \data_ram0|data_mem~927_q ;
wire \data_ram0|data_mem~1119_q ;
wire \data_ram0|data_mem~1055_q ;
wire \data_ram0|data_mem~1599_q ;
wire \data_ram0|data_mem~1279_q ;
wire \data_ram0|data_mem~1215_q ;
wire \data_ram0|data_mem~1791_q ;
wire \data_ram0|data_mem~1695_q ;
wire \data_ram0|data_mem~1407_q ;
wire \data_ram0|data_mem~1343_q ;
wire \data_ram0|data_mem~1887_q ;
wire \data_ram0|data_mem~1855_q ;
wire \data_ram0|data_mem~1535_q ;
wire \data_ram0|data_mem~1471_q ;
wire \data_ram0|data_mem~1935_q ;
wire \data_ram0|data_mem~96_q ;
wire \data_ram0|data_mem~32_q ;
wire \data_ram0|data_mem~256_q ;
wire \data_ram0|data_mem~352_q ;
wire \data_ram0|data_mem~288_q ;
wire \data_ram0|data_mem~640_q ;
wire \data_ram0|data_mem~544_q ;
wire \data_ram0|data_mem~736_q ;
wire \data_ram0|data_mem~768_q ;
wire \data_ram0|data_mem~720_q ;
wire \data_ram0|data_mem~672_q ;
wire \data_ram0|data_mem~704_q ;
wire \data_ram0|data_mem~656_q ;
wire \data_ram0|data_mem~688_q ;
wire \data_ram0|data_mem~3964_combout ;
wire \data_ram0|data_mem~752_q ;
wire \data_ram0|data_mem~3968_combout ;
wire \data_ram0|data_mem~896_q ;
wire \data_ram0|data_mem~832_q ;
wire \data_ram0|data_mem~992_q ;
wire \data_ram0|data_mem~928_q ;
wire \data_ram0|data_mem~1120_q ;
wire \data_ram0|data_mem~1088_q ;
wire \data_ram0|data_mem~1248_q ;
wire \data_ram0|data_mem~1280_q ;
wire \data_ram0|data_mem~1232_q ;
wire \data_ram0|data_mem~1184_q ;
wire \data_ram0|data_mem~1216_q ;
wire \data_ram0|data_mem~1168_q ;
wire \data_ram0|data_mem~1200_q ;
wire \data_ram0|data_mem~3997_combout ;
wire \data_ram0|data_mem~1264_q ;
wire \data_ram0|data_mem~4001_combout ;
wire \data_ram0|data_mem~1440_q ;
wire \data_ram0|data_mem~1632_q ;
wire \data_ram0|data_mem~1664_q ;
wire \data_ram0|data_mem~1616_q ;
wire \data_ram0|data_mem~1568_q ;
wire \data_ram0|data_mem~1600_q ;
wire \data_ram0|data_mem~1552_q ;
wire \data_ram0|data_mem~1584_q ;
wire \data_ram0|data_mem~4022_combout ;
wire \data_ram0|data_mem~1648_q ;
wire \data_ram0|data_mem~4026_combout ;
wire \data_ram0|data_mem~1760_q ;
wire \data_ram0|data_mem~1792_q ;
wire \data_ram0|data_mem~1744_q ;
wire \data_ram0|data_mem~1696_q ;
wire \data_ram0|data_mem~1728_q ;
wire \data_ram0|data_mem~1680_q ;
wire \data_ram0|data_mem~1712_q ;
wire \data_ram0|data_mem~4030_combout ;
wire \data_ram0|data_mem~1776_q ;
wire \data_ram0|data_mem~4034_combout ;
wire \data_ram0|data_mem~1888_q ;
wire \data_ram0|data_mem~1920_q ;
wire \data_ram0|data_mem~1872_q ;
wire \data_ram0|data_mem~1824_q ;
wire \data_ram0|data_mem~1856_q ;
wire \data_ram0|data_mem~1808_q ;
wire \data_ram0|data_mem~1840_q ;
wire \data_ram0|data_mem~4038_combout ;
wire \data_ram0|data_mem~1904_q ;
wire \data_ram0|data_mem~4042_combout ;
wire \data_ram0|data_mem~1936_q ;
wire \data_ram0|data_mem~1952_q ;
wire \data_ram0|data_mem~1968_q ;
wire \data_ram0|data_mem~1984_q ;
wire \data_ram0|data_mem~4046_combout ;
wire \data_ram0|data_mem~2032_q ;
wire \data_ram0|data_mem~2000_q ;
wire \data_ram0|data_mem~2016_q ;
wire \data_ram0|data_mem~4047_combout ;
wire \data_ram0|data_mem~4081_combout ;
wire \data_ram0|data_mem~4173_combout ;
wire \openmips0|regfile1|regs[6][6]~q ;
wire \openmips0|regfile1|regs[7][6]~q ;
wire \openmips0|id_ex0|ex_reg1~75_combout ;
wire \openmips0|id_ex0|ex_reg1~76_combout ;
wire \openmips0|regfile1|regs[3][0]~q ;
wire \openmips0|regfile1|regs[5][1]~q ;
wire \openmips0|regfile1|regs[3][1]~q ;
wire \openmips0|id_ex0|ex_reg2~65_combout ;
wire \openmips0|regfile1|regs[3][2]~q ;
wire \openmips0|regfile1|regs[5][6]~q ;
wire \openmips0|regfile1|regs[3][6]~q ;
wire \openmips0|id_ex0|ex_reg2~90_combout ;
wire \openmips0|regfile1|regs[4][6]~q ;
wire \openmips0|regfile1|regs[2][6]~q ;
wire \openmips0|id_ex0|ex_reg2~91_combout ;
wire \openmips0|id_ex0|ex_reg2~92_combout ;
wire \openmips0|regfile1|regs[5][7]~q ;
wire \openmips0|regfile1|regs[3][7]~q ;
wire \openmips0|id_ex0|ex_reg2~95_combout ;
wire \openmips0|regfile1|regs[4][7]~q ;
wire \openmips0|regfile1|regs[2][7]~q ;
wire \openmips0|id_ex0|ex_reg2~96_combout ;
wire \openmips0|id_ex0|ex_reg2~97_combout ;
wire \openmips0|regfile1|regs[5][8]~q ;
wire \openmips0|regfile1|regs[3][10]~q ;
wire \openmips0|regfile1|regs[5][11]~q ;
wire \openmips0|regfile1|regs[3][11]~q ;
wire \openmips0|regfile1|regs[7][11]~q ;
wire \openmips0|id_ex0|ex_reg2~110_combout ;
wire \openmips0|id_ex0|ex_reg1~87_combout ;
wire \openmips0|regfile1|regs[4][12]~q ;
wire \openmips0|regfile1|regs[2][12]~q ;
wire \openmips0|regfile1|regs[6][12]~q ;
wire \openmips0|id_ex0|ex_reg2~112_combout ;
wire \openmips0|id_ex0|ex_reg1~89_combout ;
wire \openmips0|regfile1|regs[4][13]~q ;
wire \openmips0|regfile1|regs[2][13]~q ;
wire \openmips0|id_ex0|ex_reg2~115_combout ;
wire \openmips0|regfile1|regs[5][13]~q ;
wire \openmips0|regfile1|regs[5][14]~q ;
wire \openmips0|regfile1|regs[3][14]~q ;
wire \openmips0|id_ex0|ex_reg2~119_combout ;
wire \openmips0|regfile1|regs~405_combout ;
wire \openmips0|regfile1|regs~411_combout ;
wire \openmips0|regfile1|regs~416_combout ;
wire \openmips0|id0|Add0~22 ;
wire \openmips0|pc_reg0|Add0~23 ;
wire \openmips0|id0|Add0~25_sumout ;
wire \openmips0|pc_reg0|Add0~26_sumout ;
wire \data_ram0|data_mem~4240_combout ;
wire \openmips0|regfile1|regs[4][6]~feeder_combout ;
wire \data_ram0|data_mem~1329feeder_combout ;
wire \data_ram0|data_mem~1041feeder_combout ;
wire \data_ram0|data_mem~657feeder_combout ;
wire \data_ram0|data_mem~1233feeder_combout ;
wire \data_ram0|data_mem~1009feeder_combout ;
wire \data_ram0|data_mem~881feeder_combout ;
wire \data_ram0|data_mem~113feeder_combout ;
wire \data_ram0|data_mem~1809feeder_combout ;
wire \data_ram0|data_mem~337feeder_combout ;
wire \data_ram0|data_mem~145feeder_combout ;
wire \data_ram0|data_mem~433feeder_combout ;
wire \data_ram0|data_mem~1953feeder_combout ;
wire \data_ram0|data_mem~721feeder_combout ;
wire \data_ram0|data_mem~1649feeder_combout ;
wire \data_ram0|data_mem~1202feeder_combout ;
wire \data_ram0|data_mem~82feeder_combout ;
wire \data_ram0|data_mem~1330feeder_combout ;
wire \data_ram0|data_mem~146feeder_combout ;
wire \data_ram0|data_mem~1426feeder_combout ;
wire \data_ram0|data_mem~402feeder_combout ;
wire \data_ram0|data_mem~466feeder_combout ;
wire \data_ram0|data_mem~1906feeder_combout ;
wire \data_ram0|data_mem~1074feeder_combout ;
wire \data_ram0|data_mem~786feeder_combout ;
wire \data_ram0|data_mem~1010feeder_combout ;
wire \data_ram0|data_mem~1362feeder_combout ;
wire \data_ram0|data_mem~1922feeder_combout ;
wire \data_ram0|data_mem~594feeder_combout ;
wire \data_ram0|data_mem~562feeder_combout ;
wire \data_ram0|data_mem~274feeder_combout ;
wire \data_ram0|data_mem~690feeder_combout ;
wire \data_ram0|data_mem~50feeder_combout ;
wire \data_ram0|data_mem~754feeder_combout ;
wire \data_ram0|data_mem~1650feeder_combout ;
wire \data_ram0|data_mem~370feeder_combout ;
wire \data_ram0|data_mem~1811feeder_combout ;
wire \data_ram0|data_mem~1907feeder_combout ;
wire \data_ram0|data_mem~1331feeder_combout ;
wire \data_ram0|data_mem~1203feeder_combout ;
wire \data_ram0|data_mem~1523feeder_combout ;
wire \data_ram0|data_mem~627feeder_combout ;
wire \data_ram0|data_mem~371feeder_combout ;
wire \data_ram0|data_mem~1747feeder_combout ;
wire \data_ram0|data_mem~467feeder_combout ;
wire \data_ram0|data_mem~659feeder_combout ;
wire \data_ram0|data_mem~51feeder_combout ;
wire \data_ram0|data_mem~83feeder_combout ;
wire \data_ram0|data_mem~1235feeder_combout ;
wire \data_ram0|data_mem~1139feeder_combout ;
wire \data_ram0|data_mem~787feeder_combout ;
wire \data_ram0|data_mem~1332feeder_combout ;
wire \data_ram0|data_mem~820feeder_combout ;
wire \data_ram0|data_mem~180feeder_combout ;
wire \data_ram0|data_mem~244feeder_combout ;
wire \data_ram0|data_mem~1748feeder_combout ;
wire \data_ram0|data_mem~724feeder_combout ;
wire \data_ram0|data_mem~52feeder_combout ;
wire \data_ram0|data_mem~852feeder_combout ;
wire \data_ram0|data_mem~340feeder_combout ;
wire \data_ram0|data_mem~500feeder_combout ;
wire \data_ram0|data_mem~84feeder_combout ;
wire \data_ram0|data_mem~1140feeder_combout ;
wire \data_ram0|data_mem~1876feeder_combout ;
wire \data_ram0|data_mem~532feeder_combout ;
wire \data_ram0|data_mem~1716feeder_combout ;
wire \data_ram0|data_mem~1620feeder_combout ;
wire \data_ram0|data_mem~1173feeder_combout ;
wire \data_ram0|data_mem~1301feeder_combout ;
wire \data_ram0|data_mem~1365feeder_combout ;
wire \data_ram0|data_mem~1429feeder_combout ;
wire \data_ram0|data_mem~1749feeder_combout ;
wire \data_ram0|data_mem~213feeder_combout ;
wire \data_ram0|data_mem~181feeder_combout ;
wire \data_ram0|data_mem~437feeder_combout ;
wire \data_ram0|data_mem~309feeder_combout ;
wire \data_ram0|data_mem~53feeder_combout ;
wire \data_ram0|data_mem~1013feeder_combout ;
wire \data_ram0|data_mem~885feeder_combout ;
wire \data_ram0|data_mem~949feeder_combout ;
wire \data_ram0|data_mem~1717feeder_combout ;
wire \data_ram0|data_mem~1925feeder_combout ;
wire \data_ram0|data_mem~341feeder_combout ;
wire \data_ram0|data_mem~597feeder_combout ;
wire \data_ram0|data_mem~1142feeder_combout ;
wire \data_ram0|data_mem~1334feeder_combout ;
wire \data_ram0|data_mem~1046feeder_combout ;
wire \data_ram0|data_mem~982feeder_combout ;
wire \data_ram0|data_mem~1014feeder_combout ;
wire \data_ram0|data_mem~790feeder_combout ;
wire \data_ram0|data_mem~902feeder_combout ;
wire \data_ram0|data_mem~950feeder_combout ;
wire \data_ram0|data_mem~1398feeder_combout ;
wire \data_ram0|data_mem~246feeder_combout ;
wire \data_ram0|data_mem~726feeder_combout ;
wire \data_ram0|data_mem~1206feeder_combout ;
wire \data_ram0|data_mem~1750feeder_combout ;
wire \data_ram0|data_mem~854feeder_combout ;
wire \data_ram0|data_mem~886feeder_combout ;
wire \data_ram0|data_mem~470feeder_combout ;
wire \data_ram0|data_mem~502feeder_combout ;
wire \data_ram0|data_mem~662feeder_combout ;
wire \data_ram0|data_mem~54feeder_combout ;
wire \data_ram0|data_mem~406feeder_combout ;
wire \data_ram0|data_mem~438feeder_combout ;
wire \data_ram0|data_mem~1814feeder_combout ;
wire \data_ram0|data_mem~630feeder_combout ;
wire \data_ram0|data_mem~566feeder_combout ;
wire \data_ram0|data_mem~1462feeder_combout ;
wire \data_ram0|data_mem~310feeder_combout ;
wire \data_ram0|data_mem~374feeder_combout ;
wire \data_ram0|data_mem~1527feeder_combout ;
wire \data_ram0|data_mem~119feeder_combout ;
wire \data_ram0|data_mem~55feeder_combout ;
wire \data_ram0|data_mem~535feeder_combout ;
wire \data_ram0|data_mem~311feeder_combout ;
wire \data_ram0|data_mem~439feeder_combout ;
wire \data_ram0|data_mem~1655feeder_combout ;
wire \data_ram0|data_mem~375feeder_combout ;
wire \data_ram0|data_mem~695feeder_combout ;
wire \data_ram0|data_mem~1415feeder_combout ;
wire \data_ram0|data_mem~1431feeder_combout ;
wire \data_ram0|data_mem~1463feeder_combout ;
wire \data_ram0|data_mem~983feeder_combout ;
wire \data_ram0|data_mem~1399feeder_combout ;
wire \data_ram0|data_mem~823feeder_combout ;
wire \data_ram0|data_mem~951feeder_combout ;
wire \data_ram0|data_mem~1559feeder_combout ;
wire \data_ram0|data_mem~1911feeder_combout ;
wire \data_ram0|data_mem~1304feeder_combout ;
wire \data_ram0|data_mem~1336feeder_combout ;
wire \data_ram0|data_mem~184feeder_combout ;
wire \data_ram0|data_mem~24feeder_combout ;
wire \data_ram0|data_mem~632feeder_combout ;
wire \data_ram0|data_mem~1288feeder_combout ;
wire \data_ram0|data_mem~1368feeder_combout ;
wire \data_ram0|data_mem~856feeder_combout ;
wire \data_ram0|data_mem~920feeder_combout ;
wire \data_ram0|data_mem~344feeder_combout ;
wire \data_ram0|data_mem~1464feeder_combout ;
wire \data_ram0|data_mem~1688feeder_combout ;
wire \data_ram0|data_mem~568feeder_combout ;
wire \data_ram0|data_mem~185feeder_combout ;
wire \data_ram0|data_mem~217feeder_combout ;
wire \data_ram0|data_mem~1753feeder_combout ;
wire \data_ram0|data_mem~1401feeder_combout ;
wire \data_ram0|data_mem~761feeder_combout ;
wire \data_ram0|data_mem~1241feeder_combout ;
wire \data_ram0|data_mem~57feeder_combout ;
wire \data_ram0|data_mem~1145feeder_combout ;
wire \data_ram0|data_mem~1929feeder_combout ;
wire \data_ram0|data_mem~1017feeder_combout ;
wire \data_ram0|data_mem~1593feeder_combout ;
wire \data_ram0|data_mem~1913feeder_combout ;
wire \data_ram0|data_mem~697feeder_combout ;
wire \data_ram0|data_mem~345feeder_combout ;
wire \data_ram0|data_mem~1657feeder_combout ;
wire \data_ram0|data_mem~1306feeder_combout ;
wire \data_ram0|data_mem~1082feeder_combout ;
wire \data_ram0|data_mem~1146feeder_combout ;
wire \data_ram0|data_mem~1402feeder_combout ;
wire \data_ram0|data_mem~1930feeder_combout ;
wire \data_ram0|data_mem~1274feeder_combout ;
wire \data_ram0|data_mem~1498feeder_combout ;
wire \data_ram0|data_mem~1818feeder_combout ;
wire \data_ram0|data_mem~26feeder_combout ;
wire \data_ram0|data_mem~730feeder_combout ;
wire \data_ram0|data_mem~1786feeder_combout ;
wire \data_ram0|data_mem~602feeder_combout ;
wire \data_ram0|data_mem~1658feeder_combout ;
wire \data_ram0|data_mem~1819feeder_combout ;
wire \data_ram0|data_mem~1051feeder_combout ;
wire \data_ram0|data_mem~827feeder_combout ;
wire \data_ram0|data_mem~795feeder_combout ;
wire \data_ram0|data_mem~1019feeder_combout ;
wire \data_ram0|data_mem~1947feeder_combout ;
wire \data_ram0|data_mem~27feeder_combout ;
wire \data_ram0|data_mem~475feeder_combout ;
wire \data_ram0|data_mem~699feeder_combout ;
wire \data_ram0|data_mem~347feeder_combout ;
wire \data_ram0|data_mem~11feeder_combout ;
wire \data_ram0|data_mem~59feeder_combout ;
wire \data_ram0|data_mem~123feeder_combout ;
wire \data_ram0|data_mem~91feeder_combout ;
wire \data_ram0|data_mem~603feeder_combout ;
wire \data_ram0|data_mem~635feeder_combout ;
wire \data_ram0|data_mem~1627feeder_combout ;
wire \data_ram0|data_mem~1787feeder_combout ;
wire \data_ram0|data_mem~2011feeder_combout ;
wire \data_ram0|data_mem~1723feeder_combout ;
wire \data_ram0|data_mem~1403feeder_combout ;
wire \data_ram0|data_mem~923feeder_combout ;
wire \data_ram0|data_mem~331feeder_combout ;
wire \data_ram0|data_mem~1595feeder_combout ;
wire \data_ram0|data_mem~411feeder_combout ;
wire \data_ram0|data_mem~267feeder_combout ;
wire \data_ram0|data_mem~379feeder_combout ;
wire \data_ram0|data_mem~1788feeder_combout ;
wire \data_ram0|data_mem~1180feeder_combout ;
wire \data_ram0|data_mem~1916feeder_combout ;
wire \data_ram0|data_mem~1244feeder_combout ;
wire \data_ram0|data_mem~476feeder_combout ;
wire \data_ram0|data_mem~28feeder_combout ;
wire \data_ram0|data_mem~540feeder_combout ;
wire \data_ram0|data_mem~892feeder_combout ;
wire \data_ram0|data_mem~1372feeder_combout ;
wire \data_ram0|data_mem~828feeder_combout ;
wire \data_ram0|data_mem~1932feeder_combout ;
wire \data_ram0|data_mem~956feeder_combout ;
wire \data_ram0|data_mem~1692feeder_combout ;
wire \data_ram0|data_mem~1820feeder_combout ;
wire \data_ram0|data_mem~124feeder_combout ;
wire \data_ram0|data_mem~316feeder_combout ;
wire \data_ram0|data_mem~668feeder_combout ;
wire \data_ram0|data_mem~1596feeder_combout ;
wire \data_ram0|data_mem~1533feeder_combout ;
wire \data_ram0|data_mem~1309feeder_combout ;
wire \data_ram0|data_mem~253feeder_combout ;
wire \data_ram0|data_mem~141feeder_combout ;
wire \data_ram0|data_mem~189feeder_combout ;
wire \data_ram0|data_mem~1789feeder_combout ;
wire \data_ram0|data_mem~29feeder_combout ;
wire \data_ram0|data_mem~1213feeder_combout ;
wire \data_ram0|data_mem~349feeder_combout ;
wire \data_ram0|data_mem~125feeder_combout ;
wire \data_ram0|data_mem~1373feeder_combout ;
wire \data_ram0|data_mem~957feeder_combout ;
wire \data_ram0|data_mem~797feeder_combout ;
wire \data_ram0|data_mem~701feeder_combout ;
wire \data_ram0|data_mem~1437feeder_combout ;
wire \data_ram0|data_mem~1565feeder_combout ;
wire \data_ram0|data_mem~126feeder_combout ;
wire \data_ram0|data_mem~30feeder_combout ;
wire \data_ram0|data_mem~1118feeder_combout ;
wire \data_ram0|data_mem~1950feeder_combout ;
wire \data_ram0|data_mem~990feeder_combout ;
wire \data_ram0|data_mem~830feeder_combout ;
wire \data_ram0|data_mem~1790feeder_combout ;
wire \data_ram0|data_mem~1278feeder_combout ;
wire \data_ram0|data_mem~1694feeder_combout ;
wire \data_ram0|data_mem~670feeder_combout ;
wire \data_ram0|data_mem~542feeder_combout ;
wire \data_ram0|data_mem~318feeder_combout ;
wire \data_ram0|data_mem~1343feeder_combout ;
wire \data_ram0|data_mem~1215feeder_combout ;
wire \data_ram0|data_mem~1535feeder_combout ;
wire \data_ram0|data_mem~1855feeder_combout ;
wire \data_ram0|data_mem~831feeder_combout ;
wire \data_ram0|data_mem~1055feeder_combout ;
wire \data_ram0|data_mem~927feeder_combout ;
wire \data_ram0|data_mem~1471feeder_combout ;
wire \data_ram0|data_mem~1695feeder_combout ;
wire \data_ram0|data_mem~607feeder_combout ;
wire \data_ram0|data_mem~671feeder_combout ;
wire \data_ram0|data_mem~767feeder_combout ;
wire \data_ram0|data_mem~1599feeder_combout ;
wire \data_ram0|data_mem~543feeder_combout ;
wire \data_ram0|data_mem~863feeder_combout ;
wire \data_ram0|data_mem~256feeder_combout ;
wire \data_ram0|data_mem~896feeder_combout ;
wire \data_ram0|data_mem~1808feeder_combout ;
wire \data_ram0|data_mem~1824feeder_combout ;
wire \data_ram0|data_mem~1792feeder_combout ;
wire \data_ram0|data_mem~1184feeder_combout ;
wire \data_ram0|data_mem~1216feeder_combout ;
wire \data_ram0|data_mem~96feeder_combout ;
wire \data_ram0|data_mem~1952feeder_combout ;
wire \data_ram0|data_mem~1984feeder_combout ;
wire \data_ram0|data_mem~1696feeder_combout ;
wire \data_ram0|data_mem~1680feeder_combout ;
wire \data_ram0|data_mem~928feeder_combout ;
wire \data_ram0|data_mem~1552feeder_combout ;
wire \data_ram0|data_mem~1568feeder_combout ;
wire \data_ram0|data_mem~1280feeder_combout ;
wire \data_ram0|data_mem~1248feeder_combout ;
wire \data_ram0|data_mem~352feeder_combout ;
wire \data_ram0|data_mem~288feeder_combout ;
wire \data_ram0|data_mem~704feeder_combout ;
wire \data_ram0|data_mem~656feeder_combout ;
wire \data_ram0|data_mem~640feeder_combout ;
wire \data_ram0|data_mem~1440feeder_combout ;
wire \data_ram0|data_mem~2016feeder_combout ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \openmips0|if_id0|id_inst~54_combout ;
wire \openmips0|if_id0|id_inst~57_combout ;
wire \openmips0|if_id0|id_inst~56_combout ;
wire \openmips0|if_id0|id_inst~52_combout ;
wire \openmips0|id0|Add0~2 ;
wire \openmips0|id0|Add0~6 ;
wire \openmips0|id0|Add0~10 ;
wire \openmips0|id0|Add0~13_sumout ;
wire \openmips0|id0|Add0~1_sumout ;
wire \openmips0|pc_reg0|Add0~3 ;
wire \openmips0|pc_reg0|Add0~7 ;
wire \openmips0|pc_reg0|Add0~11 ;
wire \openmips0|pc_reg0|Add0~14_sumout ;
wire \openmips0|pc_reg0|ce~q ;
wire \openmips0|if_id0|id_inst~53_combout ;
wire \openmips0|id0|WideOr8~0_combout ;
wire \openmips0|id0|reg1_read_o~1_combout ;
wire \openmips0|id0|WideOr6~0_combout ;
wire \openmips0|id0|aluop_o~8_combout ;
wire \openmips0|if_id0|id_inst~59_combout ;
wire \openmips0|id0|WideOr2~0_combout ;
wire \openmips0|id0|WideOr4~0_combout ;
wire \openmips0|id0|Equal0~0_combout ;
wire \openmips0|id0|WideOr6~2_combout ;
wire \openmips0|id0|WideOr3~0_combout ;
wire \openmips0|id0|Equal0~1_combout ;
wire \openmips0|id_ex0|ex_reg1[5]~48_combout ;
wire \openmips0|id_ex0|ex_wd~12_combout ;
wire \openmips0|if_id0|id_inst~55_combout ;
wire \openmips0|id_ex0|ex_wd~14_combout ;
wire \openmips0|id0|reg1_addr_o[1]~4_combout ;
wire \openmips0|id0|reg1_addr_o[0]~3_combout ;
wire \openmips0|id0|always1~6_combout ;
wire \openmips0|id0|always1~7_combout ;
wire \openmips0|pc_reg0|pc[2]~48_combout ;
wire \openmips0|id0|Add0~14 ;
wire \openmips0|id0|Add0~17_sumout ;
wire \openmips0|pc_reg0|Add0~15 ;
wire \openmips0|pc_reg0|Add0~18_sumout ;
wire \openmips0|id0|Add0~18 ;
wire \openmips0|id0|Add0~21_sumout ;
wire \openmips0|pc_reg0|Add0~19 ;
wire \openmips0|pc_reg0|Add0~22_sumout ;
wire \openmips0|if_id0|id_inst[14]~49_combout ;
wire \openmips0|id0|WideOr9~0_combout ;
wire \openmips0|id_ex0|ex_reg2[12]~48_combout ;
wire \openmips0|if_id0|id_inst~58_combout ;
wire \openmips0|id_ex0|ex_wd~13_combout ;
wire \openmips0|id0|reg2_addr_o[0]~3_combout ;
wire \openmips0|id0|reg2_addr_o[2]~5_combout ;
wire \openmips0|id0|reg2_addr_o[1]~4_combout ;
wire \openmips0|id0|Equal3~0_combout ;
wire \openmips0|id0|always2~6_combout ;
wire \openmips0|if_id0|id_inst[14]~50_combout ;
wire \openmips0|id0|Add0~5_sumout ;
wire \openmips0|pc_reg0|Add0~6_sumout ;
wire \openmips0|if_id0|id_inst~60_combout ;
wire \openmips0|id0|Add0~9_sumout ;
wire \openmips0|pc_reg0|Add0~10_sumout ;
wire \openmips0|if_id0|id_inst~48_combout ;
wire \openmips0|id0|WideOr6~1_combout ;
wire \openmips0|pc_reg0|Add0~2_sumout ;
wire \openmips0|if_id0|id_inst~51_combout ;
wire \openmips0|id0|WideOr5~0_combout ;
wire \openmips0|id0|WideOr0~0_combout ;
wire \openmips0|id_ex0|ex_wreg~q ;
wire \openmips0|ex_mem0|mem_wreg~q ;
wire \openmips0|mem_wb0|wb_wd~13_combout ;
wire \openmips0|id0|always2~7_combout ;
wire \openmips0|id0|always2~5_combout ;
wire \openmips0|id_ex0|ex_reg2[6]~49_combout ;
wire \openmips0|id_ex0|ex_reg2[6]~51_combout ;
wire \openmips0|id_ex0|ex_reg2[6]~50_combout ;
wire \openmips0|id_ex0|ex_reg2~52_combout ;
wire \openmips0|id_ex0|ex_reg2~62_combout ;
wire \openmips0|id_ex0|ex_reg2[6]~56_combout ;
wire \openmips0|mem_wb0|wb_wreg~3_combout ;
wire \openmips0|mem_wb0|wb_wreg~q ;
wire \openmips0|mem_wb0|wb_wd~14_combout ;
wire \openmips0|regfile1|always2~2_combout ;
wire \openmips0|mem_wb0|wb_wd~12_combout ;
wire \openmips0|regfile1|always2~3_combout ;
wire \openmips0|id_ex0|ex_reg2[6]~57_combout ;
wire \openmips0|regfile1|regs~403_combout ;
wire \openmips0|regfile1|regs[4][5]~408_combout ;
wire \openmips0|regfile1|regs[4][0]~q ;
wire \openmips0|regfile1|regs[2][5]~409_combout ;
wire \openmips0|regfile1|regs[2][0]~q ;
wire \openmips0|regfile1|regs[6][6]~401_combout ;
wire \openmips0|regfile1|regs[6][0]~q ;
wire \openmips0|id_ex0|ex_reg2~59_combout ;
wire \openmips0|regfile1|regs[5][9]~406_combout ;
wire \openmips0|regfile1|regs[5][0]~q ;
wire \openmips0|regfile1|regs[7][5]~402_combout ;
wire \openmips0|regfile1|regs[7][0]~q ;
wire \openmips0|id_ex0|ex_reg2~55_combout ;
wire \openmips0|id_ex0|ex_reg2~60_combout ;
wire \openmips0|id_ex0|ex_reg2~54_combout ;
wire \openmips0|id_ex0|ex_reg2~63_combout ;
wire \openmips0|regfile1|always1~2_combout ;
wire \openmips0|id0|always1~8_combout ;
wire \openmips0|id_ex0|ex_reg1[5]~53_combout ;
wire \openmips0|id0|imm[0]~8_combout ;
wire \openmips0|id_ex0|ex_reg1~63_combout ;
wire \openmips0|id_ex0|ex_reg1~64_combout ;
wire \openmips0|id_ex0|ex_reg1[5]~51_combout ;
wire \openmips0|id_ex0|ex_reg1~65_combout ;
wire \openmips0|ex0|Mux0~0_combout ;
wire \openmips0|id_ex0|ex_alusel~9_combout ;
wire \openmips0|ex0|Mux0~1_combout ;
wire \openmips0|ex0|Mux15~0_combout ;
wire \openmips0|id0|WideOr1~0_combout ;
wire \openmips0|mem0|Equal0~0_combout ;
wire \openmips0|id_ex0|ex_inst~50_combout ;
wire \openmips0|id_ex0|ex_reg2~61_combout ;
wire \openmips0|id_ex0|ex_reg2~53_combout ;
wire \openmips0|id_ex0|ex_reg2~93_combout ;
wire \openmips0|id_ex0|ex_reg1[5]~52_combout ;
wire \openmips0|id_ex0|ex_reg1[5]~54_combout ;
wire \openmips0|id_ex0|ex_reg2[6]~58_combout ;
wire \openmips0|regfile1|regs~404_combout ;
wire \openmips0|regfile1|regs[6][5]~q ;
wire \openmips0|regfile1|regs[2][5]~q ;
wire \openmips0|regfile1|regs[4][5]~q ;
wire \openmips0|id_ex0|ex_reg2~86_combout ;
wire \openmips0|regfile1|regs[7][5]~q ;
wire \openmips0|regfile1|regs[5][5]~q ;
wire \openmips0|regfile1|regs[3][14]~407_combout ;
wire \openmips0|regfile1|regs[3][5]~q ;
wire \openmips0|id_ex0|ex_reg2~85_combout ;
wire \openmips0|id_ex0|ex_reg2~87_combout ;
wire \openmips0|id_ex0|ex_reg2~88_combout ;
wire \openmips0|id_ex0|ex_reg2~89_combout ;
wire \openmips0|ex0|Mux10~0_combout ;
wire \openmips0|regfile1|regs[4][4]~q ;
wire \openmips0|regfile1|regs[6][4]~q ;
wire \openmips0|regfile1|regs[2][4]~q ;
wire \openmips0|id_ex0|ex_reg2~81_combout ;
wire \openmips0|regfile1|regs[1][2]~385_combout ;
wire \openmips0|regfile1|regs[1][4]~q ;
wire \openmips0|regfile1|regs~413_combout ;
wire \openmips0|regfile1|regs[5][4]~q ;
wire \openmips0|regfile1|regs[3][4]~q ;
wire \openmips0|id_ex0|ex_reg2~80_combout ;
wire \openmips0|id_ex0|ex_reg2~82_combout ;
wire \openmips0|id_ex0|ex_reg2~83_combout ;
wire \openmips0|id_ex0|ex_reg2~84_combout ;
wire \openmips0|ex0|Mux11~0_combout ;
wire \openmips0|mem0|mem_data_o[8]~32_combout ;
wire \openmips0|regfile1|regs~410_combout ;
wire \openmips0|regfile1|regs[2][1]~q ;
wire \openmips0|regfile1|regs~386_combout ;
wire \openmips0|regfile1|regs[4][1]~q ;
wire \openmips0|regfile1|regs[6][1]~q ;
wire \openmips0|id_ex0|ex_reg2~64_combout ;
wire \openmips0|id_ex0|ex_reg2[12]~66_combout ;
wire \openmips0|id_ex0|ex_reg2[12]~67_combout ;
wire \openmips0|id_ex0|ex_reg2~68_combout ;
wire \openmips0|id_ex0|ex_reg2[12]~69_combout ;
wire \openmips0|id0|always2~8_combout ;
wire \openmips0|ex0|Mux14~0_combout ;
wire \openmips0|id_ex0|ex_reg1[5]~49_combout ;
wire \openmips0|id_ex0|ex_reg1[5]~50_combout ;
wire \openmips0|id_ex0|ex_reg2~78_combout ;
wire \openmips0|regfile1|regs[5][3]~q ;
wire \openmips0|regfile1|regs[1][3]~q ;
wire \openmips0|regfile1|regs[3][3]~q ;
wire \openmips0|id_ex0|ex_reg2~75_combout ;
wire \openmips0|regfile1|regs~412_combout ;
wire \openmips0|regfile1|regs[4][3]~q ;
wire \openmips0|regfile1|regs[2][3]~q ;
wire \openmips0|id_ex0|ex_reg2~76_combout ;
wire \openmips0|id_ex0|ex_reg2~77_combout ;
wire \openmips0|id_ex0|ex_reg2~79_combout ;
wire \openmips0|ex0|Mux12~0_combout ;
wire \data_ram0|data_mem~1236feeder_combout ;
wire \openmips0|id_ex0|ex_inst~49_combout ;
wire \openmips0|ex0|Add0~1_sumout ;
wire \openmips0|mem0|mem_addr_o[0]~34_combout ;
wire \openmips0|id_ex0|ex_inst~48_combout ;
wire \openmips0|id_ex0|ex_reg2~73_combout ;
wire \openmips0|regfile1|regs~387_combout ;
wire \openmips0|regfile1|regs[7][2]~q ;
wire \openmips0|regfile1|regs[1][2]~q ;
wire \openmips0|regfile1|regs[5][2]~q ;
wire \openmips0|id_ex0|ex_reg2~70_combout ;
wire \openmips0|regfile1|regs[4][2]~q ;
wire \openmips0|regfile1|regs[6][2]~q ;
wire \openmips0|regfile1|regs[2][2]~q ;
wire \openmips0|id_ex0|ex_reg2~71_combout ;
wire \openmips0|id_ex0|ex_reg2~72_combout ;
wire \openmips0|id_ex0|ex_reg2~74_combout ;
wire \openmips0|ex0|Mux13~0_combout ;
wire \data_ram0|data_mem~4049_combout ;
wire \data_ram0|data_mem~4177_combout ;
wire \data_ram0|data_mem~1107_q ;
wire \data_ram0|data_mem~4063_combout ;
wire \data_ram0|data_mem~4184_combout ;
wire \data_ram0|data_mem~1123_q ;
wire \data_ram0|data_mem~4055_combout ;
wire \data_ram0|data_mem~4180_combout ;
wire \data_ram0|data_mem~1043_q ;
wire \data_ram0|data_mem~4061_combout ;
wire \data_ram0|data_mem~4183_combout ;
wire \data_ram0|data_mem~1059_q ;
wire \data_ram0|data_mem~1075feeder_combout ;
wire \data_ram0|data_mem~4057_combout ;
wire \data_ram0|data_mem~4181_combout ;
wire \data_ram0|data_mem~1075_q ;
wire \data_ram0|data_mem~1027feeder_combout ;
wire \data_ram0|data_mem~4059_combout ;
wire \data_ram0|data_mem~4182_combout ;
wire \data_ram0|data_mem~1027_q ;
wire \data_ram0|data_mem~2351_combout ;
wire \data_ram0|data_mem~4053_combout ;
wire \data_ram0|data_mem~4179_combout ;
wire \data_ram0|data_mem~1091_q ;
wire \data_ram0|data_mem~2355_combout ;
wire \data_ram0|data_mem~4079_combout ;
wire \data_ram0|data_mem~4192_combout ;
wire \data_ram0|data_mem~1251_q ;
wire \data_ram0|data_mem~4067_combout ;
wire \data_ram0|data_mem~4186_combout ;
wire \data_ram0|data_mem~1267_q ;
wire \data_ram0|data_mem~1171feeder_combout ;
wire \data_ram0|data_mem~4071_combout ;
wire \data_ram0|data_mem~4188_combout ;
wire \data_ram0|data_mem~1171_q ;
wire \data_ram0|data_mem~4077_combout ;
wire \data_ram0|data_mem~4191_combout ;
wire \data_ram0|data_mem~1187_q ;
wire \data_ram0|data_mem~4075_combout ;
wire \data_ram0|data_mem~4190_combout ;
wire \data_ram0|data_mem~1155_q ;
wire \data_ram0|data_mem~2367_combout ;
wire \data_ram0|data_mem~1219feeder_combout ;
wire \data_ram0|data_mem~4069_combout ;
wire \data_ram0|data_mem~4187_combout ;
wire \data_ram0|data_mem~1219_q ;
wire \data_ram0|data_mem~2371_combout ;
wire \data_ram0|data_mem~4143_combout ;
wire \data_ram0|data_mem~4224_combout ;
wire \data_ram0|data_mem~1763_q ;
wire \data_ram0|data_mem~4131_combout ;
wire \data_ram0|data_mem~4218_combout ;
wire \data_ram0|data_mem~1779_q ;
wire \data_ram0|data_mem~1715feeder_combout ;
wire \data_ram0|data_mem~4137_combout ;
wire \data_ram0|data_mem~4221_combout ;
wire \data_ram0|data_mem~1715_q ;
wire \data_ram0|data_mem~4141_combout ;
wire \data_ram0|data_mem~4223_combout ;
wire \data_ram0|data_mem~1699_q ;
wire \data_ram0|data_mem~4139_combout ;
wire \data_ram0|data_mem~4222_combout ;
wire \data_ram0|data_mem~1667_q ;
wire \data_ram0|data_mem~2375_combout ;
wire \data_ram0|data_mem~4133_combout ;
wire \data_ram0|data_mem~4219_combout ;
wire \data_ram0|data_mem~1731_q ;
wire \data_ram0|data_mem~2379_combout ;
wire \data_ram0|data_mem~1651feeder_combout ;
wire \data_ram0|data_mem~4115_combout ;
wire \data_ram0|data_mem~4210_combout ;
wire \data_ram0|data_mem~1651_q ;
wire \data_ram0|data_mem~4127_combout ;
wire \data_ram0|data_mem~4216_combout ;
wire \data_ram0|data_mem~1635_q ;
wire \data_ram0|data_mem~1555feeder_combout ;
wire \data_ram0|data_mem~4119_combout ;
wire \data_ram0|data_mem~4212_combout ;
wire \data_ram0|data_mem~1555_q ;
wire \data_ram0|data_mem~4125_combout ;
wire \data_ram0|data_mem~4215_combout ;
wire \data_ram0|data_mem~1571_q ;
wire \data_ram0|data_mem~1539feeder_combout ;
wire \data_ram0|data_mem~4123_combout ;
wire \data_ram0|data_mem~4214_combout ;
wire \data_ram0|data_mem~1539_q ;
wire \data_ram0|data_mem~2359_combout ;
wire \data_ram0|data_mem~1603feeder_combout ;
wire \data_ram0|data_mem~4117_combout ;
wire \data_ram0|data_mem~4211_combout ;
wire \data_ram0|data_mem~1603_q ;
wire \data_ram0|data_mem~2363_combout ;
wire \data_ram0|data_mem~2383_combout ;
wire \data_ram0|data_mem~4193_combout ;
wire \data_ram0|data_mem~1363_q ;
wire \data_ram0|data_mem~4095_combout ;
wire \data_ram0|data_mem~4200_combout ;
wire \data_ram0|data_mem~1379_q ;
wire \data_ram0|data_mem~4194_combout ;
wire \data_ram0|data_mem~1395_q ;
wire \data_ram0|data_mem~1299feeder_combout ;
wire \data_ram0|data_mem~4087_combout ;
wire \data_ram0|data_mem~4196_combout ;
wire \data_ram0|data_mem~1299_q ;
wire \data_ram0|data_mem~4093_combout ;
wire \data_ram0|data_mem~4199_combout ;
wire \data_ram0|data_mem~1315_q ;
wire \data_ram0|data_mem~1283feeder_combout ;
wire \data_ram0|data_mem~4091_combout ;
wire \data_ram0|data_mem~4198_combout ;
wire \data_ram0|data_mem~1283_q ;
wire \data_ram0|data_mem~2384_combout ;
wire \data_ram0|data_mem~4085_combout ;
wire \data_ram0|data_mem~4195_combout ;
wire \data_ram0|data_mem~1347_q ;
wire \data_ram0|data_mem~2388_combout ;
wire \data_ram0|data_mem~4097_combout ;
wire \data_ram0|data_mem~4201_combout ;
wire \data_ram0|data_mem~1491_q ;
wire \data_ram0|data_mem~4111_combout ;
wire \data_ram0|data_mem~4208_combout ;
wire \data_ram0|data_mem~1507_q ;
wire \data_ram0|data_mem~4105_combout ;
wire \data_ram0|data_mem~4205_combout ;
wire \data_ram0|data_mem~1459_q ;
wire \data_ram0|data_mem~4109_combout ;
wire \data_ram0|data_mem~4207_combout ;
wire \data_ram0|data_mem~1443_q ;
wire \data_ram0|data_mem~1427feeder_combout ;
wire \data_ram0|data_mem~4103_combout ;
wire \data_ram0|data_mem~4204_combout ;
wire \data_ram0|data_mem~1427_q ;
wire \data_ram0|data_mem~1411feeder_combout ;
wire \data_ram0|data_mem~4107_combout ;
wire \data_ram0|data_mem~4206_combout ;
wire \data_ram0|data_mem~1411_q ;
wire \data_ram0|data_mem~2400_combout ;
wire \data_ram0|data_mem~4101_combout ;
wire \data_ram0|data_mem~4203_combout ;
wire \data_ram0|data_mem~1475_q ;
wire \data_ram0|data_mem~2404_combout ;
wire \data_ram0|data_mem~4145_combout ;
wire \data_ram0|data_mem~4225_combout ;
wire \data_ram0|data_mem~1875_q ;
wire \data_ram0|data_mem~4159_combout ;
wire \data_ram0|data_mem~4232_combout ;
wire \data_ram0|data_mem~1891_q ;
wire \data_ram0|data_mem~4153_combout ;
wire \data_ram0|data_mem~4229_combout ;
wire \data_ram0|data_mem~1843_q ;
wire \data_ram0|data_mem~4157_combout ;
wire \data_ram0|data_mem~4231_combout ;
wire \data_ram0|data_mem~1827_q ;
wire \data_ram0|data_mem~1795feeder_combout ;
wire \data_ram0|data_mem~4155_combout ;
wire \data_ram0|data_mem~4230_combout ;
wire \data_ram0|data_mem~1795_q ;
wire \data_ram0|data_mem~2392_combout ;
wire \data_ram0|data_mem~4149_combout ;
wire \data_ram0|data_mem~4227_combout ;
wire \data_ram0|data_mem~1859_q ;
wire \data_ram0|data_mem~2396_combout ;
wire \data_ram0|data_mem~4161_combout ;
wire \data_ram0|data_mem~4239_combout ;
wire \data_ram0|data_mem~2003_q ;
wire \data_ram0|data_mem~4175_combout ;
wire \data_ram0|data_mem~4237_combout ;
wire \data_ram0|data_mem~2019_q ;
wire \data_ram0|data_mem~1923feeder_combout ;
wire \data_ram0|data_mem~4171_combout ;
wire \data_ram0|data_mem~4233_combout ;
wire \data_ram0|data_mem~1923_q ;
wire \data_ram0|data_mem~4169_combout ;
wire \data_ram0|data_mem~4236_combout ;
wire \data_ram0|data_mem~1971_q ;
wire \data_ram0|data_mem~1955feeder_combout ;
wire \data_ram0|data_mem~4235_combout ;
wire \data_ram0|data_mem~1955_q ;
wire \data_ram0|data_mem~2408_combout ;
wire \data_ram0|data_mem~4165_combout ;
wire \data_ram0|data_mem~4238_combout ;
wire \data_ram0|data_mem~1987_q ;
wire \data_ram0|data_mem~4292_combout ;
wire \data_ram0|data_mem~2409_combout ;
wire \data_ram0|data_mem~339feeder_combout ;
wire \data_ram0|data_mem~4082_combout ;
wire \data_ram0|data_mem~339_q ;
wire \data_ram0|data_mem~4096_combout ;
wire \data_ram0|data_mem~355_q ;
wire \data_ram0|data_mem~275feeder_combout ;
wire \data_ram0|data_mem~4088_combout ;
wire \data_ram0|data_mem~275_q ;
wire \data_ram0|data_mem~4094_combout ;
wire \data_ram0|data_mem~291_q ;
wire \data_ram0|data_mem~307feeder_combout ;
wire \data_ram0|data_mem~4089_combout ;
wire \data_ram0|data_mem~4090_combout ;
wire \data_ram0|data_mem~307_q ;
wire \data_ram0|data_mem~4092_combout ;
wire \data_ram0|data_mem~259_q ;
wire \data_ram0|data_mem~2318_combout ;
wire \data_ram0|data_mem~4086_combout ;
wire \data_ram0|data_mem~323_q ;
wire \data_ram0|data_mem~2322_combout ;
wire \data_ram0|data_mem~4146_combout ;
wire \data_ram0|data_mem~851_q ;
wire \data_ram0|data_mem~4160_combout ;
wire \data_ram0|data_mem~867_q ;
wire \data_ram0|data_mem~4154_combout ;
wire \data_ram0|data_mem~819_q ;
wire \data_ram0|data_mem~4158_combout ;
wire \data_ram0|data_mem~803_q ;
wire \data_ram0|data_mem~4156_combout ;
wire \data_ram0|data_mem~771_q ;
wire \data_ram0|data_mem~2326_combout ;
wire \data_ram0|data_mem~4150_combout ;
wire \data_ram0|data_mem~835_q ;
wire \data_ram0|data_mem~2330_combout ;
wire \data_ram0|data_mem~1011feeder_combout ;
wire \data_ram0|data_mem~4163_combout ;
wire \data_ram0|data_mem~4164_combout ;
wire \data_ram0|data_mem~1011_q ;
wire \data_ram0|data_mem~4176_combout ;
wire \data_ram0|data_mem~995_q ;
wire \data_ram0|data_mem~4170_combout ;
wire \data_ram0|data_mem~947_q ;
wire \data_ram0|data_mem~4174_combout ;
wire \data_ram0|data_mem~931_q ;
wire \data_ram0|data_mem~4172_combout ;
wire \data_ram0|data_mem~899_q ;
wire \data_ram0|data_mem~2342_combout ;
wire \data_ram0|data_mem~4166_combout ;
wire \data_ram0|data_mem~963_q ;
wire \data_ram0|data_mem~2346_combout ;
wire \data_ram0|data_mem~4112_combout ;
wire \data_ram0|data_mem~483_q ;
wire \data_ram0|data_mem~4099_combout ;
wire \data_ram0|data_mem~4100_combout ;
wire \data_ram0|data_mem~499_q ;
wire \data_ram0|data_mem~403feeder_combout ;
wire \data_ram0|data_mem~4104_combout ;
wire \data_ram0|data_mem~403_q ;
wire \data_ram0|data_mem~4110_combout ;
wire \data_ram0|data_mem~419_q ;
wire \data_ram0|data_mem~387feeder_combout ;
wire \data_ram0|data_mem~4108_combout ;
wire \data_ram0|data_mem~387_q ;
wire \data_ram0|data_mem~2334_combout ;
wire \data_ram0|data_mem~4102_combout ;
wire \data_ram0|data_mem~451_q ;
wire \data_ram0|data_mem~2338_combout ;
wire \data_ram0|data_mem~2350_combout ;
wire \data_ram0|data_mem~4113_combout ;
wire \data_ram0|data_mem~4114_combout ;
wire \data_ram0|data_mem~595_q ;
wire \data_ram0|data_mem~4128_combout ;
wire \data_ram0|data_mem~611_q ;
wire \data_ram0|data_mem~4120_combout ;
wire \data_ram0|data_mem~531_q ;
wire \data_ram0|data_mem~4126_combout ;
wire \data_ram0|data_mem~547_q ;
wire \data_ram0|data_mem~4124_combout ;
wire \data_ram0|data_mem~515_q ;
wire \data_ram0|data_mem~2293_combout ;
wire \data_ram0|data_mem~4118_combout ;
wire \data_ram0|data_mem~579_q ;
wire \data_ram0|data_mem~2297_combout ;
wire \data_ram0|data_mem~4129_combout ;
wire \data_ram0|data_mem~4130_combout ;
wire \data_ram0|data_mem~723_q ;
wire \data_ram0|data_mem~4144_combout ;
wire \data_ram0|data_mem~739_q ;
wire \data_ram0|data_mem~4138_combout ;
wire \data_ram0|data_mem~691_q ;
wire \data_ram0|data_mem~4142_combout ;
wire \data_ram0|data_mem~675_q ;
wire \data_ram0|data_mem~643feeder_combout ;
wire \data_ram0|data_mem~4140_combout ;
wire \data_ram0|data_mem~643_q ;
wire \data_ram0|data_mem~2309_combout ;
wire \data_ram0|data_mem~4134_combout ;
wire \data_ram0|data_mem~707_q ;
wire \data_ram0|data_mem~2313_combout ;
wire \data_ram0|data_mem~4064_combout ;
wire \data_ram0|data_mem~99_q ;
wire \data_ram0|data_mem~115feeder_combout ;
wire \data_ram0|data_mem~4051_combout ;
wire \data_ram0|data_mem~4052_combout ;
wire \data_ram0|data_mem~115_q ;
wire \data_ram0|data_mem~19feeder_combout ;
wire \data_ram0|data_mem~4056_combout ;
wire \data_ram0|data_mem~19_q ;
wire \data_ram0|data_mem~4062_combout ;
wire \data_ram0|data_mem~35_q ;
wire \data_ram0|data_mem~3feeder_combout ;
wire \data_ram0|data_mem~4060_combout ;
wire \data_ram0|data_mem~3_q ;
wire \data_ram0|data_mem~2285_combout ;
wire \data_ram0|data_mem~4054_combout ;
wire \data_ram0|data_mem~67_q ;
wire \data_ram0|data_mem~2289_combout ;
wire \data_ram0|data_mem~243feeder_combout ;
wire \data_ram0|data_mem~4068_combout ;
wire \data_ram0|data_mem~243_q ;
wire \data_ram0|data_mem~4080_combout ;
wire \data_ram0|data_mem~227_q ;
wire \data_ram0|data_mem~4066_combout ;
wire \data_ram0|data_mem~211_q ;
wire \data_ram0|data_mem~4072_combout ;
wire \data_ram0|data_mem~147_q ;
wire \data_ram0|data_mem~4078_combout ;
wire \data_ram0|data_mem~163_q ;
wire \data_ram0|data_mem~4076_combout ;
wire \data_ram0|data_mem~131_q ;
wire \data_ram0|data_mem~2301_combout ;
wire \data_ram0|data_mem~4070_combout ;
wire \data_ram0|data_mem~195_q ;
wire \data_ram0|data_mem~2305_combout ;
wire \data_ram0|data_mem~2317_combout ;
wire \data_ram0|data_mem~2410_combout ;
wire \openmips0|mem_wb0|wb_wdata~50_combout ;
wire \openmips0|id_ex0|ex_reg1~55_combout ;
wire \openmips0|id_ex0|ex_reg1~56_combout ;
wire \openmips0|id_ex0|ex_reg1~57_combout ;
wire \openmips0|id_ex0|ex_reg1~58_combout ;
wire \openmips0|ex0|Add0~2 ;
wire \openmips0|ex0|Add0~6 ;
wire \openmips0|ex0|Add0~9_sumout ;
wire \openmips0|mem0|mem_addr_o[2]~32_combout ;
wire \data_ram0|data_mem~4065_combout ;
wire \data_ram0|data_mem~4185_combout ;
wire \data_ram0|data_mem~1236_q ;
wire \data_ram0|data_mem~1252_q ;
wire \data_ram0|data_mem~1268feeder_combout ;
wire \data_ram0|data_mem~1268_q ;
wire \data_ram0|data_mem~1172_q ;
wire \data_ram0|data_mem~1188_q ;
wire \data_ram0|data_mem~1204feeder_combout ;
wire \data_ram0|data_mem~4073_combout ;
wire \data_ram0|data_mem~4189_combout ;
wire \data_ram0|data_mem~1204_q ;
wire \data_ram0|data_mem~1156feeder_combout ;
wire \data_ram0|data_mem~1156_q ;
wire \data_ram0|data_mem~2485_combout ;
wire \data_ram0|data_mem~1220_q ;
wire \data_ram0|data_mem~2489_combout ;
wire \data_ram0|data_mem~1492_q ;
wire \data_ram0|data_mem~1508_q ;
wire \data_ram0|data_mem~1460_q ;
wire \data_ram0|data_mem~1444_q ;
wire \data_ram0|data_mem~1412_q ;
wire \data_ram0|data_mem~2501_combout ;
wire \data_ram0|data_mem~1476_q ;
wire \data_ram0|data_mem~2505_combout ;
wire \data_ram0|data_mem~1124_q ;
wire \data_ram0|data_mem~1108feeder_combout ;
wire \data_ram0|data_mem~1108_q ;
wire \data_ram0|data_mem~1044feeder_combout ;
wire \data_ram0|data_mem~1044_q ;
wire \data_ram0|data_mem~1060_q ;
wire \data_ram0|data_mem~1028_q ;
wire \data_ram0|data_mem~2477_combout ;
wire \data_ram0|data_mem~1092feeder_combout ;
wire \data_ram0|data_mem~1092_q ;
wire \data_ram0|data_mem~2481_combout ;
wire \data_ram0|data_mem~1396feeder_combout ;
wire \data_ram0|data_mem~1396_q ;
wire \data_ram0|data_mem~1380_q ;
wire \data_ram0|data_mem~1300feeder_combout ;
wire \data_ram0|data_mem~1300_q ;
wire \data_ram0|data_mem~1316_q ;
wire \data_ram0|data_mem~1284feeder_combout ;
wire \data_ram0|data_mem~1284_q ;
wire \data_ram0|data_mem~2493_combout ;
wire \data_ram0|data_mem~1348feeder_combout ;
wire \data_ram0|data_mem~1348_q ;
wire \data_ram0|data_mem~2497_combout ;
wire \data_ram0|data_mem~2509_combout ;
wire \data_ram0|data_mem~1908feeder_combout ;
wire \data_ram0|data_mem~4147_combout ;
wire \data_ram0|data_mem~4226_combout ;
wire \data_ram0|data_mem~1908_q ;
wire \data_ram0|data_mem~1892_q ;
wire \data_ram0|data_mem~1812feeder_combout ;
wire \data_ram0|data_mem~4151_combout ;
wire \data_ram0|data_mem~4228_combout ;
wire \data_ram0|data_mem~1812_q ;
wire \data_ram0|data_mem~1828_q ;
wire \data_ram0|data_mem~1844_q ;
wire \data_ram0|data_mem~1796feeder_combout ;
wire \data_ram0|data_mem~1796_q ;
wire \data_ram0|data_mem~2526_combout ;
wire \data_ram0|data_mem~1860_q ;
wire \data_ram0|data_mem~2530_combout ;
wire \data_ram0|data_mem~2004_q ;
wire \data_ram0|data_mem~2020_q ;
wire \data_ram0|data_mem~1924_q ;
wire \data_ram0|data_mem~1972_q ;
wire \data_ram0|data_mem~1956_q ;
wire \data_ram0|data_mem~2534_combout ;
wire \data_ram0|data_mem~1988_q ;
wire \data_ram0|data_mem~4288_combout ;
wire \data_ram0|data_mem~1636_q ;
wire \data_ram0|data_mem~1652feeder_combout ;
wire \data_ram0|data_mem~1652_q ;
wire \data_ram0|data_mem~1588feeder_combout ;
wire \data_ram0|data_mem~4121_combout ;
wire \data_ram0|data_mem~4213_combout ;
wire \data_ram0|data_mem~1588_q ;
wire \data_ram0|data_mem~1572_q ;
wire \data_ram0|data_mem~1540feeder_combout ;
wire \data_ram0|data_mem~1540_q ;
wire \data_ram0|data_mem~2510_combout ;
wire \data_ram0|data_mem~1604_q ;
wire \data_ram0|data_mem~2514_combout ;
wire \data_ram0|data_mem~1780feeder_combout ;
wire \data_ram0|data_mem~1780_q ;
wire \data_ram0|data_mem~1764_q ;
wire \data_ram0|data_mem~1684feeder_combout ;
wire \data_ram0|data_mem~4135_combout ;
wire \data_ram0|data_mem~4220_combout ;
wire \data_ram0|data_mem~1684_q ;
wire \data_ram0|data_mem~1700_q ;
wire \data_ram0|data_mem~1668feeder_combout ;
wire \data_ram0|data_mem~1668_q ;
wire \data_ram0|data_mem~2518_combout ;
wire \data_ram0|data_mem~1732_q ;
wire \data_ram0|data_mem~2522_combout ;
wire \data_ram0|data_mem~2535_combout ;
wire \data_ram0|data_mem~116_q ;
wire \data_ram0|data_mem~100_q ;
wire \data_ram0|data_mem~20feeder_combout ;
wire \data_ram0|data_mem~20_q ;
wire \data_ram0|data_mem~36_q ;
wire \data_ram0|data_mem~4feeder_combout ;
wire \data_ram0|data_mem~4_q ;
wire \data_ram0|data_mem~2411_combout ;
wire \data_ram0|data_mem~68_q ;
wire \data_ram0|data_mem~2415_combout ;
wire \data_ram0|data_mem~356_q ;
wire \data_ram0|data_mem~372feeder_combout ;
wire \data_ram0|data_mem~372_q ;
wire \data_ram0|data_mem~276_q ;
wire \data_ram0|data_mem~292_q ;
wire \data_ram0|data_mem~308_q ;
wire \data_ram0|data_mem~260feeder_combout ;
wire \data_ram0|data_mem~260_q ;
wire \data_ram0|data_mem~2427_combout ;
wire \data_ram0|data_mem~324feeder_combout ;
wire \data_ram0|data_mem~324_q ;
wire \data_ram0|data_mem~2431_combout ;
wire \data_ram0|data_mem~468feeder_combout ;
wire \data_ram0|data_mem~4098_combout ;
wire \data_ram0|data_mem~468_q ;
wire \data_ram0|data_mem~484_q ;
wire \data_ram0|data_mem~404feeder_combout ;
wire \data_ram0|data_mem~404_q ;
wire \data_ram0|data_mem~420_q ;
wire \data_ram0|data_mem~388feeder_combout ;
wire \data_ram0|data_mem~388_q ;
wire \data_ram0|data_mem~2435_combout ;
wire \data_ram0|data_mem~452_q ;
wire \data_ram0|data_mem~2439_combout ;
wire \data_ram0|data_mem~212feeder_combout ;
wire \data_ram0|data_mem~212_q ;
wire \data_ram0|data_mem~228_q ;
wire \data_ram0|data_mem~148_q ;
wire \data_ram0|data_mem~164_q ;
wire \data_ram0|data_mem~132feeder_combout ;
wire \data_ram0|data_mem~132_q ;
wire \data_ram0|data_mem~2419_combout ;
wire \data_ram0|data_mem~196feeder_combout ;
wire \data_ram0|data_mem~196_q ;
wire \data_ram0|data_mem~2423_combout ;
wire \data_ram0|data_mem~2443_combout ;
wire \data_ram0|data_mem~4148_combout ;
wire \data_ram0|data_mem~884_q ;
wire \data_ram0|data_mem~868_q ;
wire \data_ram0|data_mem~788feeder_combout ;
wire \data_ram0|data_mem~4152_combout ;
wire \data_ram0|data_mem~788_q ;
wire \data_ram0|data_mem~804_q ;
wire \data_ram0|data_mem~772feeder_combout ;
wire \data_ram0|data_mem~772_q ;
wire \data_ram0|data_mem~2460_combout ;
wire \data_ram0|data_mem~836feeder_combout ;
wire \data_ram0|data_mem~836_q ;
wire \data_ram0|data_mem~2464_combout ;
wire \data_ram0|data_mem~628feeder_combout ;
wire \data_ram0|data_mem~4116_combout ;
wire \data_ram0|data_mem~628_q ;
wire \data_ram0|data_mem~612_q ;
wire \data_ram0|data_mem~548_q ;
wire \data_ram0|data_mem~564feeder_combout ;
wire \data_ram0|data_mem~4122_combout ;
wire \data_ram0|data_mem~564_q ;
wire \data_ram0|data_mem~516feeder_combout ;
wire \data_ram0|data_mem~516_q ;
wire \data_ram0|data_mem~2444_combout ;
wire \data_ram0|data_mem~580_q ;
wire \data_ram0|data_mem~2448_combout ;
wire \data_ram0|data_mem~756feeder_combout ;
wire \data_ram0|data_mem~4132_combout ;
wire \data_ram0|data_mem~756_q ;
wire \data_ram0|data_mem~740_q ;
wire \data_ram0|data_mem~692feeder_combout ;
wire \data_ram0|data_mem~692_q ;
wire \data_ram0|data_mem~676_q ;
wire \data_ram0|data_mem~644_q ;
wire \data_ram0|data_mem~2452_combout ;
wire \data_ram0|data_mem~708feeder_combout ;
wire \data_ram0|data_mem~708_q ;
wire \data_ram0|data_mem~2456_combout ;
wire \data_ram0|data_mem~1012feeder_combout ;
wire \data_ram0|data_mem~1012_q ;
wire \data_ram0|data_mem~996_q ;
wire \data_ram0|data_mem~948feeder_combout ;
wire \data_ram0|data_mem~948_q ;
wire \data_ram0|data_mem~932_q ;
wire \data_ram0|data_mem~900feeder_combout ;
wire \data_ram0|data_mem~900_q ;
wire \data_ram0|data_mem~2468_combout ;
wire \data_ram0|data_mem~964_q ;
wire \data_ram0|data_mem~2472_combout ;
wire \data_ram0|data_mem~2476_combout ;
wire \data_ram0|data_mem~2536_combout ;
wire \openmips0|mem_wb0|wb_wdata~51_combout ;
wire \openmips0|regfile1|regs~388_combout ;
wire \openmips0|regfile1|regs[6][3]~q ;
wire \openmips0|regfile1|regs[7][3]~q ;
wire \openmips0|id_ex0|ex_reg1~66_combout ;
wire \openmips0|id_ex0|ex_reg1~67_combout ;
wire \openmips0|id_ex0|ex_reg1~68_combout ;
wire \openmips0|ex0|Add0~10 ;
wire \openmips0|ex0|Add0~13_sumout ;
wire \openmips0|mem0|mem_addr_o[3]~35_combout ;
wire \data_ram0|data_mem~1762_q ;
wire \data_ram0|data_mem~1714feeder_combout ;
wire \data_ram0|data_mem~1714_q ;
wire \data_ram0|data_mem~1698_q ;
wire \data_ram0|data_mem~1682feeder_combout ;
wire \data_ram0|data_mem~1682_q ;
wire \data_ram0|data_mem~1666_q ;
wire \data_ram0|data_mem~2266_combout ;
wire \data_ram0|data_mem~1746feeder_combout ;
wire \data_ram0|data_mem~4217_combout ;
wire \data_ram0|data_mem~1746_q ;
wire \data_ram0|data_mem~1730_q ;
wire \data_ram0|data_mem~2270_combout ;
wire \data_ram0|data_mem~1266feeder_combout ;
wire \data_ram0|data_mem~1266_q ;
wire \data_ram0|data_mem~1250_q ;
wire \data_ram0|data_mem~1170_q ;
wire \data_ram0|data_mem~1186_q ;
wire \data_ram0|data_mem~1154feeder_combout ;
wire \data_ram0|data_mem~1154_q ;
wire \data_ram0|data_mem~2258_combout ;
wire \data_ram0|data_mem~1218_q ;
wire \data_ram0|data_mem~2262_combout ;
wire \data_ram0|data_mem~2002feeder_combout ;
wire \data_ram0|data_mem~2002_q ;
wire \data_ram0|data_mem~2018_q ;
wire \data_ram0|data_mem~1938feeder_combout ;
wire \data_ram0|data_mem~4167_combout ;
wire \data_ram0|data_mem~4234_combout ;
wire \data_ram0|data_mem~1938_q ;
wire \data_ram0|data_mem~1954_q ;
wire \data_ram0|data_mem~1970_q ;
wire \data_ram0|data_mem~2282_combout ;
wire \data_ram0|data_mem~1986_q ;
wire \data_ram0|data_mem~4296_combout ;
wire \data_ram0|data_mem~1522feeder_combout ;
wire \data_ram0|data_mem~4202_combout ;
wire \data_ram0|data_mem~1522_q ;
wire \data_ram0|data_mem~1506_q ;
wire \data_ram0|data_mem~1442_q ;
wire \data_ram0|data_mem~1458_q ;
wire \data_ram0|data_mem~1410feeder_combout ;
wire \data_ram0|data_mem~1410_q ;
wire \data_ram0|data_mem~2274_combout ;
wire \data_ram0|data_mem~1474feeder_combout ;
wire \data_ram0|data_mem~1474_q ;
wire \data_ram0|data_mem~2278_combout ;
wire \data_ram0|data_mem~2283_combout ;
wire \data_ram0|data_mem~626_q ;
wire \data_ram0|data_mem~610_q ;
wire \data_ram0|data_mem~546_q ;
wire \data_ram0|data_mem~530_q ;
wire \data_ram0|data_mem~514_q ;
wire \data_ram0|data_mem~2167_combout ;
wire \data_ram0|data_mem~578_q ;
wire \data_ram0|data_mem~2171_combout ;
wire \data_ram0|data_mem~338feeder_combout ;
wire \data_ram0|data_mem~338_q ;
wire \data_ram0|data_mem~354_q ;
wire \data_ram0|data_mem~290_q ;
wire \data_ram0|data_mem~306feeder_combout ;
wire \data_ram0|data_mem~306_q ;
wire \data_ram0|data_mem~258feeder_combout ;
wire \data_ram0|data_mem~258_q ;
wire \data_ram0|data_mem~2175_combout ;
wire \data_ram0|data_mem~322_q ;
wire \data_ram0|data_mem~2179_combout ;
wire \data_ram0|data_mem~114_q ;
wire \data_ram0|data_mem~98_q ;
wire \data_ram0|data_mem~18feeder_combout ;
wire \data_ram0|data_mem~18_q ;
wire \data_ram0|data_mem~34_q ;
wire \data_ram0|data_mem~2feeder_combout ;
wire \data_ram0|data_mem~2_q ;
wire \data_ram0|data_mem~2159_combout ;
wire \data_ram0|data_mem~66_q ;
wire \data_ram0|data_mem~2163_combout ;
wire \data_ram0|data_mem~882feeder_combout ;
wire \data_ram0|data_mem~882_q ;
wire \data_ram0|data_mem~866_q ;
wire \data_ram0|data_mem~818feeder_combout ;
wire \data_ram0|data_mem~818_q ;
wire \data_ram0|data_mem~802_q ;
wire \data_ram0|data_mem~770feeder_combout ;
wire \data_ram0|data_mem~770_q ;
wire \data_ram0|data_mem~2183_combout ;
wire \data_ram0|data_mem~834_q ;
wire \data_ram0|data_mem~2187_combout ;
wire \data_ram0|data_mem~2191_combout ;
wire \data_ram0|data_mem~1618feeder_combout ;
wire \data_ram0|data_mem~4209_combout ;
wire \data_ram0|data_mem~1618_q ;
wire \data_ram0|data_mem~1634_q ;
wire \data_ram0|data_mem~1586feeder_combout ;
wire \data_ram0|data_mem~1586_q ;
wire \data_ram0|data_mem~1570_q ;
wire \data_ram0|data_mem~1538feeder_combout ;
wire \data_ram0|data_mem~1538_q ;
wire \data_ram0|data_mem~2233_combout ;
wire \data_ram0|data_mem~1602feeder_combout ;
wire \data_ram0|data_mem~1602_q ;
wire \data_ram0|data_mem~2237_combout ;
wire \data_ram0|data_mem~1874feeder_combout ;
wire \data_ram0|data_mem~1874_q ;
wire \data_ram0|data_mem~1890_q ;
wire \data_ram0|data_mem~1842_q ;
wire \data_ram0|data_mem~1826_q ;
wire \data_ram0|data_mem~1794_q ;
wire \data_ram0|data_mem~2249_combout ;
wire \data_ram0|data_mem~1858_q ;
wire \data_ram0|data_mem~2253_combout ;
wire \data_ram0|data_mem~1122_q ;
wire \data_ram0|data_mem~4178_combout ;
wire \data_ram0|data_mem~1138_q ;
wire \data_ram0|data_mem~1042feeder_combout ;
wire \data_ram0|data_mem~1042_q ;
wire \data_ram0|data_mem~1058_q ;
wire \data_ram0|data_mem~1026feeder_combout ;
wire \data_ram0|data_mem~1026_q ;
wire \data_ram0|data_mem~2225_combout ;
wire \data_ram0|data_mem~1090_q ;
wire \data_ram0|data_mem~2229_combout ;
wire \data_ram0|data_mem~1394feeder_combout ;
wire \data_ram0|data_mem~1394_q ;
wire \data_ram0|data_mem~1378_q ;
wire \data_ram0|data_mem~1298feeder_combout ;
wire \data_ram0|data_mem~1298_q ;
wire \data_ram0|data_mem~1314_q ;
wire \data_ram0|data_mem~1282feeder_combout ;
wire \data_ram0|data_mem~1282_q ;
wire \data_ram0|data_mem~2241_combout ;
wire \data_ram0|data_mem~1346_q ;
wire \data_ram0|data_mem~2245_combout ;
wire \data_ram0|data_mem~2257_combout ;
wire \data_ram0|data_mem~242feeder_combout ;
wire \data_ram0|data_mem~242_q ;
wire \data_ram0|data_mem~226_q ;
wire \data_ram0|data_mem~178feeder_combout ;
wire \data_ram0|data_mem~4074_combout ;
wire \data_ram0|data_mem~178_q ;
wire \data_ram0|data_mem~162_q ;
wire \data_ram0|data_mem~130feeder_combout ;
wire \data_ram0|data_mem~130_q ;
wire \data_ram0|data_mem~2192_combout ;
wire \data_ram0|data_mem~194_q ;
wire \data_ram0|data_mem~2196_combout ;
wire \data_ram0|data_mem~722feeder_combout ;
wire \data_ram0|data_mem~722_q ;
wire \data_ram0|data_mem~738_q ;
wire \data_ram0|data_mem~658feeder_combout ;
wire \data_ram0|data_mem~4136_combout ;
wire \data_ram0|data_mem~658_q ;
wire \data_ram0|data_mem~674_q ;
wire \data_ram0|data_mem~642feeder_combout ;
wire \data_ram0|data_mem~642_q ;
wire \data_ram0|data_mem~2200_combout ;
wire \data_ram0|data_mem~706_q ;
wire \data_ram0|data_mem~2204_combout ;
wire \data_ram0|data_mem~498feeder_combout ;
wire \data_ram0|data_mem~498_q ;
wire \data_ram0|data_mem~482_q ;
wire \data_ram0|data_mem~4106_combout ;
wire \data_ram0|data_mem~434_q ;
wire \data_ram0|data_mem~418_q ;
wire \data_ram0|data_mem~386feeder_combout ;
wire \data_ram0|data_mem~386_q ;
wire \data_ram0|data_mem~2208_combout ;
wire \data_ram0|data_mem~450_q ;
wire \data_ram0|data_mem~2212_combout ;
wire \data_ram0|data_mem~978feeder_combout ;
wire \data_ram0|data_mem~4162_combout ;
wire \data_ram0|data_mem~978_q ;
wire \data_ram0|data_mem~994_q ;
wire \data_ram0|data_mem~946feeder_combout ;
wire \data_ram0|data_mem~946_q ;
wire \data_ram0|data_mem~930_q ;
wire \data_ram0|data_mem~898feeder_combout ;
wire \data_ram0|data_mem~898_q ;
wire \data_ram0|data_mem~2216_combout ;
wire \data_ram0|data_mem~962_q ;
wire \data_ram0|data_mem~2220_combout ;
wire \data_ram0|data_mem~2224_combout ;
wire \data_ram0|data_mem~2284_combout ;
wire \openmips0|mem_wb0|wb_wdata~49_combout ;
wire \openmips0|regfile1|regs[7][1]~q ;
wire \openmips0|id_ex0|ex_reg1~59_combout ;
wire \openmips0|id_ex0|ex_reg1[8]~60_combout ;
wire \openmips0|id_ex0|ex_reg1~61_combout ;
wire \openmips0|id_ex0|ex_reg1[8]~62_combout ;
wire \openmips0|ex0|Add0~5_sumout ;
wire \openmips0|mem0|mem_addr_o[1]~33_combout ;
wire \data_ram0|data_mem~4083_combout ;
wire \data_ram0|data_mem~4084_combout ;
wire \data_ram0|data_mem~373_q ;
wire \data_ram0|data_mem~357_q ;
wire \data_ram0|data_mem~277feeder_combout ;
wire \data_ram0|data_mem~277_q ;
wire \data_ram0|data_mem~293_q ;
wire \data_ram0|data_mem~261_q ;
wire \data_ram0|data_mem~2553_combout ;
wire \data_ram0|data_mem~325_q ;
wire \data_ram0|data_mem~2557_combout ;
wire \data_ram0|data_mem~853_q ;
wire \data_ram0|data_mem~869_q ;
wire \data_ram0|data_mem~789feeder_combout ;
wire \data_ram0|data_mem~789_q ;
wire \data_ram0|data_mem~805_q ;
wire \data_ram0|data_mem~773_q ;
wire \data_ram0|data_mem~2561_combout ;
wire \data_ram0|data_mem~837_q ;
wire \data_ram0|data_mem~2565_combout ;
wire \data_ram0|data_mem~85feeder_combout ;
wire \data_ram0|data_mem~4050_combout ;
wire \data_ram0|data_mem~85_q ;
wire \data_ram0|data_mem~101_q ;
wire \data_ram0|data_mem~117feeder_combout ;
wire \data_ram0|data_mem~117_q ;
wire \data_ram0|data_mem~21_q ;
wire \data_ram0|data_mem~37_q ;
wire \data_ram0|data_mem~5_q ;
wire \data_ram0|data_mem~2537_combout ;
wire \data_ram0|data_mem~69_q ;
wire \data_ram0|data_mem~2541_combout ;
wire \data_ram0|data_mem~613_q ;
wire \data_ram0|data_mem~629feeder_combout ;
wire \data_ram0|data_mem~629_q ;
wire \data_ram0|data_mem~533_q ;
wire \data_ram0|data_mem~549_q ;
wire \data_ram0|data_mem~517_q ;
wire \data_ram0|data_mem~2545_combout ;
wire \data_ram0|data_mem~581feeder_combout ;
wire \data_ram0|data_mem~581_q ;
wire \data_ram0|data_mem~2549_combout ;
wire \data_ram0|data_mem~2569_combout ;
wire \data_ram0|data_mem~1141feeder_combout ;
wire \data_ram0|data_mem~1141_q ;
wire \data_ram0|data_mem~1125_q ;
wire \data_ram0|data_mem~1109_q ;
wire \data_ram0|data_mem~1077feeder_combout ;
wire \data_ram0|data_mem~1077_q ;
wire \data_ram0|data_mem~1061_q ;
wire \data_ram0|data_mem~1029feeder_combout ;
wire \data_ram0|data_mem~1029_q ;
wire \data_ram0|data_mem~2603_combout ;
wire \data_ram0|data_mem~1093_q ;
wire \data_ram0|data_mem~2607_combout ;
wire \data_ram0|data_mem~1637_q ;
wire \data_ram0|data_mem~1589_q ;
wire \data_ram0|data_mem~1573_q ;
wire \data_ram0|data_mem~1541_q ;
wire \data_ram0|data_mem~2611_combout ;
wire \data_ram0|data_mem~1653_q ;
wire \data_ram0|data_mem~1605feeder_combout ;
wire \data_ram0|data_mem~1605_q ;
wire \data_ram0|data_mem~2615_combout ;
wire \data_ram0|data_mem~1877feeder_combout ;
wire \data_ram0|data_mem~1877_q ;
wire \data_ram0|data_mem~1893_q ;
wire \data_ram0|data_mem~1845_q ;
wire \data_ram0|data_mem~1829_q ;
wire \data_ram0|data_mem~1813_q ;
wire \data_ram0|data_mem~1797_q ;
wire \data_ram0|data_mem~2627_combout ;
wire \data_ram0|data_mem~1861_q ;
wire \data_ram0|data_mem~2631_combout ;
wire \data_ram0|data_mem~1397_q ;
wire \data_ram0|data_mem~1381_q ;
wire \data_ram0|data_mem~4197_combout ;
wire \data_ram0|data_mem~1333_q ;
wire \data_ram0|data_mem~1317_q ;
wire \data_ram0|data_mem~1285feeder_combout ;
wire \data_ram0|data_mem~1285_q ;
wire \data_ram0|data_mem~2619_combout ;
wire \data_ram0|data_mem~1349feeder_combout ;
wire \data_ram0|data_mem~1349_q ;
wire \data_ram0|data_mem~2623_combout ;
wire \data_ram0|data_mem~2635_combout ;
wire \data_ram0|data_mem~2005_q ;
wire \data_ram0|data_mem~2021_q ;
wire \data_ram0|data_mem~1973feeder_combout ;
wire \data_ram0|data_mem~1973_q ;
wire \data_ram0|data_mem~1941feeder_combout ;
wire \data_ram0|data_mem~1941_q ;
wire \data_ram0|data_mem~1957_q ;
wire \data_ram0|data_mem~2660_combout ;
wire \data_ram0|data_mem~1989_q ;
wire \data_ram0|data_mem~4284_combout ;
wire \data_ram0|data_mem~1525_q ;
wire \data_ram0|data_mem~1509_q ;
wire \data_ram0|data_mem~1461_q ;
wire \data_ram0|data_mem~1445_q ;
wire \data_ram0|data_mem~1413feeder_combout ;
wire \data_ram0|data_mem~1413_q ;
wire \data_ram0|data_mem~2652_combout ;
wire \data_ram0|data_mem~1477_q ;
wire \data_ram0|data_mem~2656_combout ;
wire \data_ram0|data_mem~1765_q ;
wire \data_ram0|data_mem~1685feeder_combout ;
wire \data_ram0|data_mem~1685_q ;
wire \data_ram0|data_mem~1701_q ;
wire \data_ram0|data_mem~1669feeder_combout ;
wire \data_ram0|data_mem~1669_q ;
wire \data_ram0|data_mem~2644_combout ;
wire \data_ram0|data_mem~1781feeder_combout ;
wire \data_ram0|data_mem~1781_q ;
wire \data_ram0|data_mem~1733_q ;
wire \data_ram0|data_mem~2648_combout ;
wire \data_ram0|data_mem~1253_q ;
wire \data_ram0|data_mem~1237feeder_combout ;
wire \data_ram0|data_mem~1237_q ;
wire \data_ram0|data_mem~1205feeder_combout ;
wire \data_ram0|data_mem~1205_q ;
wire \data_ram0|data_mem~1189_q ;
wire \data_ram0|data_mem~1157feeder_combout ;
wire \data_ram0|data_mem~1157_q ;
wire \data_ram0|data_mem~2636_combout ;
wire \data_ram0|data_mem~1221feeder_combout ;
wire \data_ram0|data_mem~1221_q ;
wire \data_ram0|data_mem~2640_combout ;
wire \data_ram0|data_mem~2661_combout ;
wire \data_ram0|data_mem~245_q ;
wire \data_ram0|data_mem~229_q ;
wire \data_ram0|data_mem~149_q ;
wire \data_ram0|data_mem~165_q ;
wire \data_ram0|data_mem~133feeder_combout ;
wire \data_ram0|data_mem~133_q ;
wire \data_ram0|data_mem~2570_combout ;
wire \data_ram0|data_mem~197_q ;
wire \data_ram0|data_mem~2574_combout ;
wire \data_ram0|data_mem~741_q ;
wire \data_ram0|data_mem~757_q ;
wire \data_ram0|data_mem~661feeder_combout ;
wire \data_ram0|data_mem~661_q ;
wire \data_ram0|data_mem~677_q ;
wire \data_ram0|data_mem~645feeder_combout ;
wire \data_ram0|data_mem~645_q ;
wire \data_ram0|data_mem~2578_combout ;
wire \data_ram0|data_mem~709_q ;
wire \data_ram0|data_mem~2582_combout ;
wire \data_ram0|data_mem~997_q ;
wire \data_ram0|data_mem~981_q ;
wire \data_ram0|data_mem~4168_combout ;
wire \data_ram0|data_mem~917_q ;
wire \data_ram0|data_mem~933_q ;
wire \data_ram0|data_mem~901feeder_combout ;
wire \data_ram0|data_mem~901_q ;
wire \data_ram0|data_mem~2594_combout ;
wire \data_ram0|data_mem~965_q ;
wire \data_ram0|data_mem~2598_combout ;
wire \data_ram0|data_mem~469_q ;
wire \data_ram0|data_mem~485_q ;
wire \data_ram0|data_mem~501feeder_combout ;
wire \data_ram0|data_mem~501_q ;
wire \data_ram0|data_mem~405feeder_combout ;
wire \data_ram0|data_mem~405_q ;
wire \data_ram0|data_mem~421_q ;
wire \data_ram0|data_mem~389feeder_combout ;
wire \data_ram0|data_mem~389_q ;
wire \data_ram0|data_mem~2586_combout ;
wire \data_ram0|data_mem~453feeder_combout ;
wire \data_ram0|data_mem~453_q ;
wire \data_ram0|data_mem~2590_combout ;
wire \data_ram0|data_mem~2602_combout ;
wire \data_ram0|data_mem~2662_combout ;
wire \openmips0|mem_wb0|wb_wdata~52_combout ;
wire \openmips0|regfile1|regs~389_combout ;
wire \openmips0|regfile1|regs[7][4]~q ;
wire \openmips0|id_ex0|ex_reg1~69_combout ;
wire \openmips0|id_ex0|ex_reg1~70_combout ;
wire \openmips0|id_ex0|ex_reg1~71_combout ;
wire \openmips0|ex0|Add0~14 ;
wire \openmips0|ex0|Add0~17_sumout ;
wire \openmips0|mem0|mem_addr_o[4]~36_combout ;
wire \data_ram0|data_mem~1510_q ;
wire \data_ram0|data_mem~1526_q ;
wire \data_ram0|data_mem~1430feeder_combout ;
wire \data_ram0|data_mem~1430_q ;
wire \data_ram0|data_mem~1446_q ;
wire \data_ram0|data_mem~1414feeder_combout ;
wire \data_ram0|data_mem~1414_q ;
wire \data_ram0|data_mem~2778_combout ;
wire \data_ram0|data_mem~1478_q ;
wire \data_ram0|data_mem~2782_combout ;
wire \data_ram0|data_mem~1910feeder_combout ;
wire \data_ram0|data_mem~1910_q ;
wire \data_ram0|data_mem~1894_q ;
wire \data_ram0|data_mem~1846feeder_combout ;
wire \data_ram0|data_mem~1846_q ;
wire \data_ram0|data_mem~1830_q ;
wire \data_ram0|data_mem~1798feeder_combout ;
wire \data_ram0|data_mem~1798_q ;
wire \data_ram0|data_mem~2770_combout ;
wire \data_ram0|data_mem~1862feeder_combout ;
wire \data_ram0|data_mem~1862_q ;
wire \data_ram0|data_mem~2774_combout ;
wire \data_ram0|data_mem~2022_q ;
wire \data_ram0|data_mem~1926_q ;
wire \data_ram0|data_mem~1974_q ;
wire \data_ram0|data_mem~1958_q ;
wire \data_ram0|data_mem~2786_combout ;
wire \data_ram0|data_mem~2006feeder_combout ;
wire \data_ram0|data_mem~2006_q ;
wire \data_ram0|data_mem~1990_q ;
wire \data_ram0|data_mem~4280_combout ;
wire \data_ram0|data_mem~1382_q ;
wire \data_ram0|data_mem~1366feeder_combout ;
wire \data_ram0|data_mem~1366_q ;
wire \data_ram0|data_mem~1302_q ;
wire \data_ram0|data_mem~1318_q ;
wire \data_ram0|data_mem~1286_q ;
wire \data_ram0|data_mem~2762_combout ;
wire \data_ram0|data_mem~1350_q ;
wire \data_ram0|data_mem~2766_combout ;
wire \data_ram0|data_mem~2787_combout ;
wire \data_ram0|data_mem~598feeder_combout ;
wire \data_ram0|data_mem~598_q ;
wire \data_ram0|data_mem~614_q ;
wire \data_ram0|data_mem~534feeder_combout ;
wire \data_ram0|data_mem~534_q ;
wire \data_ram0|data_mem~550_q ;
wire \data_ram0|data_mem~518feeder_combout ;
wire \data_ram0|data_mem~518_q ;
wire \data_ram0|data_mem~2671_combout ;
wire \data_ram0|data_mem~582_q ;
wire \data_ram0|data_mem~2675_combout ;
wire \data_ram0|data_mem~214_q ;
wire \data_ram0|data_mem~230_q ;
wire \data_ram0|data_mem~150feeder_combout ;
wire \data_ram0|data_mem~150_q ;
wire \data_ram0|data_mem~166_q ;
wire \data_ram0|data_mem~182feeder_combout ;
wire \data_ram0|data_mem~182_q ;
wire \data_ram0|data_mem~134feeder_combout ;
wire \data_ram0|data_mem~134_q ;
wire \data_ram0|data_mem~2679_combout ;
wire \data_ram0|data_mem~198_q ;
wire \data_ram0|data_mem~2683_combout ;
wire \data_ram0|data_mem~86feeder_combout ;
wire \data_ram0|data_mem~86_q ;
wire \data_ram0|data_mem~102_q ;
wire \data_ram0|data_mem~118feeder_combout ;
wire \data_ram0|data_mem~118_q ;
wire \data_ram0|data_mem~22feeder_combout ;
wire \data_ram0|data_mem~22_q ;
wire \data_ram0|data_mem~38_q ;
wire \data_ram0|data_mem~6feeder_combout ;
wire \data_ram0|data_mem~6_q ;
wire \data_ram0|data_mem~2663_combout ;
wire \data_ram0|data_mem~70_q ;
wire \data_ram0|data_mem~2667_combout ;
wire \data_ram0|data_mem~742_q ;
wire \data_ram0|data_mem~758feeder_combout ;
wire \data_ram0|data_mem~758_q ;
wire \data_ram0|data_mem~694_q ;
wire \data_ram0|data_mem~678_q ;
wire \data_ram0|data_mem~646feeder_combout ;
wire \data_ram0|data_mem~646_q ;
wire \data_ram0|data_mem~2687_combout ;
wire \data_ram0|data_mem~710_q ;
wire \data_ram0|data_mem~2691_combout ;
wire \data_ram0|data_mem~2695_combout ;
wire \data_ram0|data_mem~1766_q ;
wire \data_ram0|data_mem~1782feeder_combout ;
wire \data_ram0|data_mem~1782_q ;
wire \data_ram0|data_mem~1718feeder_combout ;
wire \data_ram0|data_mem~1718_q ;
wire \data_ram0|data_mem~1702_q ;
wire \data_ram0|data_mem~1686feeder_combout ;
wire \data_ram0|data_mem~1686_q ;
wire \data_ram0|data_mem~1670_q ;
wire \data_ram0|data_mem~2753_combout ;
wire \data_ram0|data_mem~1734_q ;
wire \data_ram0|data_mem~2757_combout ;
wire \data_ram0|data_mem~1110feeder_combout ;
wire \data_ram0|data_mem~1110_q ;
wire \data_ram0|data_mem~1126_q ;
wire \data_ram0|data_mem~1062_q ;
wire \data_ram0|data_mem~1078feeder_combout ;
wire \data_ram0|data_mem~1078_q ;
wire \data_ram0|data_mem~1030feeder_combout ;
wire \data_ram0|data_mem~1030_q ;
wire \data_ram0|data_mem~2729_combout ;
wire \data_ram0|data_mem~1094_q ;
wire \data_ram0|data_mem~2733_combout ;
wire \data_ram0|data_mem~1622feeder_combout ;
wire \data_ram0|data_mem~1622_q ;
wire \data_ram0|data_mem~1638_q ;
wire \data_ram0|data_mem~1654_q ;
wire \data_ram0|data_mem~1590feeder_combout ;
wire \data_ram0|data_mem~1590_q ;
wire \data_ram0|data_mem~1574_q ;
wire \data_ram0|data_mem~1542_q ;
wire \data_ram0|data_mem~2737_combout ;
wire \data_ram0|data_mem~1606feeder_combout ;
wire \data_ram0|data_mem~1606_q ;
wire \data_ram0|data_mem~2741_combout ;
wire \data_ram0|data_mem~1270_q ;
wire \data_ram0|data_mem~1254_q ;
wire \data_ram0|data_mem~1238feeder_combout ;
wire \data_ram0|data_mem~1238_q ;
wire \data_ram0|data_mem~1174_q ;
wire \data_ram0|data_mem~1190_q ;
wire \data_ram0|data_mem~1158feeder_combout ;
wire \data_ram0|data_mem~1158_q ;
wire \data_ram0|data_mem~2745_combout ;
wire \data_ram0|data_mem~1222feeder_combout ;
wire \data_ram0|data_mem~1222_q ;
wire \data_ram0|data_mem~2749_combout ;
wire \data_ram0|data_mem~2761_combout ;
wire \data_ram0|data_mem~2788_combout ;
wire \openmips0|mem_wb0|wb_wdata~53_combout ;
wire \openmips0|regfile1|regs~390_combout ;
wire \openmips0|regfile1|regs[1][5]~q ;
wire \openmips0|id_ex0|ex_reg1~72_combout ;
wire \openmips0|id_ex0|ex_reg1~73_combout ;
wire \openmips0|id_ex0|ex_reg1~74_combout ;
wire \openmips0|ex0|Add0~18 ;
wire \openmips0|ex0|Add0~21_sumout ;
wire \openmips0|mem0|mem_addr_o[5]~37_combout ;
wire \data_ram0|data_mem~1239feeder_combout ;
wire \data_ram0|data_mem~1239_q ;
wire \data_ram0|data_mem~1255_q ;
wire \data_ram0|data_mem~1175feeder_combout ;
wire \data_ram0|data_mem~1175_q ;
wire \data_ram0|data_mem~1191_q ;
wire \data_ram0|data_mem~1159feeder_combout ;
wire \data_ram0|data_mem~1159_q ;
wire \data_ram0|data_mem~2863_combout ;
wire \data_ram0|data_mem~1223_q ;
wire \data_ram0|data_mem~2867_combout ;
wire \data_ram0|data_mem~1367feeder_combout ;
wire \data_ram0|data_mem~1367_q ;
wire \data_ram0|data_mem~1383_q ;
wire \data_ram0|data_mem~1303_q ;
wire \data_ram0|data_mem~1319_q ;
wire \data_ram0|data_mem~1287feeder_combout ;
wire \data_ram0|data_mem~1287_q ;
wire \data_ram0|data_mem~2871_combout ;
wire \data_ram0|data_mem~1351_q ;
wire \data_ram0|data_mem~2875_combout ;
wire \data_ram0|data_mem~1127_q ;
wire \data_ram0|data_mem~1143feeder_combout ;
wire \data_ram0|data_mem~1143_q ;
wire \data_ram0|data_mem~1047feeder_combout ;
wire \data_ram0|data_mem~1047_q ;
wire \data_ram0|data_mem~1063_q ;
wire \data_ram0|data_mem~1031_q ;
wire \data_ram0|data_mem~2855_combout ;
wire \data_ram0|data_mem~1095_q ;
wire \data_ram0|data_mem~2859_combout ;
wire \data_ram0|data_mem~2887_combout ;
wire \data_ram0|data_mem~631feeder_combout ;
wire \data_ram0|data_mem~631_q ;
wire \data_ram0|data_mem~615_q ;
wire \data_ram0|data_mem~567_q ;
wire \data_ram0|data_mem~551_q ;
wire \data_ram0|data_mem~519feeder_combout ;
wire \data_ram0|data_mem~519_q ;
wire \data_ram0|data_mem~2822_combout ;
wire \data_ram0|data_mem~583_q ;
wire \data_ram0|data_mem~2826_combout ;
wire \data_ram0|data_mem~887_q ;
wire \data_ram0|data_mem~871_q ;
wire \data_ram0|data_mem~791_q ;
wire \data_ram0|data_mem~807_q ;
wire \data_ram0|data_mem~775feeder_combout ;
wire \data_ram0|data_mem~775_q ;
wire \data_ram0|data_mem~2838_combout ;
wire \data_ram0|data_mem~839_q ;
wire \data_ram0|data_mem~2842_combout ;
wire \data_ram0|data_mem~1015_q ;
wire \data_ram0|data_mem~999_q ;
wire \data_ram0|data_mem~919_q ;
wire \data_ram0|data_mem~935_q ;
wire \data_ram0|data_mem~903feeder_combout ;
wire \data_ram0|data_mem~903_q ;
wire \data_ram0|data_mem~2846_combout ;
wire \data_ram0|data_mem~967_q ;
wire \data_ram0|data_mem~2850_combout ;
wire \data_ram0|data_mem~727_q ;
wire \data_ram0|data_mem~743_q ;
wire \data_ram0|data_mem~663feeder_combout ;
wire \data_ram0|data_mem~663_q ;
wire \data_ram0|data_mem~679_q ;
wire \data_ram0|data_mem~647feeder_combout ;
wire \data_ram0|data_mem~647_q ;
wire \data_ram0|data_mem~2830_combout ;
wire \data_ram0|data_mem~711_q ;
wire \data_ram0|data_mem~2834_combout ;
wire \data_ram0|data_mem~2854_combout ;
wire \data_ram0|data_mem~2023_q ;
wire \data_ram0|data_mem~1943_q ;
wire \data_ram0|data_mem~1975feeder_combout ;
wire \data_ram0|data_mem~1975_q ;
wire \data_ram0|data_mem~1959_q ;
wire \data_ram0|data_mem~2912_combout ;
wire \data_ram0|data_mem~2007feeder_combout ;
wire \data_ram0|data_mem~2007_q ;
wire \data_ram0|data_mem~1991_q ;
wire \data_ram0|data_mem~4276_combout ;
wire \data_ram0|data_mem~1895_q ;
wire \data_ram0|data_mem~1879feeder_combout ;
wire \data_ram0|data_mem~1879_q ;
wire \data_ram0|data_mem~1815_q ;
wire \data_ram0|data_mem~1831_q ;
wire \data_ram0|data_mem~1847_q ;
wire \data_ram0|data_mem~1799_q ;
wire \data_ram0|data_mem~2904_combout ;
wire \data_ram0|data_mem~1863_q ;
wire \data_ram0|data_mem~2908_combout ;
wire \data_ram0|data_mem~1623_q ;
wire \data_ram0|data_mem~1639_q ;
wire \data_ram0|data_mem~1591_q ;
wire \data_ram0|data_mem~1575_q ;
wire \data_ram0|data_mem~1543_q ;
wire \data_ram0|data_mem~2888_combout ;
wire \data_ram0|data_mem~1607_q ;
wire \data_ram0|data_mem~2892_combout ;
wire \data_ram0|data_mem~1767_q ;
wire \data_ram0|data_mem~1751feeder_combout ;
wire \data_ram0|data_mem~1751_q ;
wire \data_ram0|data_mem~1687feeder_combout ;
wire \data_ram0|data_mem~1687_q ;
wire \data_ram0|data_mem~1703_q ;
wire \data_ram0|data_mem~1671feeder_combout ;
wire \data_ram0|data_mem~1671_q ;
wire \data_ram0|data_mem~2896_combout ;
wire \data_ram0|data_mem~1735_q ;
wire \data_ram0|data_mem~2900_combout ;
wire \data_ram0|data_mem~2913_combout ;
wire \data_ram0|data_mem~247feeder_combout ;
wire \data_ram0|data_mem~247_q ;
wire \data_ram0|data_mem~231_q ;
wire \data_ram0|data_mem~151_q ;
wire \data_ram0|data_mem~167_q ;
wire \data_ram0|data_mem~135_q ;
wire \data_ram0|data_mem~2797_combout ;
wire \data_ram0|data_mem~199_q ;
wire \data_ram0|data_mem~2801_combout ;
wire \data_ram0|data_mem~359_q ;
wire \data_ram0|data_mem~343feeder_combout ;
wire \data_ram0|data_mem~343_q ;
wire \data_ram0|data_mem~279feeder_combout ;
wire \data_ram0|data_mem~279_q ;
wire \data_ram0|data_mem~295_q ;
wire \data_ram0|data_mem~263feeder_combout ;
wire \data_ram0|data_mem~263_q ;
wire \data_ram0|data_mem~2805_combout ;
wire \data_ram0|data_mem~327_q ;
wire \data_ram0|data_mem~2809_combout ;
wire \data_ram0|data_mem~423_q ;
wire \data_ram0|data_mem~407feeder_combout ;
wire \data_ram0|data_mem~407_q ;
wire \data_ram0|data_mem~391feeder_combout ;
wire \data_ram0|data_mem~391_q ;
wire \data_ram0|data_mem~2813_combout ;
wire \data_ram0|data_mem~487_q ;
wire \data_ram0|data_mem~471feeder_combout ;
wire \data_ram0|data_mem~471_q ;
wire \data_ram0|data_mem~455_q ;
wire \data_ram0|data_mem~2817_combout ;
wire \data_ram0|data_mem~87feeder_combout ;
wire \data_ram0|data_mem~87_q ;
wire \data_ram0|data_mem~103_q ;
wire \data_ram0|data_mem~23_q ;
wire \data_ram0|data_mem~39_q ;
wire \data_ram0|data_mem~7_q ;
wire \data_ram0|data_mem~2789_combout ;
wire \data_ram0|data_mem~71_q ;
wire \data_ram0|data_mem~2793_combout ;
wire \data_ram0|data_mem~2821_combout ;
wire \data_ram0|data_mem~2914_combout ;
wire \openmips0|mem_wb0|wb_wdata~54_combout ;
wire \openmips0|id_ex0|ex_reg2~94_combout ;
wire \openmips0|ex0|Mux9~0_combout ;
wire \openmips0|id_ex0|ex_reg1~77_combout ;
wire \openmips0|ex0|Add0~22 ;
wire \openmips0|ex0|Add0~25_sumout ;
wire \openmips0|mem0|mem_addr_o[6]~38_combout ;
wire \data_ram0|data_mem~1489_q ;
wire \data_ram0|data_mem~1505_q ;
wire \data_ram0|data_mem~1521_q ;
wire \data_ram0|data_mem~1457_q ;
wire \data_ram0|data_mem~1441_q ;
wire \data_ram0|data_mem~1409_q ;
wire \data_ram0|data_mem~2123_combout ;
wire \data_ram0|data_mem~1473_q ;
wire \data_ram0|data_mem~2127_combout ;
wire \data_ram0|data_mem~1249_q ;
wire \data_ram0|data_mem~1265_q ;
wire \data_ram0|data_mem~1201feeder_combout ;
wire \data_ram0|data_mem~1201_q ;
wire \data_ram0|data_mem~1185_q ;
wire \data_ram0|data_mem~1153feeder_combout ;
wire \data_ram0|data_mem~1153_q ;
wire \data_ram0|data_mem~2107_combout ;
wire \data_ram0|data_mem~1217_q ;
wire \data_ram0|data_mem~2111_combout ;
wire \data_ram0|data_mem~1137feeder_combout ;
wire \data_ram0|data_mem~1137_q ;
wire \data_ram0|data_mem~1121_q ;
wire \data_ram0|data_mem~1073feeder_combout ;
wire \data_ram0|data_mem~1073_q ;
wire \data_ram0|data_mem~1057_q ;
wire \data_ram0|data_mem~1025feeder_combout ;
wire \data_ram0|data_mem~1025_q ;
wire \data_ram0|data_mem~2099_combout ;
wire \data_ram0|data_mem~1089_q ;
wire \data_ram0|data_mem~2103_combout ;
wire \data_ram0|data_mem~1361_q ;
wire \data_ram0|data_mem~1377_q ;
wire \data_ram0|data_mem~1297_q ;
wire \data_ram0|data_mem~1313_q ;
wire \data_ram0|data_mem~1281feeder_combout ;
wire \data_ram0|data_mem~1281_q ;
wire \data_ram0|data_mem~2115_combout ;
wire \data_ram0|data_mem~1345_q ;
wire \data_ram0|data_mem~2119_combout ;
wire \data_ram0|data_mem~2131_combout ;
wire \data_ram0|data_mem~1617feeder_combout ;
wire \data_ram0|data_mem~1617_q ;
wire \data_ram0|data_mem~1633_q ;
wire \data_ram0|data_mem~1585_q ;
wire \data_ram0|data_mem~1569_q ;
wire \data_ram0|data_mem~1537feeder_combout ;
wire \data_ram0|data_mem~1537_q ;
wire \data_ram0|data_mem~2132_combout ;
wire \data_ram0|data_mem~1601feeder_combout ;
wire \data_ram0|data_mem~1601_q ;
wire \data_ram0|data_mem~2136_combout ;
wire \data_ram0|data_mem~1761_q ;
wire \data_ram0|data_mem~1745feeder_combout ;
wire \data_ram0|data_mem~1745_q ;
wire \data_ram0|data_mem~1777_q ;
wire \data_ram0|data_mem~1729_q ;
wire \data_ram0|data_mem~2144_combout ;
wire \data_ram0|data_mem~1889_q ;
wire \data_ram0|data_mem~1905_q ;
wire \data_ram0|data_mem~1825_q ;
wire \data_ram0|data_mem~1841_q ;
wire \data_ram0|data_mem~1793feeder_combout ;
wire \data_ram0|data_mem~1793_q ;
wire \data_ram0|data_mem~2148_combout ;
wire \data_ram0|data_mem~1857feeder_combout ;
wire \data_ram0|data_mem~1857_q ;
wire \data_ram0|data_mem~2152_combout ;
wire \data_ram0|data_mem~2017_q ;
wire \data_ram0|data_mem~2001_q ;
wire \data_ram0|data_mem~1937_q ;
wire \data_ram0|data_mem~1969_q ;
wire \data_ram0|data_mem~1921feeder_combout ;
wire \data_ram0|data_mem~1921_q ;
wire \data_ram0|data_mem~2156_combout ;
wire \data_ram0|data_mem~1985_q ;
wire \data_ram0|data_mem~4300_combout ;
wire \data_ram0|data_mem~2157_combout ;
wire \data_ram0|data_mem~625feeder_combout ;
wire \data_ram0|data_mem~625_q ;
wire \data_ram0|data_mem~609_q ;
wire \data_ram0|data_mem~529feeder_combout ;
wire \data_ram0|data_mem~529_q ;
wire \data_ram0|data_mem~545_q ;
wire \data_ram0|data_mem~513feeder_combout ;
wire \data_ram0|data_mem~513_q ;
wire \data_ram0|data_mem~2066_combout ;
wire \data_ram0|data_mem~577_q ;
wire \data_ram0|data_mem~2070_combout ;
wire \data_ram0|data_mem~753feeder_combout ;
wire \data_ram0|data_mem~753_q ;
wire \data_ram0|data_mem~737_q ;
wire \data_ram0|data_mem~689_q ;
wire \data_ram0|data_mem~673_q ;
wire \data_ram0|data_mem~641feeder_combout ;
wire \data_ram0|data_mem~641_q ;
wire \data_ram0|data_mem~2074_combout ;
wire \data_ram0|data_mem~705_q ;
wire \data_ram0|data_mem~2078_combout ;
wire \data_ram0|data_mem~849_q ;
wire \data_ram0|data_mem~865_q ;
wire \data_ram0|data_mem~785_q ;
wire \data_ram0|data_mem~801_q ;
wire \data_ram0|data_mem~769_q ;
wire \data_ram0|data_mem~2082_combout ;
wire \data_ram0|data_mem~833_q ;
wire \data_ram0|data_mem~2086_combout ;
wire \data_ram0|data_mem~977_q ;
wire \data_ram0|data_mem~993_q ;
wire \data_ram0|data_mem~945feeder_combout ;
wire \data_ram0|data_mem~945_q ;
wire \data_ram0|data_mem~929_q ;
wire \data_ram0|data_mem~897feeder_combout ;
wire \data_ram0|data_mem~897_q ;
wire \data_ram0|data_mem~2090_combout ;
wire \data_ram0|data_mem~961_q ;
wire \data_ram0|data_mem~2094_combout ;
wire \data_ram0|data_mem~2098_combout ;
wire \data_ram0|data_mem~369_q ;
wire \data_ram0|data_mem~353_q ;
wire \data_ram0|data_mem~289_q ;
wire \data_ram0|data_mem~305_q ;
wire \data_ram0|data_mem~257_q ;
wire \data_ram0|data_mem~2049_combout ;
wire \data_ram0|data_mem~321_q ;
wire \data_ram0|data_mem~2053_combout ;
wire \data_ram0|data_mem~81feeder_combout ;
wire \data_ram0|data_mem~81_q ;
wire \data_ram0|data_mem~97_q ;
wire \data_ram0|data_mem~17feeder_combout ;
wire \data_ram0|data_mem~17_q ;
wire \data_ram0|data_mem~33_q ;
wire \data_ram0|data_mem~1feeder_combout ;
wire \data_ram0|data_mem~1_q ;
wire \data_ram0|data_mem~2033_combout ;
wire \data_ram0|data_mem~65_q ;
wire \data_ram0|data_mem~2037_combout ;
wire \data_ram0|data_mem~241feeder_combout ;
wire \data_ram0|data_mem~241_q ;
wire \data_ram0|data_mem~225_q ;
wire \data_ram0|data_mem~209_q ;
wire \data_ram0|data_mem~177feeder_combout ;
wire \data_ram0|data_mem~177_q ;
wire \data_ram0|data_mem~161_q ;
wire \data_ram0|data_mem~129feeder_combout ;
wire \data_ram0|data_mem~129_q ;
wire \data_ram0|data_mem~2041_combout ;
wire \data_ram0|data_mem~193_q ;
wire \data_ram0|data_mem~2045_combout ;
wire \data_ram0|data_mem~497feeder_combout ;
wire \data_ram0|data_mem~497_q ;
wire \data_ram0|data_mem~481_q ;
wire \data_ram0|data_mem~401_q ;
wire \data_ram0|data_mem~417_q ;
wire \data_ram0|data_mem~385feeder_combout ;
wire \data_ram0|data_mem~385_q ;
wire \data_ram0|data_mem~2057_combout ;
wire \data_ram0|data_mem~449_q ;
wire \data_ram0|data_mem~2061_combout ;
wire \data_ram0|data_mem~2065_combout ;
wire \data_ram0|data_mem~2158_combout ;
wire \openmips0|mem_wb0|wb_wdata~48_combout ;
wire \openmips0|regfile1|regs~384_combout ;
wire \openmips0|regfile1|regs[1][0]~q ;
wire \openmips0|regfile1|regs[1][1]~q ;
wire \openmips0|regfile1|regs~391_combout ;
wire \openmips0|regfile1|regs[1][6]~q ;
wire \openmips0|id_ex0|ex_reg2~98_combout ;
wire \openmips0|id_ex0|ex_reg2~99_combout ;
wire \openmips0|regfile1|regs[7][7]~q ;
wire \openmips0|regfile1|regs[6][7]~q ;
wire \openmips0|id_ex0|ex_reg1~78_combout ;
wire \openmips0|id_ex0|ex_reg1~79_combout ;
wire \openmips0|id_ex0|ex_reg1~80_combout ;
wire \openmips0|ex0|Mux8~0_combout ;
wire \data_ram0|data_mem~360_q ;
wire \data_ram0|data_mem~376_q ;
wire \data_ram0|data_mem~312_q ;
wire \data_ram0|data_mem~296_q ;
wire \data_ram0|data_mem~280_q ;
wire \data_ram0|data_mem~264feeder_combout ;
wire \data_ram0|data_mem~264_q ;
wire \data_ram0|data_mem~2931_combout ;
wire \data_ram0|data_mem~328feeder_combout ;
wire \data_ram0|data_mem~328_q ;
wire \data_ram0|data_mem~2935_combout ;
wire \data_ram0|data_mem~888_q ;
wire \data_ram0|data_mem~872_q ;
wire \data_ram0|data_mem~792_q ;
wire \data_ram0|data_mem~808_q ;
wire \data_ram0|data_mem~776_q ;
wire \data_ram0|data_mem~2939_combout ;
wire \data_ram0|data_mem~840feeder_combout ;
wire \data_ram0|data_mem~840_q ;
wire \data_ram0|data_mem~2943_combout ;
wire \data_ram0|data_mem~120feeder_combout ;
wire \data_ram0|data_mem~120_q ;
wire \data_ram0|data_mem~104_q ;
wire \data_ram0|data_mem~88_q ;
wire \data_ram0|data_mem~4058_combout ;
wire \data_ram0|data_mem~56_q ;
wire \data_ram0|data_mem~40_q ;
wire \data_ram0|data_mem~8feeder_combout ;
wire \data_ram0|data_mem~8_q ;
wire \data_ram0|data_mem~2915_combout ;
wire \data_ram0|data_mem~72_q ;
wire \data_ram0|data_mem~2919_combout ;
wire \data_ram0|data_mem~600feeder_combout ;
wire \data_ram0|data_mem~600_q ;
wire \data_ram0|data_mem~616_q ;
wire \data_ram0|data_mem~536feeder_combout ;
wire \data_ram0|data_mem~536_q ;
wire \data_ram0|data_mem~552_q ;
wire \data_ram0|data_mem~520feeder_combout ;
wire \data_ram0|data_mem~520_q ;
wire \data_ram0|data_mem~2923_combout ;
wire \data_ram0|data_mem~584_q ;
wire \data_ram0|data_mem~2927_combout ;
wire \data_ram0|data_mem~2947_combout ;
wire \data_ram0|data_mem~1144feeder_combout ;
wire \data_ram0|data_mem~1144_q ;
wire \data_ram0|data_mem~1128_q ;
wire \data_ram0|data_mem~1048feeder_combout ;
wire \data_ram0|data_mem~1048_q ;
wire \data_ram0|data_mem~1064_q ;
wire \data_ram0|data_mem~1080feeder_combout ;
wire \data_ram0|data_mem~1080_q ;
wire \data_ram0|data_mem~1032feeder_combout ;
wire \data_ram0|data_mem~1032_q ;
wire \data_ram0|data_mem~2981_combout ;
wire \data_ram0|data_mem~1112_q ;
wire \data_ram0|data_mem~1096_q ;
wire \data_ram0|data_mem~2985_combout ;
wire \data_ram0|data_mem~1896_q ;
wire \data_ram0|data_mem~1880feeder_combout ;
wire \data_ram0|data_mem~1880_q ;
wire \data_ram0|data_mem~1848_q ;
wire \data_ram0|data_mem~1832_q ;
wire \data_ram0|data_mem~1816_q ;
wire \data_ram0|data_mem~1800_q ;
wire \data_ram0|data_mem~3005_combout ;
wire \data_ram0|data_mem~1864feeder_combout ;
wire \data_ram0|data_mem~1864_q ;
wire \data_ram0|data_mem~3009_combout ;
wire \data_ram0|data_mem~1624_q ;
wire \data_ram0|data_mem~1640_q ;
wire \data_ram0|data_mem~1592feeder_combout ;
wire \data_ram0|data_mem~1592_q ;
wire \data_ram0|data_mem~1576_q ;
wire \data_ram0|data_mem~1560feeder_combout ;
wire \data_ram0|data_mem~1560_q ;
wire \data_ram0|data_mem~1544feeder_combout ;
wire \data_ram0|data_mem~1544_q ;
wire \data_ram0|data_mem~2989_combout ;
wire \data_ram0|data_mem~1608_q ;
wire \data_ram0|data_mem~2993_combout ;
wire \data_ram0|data_mem~3013_combout ;
wire \data_ram0|data_mem~984feeder_combout ;
wire \data_ram0|data_mem~984_q ;
wire \data_ram0|data_mem~1000_q ;
wire \data_ram0|data_mem~1016feeder_combout ;
wire \data_ram0|data_mem~1016_q ;
wire \data_ram0|data_mem~952_q ;
wire \data_ram0|data_mem~936_q ;
wire \data_ram0|data_mem~904_q ;
wire \data_ram0|data_mem~2972_combout ;
wire \data_ram0|data_mem~968_q ;
wire \data_ram0|data_mem~2976_combout ;
wire \data_ram0|data_mem~472feeder_combout ;
wire \data_ram0|data_mem~472_q ;
wire \data_ram0|data_mem~488_q ;
wire \data_ram0|data_mem~504feeder_combout ;
wire \data_ram0|data_mem~504_q ;
wire \data_ram0|data_mem~424_q ;
wire \data_ram0|data_mem~440_q ;
wire \data_ram0|data_mem~392_q ;
wire \data_ram0|data_mem~2964_combout ;
wire \data_ram0|data_mem~456_q ;
wire \data_ram0|data_mem~2968_combout ;
wire \data_ram0|data_mem~248feeder_combout ;
wire \data_ram0|data_mem~248_q ;
wire \data_ram0|data_mem~232_q ;
wire \data_ram0|data_mem~152feeder_combout ;
wire \data_ram0|data_mem~152_q ;
wire \data_ram0|data_mem~168_q ;
wire \data_ram0|data_mem~136feeder_combout ;
wire \data_ram0|data_mem~136_q ;
wire \data_ram0|data_mem~2948_combout ;
wire \data_ram0|data_mem~200_q ;
wire \data_ram0|data_mem~2952_combout ;
wire \data_ram0|data_mem~728feeder_combout ;
wire \data_ram0|data_mem~728_q ;
wire \data_ram0|data_mem~744_q ;
wire \data_ram0|data_mem~696feeder_combout ;
wire \data_ram0|data_mem~696_q ;
wire \data_ram0|data_mem~680_q ;
wire \data_ram0|data_mem~648_q ;
wire \data_ram0|data_mem~2956_combout ;
wire \data_ram0|data_mem~712feeder_combout ;
wire \data_ram0|data_mem~712_q ;
wire \data_ram0|data_mem~2960_combout ;
wire \data_ram0|data_mem~2980_combout ;
wire \data_ram0|data_mem~1512_q ;
wire \data_ram0|data_mem~1496feeder_combout ;
wire \data_ram0|data_mem~1496_q ;
wire \data_ram0|data_mem~1432feeder_combout ;
wire \data_ram0|data_mem~1432_q ;
wire \data_ram0|data_mem~1448_q ;
wire \data_ram0|data_mem~1416feeder_combout ;
wire \data_ram0|data_mem~1416_q ;
wire \data_ram0|data_mem~3030_combout ;
wire \data_ram0|data_mem~1480_q ;
wire \data_ram0|data_mem~3034_combout ;
wire \data_ram0|data_mem~1240feeder_combout ;
wire \data_ram0|data_mem~1240_q ;
wire \data_ram0|data_mem~1256_q ;
wire \data_ram0|data_mem~1176feeder_combout ;
wire \data_ram0|data_mem~1176_q ;
wire \data_ram0|data_mem~1192_q ;
wire \data_ram0|data_mem~1160feeder_combout ;
wire \data_ram0|data_mem~1160_q ;
wire \data_ram0|data_mem~3014_combout ;
wire \data_ram0|data_mem~1224_q ;
wire \data_ram0|data_mem~3018_combout ;
wire \data_ram0|data_mem~2008feeder_combout ;
wire \data_ram0|data_mem~2008_q ;
wire \data_ram0|data_mem~2024_q ;
wire \data_ram0|data_mem~1976feeder_combout ;
wire \data_ram0|data_mem~1976_q ;
wire \data_ram0|data_mem~1944_q ;
wire \data_ram0|data_mem~1960_q ;
wire \data_ram0|data_mem~3038_combout ;
wire \data_ram0|data_mem~1992_q ;
wire \data_ram0|data_mem~4272_combout ;
wire \data_ram0|data_mem~1784feeder_combout ;
wire \data_ram0|data_mem~1784_q ;
wire \data_ram0|data_mem~1768_q ;
wire \data_ram0|data_mem~1720feeder_combout ;
wire \data_ram0|data_mem~1720_q ;
wire \data_ram0|data_mem~1704_q ;
wire \data_ram0|data_mem~1672feeder_combout ;
wire \data_ram0|data_mem~1672_q ;
wire \data_ram0|data_mem~3022_combout ;
wire \data_ram0|data_mem~1736_q ;
wire \data_ram0|data_mem~3026_combout ;
wire \data_ram0|data_mem~3039_combout ;
wire \data_ram0|data_mem~3040_combout ;
wire \openmips0|mem_wb0|wb_wdata~55_combout ;
wire \openmips0|regfile1|regs~392_combout ;
wire \openmips0|regfile1|regs[1][7]~q ;
wire \openmips0|regfile1|regs~414_combout ;
wire \openmips0|regfile1|regs[6][8]~q ;
wire \openmips0|regfile1|regs[7][8]~q ;
wire \openmips0|id_ex0|ex_reg1~81_combout ;
wire \openmips0|id_ex0|ex_reg1~82_combout ;
wire \openmips0|regfile1|regs[3][8]~q ;
wire \openmips0|id_ex0|ex_reg2~101_combout ;
wire \openmips0|regfile1|regs[2][8]~q ;
wire \openmips0|regfile1|regs[4][8]~q ;
wire \openmips0|id_ex0|ex_reg2~100_combout ;
wire \openmips0|id_ex0|ex_reg2~102_combout ;
wire \openmips0|ex0|Mux7~0_combout ;
wire \data_ram0|data_mem~889_q ;
wire \data_ram0|data_mem~873_q ;
wire \data_ram0|data_mem~825_q ;
wire \data_ram0|data_mem~809_q ;
wire \data_ram0|data_mem~777_q ;
wire \data_ram0|data_mem~3082_combout ;
wire \data_ram0|data_mem~841_q ;
wire \data_ram0|data_mem~3086_combout ;
wire \data_ram0|data_mem~505_q ;
wire \data_ram0|data_mem~489_q ;
wire \data_ram0|data_mem~473feeder_combout ;
wire \data_ram0|data_mem~473_q ;
wire \data_ram0|data_mem~441_q ;
wire \data_ram0|data_mem~425_q ;
wire \data_ram0|data_mem~409_q ;
wire \data_ram0|data_mem~393_q ;
wire \data_ram0|data_mem~3090_combout ;
wire \data_ram0|data_mem~457feeder_combout ;
wire \data_ram0|data_mem~457_q ;
wire \data_ram0|data_mem~3094_combout ;
wire \data_ram0|data_mem~361_q ;
wire \data_ram0|data_mem~377feeder_combout ;
wire \data_ram0|data_mem~377_q ;
wire \data_ram0|data_mem~281feeder_combout ;
wire \data_ram0|data_mem~281_q ;
wire \data_ram0|data_mem~297_q ;
wire \data_ram0|data_mem~313feeder_combout ;
wire \data_ram0|data_mem~313_q ;
wire \data_ram0|data_mem~265_q ;
wire \data_ram0|data_mem~3074_combout ;
wire \data_ram0|data_mem~329_q ;
wire \data_ram0|data_mem~3078_combout ;
wire \data_ram0|data_mem~985_q ;
wire \data_ram0|data_mem~1001_q ;
wire \data_ram0|data_mem~921_q ;
wire \data_ram0|data_mem~937_q ;
wire \data_ram0|data_mem~905_q ;
wire \data_ram0|data_mem~3098_combout ;
wire \data_ram0|data_mem~969feeder_combout ;
wire \data_ram0|data_mem~969_q ;
wire \data_ram0|data_mem~3102_combout ;
wire \data_ram0|data_mem~3106_combout ;
wire \data_ram0|data_mem~1369_q ;
wire \data_ram0|data_mem~1385_q ;
wire \data_ram0|data_mem~1305feeder_combout ;
wire \data_ram0|data_mem~1305_q ;
wire \data_ram0|data_mem~1321_q ;
wire \data_ram0|data_mem~1289feeder_combout ;
wire \data_ram0|data_mem~1289_q ;
wire \data_ram0|data_mem~3140_combout ;
wire \data_ram0|data_mem~1353feeder_combout ;
wire \data_ram0|data_mem~1353_q ;
wire \data_ram0|data_mem~3144_combout ;
wire \data_ram0|data_mem~1881feeder_combout ;
wire \data_ram0|data_mem~1881_q ;
wire \data_ram0|data_mem~1897_q ;
wire \data_ram0|data_mem~1817_q ;
wire \data_ram0|data_mem~1833_q ;
wire \data_ram0|data_mem~1849_q ;
wire \data_ram0|data_mem~1801_q ;
wire \data_ram0|data_mem~3148_combout ;
wire \data_ram0|data_mem~1865_q ;
wire \data_ram0|data_mem~3152_combout ;
wire \data_ram0|data_mem~1529feeder_combout ;
wire \data_ram0|data_mem~1529_q ;
wire \data_ram0|data_mem~1513_q ;
wire \data_ram0|data_mem~1433feeder_combout ;
wire \data_ram0|data_mem~1433_q ;
wire \data_ram0|data_mem~1449_q ;
wire \data_ram0|data_mem~1465feeder_combout ;
wire \data_ram0|data_mem~1465_q ;
wire \data_ram0|data_mem~1417_q ;
wire \data_ram0|data_mem~3156_combout ;
wire \data_ram0|data_mem~1481_q ;
wire \data_ram0|data_mem~3160_combout ;
wire \data_ram0|data_mem~2009_q ;
wire \data_ram0|data_mem~2025_q ;
wire \data_ram0|data_mem~1977_q ;
wire \data_ram0|data_mem~1945feeder_combout ;
wire \data_ram0|data_mem~1945_q ;
wire \data_ram0|data_mem~1961_q ;
wire \data_ram0|data_mem~3164_combout ;
wire \data_ram0|data_mem~1993_q ;
wire \data_ram0|data_mem~4268_combout ;
wire \data_ram0|data_mem~3165_combout ;
wire \data_ram0|data_mem~249feeder_combout ;
wire \data_ram0|data_mem~249_q ;
wire \data_ram0|data_mem~233_q ;
wire \data_ram0|data_mem~153_q ;
wire \data_ram0|data_mem~169_q ;
wire \data_ram0|data_mem~137_q ;
wire \data_ram0|data_mem~3057_combout ;
wire \data_ram0|data_mem~201feeder_combout ;
wire \data_ram0|data_mem~201_q ;
wire \data_ram0|data_mem~3061_combout ;
wire \data_ram0|data_mem~745_q ;
wire \data_ram0|data_mem~729feeder_combout ;
wire \data_ram0|data_mem~729_q ;
wire \data_ram0|data_mem~665feeder_combout ;
wire \data_ram0|data_mem~665_q ;
wire \data_ram0|data_mem~681_q ;
wire \data_ram0|data_mem~649feeder_combout ;
wire \data_ram0|data_mem~649_q ;
wire \data_ram0|data_mem~3065_combout ;
wire \data_ram0|data_mem~713_q ;
wire \data_ram0|data_mem~3069_combout ;
wire \data_ram0|data_mem~617_q ;
wire \data_ram0|data_mem~633feeder_combout ;
wire \data_ram0|data_mem~633_q ;
wire \data_ram0|data_mem~537_q ;
wire \data_ram0|data_mem~553_q ;
wire \data_ram0|data_mem~521feeder_combout ;
wire \data_ram0|data_mem~521_q ;
wire \data_ram0|data_mem~3049_combout ;
wire \data_ram0|data_mem~585feeder_combout ;
wire \data_ram0|data_mem~585_q ;
wire \data_ram0|data_mem~3053_combout ;
wire \data_ram0|data_mem~89feeder_combout ;
wire \data_ram0|data_mem~89_q ;
wire \data_ram0|data_mem~105_q ;
wire \data_ram0|data_mem~25_q ;
wire \data_ram0|data_mem~41_q ;
wire \data_ram0|data_mem~9feeder_combout ;
wire \data_ram0|data_mem~9_q ;
wire \data_ram0|data_mem~3041_combout ;
wire \data_ram0|data_mem~73feeder_combout ;
wire \data_ram0|data_mem~73_q ;
wire \data_ram0|data_mem~3045_combout ;
wire \data_ram0|data_mem~3073_combout ;
wire \data_ram0|data_mem~1785feeder_combout ;
wire \data_ram0|data_mem~1785_q ;
wire \data_ram0|data_mem~1769_q ;
wire \data_ram0|data_mem~1705_q ;
wire \data_ram0|data_mem~1721_q ;
wire \data_ram0|data_mem~1689feeder_combout ;
wire \data_ram0|data_mem~1689_q ;
wire \data_ram0|data_mem~1673feeder_combout ;
wire \data_ram0|data_mem~1673_q ;
wire \data_ram0|data_mem~3131_combout ;
wire \data_ram0|data_mem~1737_q ;
wire \data_ram0|data_mem~3135_combout ;
wire \data_ram0|data_mem~1273_q ;
wire \data_ram0|data_mem~1257_q ;
wire \data_ram0|data_mem~1209feeder_combout ;
wire \data_ram0|data_mem~1209_q ;
wire \data_ram0|data_mem~1193_q ;
wire \data_ram0|data_mem~1177_q ;
wire \data_ram0|data_mem~1161feeder_combout ;
wire \data_ram0|data_mem~1161_q ;
wire \data_ram0|data_mem~3123_combout ;
wire \data_ram0|data_mem~1225_q ;
wire \data_ram0|data_mem~3127_combout ;
wire \data_ram0|data_mem~1625feeder_combout ;
wire \data_ram0|data_mem~1625_q ;
wire \data_ram0|data_mem~1641_q ;
wire \data_ram0|data_mem~1561_q ;
wire \data_ram0|data_mem~1577_q ;
wire \data_ram0|data_mem~1545_q ;
wire \data_ram0|data_mem~3115_combout ;
wire \data_ram0|data_mem~1609_q ;
wire \data_ram0|data_mem~3119_combout ;
wire \data_ram0|data_mem~1113_q ;
wire \data_ram0|data_mem~1129_q ;
wire \data_ram0|data_mem~1081feeder_combout ;
wire \data_ram0|data_mem~1081_q ;
wire \data_ram0|data_mem~1065_q ;
wire \data_ram0|data_mem~1033_q ;
wire \data_ram0|data_mem~3107_combout ;
wire \data_ram0|data_mem~1097feeder_combout ;
wire \data_ram0|data_mem~1097_q ;
wire \data_ram0|data_mem~3111_combout ;
wire \data_ram0|data_mem~3139_combout ;
wire \data_ram0|data_mem~3166_combout ;
wire \openmips0|mem_wb0|wb_wdata~56_combout ;
wire \openmips0|regfile1|regs~393_combout ;
wire \openmips0|regfile1|regs[1][8]~q ;
wire \openmips0|regfile1|regs[6][9]~q ;
wire \openmips0|regfile1|regs[7][9]~q ;
wire \openmips0|id_ex0|ex_reg1~83_combout ;
wire \openmips0|id_ex0|ex_reg1~84_combout ;
wire \openmips0|regfile1|regs~415_combout ;
wire \openmips0|regfile1|regs[2][9]~q ;
wire \openmips0|regfile1|regs[4][9]~q ;
wire \openmips0|id_ex0|ex_reg2~103_combout ;
wire \openmips0|regfile1|regs[5][9]~q ;
wire \openmips0|regfile1|regs[3][9]~q ;
wire \openmips0|id_ex0|ex_reg2~104_combout ;
wire \openmips0|id_ex0|ex_reg2~105_combout ;
wire \openmips0|ex0|Mux6~0_combout ;
wire \data_ram0|data_mem~1450_q ;
wire \data_ram0|data_mem~1466feeder_combout ;
wire \data_ram0|data_mem~1466_q ;
wire \data_ram0|data_mem~1418feeder_combout ;
wire \data_ram0|data_mem~1418_q ;
wire \data_ram0|data_mem~3257_combout ;
wire \data_ram0|data_mem~1514_q ;
wire \data_ram0|data_mem~1530feeder_combout ;
wire \data_ram0|data_mem~1530_q ;
wire \data_ram0|data_mem~1482_q ;
wire \data_ram0|data_mem~3261_combout ;
wire \data_ram0|data_mem~1370_q ;
wire \data_ram0|data_mem~1386_q ;
wire \data_ram0|data_mem~1338_q ;
wire \data_ram0|data_mem~1322_q ;
wire \data_ram0|data_mem~1290_q ;
wire \data_ram0|data_mem~3249_combout ;
wire \data_ram0|data_mem~1354feeder_combout ;
wire \data_ram0|data_mem~1354_q ;
wire \data_ram0|data_mem~3253_combout ;
wire \data_ram0|data_mem~1114_q ;
wire \data_ram0|data_mem~1130_q ;
wire \data_ram0|data_mem~1050_q ;
wire \data_ram0|data_mem~1066_q ;
wire \data_ram0|data_mem~1034feeder_combout ;
wire \data_ram0|data_mem~1034_q ;
wire \data_ram0|data_mem~3233_combout ;
wire \data_ram0|data_mem~1098_q ;
wire \data_ram0|data_mem~3237_combout ;
wire \data_ram0|data_mem~1242_q ;
wire \data_ram0|data_mem~1258_q ;
wire \data_ram0|data_mem~1178feeder_combout ;
wire \data_ram0|data_mem~1178_q ;
wire \data_ram0|data_mem~1194_q ;
wire \data_ram0|data_mem~1162feeder_combout ;
wire \data_ram0|data_mem~1162_q ;
wire \data_ram0|data_mem~3241_combout ;
wire \data_ram0|data_mem~1226_q ;
wire \data_ram0|data_mem~3245_combout ;
wire \data_ram0|data_mem~3265_combout ;
wire \data_ram0|data_mem~618_q ;
wire \data_ram0|data_mem~634feeder_combout ;
wire \data_ram0|data_mem~634_q ;
wire \data_ram0|data_mem~538_q ;
wire \data_ram0|data_mem~554_q ;
wire \data_ram0|data_mem~570_q ;
wire \data_ram0|data_mem~522_q ;
wire \data_ram0|data_mem~3200_combout ;
wire \data_ram0|data_mem~586_q ;
wire \data_ram0|data_mem~3204_combout ;
wire \data_ram0|data_mem~986feeder_combout ;
wire \data_ram0|data_mem~986_q ;
wire \data_ram0|data_mem~1002_q ;
wire \data_ram0|data_mem~1018feeder_combout ;
wire \data_ram0|data_mem~1018_q ;
wire \data_ram0|data_mem~922_q ;
wire \data_ram0|data_mem~938_q ;
wire \data_ram0|data_mem~906_q ;
wire \data_ram0|data_mem~3224_combout ;
wire \data_ram0|data_mem~970_q ;
wire \data_ram0|data_mem~3228_combout ;
wire \data_ram0|data_mem~858_q ;
wire \data_ram0|data_mem~874_q ;
wire \data_ram0|data_mem~890_q ;
wire \data_ram0|data_mem~794_q ;
wire \data_ram0|data_mem~810_q ;
wire \data_ram0|data_mem~778_q ;
wire \data_ram0|data_mem~3216_combout ;
wire \data_ram0|data_mem~842_q ;
wire \data_ram0|data_mem~3220_combout ;
wire \data_ram0|data_mem~762feeder_combout ;
wire \data_ram0|data_mem~762_q ;
wire \data_ram0|data_mem~746_q ;
wire \data_ram0|data_mem~666_q ;
wire \data_ram0|data_mem~682_q ;
wire \data_ram0|data_mem~650_q ;
wire \data_ram0|data_mem~3208_combout ;
wire \data_ram0|data_mem~714_q ;
wire \data_ram0|data_mem~3212_combout ;
wire \data_ram0|data_mem~3232_combout ;
wire \data_ram0|data_mem~474feeder_combout ;
wire \data_ram0|data_mem~474_q ;
wire \data_ram0|data_mem~490_q ;
wire \data_ram0|data_mem~506feeder_combout ;
wire \data_ram0|data_mem~506_q ;
wire \data_ram0|data_mem~410_q ;
wire \data_ram0|data_mem~426_q ;
wire \data_ram0|data_mem~442feeder_combout ;
wire \data_ram0|data_mem~442_q ;
wire \data_ram0|data_mem~394_q ;
wire \data_ram0|data_mem~3191_combout ;
wire \data_ram0|data_mem~458feeder_combout ;
wire \data_ram0|data_mem~458_q ;
wire \data_ram0|data_mem~3195_combout ;
wire \data_ram0|data_mem~90_q ;
wire \data_ram0|data_mem~106_q ;
wire \data_ram0|data_mem~122feeder_combout ;
wire \data_ram0|data_mem~122_q ;
wire \data_ram0|data_mem~58feeder_combout ;
wire \data_ram0|data_mem~58_q ;
wire \data_ram0|data_mem~42_q ;
wire \data_ram0|data_mem~10feeder_combout ;
wire \data_ram0|data_mem~10_q ;
wire \data_ram0|data_mem~3167_combout ;
wire \data_ram0|data_mem~74_q ;
wire \data_ram0|data_mem~3171_combout ;
wire \data_ram0|data_mem~378feeder_combout ;
wire \data_ram0|data_mem~378_q ;
wire \data_ram0|data_mem~362_q ;
wire \data_ram0|data_mem~346feeder_combout ;
wire \data_ram0|data_mem~346_q ;
wire \data_ram0|data_mem~282_q ;
wire \data_ram0|data_mem~298_q ;
wire \data_ram0|data_mem~266_q ;
wire \data_ram0|data_mem~3183_combout ;
wire \data_ram0|data_mem~330_q ;
wire \data_ram0|data_mem~3187_combout ;
wire \data_ram0|data_mem~218feeder_combout ;
wire \data_ram0|data_mem~218_q ;
wire \data_ram0|data_mem~234_q ;
wire \data_ram0|data_mem~250feeder_combout ;
wire \data_ram0|data_mem~250_q ;
wire \data_ram0|data_mem~154feeder_combout ;
wire \data_ram0|data_mem~154_q ;
wire \data_ram0|data_mem~170_q ;
wire \data_ram0|data_mem~138feeder_combout ;
wire \data_ram0|data_mem~138_q ;
wire \data_ram0|data_mem~3175_combout ;
wire \data_ram0|data_mem~202_q ;
wire \data_ram0|data_mem~3179_combout ;
wire \data_ram0|data_mem~3199_combout ;
wire \data_ram0|data_mem~1626feeder_combout ;
wire \data_ram0|data_mem~1626_q ;
wire \data_ram0|data_mem~1642_q ;
wire \data_ram0|data_mem~1562_q ;
wire \data_ram0|data_mem~1578_q ;
wire \data_ram0|data_mem~1546_q ;
wire \data_ram0|data_mem~3266_combout ;
wire \data_ram0|data_mem~1610feeder_combout ;
wire \data_ram0|data_mem~1610_q ;
wire \data_ram0|data_mem~3270_combout ;
wire \data_ram0|data_mem~1914_q ;
wire \data_ram0|data_mem~1898_q ;
wire \data_ram0|data_mem~1850_q ;
wire \data_ram0|data_mem~1834_q ;
wire \data_ram0|data_mem~1802feeder_combout ;
wire \data_ram0|data_mem~1802_q ;
wire \data_ram0|data_mem~3282_combout ;
wire \data_ram0|data_mem~1866_q ;
wire \data_ram0|data_mem~3286_combout ;
wire \data_ram0|data_mem~1770_q ;
wire \data_ram0|data_mem~1754feeder_combout ;
wire \data_ram0|data_mem~1754_q ;
wire \data_ram0|data_mem~1690feeder_combout ;
wire \data_ram0|data_mem~1690_q ;
wire \data_ram0|data_mem~1706_q ;
wire \data_ram0|data_mem~1674feeder_combout ;
wire \data_ram0|data_mem~1674_q ;
wire \data_ram0|data_mem~3274_combout ;
wire \data_ram0|data_mem~1738_q ;
wire \data_ram0|data_mem~3278_combout ;
wire \data_ram0|data_mem~2026_q ;
wire \data_ram0|data_mem~1978_q ;
wire \data_ram0|data_mem~1946feeder_combout ;
wire \data_ram0|data_mem~1946_q ;
wire \data_ram0|data_mem~1962_q ;
wire \data_ram0|data_mem~3290_combout ;
wire \data_ram0|data_mem~1994_q ;
wire \data_ram0|data_mem~4264_combout ;
wire \data_ram0|data_mem~3291_combout ;
wire \data_ram0|data_mem~3292_combout ;
wire \openmips0|mem_wb0|wb_wdata~57_combout ;
wire \openmips0|regfile1|regs~394_combout ;
wire \openmips0|regfile1|regs[1][9]~q ;
wire \openmips0|regfile1|regs[5][10]~q ;
wire \openmips0|regfile1|regs[7][10]~q ;
wire \openmips0|id_ex0|ex_reg2~107_combout ;
wire \openmips0|regfile1|regs[4][10]~q ;
wire \openmips0|regfile1|regs[2][10]~q ;
wire \openmips0|regfile1|regs[6][10]~feeder_combout ;
wire \openmips0|regfile1|regs[6][10]~q ;
wire \openmips0|id_ex0|ex_reg2~106_combout ;
wire \openmips0|id_ex0|ex_reg2~108_combout ;
wire \openmips0|id_ex0|ex_reg1~85_combout ;
wire \openmips0|id_ex0|ex_reg1~86_combout ;
wire \openmips0|ex0|Mux5~0_combout ;
wire \data_ram0|data_mem~1531_q ;
wire \data_ram0|data_mem~1515_q ;
wire \data_ram0|data_mem~1467_q ;
wire \data_ram0|data_mem~1451_q ;
wire \data_ram0|data_mem~1419_q ;
wire \data_ram0|data_mem~3408_combout ;
wire \data_ram0|data_mem~1483_q ;
wire \data_ram0|data_mem~3412_combout ;
wire \data_ram0|data_mem~1275feeder_combout ;
wire \data_ram0|data_mem~1275_q ;
wire \data_ram0|data_mem~1259_q ;
wire \data_ram0|data_mem~1179_q ;
wire \data_ram0|data_mem~1195_q ;
wire \data_ram0|data_mem~1211feeder_combout ;
wire \data_ram0|data_mem~1211_q ;
wire \data_ram0|data_mem~1163feeder_combout ;
wire \data_ram0|data_mem~1163_q ;
wire \data_ram0|data_mem~3392_combout ;
wire \data_ram0|data_mem~1227feeder_combout ;
wire \data_ram0|data_mem~1227_q ;
wire \data_ram0|data_mem~3396_combout ;
wire \data_ram0|data_mem~1771_q ;
wire \data_ram0|data_mem~1755_q ;
wire \data_ram0|data_mem~1691feeder_combout ;
wire \data_ram0|data_mem~1691_q ;
wire \data_ram0|data_mem~1707_q ;
wire \data_ram0|data_mem~1675_q ;
wire \data_ram0|data_mem~3400_combout ;
wire \data_ram0|data_mem~1739_q ;
wire \data_ram0|data_mem~3404_combout ;
wire \data_ram0|data_mem~2027_q ;
wire \data_ram0|data_mem~1963_q ;
wire \data_ram0|data_mem~1931feeder_combout ;
wire \data_ram0|data_mem~1931_q ;
wire \data_ram0|data_mem~1979_q ;
wire \data_ram0|data_mem~3416_combout ;
wire \data_ram0|data_mem~1995_q ;
wire \data_ram0|data_mem~4260_combout ;
wire \data_ram0|data_mem~3417_combout ;
wire \data_ram0|data_mem~491_q ;
wire \data_ram0|data_mem~443feeder_combout ;
wire \data_ram0|data_mem~443_q ;
wire \data_ram0|data_mem~427_q ;
wire \data_ram0|data_mem~395feeder_combout ;
wire \data_ram0|data_mem~395_q ;
wire \data_ram0|data_mem~3342_combout ;
wire \data_ram0|data_mem~507feeder_combout ;
wire \data_ram0|data_mem~507_q ;
wire \data_ram0|data_mem~459feeder_combout ;
wire \data_ram0|data_mem~459_q ;
wire \data_ram0|data_mem~3346_combout ;
wire \data_ram0|data_mem~763_q ;
wire \data_ram0|data_mem~747_q ;
wire \data_ram0|data_mem~667feeder_combout ;
wire \data_ram0|data_mem~667_q ;
wire \data_ram0|data_mem~683_q ;
wire \data_ram0|data_mem~651feeder_combout ;
wire \data_ram0|data_mem~651_q ;
wire \data_ram0|data_mem~3334_combout ;
wire \data_ram0|data_mem~715_q ;
wire \data_ram0|data_mem~3338_combout ;
wire \data_ram0|data_mem~987feeder_combout ;
wire \data_ram0|data_mem~987_q ;
wire \data_ram0|data_mem~1003_q ;
wire \data_ram0|data_mem~955feeder_combout ;
wire \data_ram0|data_mem~955_q ;
wire \data_ram0|data_mem~939_q ;
wire \data_ram0|data_mem~907_q ;
wire \data_ram0|data_mem~3350_combout ;
wire \data_ram0|data_mem~971_q ;
wire \data_ram0|data_mem~3354_combout ;
wire \data_ram0|data_mem~219_q ;
wire \data_ram0|data_mem~235_q ;
wire \data_ram0|data_mem~251feeder_combout ;
wire \data_ram0|data_mem~251_q ;
wire \data_ram0|data_mem~187feeder_combout ;
wire \data_ram0|data_mem~187_q ;
wire \data_ram0|data_mem~171_q ;
wire \data_ram0|data_mem~139feeder_combout ;
wire \data_ram0|data_mem~139_q ;
wire \data_ram0|data_mem~3326_combout ;
wire \data_ram0|data_mem~203_q ;
wire \data_ram0|data_mem~3330_combout ;
wire \data_ram0|data_mem~3358_combout ;
wire \data_ram0|data_mem~1147feeder_combout ;
wire \data_ram0|data_mem~1147_q ;
wire \data_ram0|data_mem~1131_q ;
wire \data_ram0|data_mem~1083_q ;
wire \data_ram0|data_mem~1067_q ;
wire \data_ram0|data_mem~1035feeder_combout ;
wire \data_ram0|data_mem~1035_q ;
wire \data_ram0|data_mem~3359_combout ;
wire \data_ram0|data_mem~1099_q ;
wire \data_ram0|data_mem~3363_combout ;
wire \data_ram0|data_mem~1371_q ;
wire \data_ram0|data_mem~1387_q ;
wire \data_ram0|data_mem~1307feeder_combout ;
wire \data_ram0|data_mem~1307_q ;
wire \data_ram0|data_mem~1323_q ;
wire \data_ram0|data_mem~1339feeder_combout ;
wire \data_ram0|data_mem~1339_q ;
wire \data_ram0|data_mem~1291feeder_combout ;
wire \data_ram0|data_mem~1291_q ;
wire \data_ram0|data_mem~3375_combout ;
wire \data_ram0|data_mem~1355feeder_combout ;
wire \data_ram0|data_mem~1355_q ;
wire \data_ram0|data_mem~3379_combout ;
wire \data_ram0|data_mem~1659feeder_combout ;
wire \data_ram0|data_mem~1659_q ;
wire \data_ram0|data_mem~1643_q ;
wire \data_ram0|data_mem~1563_q ;
wire \data_ram0|data_mem~1579_q ;
wire \data_ram0|data_mem~1547_q ;
wire \data_ram0|data_mem~3367_combout ;
wire \data_ram0|data_mem~1611_q ;
wire \data_ram0|data_mem~3371_combout ;
wire \data_ram0|data_mem~1915feeder_combout ;
wire \data_ram0|data_mem~1915_q ;
wire \data_ram0|data_mem~1899_q ;
wire \data_ram0|data_mem~1851feeder_combout ;
wire \data_ram0|data_mem~1851_q ;
wire \data_ram0|data_mem~1835_q ;
wire \data_ram0|data_mem~1803_q ;
wire \data_ram0|data_mem~3383_combout ;
wire \data_ram0|data_mem~1867feeder_combout ;
wire \data_ram0|data_mem~1867_q ;
wire \data_ram0|data_mem~3387_combout ;
wire \data_ram0|data_mem~3391_combout ;
wire \data_ram0|data_mem~3418_combout ;
wire \openmips0|mem_wb0|wb_wdata~58_combout ;
wire \openmips0|regfile1|regs~395_combout ;
wire \openmips0|regfile1|regs[1][10]~q ;
wire \openmips0|id_ex0|ex_reg1~88_combout ;
wire \openmips0|regfile1|regs[2][11]~q ;
wire \openmips0|regfile1|regs~417_combout ;
wire \openmips0|regfile1|regs[4][11]~q ;
wire \openmips0|regfile1|regs[6][11]~q ;
wire \openmips0|id_ex0|ex_reg2~109_combout ;
wire \openmips0|id_ex0|ex_reg2~111_combout ;
wire \openmips0|ex0|Mux4~0_combout ;
wire \data_ram0|data_mem~1756_q ;
wire \data_ram0|data_mem~1772_q ;
wire \data_ram0|data_mem~1708_q ;
wire \data_ram0|data_mem~1724feeder_combout ;
wire \data_ram0|data_mem~1724_q ;
wire \data_ram0|data_mem~1676_q ;
wire \data_ram0|data_mem~3509_combout ;
wire \data_ram0|data_mem~1740feeder_combout ;
wire \data_ram0|data_mem~1740_q ;
wire \data_ram0|data_mem~3513_combout ;
wire \data_ram0|data_mem~1132_q ;
wire \data_ram0|data_mem~1084feeder_combout ;
wire \data_ram0|data_mem~1084_q ;
wire \data_ram0|data_mem~1068_q ;
wire \data_ram0|data_mem~1052_q ;
wire \data_ram0|data_mem~1036feeder_combout ;
wire \data_ram0|data_mem~1036_q ;
wire \data_ram0|data_mem~3485_combout ;
wire \data_ram0|data_mem~1116feeder_combout ;
wire \data_ram0|data_mem~1116_q ;
wire \data_ram0|data_mem~1100_q ;
wire \data_ram0|data_mem~3489_combout ;
wire \data_ram0|data_mem~1276feeder_combout ;
wire \data_ram0|data_mem~1276_q ;
wire \data_ram0|data_mem~1260_q ;
wire \data_ram0|data_mem~1212feeder_combout ;
wire \data_ram0|data_mem~1212_q ;
wire \data_ram0|data_mem~1196_q ;
wire \data_ram0|data_mem~1164_q ;
wire \data_ram0|data_mem~3501_combout ;
wire \data_ram0|data_mem~1228_q ;
wire \data_ram0|data_mem~3505_combout ;
wire \data_ram0|data_mem~1660_q ;
wire \data_ram0|data_mem~1644_q ;
wire \data_ram0|data_mem~1628_q ;
wire \data_ram0|data_mem~1564_q ;
wire \data_ram0|data_mem~1580_q ;
wire \data_ram0|data_mem~1548feeder_combout ;
wire \data_ram0|data_mem~1548_q ;
wire \data_ram0|data_mem~3493_combout ;
wire \data_ram0|data_mem~1612_q ;
wire \data_ram0|data_mem~3497_combout ;
wire \data_ram0|data_mem~3517_combout ;
wire \data_ram0|data_mem~1884_q ;
wire \data_ram0|data_mem~1900_q ;
wire \data_ram0|data_mem~1836_q ;
wire \data_ram0|data_mem~1852_q ;
wire \data_ram0|data_mem~1804_q ;
wire \data_ram0|data_mem~3526_combout ;
wire \data_ram0|data_mem~1868feeder_combout ;
wire \data_ram0|data_mem~1868_q ;
wire \data_ram0|data_mem~3530_combout ;
wire \data_ram0|data_mem~1436feeder_combout ;
wire \data_ram0|data_mem~1436_q ;
wire \data_ram0|data_mem~1452_q ;
wire \data_ram0|data_mem~1420feeder_combout ;
wire \data_ram0|data_mem~1420_q ;
wire \data_ram0|data_mem~3534_combout ;
wire \data_ram0|data_mem~1516_q ;
wire \data_ram0|data_mem~1500_q ;
wire \data_ram0|data_mem~1484_q ;
wire \data_ram0|data_mem~3538_combout ;
wire \data_ram0|data_mem~1404feeder_combout ;
wire \data_ram0|data_mem~1404_q ;
wire \data_ram0|data_mem~1388_q ;
wire \data_ram0|data_mem~1308_q ;
wire \data_ram0|data_mem~1324_q ;
wire \data_ram0|data_mem~1292_q ;
wire \data_ram0|data_mem~3518_combout ;
wire \data_ram0|data_mem~1356_q ;
wire \data_ram0|data_mem~3522_combout ;
wire \data_ram0|data_mem~2028_q ;
wire \data_ram0|data_mem~1948feeder_combout ;
wire \data_ram0|data_mem~1948_q ;
wire \data_ram0|data_mem~1964_q ;
wire \data_ram0|data_mem~1980_q ;
wire \data_ram0|data_mem~3542_combout ;
wire \data_ram0|data_mem~1996_q ;
wire \data_ram0|data_mem~4256_combout ;
wire \data_ram0|data_mem~3543_combout ;
wire \data_ram0|data_mem~860feeder_combout ;
wire \data_ram0|data_mem~860_q ;
wire \data_ram0|data_mem~876_q ;
wire \data_ram0|data_mem~796feeder_combout ;
wire \data_ram0|data_mem~796_q ;
wire \data_ram0|data_mem~812_q ;
wire \data_ram0|data_mem~780_q ;
wire \data_ram0|data_mem~3460_combout ;
wire \data_ram0|data_mem~844_q ;
wire \data_ram0|data_mem~3464_combout ;
wire \data_ram0|data_mem~508_q ;
wire \data_ram0|data_mem~492_q ;
wire \data_ram0|data_mem~412feeder_combout ;
wire \data_ram0|data_mem~412_q ;
wire \data_ram0|data_mem~428_q ;
wire \data_ram0|data_mem~396_q ;
wire \data_ram0|data_mem~3468_combout ;
wire \data_ram0|data_mem~460_q ;
wire \data_ram0|data_mem~3472_combout ;
wire \data_ram0|data_mem~348feeder_combout ;
wire \data_ram0|data_mem~348_q ;
wire \data_ram0|data_mem~364_q ;
wire \data_ram0|data_mem~380feeder_combout ;
wire \data_ram0|data_mem~380_q ;
wire \data_ram0|data_mem~284feeder_combout ;
wire \data_ram0|data_mem~284_q ;
wire \data_ram0|data_mem~300_q ;
wire \data_ram0|data_mem~268feeder_combout ;
wire \data_ram0|data_mem~268_q ;
wire \data_ram0|data_mem~3452_combout ;
wire \data_ram0|data_mem~332_q ;
wire \data_ram0|data_mem~3456_combout ;
wire \data_ram0|data_mem~988_q ;
wire \data_ram0|data_mem~1004_q ;
wire \data_ram0|data_mem~1020_q ;
wire \data_ram0|data_mem~924_q ;
wire \data_ram0|data_mem~940_q ;
wire \data_ram0|data_mem~908feeder_combout ;
wire \data_ram0|data_mem~908_q ;
wire \data_ram0|data_mem~3476_combout ;
wire \data_ram0|data_mem~972_q ;
wire \data_ram0|data_mem~3480_combout ;
wire \data_ram0|data_mem~3484_combout ;
wire \data_ram0|data_mem~636feeder_combout ;
wire \data_ram0|data_mem~636_q ;
wire \data_ram0|data_mem~620_q ;
wire \data_ram0|data_mem~572_q ;
wire \data_ram0|data_mem~556_q ;
wire \data_ram0|data_mem~524feeder_combout ;
wire \data_ram0|data_mem~524_q ;
wire \data_ram0|data_mem~3427_combout ;
wire \data_ram0|data_mem~604feeder_combout ;
wire \data_ram0|data_mem~604_q ;
wire \data_ram0|data_mem~588_q ;
wire \data_ram0|data_mem~3431_combout ;
wire \data_ram0|data_mem~92feeder_combout ;
wire \data_ram0|data_mem~92_q ;
wire \data_ram0|data_mem~108_q ;
wire \data_ram0|data_mem~60feeder_combout ;
wire \data_ram0|data_mem~60_q ;
wire \data_ram0|data_mem~44_q ;
wire \data_ram0|data_mem~12_q ;
wire \data_ram0|data_mem~3419_combout ;
wire \data_ram0|data_mem~76_q ;
wire \data_ram0|data_mem~3423_combout ;
wire \data_ram0|data_mem~732feeder_combout ;
wire \data_ram0|data_mem~732_q ;
wire \data_ram0|data_mem~748_q ;
wire \data_ram0|data_mem~700feeder_combout ;
wire \data_ram0|data_mem~700_q ;
wire \data_ram0|data_mem~684_q ;
wire \data_ram0|data_mem~652feeder_combout ;
wire \data_ram0|data_mem~652_q ;
wire \data_ram0|data_mem~3443_combout ;
wire \data_ram0|data_mem~716feeder_combout ;
wire \data_ram0|data_mem~716_q ;
wire \data_ram0|data_mem~3447_combout ;
wire \data_ram0|data_mem~220feeder_combout ;
wire \data_ram0|data_mem~220_q ;
wire \data_ram0|data_mem~236_q ;
wire \data_ram0|data_mem~252feeder_combout ;
wire \data_ram0|data_mem~252_q ;
wire \data_ram0|data_mem~156feeder_combout ;
wire \data_ram0|data_mem~156_q ;
wire \data_ram0|data_mem~172_q ;
wire \data_ram0|data_mem~140_q ;
wire \data_ram0|data_mem~3435_combout ;
wire \data_ram0|data_mem~204_q ;
wire \data_ram0|data_mem~3439_combout ;
wire \data_ram0|data_mem~3451_combout ;
wire \data_ram0|data_mem~3544_combout ;
wire \openmips0|mem_wb0|wb_wdata~59_combout ;
wire \openmips0|regfile1|regs~396_combout ;
wire \openmips0|regfile1|regs[1][11]~q ;
wire \openmips0|id_ex0|ex_reg1~90_combout ;
wire \openmips0|regfile1|regs[7][12]~q ;
wire \openmips0|regfile1|regs[3][12]~q ;
wire \openmips0|regfile1|regs~418_combout ;
wire \openmips0|regfile1|regs[5][12]~q ;
wire \openmips0|id_ex0|ex_reg2~113_combout ;
wire \openmips0|id_ex0|ex_reg2~114_combout ;
wire \openmips0|ex0|Mux3~0_combout ;
wire \data_ram0|data_mem~1901_q ;
wire \data_ram0|data_mem~1917_q ;
wire \data_ram0|data_mem~1821feeder_combout ;
wire \data_ram0|data_mem~1821_q ;
wire \data_ram0|data_mem~1837_q ;
wire \data_ram0|data_mem~1805feeder_combout ;
wire \data_ram0|data_mem~1805_q ;
wire \data_ram0|data_mem~3660_combout ;
wire \data_ram0|data_mem~1869_q ;
wire \data_ram0|data_mem~3664_combout ;
wire \data_ram0|data_mem~1661_q ;
wire \data_ram0|data_mem~1645_q ;
wire \data_ram0|data_mem~1597feeder_combout ;
wire \data_ram0|data_mem~1597_q ;
wire \data_ram0|data_mem~1581_q ;
wire \data_ram0|data_mem~1549feeder_combout ;
wire \data_ram0|data_mem~1549_q ;
wire \data_ram0|data_mem~3644_combout ;
wire \data_ram0|data_mem~1613_q ;
wire \data_ram0|data_mem~3648_combout ;
wire \data_ram0|data_mem~1773_q ;
wire \data_ram0|data_mem~1757_q ;
wire \data_ram0|data_mem~1693_q ;
wire \data_ram0|data_mem~1709_q ;
wire \data_ram0|data_mem~1677feeder_combout ;
wire \data_ram0|data_mem~1677_q ;
wire \data_ram0|data_mem~3652_combout ;
wire \data_ram0|data_mem~1741_q ;
wire \data_ram0|data_mem~3656_combout ;
wire \data_ram0|data_mem~2029_q ;
wire \data_ram0|data_mem~2013_q ;
wire \data_ram0|data_mem~1933feeder_combout ;
wire \data_ram0|data_mem~1933_q ;
wire \data_ram0|data_mem~1949feeder_combout ;
wire \data_ram0|data_mem~1949_q ;
wire \data_ram0|data_mem~1965_q ;
wire \data_ram0|data_mem~3668_combout ;
wire \data_ram0|data_mem~1997_q ;
wire \data_ram0|data_mem~4252_combout ;
wire \data_ram0|data_mem~3669_combout ;
wire \data_ram0|data_mem~1405feeder_combout ;
wire \data_ram0|data_mem~1405_q ;
wire \data_ram0|data_mem~1389_q ;
wire \data_ram0|data_mem~1341feeder_combout ;
wire \data_ram0|data_mem~1341_q ;
wire \data_ram0|data_mem~1325_q ;
wire \data_ram0|data_mem~1293feeder_combout ;
wire \data_ram0|data_mem~1293_q ;
wire \data_ram0|data_mem~3627_combout ;
wire \data_ram0|data_mem~1357_q ;
wire \data_ram0|data_mem~3631_combout ;
wire \data_ram0|data_mem~1261_q ;
wire \data_ram0|data_mem~1277feeder_combout ;
wire \data_ram0|data_mem~1277_q ;
wire \data_ram0|data_mem~1181_q ;
wire \data_ram0|data_mem~1197_q ;
wire \data_ram0|data_mem~1165_q ;
wire \data_ram0|data_mem~3619_combout ;
wire \data_ram0|data_mem~1229_q ;
wire \data_ram0|data_mem~3623_combout ;
wire \data_ram0|data_mem~1149feeder_combout ;
wire \data_ram0|data_mem~1149_q ;
wire \data_ram0|data_mem~1133_q ;
wire \data_ram0|data_mem~1053feeder_combout ;
wire \data_ram0|data_mem~1053_q ;
wire \data_ram0|data_mem~1069_q ;
wire \data_ram0|data_mem~1037_q ;
wire \data_ram0|data_mem~3611_combout ;
wire \data_ram0|data_mem~1101_q ;
wire \data_ram0|data_mem~3615_combout ;
wire \data_ram0|data_mem~1517_q ;
wire \data_ram0|data_mem~1501feeder_combout ;
wire \data_ram0|data_mem~1501_q ;
wire \data_ram0|data_mem~1453_q ;
wire \data_ram0|data_mem~1469_q ;
wire \data_ram0|data_mem~1421feeder_combout ;
wire \data_ram0|data_mem~1421_q ;
wire \data_ram0|data_mem~3635_combout ;
wire \data_ram0|data_mem~1485_q ;
wire \data_ram0|data_mem~3639_combout ;
wire \data_ram0|data_mem~3643_combout ;
wire \data_ram0|data_mem~381feeder_combout ;
wire \data_ram0|data_mem~381_q ;
wire \data_ram0|data_mem~365_q ;
wire \data_ram0|data_mem~285feeder_combout ;
wire \data_ram0|data_mem~285_q ;
wire \data_ram0|data_mem~301_q ;
wire \data_ram0|data_mem~317feeder_combout ;
wire \data_ram0|data_mem~317_q ;
wire \data_ram0|data_mem~269_q ;
wire \data_ram0|data_mem~3561_combout ;
wire \data_ram0|data_mem~333_q ;
wire \data_ram0|data_mem~3565_combout ;
wire \data_ram0|data_mem~477feeder_combout ;
wire \data_ram0|data_mem~477_q ;
wire \data_ram0|data_mem~493_q ;
wire \data_ram0|data_mem~509feeder_combout ;
wire \data_ram0|data_mem~509_q ;
wire \data_ram0|data_mem~413_q ;
wire \data_ram0|data_mem~429_q ;
wire \data_ram0|data_mem~397feeder_combout ;
wire \data_ram0|data_mem~397_q ;
wire \data_ram0|data_mem~3569_combout ;
wire \data_ram0|data_mem~461_q ;
wire \data_ram0|data_mem~3573_combout ;
wire \data_ram0|data_mem~93_q ;
wire \data_ram0|data_mem~109_q ;
wire \data_ram0|data_mem~61feeder_combout ;
wire \data_ram0|data_mem~61_q ;
wire \data_ram0|data_mem~45_q ;
wire \data_ram0|data_mem~13_q ;
wire \data_ram0|data_mem~3545_combout ;
wire \data_ram0|data_mem~77_q ;
wire \data_ram0|data_mem~3549_combout ;
wire \data_ram0|data_mem~3577_combout ;
wire \data_ram0|data_mem~893_q ;
wire \data_ram0|data_mem~877_q ;
wire \data_ram0|data_mem~829feeder_combout ;
wire \data_ram0|data_mem~829_q ;
wire \data_ram0|data_mem~813_q ;
wire \data_ram0|data_mem~781feeder_combout ;
wire \data_ram0|data_mem~781_q ;
wire \data_ram0|data_mem~3594_combout ;
wire \data_ram0|data_mem~845_q ;
wire \data_ram0|data_mem~3598_combout ;
wire \data_ram0|data_mem~733_q ;
wire \data_ram0|data_mem~749_q ;
wire \data_ram0|data_mem~669feeder_combout ;
wire \data_ram0|data_mem~669_q ;
wire \data_ram0|data_mem~685_q ;
wire \data_ram0|data_mem~653feeder_combout ;
wire \data_ram0|data_mem~653_q ;
wire \data_ram0|data_mem~3586_combout ;
wire \data_ram0|data_mem~717_q ;
wire \data_ram0|data_mem~3590_combout ;
wire \data_ram0|data_mem~621_q ;
wire \data_ram0|data_mem~637feeder_combout ;
wire \data_ram0|data_mem~637_q ;
wire \data_ram0|data_mem~541_q ;
wire \data_ram0|data_mem~557_q ;
wire \data_ram0|data_mem~525_q ;
wire \data_ram0|data_mem~3578_combout ;
wire \data_ram0|data_mem~589_q ;
wire \data_ram0|data_mem~3582_combout ;
wire \data_ram0|data_mem~1021feeder_combout ;
wire \data_ram0|data_mem~1021_q ;
wire \data_ram0|data_mem~1005_q ;
wire \data_ram0|data_mem~925_q ;
wire \data_ram0|data_mem~941_q ;
wire \data_ram0|data_mem~909feeder_combout ;
wire \data_ram0|data_mem~909_q ;
wire \data_ram0|data_mem~3602_combout ;
wire \data_ram0|data_mem~973_q ;
wire \data_ram0|data_mem~3606_combout ;
wire \data_ram0|data_mem~3610_combout ;
wire \data_ram0|data_mem~3670_combout ;
wire \openmips0|mem_wb0|wb_wdata~60_combout ;
wire \openmips0|regfile1|regs~397_combout ;
wire \openmips0|regfile1|regs[1][12]~feeder_combout ;
wire \openmips0|regfile1|regs[1][12]~q ;
wire \openmips0|regfile1|regs[3][13]~q ;
wire \openmips0|regfile1|regs[7][13]~q ;
wire \openmips0|id_ex0|ex_reg2~116_combout ;
wire \openmips0|id_ex0|ex_reg2~117_combout ;
wire \openmips0|regfile1|regs~419_combout ;
wire \openmips0|regfile1|regs[6][13]~q ;
wire \openmips0|id_ex0|ex_reg1~91_combout ;
wire \openmips0|id_ex0|ex_reg1~92_combout ;
wire \openmips0|ex0|Mux2~0_combout ;
wire \data_ram0|data_mem~1262_q ;
wire \data_ram0|data_mem~1246feeder_combout ;
wire \data_ram0|data_mem~1246_q ;
wire \data_ram0|data_mem~1182feeder_combout ;
wire \data_ram0|data_mem~1182_q ;
wire \data_ram0|data_mem~1198_q ;
wire \data_ram0|data_mem~1166feeder_combout ;
wire \data_ram0|data_mem~1166_q ;
wire \data_ram0|data_mem~3770_combout ;
wire \data_ram0|data_mem~1230_q ;
wire \data_ram0|data_mem~3774_combout ;
wire \data_ram0|data_mem~1774_q ;
wire \data_ram0|data_mem~1758feeder_combout ;
wire \data_ram0|data_mem~1758_q ;
wire \data_ram0|data_mem~1726feeder_combout ;
wire \data_ram0|data_mem~1726_q ;
wire \data_ram0|data_mem~1710_q ;
wire \data_ram0|data_mem~1678_q ;
wire \data_ram0|data_mem~3778_combout ;
wire \data_ram0|data_mem~1742feeder_combout ;
wire \data_ram0|data_mem~1742_q ;
wire \data_ram0|data_mem~3782_combout ;
wire \data_ram0|data_mem~1502_q ;
wire \data_ram0|data_mem~1518_q ;
wire \data_ram0|data_mem~1454_q ;
wire \data_ram0|data_mem~1438feeder_combout ;
wire \data_ram0|data_mem~1438_q ;
wire \data_ram0|data_mem~1422feeder_combout ;
wire \data_ram0|data_mem~1422_q ;
wire \data_ram0|data_mem~3786_combout ;
wire \data_ram0|data_mem~1486_q ;
wire \data_ram0|data_mem~3790_combout ;
wire \data_ram0|data_mem~2030_q ;
wire \data_ram0|data_mem~1934_q ;
wire \data_ram0|data_mem~1966_q ;
wire \data_ram0|data_mem~1982_q ;
wire \data_ram0|data_mem~3794_combout ;
wire \data_ram0|data_mem~1998_q ;
wire \data_ram0|data_mem~4248_combout ;
wire \data_ram0|data_mem~3795_combout ;
wire \data_ram0|data_mem~1886_q ;
wire \data_ram0|data_mem~1902_q ;
wire \data_ram0|data_mem~1854feeder_combout ;
wire \data_ram0|data_mem~1854_q ;
wire \data_ram0|data_mem~1838_q ;
wire \data_ram0|data_mem~1806feeder_combout ;
wire \data_ram0|data_mem~1806_q ;
wire \data_ram0|data_mem~3761_combout ;
wire \data_ram0|data_mem~1870_q ;
wire \data_ram0|data_mem~3765_combout ;
wire \data_ram0|data_mem~1150feeder_combout ;
wire \data_ram0|data_mem~1150_q ;
wire \data_ram0|data_mem~1134_q ;
wire \data_ram0|data_mem~1086feeder_combout ;
wire \data_ram0|data_mem~1086_q ;
wire \data_ram0|data_mem~1070_q ;
wire \data_ram0|data_mem~1054_q ;
wire \data_ram0|data_mem~1038feeder_combout ;
wire \data_ram0|data_mem~1038_q ;
wire \data_ram0|data_mem~3737_combout ;
wire \data_ram0|data_mem~1102_q ;
wire \data_ram0|data_mem~3741_combout ;
wire \data_ram0|data_mem~1406feeder_combout ;
wire \data_ram0|data_mem~1406_q ;
wire \data_ram0|data_mem~1390_q ;
wire \data_ram0|data_mem~1374_q ;
wire \data_ram0|data_mem~1342feeder_combout ;
wire \data_ram0|data_mem~1342_q ;
wire \data_ram0|data_mem~1326_q ;
wire \data_ram0|data_mem~1310feeder_combout ;
wire \data_ram0|data_mem~1310_q ;
wire \data_ram0|data_mem~1294feeder_combout ;
wire \data_ram0|data_mem~1294_q ;
wire \data_ram0|data_mem~3753_combout ;
wire \data_ram0|data_mem~1358feeder_combout ;
wire \data_ram0|data_mem~1358_q ;
wire \data_ram0|data_mem~3757_combout ;
wire \data_ram0|data_mem~1662_q ;
wire \data_ram0|data_mem~1646_q ;
wire \data_ram0|data_mem~1630_q ;
wire \data_ram0|data_mem~1566feeder_combout ;
wire \data_ram0|data_mem~1566_q ;
wire \data_ram0|data_mem~1582_q ;
wire \data_ram0|data_mem~1550feeder_combout ;
wire \data_ram0|data_mem~1550_q ;
wire \data_ram0|data_mem~3745_combout ;
wire \data_ram0|data_mem~1614_q ;
wire \data_ram0|data_mem~3749_combout ;
wire \data_ram0|data_mem~3769_combout ;
wire \data_ram0|data_mem~94_q ;
wire \data_ram0|data_mem~110_q ;
wire \data_ram0|data_mem~62feeder_combout ;
wire \data_ram0|data_mem~62_q ;
wire \data_ram0|data_mem~46_q ;
wire \data_ram0|data_mem~14_q ;
wire \data_ram0|data_mem~3671_combout ;
wire \data_ram0|data_mem~78_q ;
wire \data_ram0|data_mem~3675_combout ;
wire \data_ram0|data_mem~350feeder_combout ;
wire \data_ram0|data_mem~350_q ;
wire \data_ram0|data_mem~366_q ;
wire \data_ram0|data_mem~382_q ;
wire \data_ram0|data_mem~286feeder_combout ;
wire \data_ram0|data_mem~286_q ;
wire \data_ram0|data_mem~302_q ;
wire \data_ram0|data_mem~270_q ;
wire \data_ram0|data_mem~3687_combout ;
wire \data_ram0|data_mem~334feeder_combout ;
wire \data_ram0|data_mem~334_q ;
wire \data_ram0|data_mem~3691_combout ;
wire \data_ram0|data_mem~606_q ;
wire \data_ram0|data_mem~622_q ;
wire \data_ram0|data_mem~638feeder_combout ;
wire \data_ram0|data_mem~638_q ;
wire \data_ram0|data_mem~574_q ;
wire \data_ram0|data_mem~558_q ;
wire \data_ram0|data_mem~526feeder_combout ;
wire \data_ram0|data_mem~526_q ;
wire \data_ram0|data_mem~3679_combout ;
wire \data_ram0|data_mem~590_q ;
wire \data_ram0|data_mem~3683_combout ;
wire \data_ram0|data_mem~862feeder_combout ;
wire \data_ram0|data_mem~862_q ;
wire \data_ram0|data_mem~878_q ;
wire \data_ram0|data_mem~798feeder_combout ;
wire \data_ram0|data_mem~798_q ;
wire \data_ram0|data_mem~814_q ;
wire \data_ram0|data_mem~782feeder_combout ;
wire \data_ram0|data_mem~782_q ;
wire \data_ram0|data_mem~3695_combout ;
wire \data_ram0|data_mem~846_q ;
wire \data_ram0|data_mem~3699_combout ;
wire \data_ram0|data_mem~3703_combout ;
wire \data_ram0|data_mem~734_q ;
wire \data_ram0|data_mem~750_q ;
wire \data_ram0|data_mem~702feeder_combout ;
wire \data_ram0|data_mem~702_q ;
wire \data_ram0|data_mem~686_q ;
wire \data_ram0|data_mem~654_q ;
wire \data_ram0|data_mem~3712_combout ;
wire \data_ram0|data_mem~718_q ;
wire \data_ram0|data_mem~3716_combout ;
wire \data_ram0|data_mem~478feeder_combout ;
wire \data_ram0|data_mem~478_q ;
wire \data_ram0|data_mem~494_q ;
wire \data_ram0|data_mem~414_q ;
wire \data_ram0|data_mem~430_q ;
wire \data_ram0|data_mem~446_q ;
wire \data_ram0|data_mem~398feeder_combout ;
wire \data_ram0|data_mem~398_q ;
wire \data_ram0|data_mem~3720_combout ;
wire \data_ram0|data_mem~462_q ;
wire \data_ram0|data_mem~3724_combout ;
wire \data_ram0|data_mem~222feeder_combout ;
wire \data_ram0|data_mem~222_q ;
wire \data_ram0|data_mem~238_q ;
wire \data_ram0|data_mem~254feeder_combout ;
wire \data_ram0|data_mem~254_q ;
wire \data_ram0|data_mem~158_q ;
wire \data_ram0|data_mem~174_q ;
wire \data_ram0|data_mem~142_q ;
wire \data_ram0|data_mem~3704_combout ;
wire \data_ram0|data_mem~206_q ;
wire \data_ram0|data_mem~3708_combout ;
wire \data_ram0|data_mem~1022_q ;
wire \data_ram0|data_mem~1006_q ;
wire \data_ram0|data_mem~958feeder_combout ;
wire \data_ram0|data_mem~958_q ;
wire \data_ram0|data_mem~942_q ;
wire \data_ram0|data_mem~910feeder_combout ;
wire \data_ram0|data_mem~910_q ;
wire \data_ram0|data_mem~3728_combout ;
wire \data_ram0|data_mem~974_q ;
wire \data_ram0|data_mem~3732_combout ;
wire \data_ram0|data_mem~3736_combout ;
wire \data_ram0|data_mem~3796_combout ;
wire \openmips0|mem_wb0|wb_wdata~61_combout ;
wire \openmips0|regfile1|regs~398_combout ;
wire \openmips0|regfile1|regs[1][13]~q ;
wire \openmips0|regfile1|regs[6][14]~q ;
wire \openmips0|regfile1|regs~420_combout ;
wire \openmips0|regfile1|regs[7][14]~q ;
wire \openmips0|id_ex0|ex_reg1~93_combout ;
wire \openmips0|id_ex0|ex_reg1~94_combout ;
wire \openmips0|regfile1|regs[2][14]~q ;
wire \openmips0|regfile1|regs[4][14]~q ;
wire \openmips0|id_ex0|ex_reg2~118_combout ;
wire \openmips0|id_ex0|ex_reg2~120_combout ;
wire \openmips0|ex0|Mux1~0_combout ;
wire \openmips0|ex_mem0|mem_reg2[14]~feeder_combout ;
wire \data_ram0|data_mem~1247feeder_combout ;
wire \data_ram0|data_mem~1247_q ;
wire \data_ram0|data_mem~1263_q ;
wire \data_ram0|data_mem~1183_q ;
wire \data_ram0|data_mem~1199_q ;
wire \data_ram0|data_mem~1167feeder_combout ;
wire \data_ram0|data_mem~1167_q ;
wire \data_ram0|data_mem~3879_combout ;
wire \data_ram0|data_mem~1231feeder_combout ;
wire \data_ram0|data_mem~1231_q ;
wire \data_ram0|data_mem~3883_combout ;
wire \data_ram0|data_mem~1759feeder_combout ;
wire \data_ram0|data_mem~1759_q ;
wire \data_ram0|data_mem~1775_q ;
wire \data_ram0|data_mem~1727feeder_combout ;
wire \data_ram0|data_mem~1727_q ;
wire \data_ram0|data_mem~1711_q ;
wire \data_ram0|data_mem~1679_q ;
wire \data_ram0|data_mem~3887_combout ;
wire \data_ram0|data_mem~1743_q ;
wire \data_ram0|data_mem~3891_combout ;
wire \data_ram0|data_mem~1151feeder_combout ;
wire \data_ram0|data_mem~1151_q ;
wire \data_ram0|data_mem~1135_q ;
wire \data_ram0|data_mem~1087feeder_combout ;
wire \data_ram0|data_mem~1087_q ;
wire \data_ram0|data_mem~1071_q ;
wire \data_ram0|data_mem~1039feeder_combout ;
wire \data_ram0|data_mem~1039_q ;
wire \data_ram0|data_mem~3863_combout ;
wire \data_ram0|data_mem~1103feeder_combout ;
wire \data_ram0|data_mem~1103_q ;
wire \data_ram0|data_mem~3867_combout ;
wire \data_ram0|data_mem~1631_q ;
wire \data_ram0|data_mem~1647_q ;
wire \data_ram0|data_mem~1663_q ;
wire \data_ram0|data_mem~1567feeder_combout ;
wire \data_ram0|data_mem~1567_q ;
wire \data_ram0|data_mem~1583_q ;
wire \data_ram0|data_mem~1551_q ;
wire \data_ram0|data_mem~3871_combout ;
wire \data_ram0|data_mem~1615_q ;
wire \data_ram0|data_mem~3875_combout ;
wire \data_ram0|data_mem~3895_combout ;
wire \data_ram0|data_mem~1519_q ;
wire \data_ram0|data_mem~1503feeder_combout ;
wire \data_ram0|data_mem~1503_q ;
wire \data_ram0|data_mem~1439_q ;
wire \data_ram0|data_mem~1455_q ;
wire \data_ram0|data_mem~1423feeder_combout ;
wire \data_ram0|data_mem~1423_q ;
wire \data_ram0|data_mem~3912_combout ;
wire \data_ram0|data_mem~1487_q ;
wire \data_ram0|data_mem~3916_combout ;
wire \data_ram0|data_mem~2015feeder_combout ;
wire \data_ram0|data_mem~2015_q ;
wire \data_ram0|data_mem~2031_q ;
wire \data_ram0|data_mem~1951feeder_combout ;
wire \data_ram0|data_mem~1951_q ;
wire \data_ram0|data_mem~1983_q ;
wire \data_ram0|data_mem~1967_q ;
wire \data_ram0|data_mem~3920_combout ;
wire \data_ram0|data_mem~1999_q ;
wire \data_ram0|data_mem~4244_combout ;
wire \data_ram0|data_mem~1919feeder_combout ;
wire \data_ram0|data_mem~1919_q ;
wire \data_ram0|data_mem~1903_q ;
wire \data_ram0|data_mem~1823feeder_combout ;
wire \data_ram0|data_mem~1823_q ;
wire \data_ram0|data_mem~1839_q ;
wire \data_ram0|data_mem~1807feeder_combout ;
wire \data_ram0|data_mem~1807_q ;
wire \data_ram0|data_mem~3904_combout ;
wire \data_ram0|data_mem~1871_q ;
wire \data_ram0|data_mem~3908_combout ;
wire \data_ram0|data_mem~1375_q ;
wire \data_ram0|data_mem~1391_q ;
wire \data_ram0|data_mem~1311feeder_combout ;
wire \data_ram0|data_mem~1311_q ;
wire \data_ram0|data_mem~1327_q ;
wire \data_ram0|data_mem~1295feeder_combout ;
wire \data_ram0|data_mem~1295_q ;
wire \data_ram0|data_mem~3896_combout ;
wire \data_ram0|data_mem~1359_q ;
wire \data_ram0|data_mem~3900_combout ;
wire \data_ram0|data_mem~3921_combout ;
wire \data_ram0|data_mem~95feeder_combout ;
wire \data_ram0|data_mem~95_q ;
wire \data_ram0|data_mem~111_q ;
wire \data_ram0|data_mem~63feeder_combout ;
wire \data_ram0|data_mem~63_q ;
wire \data_ram0|data_mem~47_q ;
wire \data_ram0|data_mem~15feeder_combout ;
wire \data_ram0|data_mem~15_q ;
wire \data_ram0|data_mem~3797_combout ;
wire \data_ram0|data_mem~79feeder_combout ;
wire \data_ram0|data_mem~79_q ;
wire \data_ram0|data_mem~3801_combout ;
wire \data_ram0|data_mem~735_q ;
wire \data_ram0|data_mem~751_q ;
wire \data_ram0|data_mem~703_q ;
wire \data_ram0|data_mem~687_q ;
wire \data_ram0|data_mem~655_q ;
wire \data_ram0|data_mem~3821_combout ;
wire \data_ram0|data_mem~719_q ;
wire \data_ram0|data_mem~3825_combout ;
wire \data_ram0|data_mem~223feeder_combout ;
wire \data_ram0|data_mem~223_q ;
wire \data_ram0|data_mem~239_q ;
wire \data_ram0|data_mem~159_q ;
wire \data_ram0|data_mem~175_q ;
wire \data_ram0|data_mem~143_q ;
wire \data_ram0|data_mem~3813_combout ;
wire \data_ram0|data_mem~207feeder_combout ;
wire \data_ram0|data_mem~207_q ;
wire \data_ram0|data_mem~3817_combout ;
wire \data_ram0|data_mem~623_q ;
wire \data_ram0|data_mem~639_q ;
wire \data_ram0|data_mem~575feeder_combout ;
wire \data_ram0|data_mem~575_q ;
wire \data_ram0|data_mem~559_q ;
wire \data_ram0|data_mem~527_q ;
wire \data_ram0|data_mem~3805_combout ;
wire \data_ram0|data_mem~591feeder_combout ;
wire \data_ram0|data_mem~591_q ;
wire \data_ram0|data_mem~3809_combout ;
wire \data_ram0|data_mem~3829_combout ;
wire \data_ram0|data_mem~351_q ;
wire \data_ram0|data_mem~367_q ;
wire \data_ram0|data_mem~319feeder_combout ;
wire \data_ram0|data_mem~319_q ;
wire \data_ram0|data_mem~303_q ;
wire \data_ram0|data_mem~287feeder_combout ;
wire \data_ram0|data_mem~287_q ;
wire \data_ram0|data_mem~271_q ;
wire \data_ram0|data_mem~3830_combout ;
wire \data_ram0|data_mem~335_q ;
wire \data_ram0|data_mem~3834_combout ;
wire \data_ram0|data_mem~895_q ;
wire \data_ram0|data_mem~879_q ;
wire \data_ram0|data_mem~799feeder_combout ;
wire \data_ram0|data_mem~799_q ;
wire \data_ram0|data_mem~815_q ;
wire \data_ram0|data_mem~783_q ;
wire \data_ram0|data_mem~3838_combout ;
wire \data_ram0|data_mem~847_q ;
wire \data_ram0|data_mem~3842_combout ;
wire \data_ram0|data_mem~991feeder_combout ;
wire \data_ram0|data_mem~991_q ;
wire \data_ram0|data_mem~1007_q ;
wire \data_ram0|data_mem~959_q ;
wire \data_ram0|data_mem~943_q ;
wire \data_ram0|data_mem~911feeder_combout ;
wire \data_ram0|data_mem~911_q ;
wire \data_ram0|data_mem~3854_combout ;
wire \data_ram0|data_mem~975_q ;
wire \data_ram0|data_mem~3858_combout ;
wire \data_ram0|data_mem~479_q ;
wire \data_ram0|data_mem~495_q ;
wire \data_ram0|data_mem~511_q ;
wire \data_ram0|data_mem~415_q ;
wire \data_ram0|data_mem~431_q ;
wire \data_ram0|data_mem~399feeder_combout ;
wire \data_ram0|data_mem~399_q ;
wire \data_ram0|data_mem~3846_combout ;
wire \data_ram0|data_mem~463_q ;
wire \data_ram0|data_mem~3850_combout ;
wire \data_ram0|data_mem~3862_combout ;
wire \data_ram0|data_mem~3922_combout ;
wire \openmips0|mem_wb0|wb_wdata~62_combout ;
wire \openmips0|regfile1|regs~399_combout ;
wire \openmips0|regfile1|regs[1][14]~q ;
wire \openmips0|regfile1|regs[6][15]~q ;
wire \openmips0|regfile1|regs[2][15]~q ;
wire \openmips0|regfile1|regs[4][15]~q ;
wire \openmips0|id_ex0|ex_reg2~121_combout ;
wire \openmips0|regfile1|regs[7][15]~q ;
wire \openmips0|regfile1|regs[5][15]~q ;
wire \openmips0|regfile1|regs[3][15]~q ;
wire \openmips0|id_ex0|ex_reg2~122_combout ;
wire \openmips0|id_ex0|ex_reg2~123_combout ;
wire \openmips0|id_ex0|ex_reg1~95_combout ;
wire \openmips0|id_ex0|ex_reg1~96_combout ;
wire \openmips0|ex0|Mux0~2_combout ;
wire \openmips0|ex_mem0|mem_reg2[15]~feeder_combout ;
wire \data_ram0|data_mem~1504_q ;
wire \data_ram0|data_mem~1520_q ;
wire \data_ram0|data_mem~1536_q ;
wire \data_ram0|data_mem~1472_q ;
wire \data_ram0|data_mem~1456_q ;
wire \data_ram0|data_mem~1424feeder_combout ;
wire \data_ram0|data_mem~1424_q ;
wire \data_ram0|data_mem~4013_combout ;
wire \data_ram0|data_mem~1488_q ;
wire \data_ram0|data_mem~4017_combout ;
wire \data_ram0|data_mem~1376feeder_combout ;
wire \data_ram0|data_mem~1376_q ;
wire \data_ram0|data_mem~1392_q ;
wire \data_ram0|data_mem~1408feeder_combout ;
wire \data_ram0|data_mem~1408_q ;
wire \data_ram0|data_mem~1344feeder_combout ;
wire \data_ram0|data_mem~1344_q ;
wire \data_ram0|data_mem~1328_q ;
wire \data_ram0|data_mem~1312_q ;
wire \data_ram0|data_mem~1296feeder_combout ;
wire \data_ram0|data_mem~1296_q ;
wire \data_ram0|data_mem~4005_combout ;
wire \data_ram0|data_mem~1360_q ;
wire \data_ram0|data_mem~4009_combout ;
wire \data_ram0|data_mem~1152feeder_combout ;
wire \data_ram0|data_mem~1152_q ;
wire \data_ram0|data_mem~1136_q ;
wire \data_ram0|data_mem~1056_q ;
wire \data_ram0|data_mem~1072_q ;
wire \data_ram0|data_mem~1040_q ;
wire \data_ram0|data_mem~3989_combout ;
wire \data_ram0|data_mem~1104feeder_combout ;
wire \data_ram0|data_mem~1104_q ;
wire \data_ram0|data_mem~3993_combout ;
wire \data_ram0|data_mem~4021_combout ;
wire \data_ram0|data_mem~224_q ;
wire \data_ram0|data_mem~240_q ;
wire \data_ram0|data_mem~192feeder_combout ;
wire \data_ram0|data_mem~192_q ;
wire \data_ram0|data_mem~176_q ;
wire \data_ram0|data_mem~160_q ;
wire \data_ram0|data_mem~144_q ;
wire \data_ram0|data_mem~3931_combout ;
wire \data_ram0|data_mem~208feeder_combout ;
wire \data_ram0|data_mem~208_q ;
wire \data_ram0|data_mem~3935_combout ;
wire \data_ram0|data_mem~512feeder_combout ;
wire \data_ram0|data_mem~512_q ;
wire \data_ram0|data_mem~496_q ;
wire \data_ram0|data_mem~480feeder_combout ;
wire \data_ram0|data_mem~480_q ;
wire \data_ram0|data_mem~448_q ;
wire \data_ram0|data_mem~432_q ;
wire \data_ram0|data_mem~416_q ;
wire \data_ram0|data_mem~400_q ;
wire \data_ram0|data_mem~3947_combout ;
wire \data_ram0|data_mem~464_q ;
wire \data_ram0|data_mem~3951_combout ;
wire \data_ram0|data_mem~384_q ;
wire \data_ram0|data_mem~368_q ;
wire \data_ram0|data_mem~320feeder_combout ;
wire \data_ram0|data_mem~320_q ;
wire \data_ram0|data_mem~304_q ;
wire \data_ram0|data_mem~272feeder_combout ;
wire \data_ram0|data_mem~272_q ;
wire \data_ram0|data_mem~3939_combout ;
wire \data_ram0|data_mem~336feeder_combout ;
wire \data_ram0|data_mem~336_q ;
wire \data_ram0|data_mem~3943_combout ;
wire \data_ram0|data_mem~112_q ;
wire \data_ram0|data_mem~128_q ;
wire \data_ram0|data_mem~64_q ;
wire \data_ram0|data_mem~48_q ;
wire \data_ram0|data_mem~16_q ;
wire \data_ram0|data_mem~3923_combout ;
wire \data_ram0|data_mem~80_q ;
wire \data_ram0|data_mem~3927_combout ;
wire \data_ram0|data_mem~3955_combout ;
wire \data_ram0|data_mem~1024feeder_combout ;
wire \data_ram0|data_mem~1024_q ;
wire \data_ram0|data_mem~1008_q ;
wire \data_ram0|data_mem~960feeder_combout ;
wire \data_ram0|data_mem~960_q ;
wire \data_ram0|data_mem~944_q ;
wire \data_ram0|data_mem~912_q ;
wire \data_ram0|data_mem~3980_combout ;
wire \data_ram0|data_mem~976feeder_combout ;
wire \data_ram0|data_mem~976_q ;
wire \data_ram0|data_mem~3984_combout ;
wire \data_ram0|data_mem~864_q ;
wire \data_ram0|data_mem~880_q ;
wire \data_ram0|data_mem~800feeder_combout ;
wire \data_ram0|data_mem~800_q ;
wire \data_ram0|data_mem~816_q ;
wire \data_ram0|data_mem~784_q ;
wire \data_ram0|data_mem~3972_combout ;
wire \data_ram0|data_mem~848_q ;
wire \data_ram0|data_mem~3976_combout ;
wire \data_ram0|data_mem~608_q ;
wire \data_ram0|data_mem~624_q ;
wire \data_ram0|data_mem~576_q ;
wire \data_ram0|data_mem~560_q ;
wire \data_ram0|data_mem~528_q ;
wire \data_ram0|data_mem~3956_combout ;
wire \data_ram0|data_mem~592_q ;
wire \data_ram0|data_mem~3960_combout ;
wire \data_ram0|data_mem~3988_combout ;
wire \data_ram0|data_mem~4048_combout ;
wire \openmips0|mem_wb0|wb_wdata~63_combout ;
wire \openmips0|regfile1|regs~400_combout ;
wire \openmips0|regfile1|regs[1][15]~q ;
wire [7:0] \openmips0|ex_mem0|mem_aluop ;
wire [15:0] \openmips0|ex_mem0|mem_mem_addr ;
wire [15:0] \openmips0|ex_mem0|mem_reg2 ;
wire [3:0] \openmips0|ex_mem0|mem_wd ;
wire [15:0] \openmips0|ex_mem0|mem_wdata ;
wire [7:0] \openmips0|id_ex0|ex_aluop ;
wire [2:0] \openmips0|id_ex0|ex_alusel ;
wire [15:0] \openmips0|id_ex0|ex_inst ;
wire [15:0] \openmips0|id_ex0|ex_reg1 ;
wire [15:0] \openmips0|id_ex0|ex_reg2 ;
wire [3:0] \openmips0|id_ex0|ex_wd ;
wire [15:0] \openmips0|if_id0|id_inst ;
wire [15:0] \openmips0|if_id0|id_pc ;
wire [15:0] \openmips0|pc_reg0|pc ;
wire [3:0] \openmips0|mem_wb0|wb_wd ;
wire [15:0] \openmips0|mem_wb0|wb_wdata ;


// atom is at IOIBUF_X0_Y28_N1
stratixiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// atom is at FF_X29_Y26_N19
dffeas \openmips0|ex_mem0|mem_aluop[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_aluop [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_aluop [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_aluop[7] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_aluop[7] .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y30_N23
dffeas \data_ram0|data_mem~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~113 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~113 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y22_N1
dffeas \data_ram0|data_mem~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~49 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~49 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N21
dffeas \data_ram0|data_mem~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~145 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~145 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y27_N1
dffeas \data_ram0|data_mem~337 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~337 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~337 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N21
dffeas \data_ram0|data_mem~273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~273 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~273 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y32_N3
dffeas \data_ram0|data_mem~465 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~465 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~465 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y31_N27
dffeas \data_ram0|data_mem~433 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~433 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~433 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y22_N21
dffeas \data_ram0|data_mem~593 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~593 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~593 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N1
dffeas \data_ram0|data_mem~561 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~561 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~561 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y29_N23
dffeas \data_ram0|data_mem~721 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~721 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~721 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y29_N23
dffeas \data_ram0|data_mem~657 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~657 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~657 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y23_N23
dffeas \data_ram0|data_mem~881 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~881 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~881 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N23
dffeas \data_ram0|data_mem~817 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~817 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~817 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y21_N21
dffeas \data_ram0|data_mem~1009 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1009 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1009 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N21
dffeas \data_ram0|data_mem~913 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~913 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~913 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y24_N1
dffeas \data_ram0|data_mem~1105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1105 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1105 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y26_N3
dffeas \data_ram0|data_mem~1041 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1041feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1041 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1041 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y29_N3
dffeas \data_ram0|data_mem~1233 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1233 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1233 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y30_N23
dffeas \data_ram0|data_mem~1169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1169 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1169 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y24_N27
dffeas \data_ram0|data_mem~1393 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1393 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1393 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y28_N23
dffeas \data_ram0|data_mem~1329 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1329 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1329 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N21
dffeas \data_ram0|data_mem~1425 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1425 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1425 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y24_N1
dffeas \data_ram0|data_mem~1649 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1649feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1649 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1649 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N23
dffeas \data_ram0|data_mem~1553 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1553 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1553 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y23_N1
dffeas \data_ram0|data_mem~1681 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1681 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1681 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N1
dffeas \data_ram0|data_mem~1713 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1713 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1713 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N5
dffeas \data_ram0|data_mem~1665 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1665 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1665 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y27_N25
dffeas \data_ram0|data_mem~1697 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1697 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1697 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N24
stratixiii_lcell_comb \data_ram0|data_mem~2140 (
// Equation(s):
// \data_ram0|data_mem~2140_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1665_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1681_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1697_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1713_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1681_q ),
	.datac(!\data_ram0|data_mem~1697_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1713_q ),
	.datag(!\data_ram0|data_mem~1665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2140 .extended_lut = "on";
defparam \data_ram0|data_mem~2140 .lut_mask = 64'h1B550A551B555F55;
defparam \data_ram0|data_mem~2140 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N3
dffeas \data_ram0|data_mem~1873 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1873 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1873 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N1
dffeas \data_ram0|data_mem~1809 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1809feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1809 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1809 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N7
dffeas \data_ram0|data_mem~1953 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1953 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1953 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y30_N5
dffeas \data_ram0|data_mem~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~82 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~82 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N23
dffeas \data_ram0|data_mem~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~50 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~50 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y22_N5
dffeas \data_ram0|data_mem~594 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~594feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~594 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~594 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N25
dffeas \data_ram0|data_mem~562 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~562feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~562 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~562 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y24_N7
dffeas \data_ram0|data_mem~370 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~370 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~370 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N33
dffeas \data_ram0|data_mem~274 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~274 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~274 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y23_N27
dffeas \data_ram0|data_mem~850 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~850 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~850 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N5
dffeas \data_ram0|data_mem~786 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~786feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~786 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~786 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y31_N27
dffeas \data_ram0|data_mem~210 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~210 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~210 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N25
dffeas \data_ram0|data_mem~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~146 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~146 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y29_N7
dffeas \data_ram0|data_mem~754 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~754 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~754 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N23
dffeas \data_ram0|data_mem~690 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~690 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~690 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y32_N27
dffeas \data_ram0|data_mem~466 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~466 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~466 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y31_N29
dffeas \data_ram0|data_mem~402 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~402 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~402 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y21_N27
dffeas \data_ram0|data_mem~1010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1010feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1010 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1010 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N25
dffeas \data_ram0|data_mem~914 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~914 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~914 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y24_N7
dffeas \data_ram0|data_mem~1106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1106 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1106 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y25_N31
dffeas \data_ram0|data_mem~1074 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1074feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1074 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1074 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y24_N7
dffeas \data_ram0|data_mem~1650 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1650 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1650 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N9
dffeas \data_ram0|data_mem~1554 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1554 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1554 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y24_N9
dffeas \data_ram0|data_mem~1362 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1362 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1362 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N5
dffeas \data_ram0|data_mem~1330 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1330 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1330 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y25_N29
dffeas \data_ram0|data_mem~1906 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1906feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1906 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1906 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N27
dffeas \data_ram0|data_mem~1810 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1810 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1810 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y29_N27
dffeas \data_ram0|data_mem~1234 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1234 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1234 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y30_N13
dffeas \data_ram0|data_mem~1202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1202 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1202 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y24_N3
dffeas \data_ram0|data_mem~1778 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1778 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1778 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y26_N29
dffeas \data_ram0|data_mem~1490 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1490 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1490 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N29
dffeas \data_ram0|data_mem~1426 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1426feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1426 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1426 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N31
dffeas \data_ram0|data_mem~1922 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1922feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1922 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1922 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y31_N3
dffeas \data_ram0|data_mem~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~83 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~83 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N25
dffeas \data_ram0|data_mem~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~51 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~51 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y25_N3
dffeas \data_ram0|data_mem~627 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~627 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~627 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N11
dffeas \data_ram0|data_mem~563 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~563 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~563 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y31_N11
dffeas \data_ram0|data_mem~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~179 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~179 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y30_N7
dffeas \data_ram0|data_mem~755 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~755 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~755 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y29_N31
dffeas \data_ram0|data_mem~659 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~659 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~659 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y24_N5
dffeas \data_ram0|data_mem~371 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~371feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~371 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~371 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y25_N7
dffeas \data_ram0|data_mem~883 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~883 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~883 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N29
dffeas \data_ram0|data_mem~787 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~787feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~787 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~787 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y32_N31
dffeas \data_ram0|data_mem~467 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~467 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~467 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y31_N39
dffeas \data_ram0|data_mem~435 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~435 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~435 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y23_N23
dffeas \data_ram0|data_mem~979 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~979 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~979 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N31
dffeas \data_ram0|data_mem~915 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~915 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~915 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y26_N23
dffeas \data_ram0|data_mem~1139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1139 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1139 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y24_N27
dffeas \data_ram0|data_mem~1619 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1619 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1619 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N13
dffeas \data_ram0|data_mem~1587 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1587 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1587 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y29_N31
dffeas \data_ram0|data_mem~1235 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1235 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1235 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y30_N37
dffeas \data_ram0|data_mem~1203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1203 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1203 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N27
dffeas \data_ram0|data_mem~1747 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1747 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1747 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y23_N25
dffeas \data_ram0|data_mem~1683 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1683 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1683 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N13
dffeas \data_ram0|data_mem~1331 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1331feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1331 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1331 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y27_N21
dffeas \data_ram0|data_mem~1907 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1907 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1907 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N11
dffeas \data_ram0|data_mem~1811 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1811 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1811 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y26_N39
dffeas \data_ram0|data_mem~1523 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1523feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1523 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1523 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N17
dffeas \data_ram0|data_mem~1939 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1939 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1939 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y30_N29
dffeas \data_ram0|data_mem~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~84 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~84 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N27
dffeas \data_ram0|data_mem~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~52 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~52 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y31_N29
dffeas \data_ram0|data_mem~244 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~244 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~244 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y31_N15
dffeas \data_ram0|data_mem~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~180 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~180 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y24_N7
dffeas \data_ram0|data_mem~340 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~340 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~340 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y32_N33
dffeas \data_ram0|data_mem~500 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~500feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~500 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~500 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y31_N5
dffeas \data_ram0|data_mem~436 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~436 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~436 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y25_N27
dffeas \data_ram0|data_mem~596 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~596 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~596 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y25_N17
dffeas \data_ram0|data_mem~532 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~532feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~532 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~532 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y29_N29
dffeas \data_ram0|data_mem~724 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~724feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~724 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~724 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y29_N15
dffeas \data_ram0|data_mem~660 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~660 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~660 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y23_N29
dffeas \data_ram0|data_mem~852 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~852feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~852 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~852 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N15
dffeas \data_ram0|data_mem~820 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~820 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~820 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y21_N9
dffeas \data_ram0|data_mem~980 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~980 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~980 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N13
dffeas \data_ram0|data_mem~916 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~916 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~916 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y24_N5
dffeas \data_ram0|data_mem~1140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1140 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1140 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y25_N19
dffeas \data_ram0|data_mem~1076 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1076_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1076 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1076 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y28_N21
dffeas \data_ram0|data_mem~1364 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1364 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1364 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N19
dffeas \data_ram0|data_mem~1332 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1332feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1332 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1332 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y30_N23
dffeas \data_ram0|data_mem~1524 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1524 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1524 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N17
dffeas \data_ram0|data_mem~1428 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1428 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1428 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y24_N25
dffeas \data_ram0|data_mem~1620 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1620feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1620 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1620 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N3
dffeas \data_ram0|data_mem~1556 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1556 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1556 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N25
dffeas \data_ram0|data_mem~1748 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1748feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1748 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1748 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N7
dffeas \data_ram0|data_mem~1716 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1716feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1716 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1716 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y25_N33
dffeas \data_ram0|data_mem~1876 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1876feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1876 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1876 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N25
dffeas \data_ram0|data_mem~1940 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1940 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1940 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N21
dffeas \data_ram0|data_mem~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~53 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~53 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y22_N29
dffeas \data_ram0|data_mem~597 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~597 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~597 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N33
dffeas \data_ram0|data_mem~565 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~565 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~565 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y24_N5
dffeas \data_ram0|data_mem~341 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~341 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~341 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N7
dffeas \data_ram0|data_mem~309 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~309 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~309 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y25_N15
dffeas \data_ram0|data_mem~885 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~885feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~885 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~885 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N17
dffeas \data_ram0|data_mem~821 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~821 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~821 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y33_N25
dffeas \data_ram0|data_mem~213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~213 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~213 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y31_N39
dffeas \data_ram0|data_mem~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~181 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~181 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y30_N29
dffeas \data_ram0|data_mem~725 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~725 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~725 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y26_N23
dffeas \data_ram0|data_mem~693 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~693 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~693 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y31_N9
dffeas \data_ram0|data_mem~437 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~437 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~437 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y23_N27
dffeas \data_ram0|data_mem~1013 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1013feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1013 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1013 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y21_N21
dffeas \data_ram0|data_mem~949 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~949 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~949 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y26_N1
dffeas \data_ram0|data_mem~1045 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1045 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1045 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y24_N9
dffeas \data_ram0|data_mem~1621 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1621 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1621 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N27
dffeas \data_ram0|data_mem~1557 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1557 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1557 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y28_N29
dffeas \data_ram0|data_mem~1365 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1365 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1365 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N7
dffeas \data_ram0|data_mem~1301 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1301 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1301 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y25_N17
dffeas \data_ram0|data_mem~1909 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1909 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1909 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y29_N39
dffeas \data_ram0|data_mem~1269 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1269 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1269 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y30_N7
dffeas \data_ram0|data_mem~1173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1173 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1173 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N11
dffeas \data_ram0|data_mem~1749 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1749 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1749 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N35
dffeas \data_ram0|data_mem~1717 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1717 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1717 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y26_N33
dffeas \data_ram0|data_mem~1493 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1493 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1493 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N3
dffeas \data_ram0|data_mem~1429 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1429 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1429 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N9
dffeas \data_ram0|data_mem~1925 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1925feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1925 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1925 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N29
dffeas \data_ram0|data_mem~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~54 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~54 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y25_N31
dffeas \data_ram0|data_mem~630 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~630feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~630 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~630 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N9
dffeas \data_ram0|data_mem~566 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~566 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~566 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y33_N11
dffeas \data_ram0|data_mem~246 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~246 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~246 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y30_N13
dffeas \data_ram0|data_mem~726 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~726 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~726 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y29_N3
dffeas \data_ram0|data_mem~662 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~662feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~662 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~662 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y24_N11
dffeas \data_ram0|data_mem~342 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~342 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~342 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y24_N35
dffeas \data_ram0|data_mem~374 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~374 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~374 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y26_N15
dffeas \data_ram0|data_mem~326 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~326 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~326 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N11
dffeas \data_ram0|data_mem~278 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~278 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~278 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N9
dffeas \data_ram0|data_mem~310 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~310 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~310 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y26_N3
dffeas \data_ram0|data_mem~262 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~262 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~262 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y26_N17
dffeas \data_ram0|data_mem~294 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~294 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~294 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~2696 (
// Equation(s):
// \data_ram0|data_mem~2696_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~262_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~278_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~294_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~310_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~310_q ),
	.datac(!\data_ram0|data_mem~294_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~278_q ),
	.datag(!\data_ram0|data_mem~262_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2696 .extended_lut = "on";
defparam \data_ram0|data_mem~2696 .lut_mask = 64'h0A551B555F551B55;
defparam \data_ram0|data_mem~2696 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y26_N13
dffeas \data_ram0|data_mem~358 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~358 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~358 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y26_N12
stratixiii_lcell_comb \data_ram0|data_mem~2700 (
// Equation(s):
// \data_ram0|data_mem~2700_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2696_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2696_combout  & 
// (\data_ram0|data_mem~326_q ) # \data_ram0|data_mem~2696_combout  & \data_ram0|data_mem~342_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2696_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2696_combout  & \data_ram0|data_mem~358_q  # \data_ram0|data_mem~2696_combout  & (\data_ram0|data_mem~374_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~342_q ),
	.datac(!\data_ram0|data_mem~358_q ),
	.datad(!\data_ram0|data_mem~374_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2696_combout ),
	.datag(!\data_ram0|data_mem~326_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2700 .extended_lut = "on";
defparam \data_ram0|data_mem~2700 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~2700 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y25_N13
dffeas \data_ram0|data_mem~854 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~854feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~854 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~854 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y25_N17
dffeas \data_ram0|data_mem~886 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~886feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~886 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~886 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y23_N11
dffeas \data_ram0|data_mem~838 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~838 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~838 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N37
dffeas \data_ram0|data_mem~790 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~790feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~790 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~790 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N3
dffeas \data_ram0|data_mem~822 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~822 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~822 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N7
dffeas \data_ram0|data_mem~774 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~774 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~774 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y23_N13
dffeas \data_ram0|data_mem~806 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~806 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~806 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~2704 (
// Equation(s):
// \data_ram0|data_mem~2704_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~774_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~790_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~806_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~822_q ) )

	.dataa(!\data_ram0|data_mem~822_q ),
	.datab(!\data_ram0|data_mem~790_q ),
	.datac(!\data_ram0|data_mem~806_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~774_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2704 .extended_lut = "on";
defparam \data_ram0|data_mem~2704 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2704 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y23_N9
dffeas \data_ram0|data_mem~870 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~870 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~870 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~2708 (
// Equation(s):
// \data_ram0|data_mem~2708_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2704_combout  & (\data_ram0|data_mem~838_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2704_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~854_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2704_combout  & (\data_ram0|data_mem~870_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2704_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~886_q ) )

	.dataa(!\data_ram0|data_mem~886_q ),
	.datab(!\data_ram0|data_mem~854_q ),
	.datac(!\data_ram0|data_mem~870_q ),
	.datad(!\data_ram0|data_mem~2704_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~838_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2708 .extended_lut = "on";
defparam \data_ram0|data_mem~2708 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~2708 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N23
dffeas \data_ram0|data_mem~470 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~470 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~470 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y32_N21
dffeas \data_ram0|data_mem~502 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~502 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~502 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y30_N27
dffeas \data_ram0|data_mem~454 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~454 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~454 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y31_N11
dffeas \data_ram0|data_mem~406 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~406 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~406 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y31_N35
dffeas \data_ram0|data_mem~438 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~438 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~438 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y31_N33
dffeas \data_ram0|data_mem~390 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~390 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~390 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y30_N9
dffeas \data_ram0|data_mem~422 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~422 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~422 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y30_N8
stratixiii_lcell_comb \data_ram0|data_mem~2712 (
// Equation(s):
// \data_ram0|data_mem~2712_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~390_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~406_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~422_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~438_q ) )

	.dataa(!\data_ram0|data_mem~438_q ),
	.datab(!\data_ram0|data_mem~406_q ),
	.datac(!\data_ram0|data_mem~422_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~390_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2712 .extended_lut = "on";
defparam \data_ram0|data_mem~2712 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2712 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y30_N25
dffeas \data_ram0|data_mem~486 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~486 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~486 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y30_N24
stratixiii_lcell_comb \data_ram0|data_mem~2716 (
// Equation(s):
// \data_ram0|data_mem~2716_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2712_combout  & (\data_ram0|data_mem~454_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2712_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~470_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2712_combout  & (\data_ram0|data_mem~486_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2712_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~502_q ) )

	.dataa(!\data_ram0|data_mem~502_q ),
	.datab(!\data_ram0|data_mem~470_q ),
	.datac(!\data_ram0|data_mem~486_q ),
	.datad(!\data_ram0|data_mem~2712_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~454_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2716 .extended_lut = "on";
defparam \data_ram0|data_mem~2716 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~2716 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N9
dffeas \data_ram0|data_mem~982 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~982 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~982 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y23_N15
dffeas \data_ram0|data_mem~1014 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1014feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1014 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1014 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y21_N15
dffeas \data_ram0|data_mem~966 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~966 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~966 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N1
dffeas \data_ram0|data_mem~918 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~918 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~918 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y21_N5
dffeas \data_ram0|data_mem~950 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~950 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~950 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y21_N23
dffeas \data_ram0|data_mem~902 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~902feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~902 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~902 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y21_N17
dffeas \data_ram0|data_mem~934 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~934 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~934 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y21_N16
stratixiii_lcell_comb \data_ram0|data_mem~2720 (
// Equation(s):
// \data_ram0|data_mem~2720_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~902_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~918_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~934_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~950_q ) )

	.dataa(!\data_ram0|data_mem~918_q ),
	.datab(!\data_ram0|data_mem~950_q ),
	.datac(!\data_ram0|data_mem~934_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~902_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2720 .extended_lut = "on";
defparam \data_ram0|data_mem~2720 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2720 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y21_N13
dffeas \data_ram0|data_mem~998 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~998 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~998 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y21_N12
stratixiii_lcell_comb \data_ram0|data_mem~2724 (
// Equation(s):
// \data_ram0|data_mem~2724_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2720_combout  & (\data_ram0|data_mem~966_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2720_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~982_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2720_combout  & (\data_ram0|data_mem~998_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2720_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1014_q ) )

	.dataa(!\data_ram0|data_mem~982_q ),
	.datab(!\data_ram0|data_mem~1014_q ),
	.datac(!\data_ram0|data_mem~998_q ),
	.datad(!\data_ram0|data_mem~2720_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~966_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2724 .extended_lut = "on";
defparam \data_ram0|data_mem~2724 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~2724 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~2728 (
// Equation(s):
// \data_ram0|data_mem~2728_combout  = \data_ram0|data_mem~2716_combout  & \data_ram0|data_mem~2724_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2700_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2708_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~2716_combout  & \data_ram0|data_mem~2724_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2700_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2708_combout )) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[5]~37_combout ) ) # \data_ram0|data_mem~2716_combout  & 
// !\data_ram0|data_mem~2724_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2700_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2708_combout )) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout ) ) # !\data_ram0|data_mem~2716_combout  & !\data_ram0|data_mem~2724_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2700_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2708_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\data_ram0|data_mem~2700_combout ),
	.datac(!\data_ram0|data_mem~2708_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\data_ram0|data_mem~2716_combout ),
	.dataf(!\data_ram0|data_mem~2724_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2728 .extended_lut = "off";
defparam \data_ram0|data_mem~2728 .lut_mask = 64'h220A770A225F775F;
defparam \data_ram0|data_mem~2728 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N9
dffeas \data_ram0|data_mem~1142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1142 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1142 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y26_N35
dffeas \data_ram0|data_mem~1046 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1046feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1046 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1046 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N25
dffeas \data_ram0|data_mem~1558 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1558 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1558 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y32_N21
dffeas \data_ram0|data_mem~1206 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1206 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1206 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N15
dffeas \data_ram0|data_mem~1750 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1750 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1750 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y24_N11
dffeas \data_ram0|data_mem~1398 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1398 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1398 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y28_N39
dffeas \data_ram0|data_mem~1334 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1334 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1334 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y27_N9
dffeas \data_ram0|data_mem~1878 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1878 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1878 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N23
dffeas \data_ram0|data_mem~1814 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1814feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1814 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1814 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N3
dffeas \data_ram0|data_mem~1494 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1494 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1494 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N3
dffeas \data_ram0|data_mem~1462 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1462feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1462 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1462 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N5
dffeas \data_ram0|data_mem~1942 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1942 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1942 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y31_N35
dffeas \data_ram0|data_mem~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~119 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~119 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N13
dffeas \data_ram0|data_mem~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~55 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~55 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y33_N35
dffeas \data_ram0|data_mem~215 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~215 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~215 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y31_N25
dffeas \data_ram0|data_mem~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~183 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~183 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y24_N33
dffeas \data_ram0|data_mem~375 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~375 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~375 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N5
dffeas \data_ram0|data_mem~311 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~311 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~311 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y32_N5
dffeas \data_ram0|data_mem~503 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~503 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~503 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N29
dffeas \data_ram0|data_mem~439 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~439 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~439 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y25_N33
dffeas \data_ram0|data_mem~599 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~599 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~599 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y25_N9
dffeas \data_ram0|data_mem~535 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~535 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~535 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y30_N3
dffeas \data_ram0|data_mem~759 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~759 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~759 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y26_N25
dffeas \data_ram0|data_mem~695 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~695 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~695 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y25_N19
dffeas \data_ram0|data_mem~855 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~855 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~855 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N5
dffeas \data_ram0|data_mem~823 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~823 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~823 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y23_N17
dffeas \data_ram0|data_mem~983 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~983feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~983 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~983 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y21_N9
dffeas \data_ram0|data_mem~951 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~951feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~951 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~951 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y26_N35
dffeas \data_ram0|data_mem~1111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1111 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1111 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y25_N27
dffeas \data_ram0|data_mem~1079 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1079_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1079 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1079 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y29_N11
dffeas \data_ram0|data_mem~1271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1271 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1271 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y32_N23
dffeas \data_ram0|data_mem~1207 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1207 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1207 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y24_N39
dffeas \data_ram0|data_mem~1399 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1399 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1399 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N1
dffeas \data_ram0|data_mem~1335 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1335 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1335 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N29
dffeas \data_ram0|data_mem~1495 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1495 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1495 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N31
dffeas \data_ram0|data_mem~1527 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1527feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1527 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1527 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y25_N11
dffeas \data_ram0|data_mem~1479 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1479 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1479 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N11
dffeas \data_ram0|data_mem~1431 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1431 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1431 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N15
dffeas \data_ram0|data_mem~1463 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1463 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1463 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N27
dffeas \data_ram0|data_mem~1415 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1415 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1415 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y25_N13
dffeas \data_ram0|data_mem~1447 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1447 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1447 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N12
stratixiii_lcell_comb \data_ram0|data_mem~2879 (
// Equation(s):
// \data_ram0|data_mem~2879_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1415_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1431_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1447_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1463_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1431_q ),
	.datac(!\data_ram0|data_mem~1447_q ),
	.datad(!\data_ram0|data_mem~1463_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1415_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2879_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2879 .extended_lut = "on";
defparam \data_ram0|data_mem~2879 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \data_ram0|data_mem~2879 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y25_N9
dffeas \data_ram0|data_mem~1511 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1511 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1511 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~2883 (
// Equation(s):
// \data_ram0|data_mem~2883_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2879_combout  & (\data_ram0|data_mem~1479_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2879_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1495_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2879_combout  & (\data_ram0|data_mem~1511_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2879_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1527_q ) )

	.dataa(!\data_ram0|data_mem~1495_q ),
	.datab(!\data_ram0|data_mem~1527_q ),
	.datac(!\data_ram0|data_mem~1511_q ),
	.datad(!\data_ram0|data_mem~2879_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1479_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2883_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2883 .extended_lut = "on";
defparam \data_ram0|data_mem~2883 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~2883 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y24_N15
dffeas \data_ram0|data_mem~1655 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1655feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1655 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1655 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N29
dffeas \data_ram0|data_mem~1559 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1559feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1559 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1559 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N19
dffeas \data_ram0|data_mem~1783 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1783 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1783 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N17
dffeas \data_ram0|data_mem~1719 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1719 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1719 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y25_N21
dffeas \data_ram0|data_mem~1911 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1911feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1911 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1911 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N39
dffeas \data_ram0|data_mem~1927 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1927 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1927 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y28_N9
dffeas \data_ram0|data_mem~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~24 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~24 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y25_N37
dffeas \data_ram0|data_mem~632 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~632 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~632 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N21
dffeas \data_ram0|data_mem~568 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~568 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~568 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y24_N35
dffeas \data_ram0|data_mem~344 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~344 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~344 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y23_N39
dffeas \data_ram0|data_mem~856 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~856feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~856 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~856 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N11
dffeas \data_ram0|data_mem~824 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~824 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~824 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y33_N17
dffeas \data_ram0|data_mem~216 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~216 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~216 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y31_N29
dffeas \data_ram0|data_mem~184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~184 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~184 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y29_N39
dffeas \data_ram0|data_mem~760 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~760 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~760 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y29_N11
dffeas \data_ram0|data_mem~664 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~664 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~664 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N21
dffeas \data_ram0|data_mem~408 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~408 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~408 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N5
dffeas \data_ram0|data_mem~920 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~920feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~920 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~920 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y24_N13
dffeas \data_ram0|data_mem~1656 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1656 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1656 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y24_N21
dffeas \data_ram0|data_mem~1368 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1368 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1368 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y24_N23
dffeas \data_ram0|data_mem~1400 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1400 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1400 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y32_N5
dffeas \data_ram0|data_mem~1352 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1352 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1352 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N3
dffeas \data_ram0|data_mem~1304 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1304 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1304 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N25
dffeas \data_ram0|data_mem~1336 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1336feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1336 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1336 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y28_N1
dffeas \data_ram0|data_mem~1288 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1288 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1288 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y29_N29
dffeas \data_ram0|data_mem~1320 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1320 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1320 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~2997 (
// Equation(s):
// \data_ram0|data_mem~2997_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & \data_ram0|data_mem~1288_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1304_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & \data_ram0|data_mem~1320_q  # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1336_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1320_q ),
	.datad(!\data_ram0|data_mem~1304_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1336_q ),
	.datag(!\data_ram0|data_mem~1288_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2997_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2997 .extended_lut = "on";
defparam \data_ram0|data_mem~2997 .lut_mask = 64'h195D1919195D5D5D;
defparam \data_ram0|data_mem~2997 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y29_N13
dffeas \data_ram0|data_mem~1384 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1384 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1384 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~3001 (
// Equation(s):
// \data_ram0|data_mem~3001_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2997_combout  & (\data_ram0|data_mem~1352_q  & (\openmips0|mem0|mem_addr_o[2]~32_combout )) # \data_ram0|data_mem~2997_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1368_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2997_combout  & \data_ram0|data_mem~1384_q  & (\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2997_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1400_q ) )

	.dataa(!\data_ram0|data_mem~1368_q ),
	.datab(!\data_ram0|data_mem~2997_combout ),
	.datac(!\data_ram0|data_mem~1384_q ),
	.datad(!\data_ram0|data_mem~1400_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1352_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3001_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3001 .extended_lut = "on";
defparam \data_ram0|data_mem~3001 .lut_mask = 64'h333333331D1D0C3F;
defparam \data_ram0|data_mem~3001 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N25
dffeas \data_ram0|data_mem~1912 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1912 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1912 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y29_N15
dffeas \data_ram0|data_mem~1272 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1272 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1272 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y32_N11
dffeas \data_ram0|data_mem~1208 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1208 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1208 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N3
dffeas \data_ram0|data_mem~1752 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1752 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1752 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y23_N21
dffeas \data_ram0|data_mem~1688 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1688 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1688 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N13
dffeas \data_ram0|data_mem~1528 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1528 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1528 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N13
dffeas \data_ram0|data_mem~1464 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1464 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1464 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N25
dffeas \data_ram0|data_mem~1928 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1928 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1928 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y30_N19
dffeas \data_ram0|data_mem~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~121 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~121 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N17
dffeas \data_ram0|data_mem~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~57 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~57 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y22_N39
dffeas \data_ram0|data_mem~601 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~601 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~601 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N23
dffeas \data_ram0|data_mem~569 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~569 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~569 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y31_N39
dffeas \data_ram0|data_mem~217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~217 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~217 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y31_N35
dffeas \data_ram0|data_mem~185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~185 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~185 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y30_N27
dffeas \data_ram0|data_mem~761 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~761 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~761 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y26_N35
dffeas \data_ram0|data_mem~697 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~697 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~697 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y24_N33
dffeas \data_ram0|data_mem~345 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~345 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~345 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y25_N3
dffeas \data_ram0|data_mem~857 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~857 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~857 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N7
dffeas \data_ram0|data_mem~793 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~793 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~793 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y21_N19
dffeas \data_ram0|data_mem~1017 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1017 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1017 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N39
dffeas \data_ram0|data_mem~953 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~953 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~953 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y24_N19
dffeas \data_ram0|data_mem~1145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1145 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1145 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y26_N33
dffeas \data_ram0|data_mem~1049 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1049 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1049 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y24_N17
dffeas \data_ram0|data_mem~1657 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1657 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1657 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N17
dffeas \data_ram0|data_mem~1593 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1593 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1593 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y29_N1
dffeas \data_ram0|data_mem~1241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1241 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1241 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N5
dffeas \data_ram0|data_mem~1753 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1753 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1753 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y28_N39
dffeas \data_ram0|data_mem~1401 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1401feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1401 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1401 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y28_N37
dffeas \data_ram0|data_mem~1337 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1337 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1337 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y25_N13
dffeas \data_ram0|data_mem~1913 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1913feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1913 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1913 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N39
dffeas \data_ram0|data_mem~1497 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1497 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1497 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N35
dffeas \data_ram0|data_mem~1929 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1929 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1929 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y31_N23
dffeas \data_ram0|data_mem~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~26 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~26 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N5
dffeas \data_ram0|data_mem~186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~186 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~186 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N19
dffeas \data_ram0|data_mem~314 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~314 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~314 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y25_N21
dffeas \data_ram0|data_mem~602 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~602feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~602 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~602 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y30_N25
dffeas \data_ram0|data_mem~730 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~730feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~730 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~730 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N11
dffeas \data_ram0|data_mem~698 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~698 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~698 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N23
dffeas \data_ram0|data_mem~826 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~826 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~826 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N27
dffeas \data_ram0|data_mem~954 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~954 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~954 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y26_N3
dffeas \data_ram0|data_mem~1146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1146 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1146 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y26_N25
dffeas \data_ram0|data_mem~1082 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1082feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1082_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1082 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1082 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y29_N5
dffeas \data_ram0|data_mem~1274 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1274 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1274 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y32_N1
dffeas \data_ram0|data_mem~1210 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1210 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1210 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y28_N5
dffeas \data_ram0|data_mem~1402 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1402 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1402 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N29
dffeas \data_ram0|data_mem~1306 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1306 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1306 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N27
dffeas \data_ram0|data_mem~1498 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1498feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1498 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1498 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y23_N27
dffeas \data_ram0|data_mem~1434 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1434 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1434 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y24_N19
dffeas \data_ram0|data_mem~1658 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1658feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1658 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1658 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N25
dffeas \data_ram0|data_mem~1594 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1594 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1594 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y24_N31
dffeas \data_ram0|data_mem~1786 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1786feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1786 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1786 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y24_N5
dffeas \data_ram0|data_mem~1722 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1722 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1722 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y28_N1
dffeas \data_ram0|data_mem~1882 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1882 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1882 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N1
dffeas \data_ram0|data_mem~1818 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1818 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1818 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N31
dffeas \data_ram0|data_mem~1930 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1930feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1930 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1930 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y22_N25
dffeas \data_ram0|data_mem~2010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2010 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2010 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y31_N25
dffeas \data_ram0|data_mem~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~91 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~91 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y31_N27
dffeas \data_ram0|data_mem~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~123 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~123 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y31_N11
dffeas \data_ram0|data_mem~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~75 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~75 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y31_N7
dffeas \data_ram0|data_mem~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~27 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~27 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N7
dffeas \data_ram0|data_mem~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~59 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~59 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N5
dffeas \data_ram0|data_mem~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~11 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~11 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y31_N33
dffeas \data_ram0|data_mem~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~43 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~43 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y31_N32
stratixiii_lcell_comb \data_ram0|data_mem~3293 (
// Equation(s):
// \data_ram0|data_mem~3293_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~11_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~27_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~43_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~59_q ) )

	.dataa(!\data_ram0|data_mem~27_q ),
	.datab(!\data_ram0|data_mem~59_q ),
	.datac(!\data_ram0|data_mem~43_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3293 .extended_lut = "on";
defparam \data_ram0|data_mem~3293 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3293 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y31_N9
dffeas \data_ram0|data_mem~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~107 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~107 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y31_N8
stratixiii_lcell_comb \data_ram0|data_mem~3297 (
// Equation(s):
// \data_ram0|data_mem~3297_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3293_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3293_combout  & 
// (\data_ram0|data_mem~75_q ) # \data_ram0|data_mem~3293_combout  & \data_ram0|data_mem~91_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3293_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3293_combout  & (\data_ram0|data_mem~107_q ) # \data_ram0|data_mem~3293_combout  & \data_ram0|data_mem~123_q ) )

	.dataa(!\data_ram0|data_mem~91_q ),
	.datab(!\data_ram0|data_mem~123_q ),
	.datac(!\data_ram0|data_mem~107_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3293_combout ),
	.datag(!\data_ram0|data_mem~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3297 .extended_lut = "on";
defparam \data_ram0|data_mem~3297 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3297 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N5
dffeas \data_ram0|data_mem~603 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~603feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~603 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~603 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y25_N7
dffeas \data_ram0|data_mem~635 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~635feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~635 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~635 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y28_N31
dffeas \data_ram0|data_mem~587 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~587 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~587 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N33
dffeas \data_ram0|data_mem~539 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~539 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~539 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N17
dffeas \data_ram0|data_mem~571 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~571 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~571 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N1
dffeas \data_ram0|data_mem~523 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~523 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~523 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y28_N13
dffeas \data_ram0|data_mem~555 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~555 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~555 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y28_N12
stratixiii_lcell_comb \data_ram0|data_mem~3301 (
// Equation(s):
// \data_ram0|data_mem~3301_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~523_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~539_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~555_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~571_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~571_q ),
	.datac(!\data_ram0|data_mem~555_q ),
	.datad(!\data_ram0|data_mem~539_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3301 .extended_lut = "on";
defparam \data_ram0|data_mem~3301 .lut_mask = 64'h0A5F1B1B55555555;
defparam \data_ram0|data_mem~3301 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y28_N29
dffeas \data_ram0|data_mem~619 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~619 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~619 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y28_N28
stratixiii_lcell_comb \data_ram0|data_mem~3305 (
// Equation(s):
// \data_ram0|data_mem~3305_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3301_combout  & (\data_ram0|data_mem~587_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3301_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~603_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3301_combout  & (\data_ram0|data_mem~619_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3301_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~635_q ) )

	.dataa(!\data_ram0|data_mem~603_q ),
	.datab(!\data_ram0|data_mem~635_q ),
	.datac(!\data_ram0|data_mem~619_q ),
	.datad(!\data_ram0|data_mem~3301_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~587_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3305 .extended_lut = "on";
defparam \data_ram0|data_mem~3305 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~3305 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y27_N7
dffeas \data_ram0|data_mem~347 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~347 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~347 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y24_N1
dffeas \data_ram0|data_mem~379 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~379 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~379 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y26_N1
dffeas \data_ram0|data_mem~331 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~331feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~331 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~331 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N25
dffeas \data_ram0|data_mem~283 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~283 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~283 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N3
dffeas \data_ram0|data_mem~315 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~315 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~315 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y27_N33
dffeas \data_ram0|data_mem~267 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~267 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~267 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y26_N5
dffeas \data_ram0|data_mem~299 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~299 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~299 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~3309 (
// Equation(s):
// \data_ram0|data_mem~3309_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~267_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~283_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~299_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~315_q ) )

	.dataa(!\data_ram0|data_mem~283_q ),
	.datab(!\data_ram0|data_mem~315_q ),
	.datac(!\data_ram0|data_mem~299_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~267_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3309 .extended_lut = "on";
defparam \data_ram0|data_mem~3309 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3309 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y27_N29
dffeas \data_ram0|data_mem~363 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~363 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~363 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~3313 (
// Equation(s):
// \data_ram0|data_mem~3313_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3309_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3309_combout  & 
// (\data_ram0|data_mem~331_q ) # \data_ram0|data_mem~3309_combout  & \data_ram0|data_mem~347_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3309_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3309_combout  & (\data_ram0|data_mem~363_q ) # \data_ram0|data_mem~3309_combout  & \data_ram0|data_mem~379_q ) )

	.dataa(!\data_ram0|data_mem~379_q ),
	.datab(!\data_ram0|data_mem~347_q ),
	.datac(!\data_ram0|data_mem~363_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3309_combout ),
	.datag(!\data_ram0|data_mem~331_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3313 .extended_lut = "on";
defparam \data_ram0|data_mem~3313 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3313 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y25_N31
dffeas \data_ram0|data_mem~859 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~859 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~859 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y25_N33
dffeas \data_ram0|data_mem~891 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~891 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~891 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y25_N11
dffeas \data_ram0|data_mem~843 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~843 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~843 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N27
dffeas \data_ram0|data_mem~795 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~795feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~795 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~795 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N11
dffeas \data_ram0|data_mem~827 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~827 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~827 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y25_N9
dffeas \data_ram0|data_mem~779 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~779 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~779 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y25_N13
dffeas \data_ram0|data_mem~811 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~811 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~811 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y25_N12
stratixiii_lcell_comb \data_ram0|data_mem~3317 (
// Equation(s):
// \data_ram0|data_mem~3317_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~779_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~795_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~811_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~827_q ) )

	.dataa(!\data_ram0|data_mem~827_q ),
	.datab(!\data_ram0|data_mem~795_q ),
	.datac(!\data_ram0|data_mem~811_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~779_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3317 .extended_lut = "on";
defparam \data_ram0|data_mem~3317 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3317 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y25_N9
dffeas \data_ram0|data_mem~875 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~875 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~875 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~3321 (
// Equation(s):
// \data_ram0|data_mem~3321_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3317_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3317_combout  & 
// (\data_ram0|data_mem~843_q ) # \data_ram0|data_mem~3317_combout  & \data_ram0|data_mem~859_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3317_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3317_combout  & \data_ram0|data_mem~875_q  # \data_ram0|data_mem~3317_combout  & (\data_ram0|data_mem~891_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~859_q ),
	.datac(!\data_ram0|data_mem~875_q ),
	.datad(!\data_ram0|data_mem~891_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3317_combout ),
	.datag(!\data_ram0|data_mem~843_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3321 .extended_lut = "on";
defparam \data_ram0|data_mem~3321 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3321 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~3325 (
// Equation(s):
// \data_ram0|data_mem~3325_combout  = \data_ram0|data_mem~3321_combout  & \data_ram0|data_mem~3313_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3297_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~3305_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  ) # !\data_ram0|data_mem~3321_combout  & \data_ram0|data_mem~3313_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3297_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3305_combout ) ) # \data_ram0|data_mem~3321_combout  & !\data_ram0|data_mem~3313_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3297_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3305_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # 
// !\data_ram0|data_mem~3321_combout  & !\data_ram0|data_mem~3313_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3297_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~3305_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~3297_combout ),
	.datad(!\data_ram0|data_mem~3305_combout ),
	.datae(!\data_ram0|data_mem~3321_combout ),
	.dataf(!\data_ram0|data_mem~3313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3325 .extended_lut = "off";
defparam \data_ram0|data_mem~3325 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \data_ram0|data_mem~3325 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y33_N9
dffeas \data_ram0|data_mem~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~155 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~155 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y30_N11
dffeas \data_ram0|data_mem~731 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~731 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~731 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N1
dffeas \data_ram0|data_mem~699 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~699 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~699 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y31_N29
dffeas \data_ram0|data_mem~475 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~475feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~475 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~475 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y27_N11
dffeas \data_ram0|data_mem~411 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~411 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~411 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y23_N31
dffeas \data_ram0|data_mem~1019 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1019feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1019 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1019 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N15
dffeas \data_ram0|data_mem~923 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~923feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~923 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~923 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y26_N5
dffeas \data_ram0|data_mem~1115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1115 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1115 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y26_N27
dffeas \data_ram0|data_mem~1051 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1051feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1051 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1051 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y24_N29
dffeas \data_ram0|data_mem~1627 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1627 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1627 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N5
dffeas \data_ram0|data_mem~1595 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1595feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1595 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1595 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y24_N5
dffeas \data_ram0|data_mem~1403 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1403 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1403 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y27_N39
dffeas \data_ram0|data_mem~1883 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1883 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1883 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N11
dffeas \data_ram0|data_mem~1819 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1819feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1819 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1819 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y29_N31
dffeas \data_ram0|data_mem~1243 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1243 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1243 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y24_N17
dffeas \data_ram0|data_mem~1787 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1787feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1787 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1787 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y24_N31
dffeas \data_ram0|data_mem~1723 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1723 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1723 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N33
dffeas \data_ram0|data_mem~1499 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1499 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1499 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N5
dffeas \data_ram0|data_mem~1435 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1435 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1435 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N33
dffeas \data_ram0|data_mem~1947 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1947 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1947 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y22_N27
dffeas \data_ram0|data_mem~2011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~2011feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2011 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2011 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y30_N23
dffeas \openmips0|ex_mem0|mem_wdata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[10] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[10] .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y31_N11
dffeas \data_ram0|data_mem~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~124 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~124 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y31_N17
dffeas \data_ram0|data_mem~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~28 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~28 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N5
dffeas \data_ram0|data_mem~540 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~540feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~540 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~540 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y31_N1
dffeas \data_ram0|data_mem~188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~188 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~188 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y29_N25
dffeas \data_ram0|data_mem~764 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~764 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~764 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N3
dffeas \data_ram0|data_mem~668 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~668 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~668 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N27
dffeas \data_ram0|data_mem~316 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~316 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~316 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y25_N37
dffeas \data_ram0|data_mem~892 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~892feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~892 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~892 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N33
dffeas \data_ram0|data_mem~828 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~828feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~828 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~828 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y31_N33
dffeas \data_ram0|data_mem~476 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~476feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~476 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~476 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y30_N5
dffeas \data_ram0|data_mem~444 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~444 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~444 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N3
dffeas \data_ram0|data_mem~956 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~956feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~956 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~956 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y26_N29
dffeas \data_ram0|data_mem~1148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1148 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1148 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N33
dffeas \data_ram0|data_mem~1596 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1596 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1596 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y29_N35
dffeas \data_ram0|data_mem~1244 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1244 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1244 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y32_N35
dffeas \data_ram0|data_mem~1180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1180 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1180 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N29
dffeas \data_ram0|data_mem~1788 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1788feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1788 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1788 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y24_N35
dffeas \data_ram0|data_mem~1692 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1692feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1692 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1692 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y24_N29
dffeas \data_ram0|data_mem~1372 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1372 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1372 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N9
dffeas \data_ram0|data_mem~1340 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1340 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1340 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y27_N5
dffeas \data_ram0|data_mem~1916 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1916feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1916 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1916 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N29
dffeas \data_ram0|data_mem~1820 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1820 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1820 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y30_N13
dffeas \data_ram0|data_mem~1532 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1532 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1532 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y23_N33
dffeas \data_ram0|data_mem~1468 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1468 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1468 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N23
dffeas \data_ram0|data_mem~1932 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1932feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1932 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1932 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y22_N5
dffeas \data_ram0|data_mem~2012 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2012 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2012 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y31_N15
dffeas \data_ram0|data_mem~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~125 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~125 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y31_N31
dffeas \data_ram0|data_mem~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~29 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~29 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y33_N15
dffeas \data_ram0|data_mem~221 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~221 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~221 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y33_N13
dffeas \data_ram0|data_mem~253 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~253 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~253 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y31_N15
dffeas \data_ram0|data_mem~205 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~205 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~205 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N39
dffeas \data_ram0|data_mem~157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~157 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~157 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N37
dffeas \data_ram0|data_mem~189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~189 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~189 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N23
dffeas \data_ram0|data_mem~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~141 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~141 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y31_N17
dffeas \data_ram0|data_mem~173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~173 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~173 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y31_N16
stratixiii_lcell_comb \data_ram0|data_mem~3553 (
// Equation(s):
// \data_ram0|data_mem~3553_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~141_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~157_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~173_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~189_q ) )

	.dataa(!\data_ram0|data_mem~189_q ),
	.datab(!\data_ram0|data_mem~157_q ),
	.datac(!\data_ram0|data_mem~173_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3553 .extended_lut = "on";
defparam \data_ram0|data_mem~3553 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3553 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y31_N13
dffeas \data_ram0|data_mem~237 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~237 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~237 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y31_N12
stratixiii_lcell_comb \data_ram0|data_mem~3557 (
// Equation(s):
// \data_ram0|data_mem~3557_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3553_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3553_combout  & 
// (\data_ram0|data_mem~205_q ) # \data_ram0|data_mem~3553_combout  & \data_ram0|data_mem~221_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3553_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3553_combout  & \data_ram0|data_mem~237_q  # \data_ram0|data_mem~3553_combout  & (\data_ram0|data_mem~253_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~221_q ),
	.datac(!\data_ram0|data_mem~237_q ),
	.datad(!\data_ram0|data_mem~253_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3553_combout ),
	.datag(!\data_ram0|data_mem~205_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3557 .extended_lut = "on";
defparam \data_ram0|data_mem~3557 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3557 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y27_N33
dffeas \data_ram0|data_mem~349 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~349 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~349 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N11
dffeas \data_ram0|data_mem~445 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~445 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~445 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y25_N13
dffeas \data_ram0|data_mem~605 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~605 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~605 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N23
dffeas \data_ram0|data_mem~573 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~573 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~573 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y30_N17
dffeas \data_ram0|data_mem~765 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~765 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~765 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N15
dffeas \data_ram0|data_mem~701 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~701 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~701 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y25_N39
dffeas \data_ram0|data_mem~861 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~861 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~861 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N1
dffeas \data_ram0|data_mem~797 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~797feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~797 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~797 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y23_N33
dffeas \data_ram0|data_mem~989 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~989 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~989 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N9
dffeas \data_ram0|data_mem~957 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~957feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~957 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~957 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y26_N15
dffeas \data_ram0|data_mem~1117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1117 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1117 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y24_N1
dffeas \data_ram0|data_mem~1085 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1085 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1085 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y29_N37
dffeas \data_ram0|data_mem~1245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1245 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1245 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y32_N37
dffeas \data_ram0|data_mem~1213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1213 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1213 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y24_N13
dffeas \data_ram0|data_mem~1373 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1373 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1373 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N11
dffeas \data_ram0|data_mem~1309 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1309 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1309 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y30_N29
dffeas \data_ram0|data_mem~1533 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1533feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1533 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1533 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y23_N37
dffeas \data_ram0|data_mem~1437 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1437 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1437 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N33
dffeas \data_ram0|data_mem~1629 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1629 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1629 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N9
dffeas \data_ram0|data_mem~1565 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1565 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1565 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N33
dffeas \data_ram0|data_mem~1789 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1789feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1789 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1789 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N21
dffeas \data_ram0|data_mem~1725 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1725 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1725 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y28_N33
dffeas \data_ram0|data_mem~1885 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1885 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1885 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N17
dffeas \data_ram0|data_mem~1853 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1853 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1853 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y22_N9
dffeas \data_ram0|data_mem~1981 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1981 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1981 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y31_N19
dffeas \data_ram0|data_mem~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~126 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~126 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y31_N21
dffeas \data_ram0|data_mem~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~30 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~30 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N39
dffeas \data_ram0|data_mem~542 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~542feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~542 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~542 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N35
dffeas \data_ram0|data_mem~318 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~318 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~318 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y23_N5
dffeas \data_ram0|data_mem~894 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~894 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~894 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N9
dffeas \data_ram0|data_mem~830 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~830feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~830 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~830 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y31_N13
dffeas \data_ram0|data_mem~190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~190 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~190 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N31
dffeas \data_ram0|data_mem~766 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~766 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~766 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N29
dffeas \data_ram0|data_mem~670 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~670 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~670 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y30_N39
dffeas \data_ram0|data_mem~510 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~510 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~510 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y23_N39
dffeas \data_ram0|data_mem~990 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~990feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~990 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~990 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N33
dffeas \data_ram0|data_mem~926 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~926 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~926 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y26_N17
dffeas \data_ram0|data_mem~1118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1118 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1118 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N27
dffeas \data_ram0|data_mem~1598 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1598 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1598 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y28_N27
dffeas \data_ram0|data_mem~1918 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1918 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1918 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N9
dffeas \data_ram0|data_mem~1822 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1822 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1822 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y29_N25
dffeas \data_ram0|data_mem~1278 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1278 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1278 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y32_N9
dffeas \data_ram0|data_mem~1214 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1214 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1214 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y24_N29
dffeas \data_ram0|data_mem~1790 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1790feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1790 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1790 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N25
dffeas \data_ram0|data_mem~1694 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1694 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1694 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y30_N3
dffeas \data_ram0|data_mem~1534 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1534 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1534 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y23_N5
dffeas \data_ram0|data_mem~1470 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1470 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1470 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N11
dffeas \data_ram0|data_mem~1950 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1950 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1950 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y22_N29
dffeas \data_ram0|data_mem~2014 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2014 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2014 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y30_N31
dffeas \openmips0|ex_mem0|mem_wdata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[13] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[13] .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y30_N27
dffeas \data_ram0|data_mem~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~127 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~127 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y31_N5
dffeas \data_ram0|data_mem~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~31 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~31 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y22_N25
dffeas \data_ram0|data_mem~607 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~607 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~607 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y25_N7
dffeas \data_ram0|data_mem~543 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~543feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~543 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~543 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y31_N5
dffeas \data_ram0|data_mem~255 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~255 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~255 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y31_N27
dffeas \data_ram0|data_mem~191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~191 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~191 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y29_N13
dffeas \data_ram0|data_mem~767 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~767feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~767 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~767 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y29_N21
dffeas \data_ram0|data_mem~671 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~671 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~671 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y24_N11
dffeas \data_ram0|data_mem~383 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~383 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~383 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y25_N33
dffeas \data_ram0|data_mem~863 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~863 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~863 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y25_N25
dffeas \data_ram0|data_mem~831 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~831 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~831 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N7
dffeas \data_ram0|data_mem~447 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~447 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~447 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y21_N5
dffeas \data_ram0|data_mem~1023 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1023 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1023 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N39
dffeas \data_ram0|data_mem~927 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~927feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~927 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~927 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y24_N25
dffeas \data_ram0|data_mem~1119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1119 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1119 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y24_N3
dffeas \data_ram0|data_mem~1055 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1055feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1055 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1055 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N31
dffeas \data_ram0|data_mem~1599 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1599feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1599 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1599 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y29_N5
dffeas \data_ram0|data_mem~1279 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1279 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1279 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y30_N17
dffeas \data_ram0|data_mem~1215 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1215 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1215 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N37
dffeas \data_ram0|data_mem~1791 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1791 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1791 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N15
dffeas \data_ram0|data_mem~1695 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1695 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1695 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y24_N13
dffeas \data_ram0|data_mem~1407 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1407 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1407 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N23
dffeas \data_ram0|data_mem~1343 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1343 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1343 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y27_N33
dffeas \data_ram0|data_mem~1887 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1887 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1887 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N11
dffeas \data_ram0|data_mem~1855 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1855feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1855 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1855 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y30_N33
dffeas \data_ram0|data_mem~1535 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1535 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1535 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y23_N11
dffeas \data_ram0|data_mem~1471 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1471 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1471 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N13
dffeas \data_ram0|data_mem~1935 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1935 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1935 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y30_N33
dffeas \data_ram0|data_mem~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~96 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~96 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y28_N29
dffeas \data_ram0|data_mem~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~32 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~32 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y31_N13
dffeas \data_ram0|data_mem~256 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~256 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~256 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y27_N5
dffeas \data_ram0|data_mem~352 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~352 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~352 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y27_N7
dffeas \data_ram0|data_mem~288 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~288 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~288 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y22_N13
dffeas \data_ram0|data_mem~640 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~640feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~640 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~640 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y25_N5
dffeas \data_ram0|data_mem~544 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~544 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~544 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N17
dffeas \data_ram0|data_mem~736 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~736 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~736 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N27
dffeas \data_ram0|data_mem~768 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~768 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~768 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y27_N15
dffeas \data_ram0|data_mem~720 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~720 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~720 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N35
dffeas \data_ram0|data_mem~672 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~672 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~672 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N19
dffeas \data_ram0|data_mem~704 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~704 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~704 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N17
dffeas \data_ram0|data_mem~656 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~656feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~656 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~656 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y27_N17
dffeas \data_ram0|data_mem~688 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~688 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~688 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~3964 (
// Equation(s):
// \data_ram0|data_mem~3964_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~656_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~672_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~688_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~704_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~672_q ),
	.datab(!\data_ram0|data_mem~704_q ),
	.datac(!\data_ram0|data_mem~688_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3964_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3964 .extended_lut = "on";
defparam \data_ram0|data_mem~3964 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3964 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y27_N13
dffeas \data_ram0|data_mem~752 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~752 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~752 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y27_N12
stratixiii_lcell_comb \data_ram0|data_mem~3968 (
// Equation(s):
// \data_ram0|data_mem~3968_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3964_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3964_combout  & 
// (\data_ram0|data_mem~720_q ) # \data_ram0|data_mem~3964_combout  & \data_ram0|data_mem~736_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3964_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3964_combout  & (\data_ram0|data_mem~752_q ) # \data_ram0|data_mem~3964_combout  & \data_ram0|data_mem~768_q ) )

	.dataa(!\data_ram0|data_mem~736_q ),
	.datab(!\data_ram0|data_mem~768_q ),
	.datac(!\data_ram0|data_mem~752_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3964_combout ),
	.datag(!\data_ram0|data_mem~720_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3968_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3968 .extended_lut = "on";
defparam \data_ram0|data_mem~3968 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3968 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y23_N33
dffeas \data_ram0|data_mem~896 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~896 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~896 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N21
dffeas \data_ram0|data_mem~832 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~832 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~832 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y21_N33
dffeas \data_ram0|data_mem~992 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~992 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~992 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N7
dffeas \data_ram0|data_mem~928 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~928 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~928 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y24_N13
dffeas \data_ram0|data_mem~1120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1120 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1120 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y25_N29
dffeas \data_ram0|data_mem~1088 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1088_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1088 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1088 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y29_N9
dffeas \data_ram0|data_mem~1248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1248 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1248 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y29_N11
dffeas \data_ram0|data_mem~1280 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1280 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1280 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y29_N11
dffeas \data_ram0|data_mem~1232 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1232 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1232 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y32_N25
dffeas \data_ram0|data_mem~1184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1184 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1184 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y32_N33
dffeas \data_ram0|data_mem~1216 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1216 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1216 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y32_N35
dffeas \data_ram0|data_mem~1168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1168 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1168 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y29_N13
dffeas \data_ram0|data_mem~1200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1200 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1200 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~3997 (
// Equation(s):
// \data_ram0|data_mem~3997_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1168_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1184_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1200_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1216_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1184_q ),
	.datab(!\data_ram0|data_mem~1216_q ),
	.datac(!\data_ram0|data_mem~1200_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1168_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3997_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3997 .extended_lut = "on";
defparam \data_ram0|data_mem~3997 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3997 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y29_N9
dffeas \data_ram0|data_mem~1264 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1264 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1264 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y29_N8
stratixiii_lcell_comb \data_ram0|data_mem~4001 (
// Equation(s):
// \data_ram0|data_mem~4001_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3997_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3997_combout  & 
// \data_ram0|data_mem~1232_q  # \data_ram0|data_mem~3997_combout  & (\data_ram0|data_mem~1248_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3997_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3997_combout  & (\data_ram0|data_mem~1264_q ) # \data_ram0|data_mem~3997_combout  & \data_ram0|data_mem~1280_q ) )

	.dataa(!\data_ram0|data_mem~1280_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1264_q ),
	.datad(!\data_ram0|data_mem~1248_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3997_combout ),
	.datag(!\data_ram0|data_mem~1232_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4001_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4001 .extended_lut = "on";
defparam \data_ram0|data_mem~4001 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~4001 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N13
dffeas \data_ram0|data_mem~1440 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1440 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1440 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N39
dffeas \data_ram0|data_mem~1632 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1632 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1632 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y24_N37
dffeas \data_ram0|data_mem~1664 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1664 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1664 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y23_N15
dffeas \data_ram0|data_mem~1616 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1616 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1616 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N13
dffeas \data_ram0|data_mem~1568 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1568 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1568 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N15
dffeas \data_ram0|data_mem~1600 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1600 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1600 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N7
dffeas \data_ram0|data_mem~1552 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1552feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1552 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1552 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y23_N17
dffeas \data_ram0|data_mem~1584 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1584 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1584 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y23_N16
stratixiii_lcell_comb \data_ram0|data_mem~4022 (
// Equation(s):
// \data_ram0|data_mem~4022_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1552_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1568_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1584_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1600_q ) )

	.dataa(!\data_ram0|data_mem~1568_q ),
	.datab(!\data_ram0|data_mem~1600_q ),
	.datac(!\data_ram0|data_mem~1584_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1552_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4022_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4022 .extended_lut = "on";
defparam \data_ram0|data_mem~4022 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~4022 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y23_N13
dffeas \data_ram0|data_mem~1648 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1648 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1648 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~4026 (
// Equation(s):
// \data_ram0|data_mem~4026_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4022_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~4022_combout  & 
// \data_ram0|data_mem~1616_q  # \data_ram0|data_mem~4022_combout  & (\data_ram0|data_mem~1632_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4022_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~4022_combout  & (\data_ram0|data_mem~1648_q ) # \data_ram0|data_mem~4022_combout  & \data_ram0|data_mem~1664_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1664_q ),
	.datac(!\data_ram0|data_mem~1648_q ),
	.datad(!\data_ram0|data_mem~4022_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1632_q ),
	.datag(!\data_ram0|data_mem~1616_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4026 .extended_lut = "on";
defparam \data_ram0|data_mem~4026 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \data_ram0|data_mem~4026 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y28_N3
dffeas \data_ram0|data_mem~1760 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1760 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1760 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y24_N19
dffeas \data_ram0|data_mem~1792 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1792 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1792 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y28_N25
dffeas \data_ram0|data_mem~1744 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1744 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1744 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N29
dffeas \data_ram0|data_mem~1696 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1696 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1696 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N37
dffeas \data_ram0|data_mem~1728 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1728 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1728 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N39
dffeas \data_ram0|data_mem~1680 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1680 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1680 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y24_N13
dffeas \data_ram0|data_mem~1712 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1712 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1712 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N12
stratixiii_lcell_comb \data_ram0|data_mem~4030 (
// Equation(s):
// \data_ram0|data_mem~4030_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1680_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1696_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1712_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1728_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1728_q ),
	.datab(!\data_ram0|data_mem~1696_q ),
	.datac(!\data_ram0|data_mem~1712_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1680_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4030 .extended_lut = "on";
defparam \data_ram0|data_mem~4030 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~4030 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y24_N37
dffeas \data_ram0|data_mem~1776 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1776 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1776 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~4034 (
// Equation(s):
// \data_ram0|data_mem~4034_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4030_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~4030_combout  & 
// \data_ram0|data_mem~1744_q  # \data_ram0|data_mem~4030_combout  & (\data_ram0|data_mem~1760_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4030_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~4030_combout  & (\data_ram0|data_mem~1776_q ) # \data_ram0|data_mem~4030_combout  & \data_ram0|data_mem~1792_q ) )

	.dataa(!\data_ram0|data_mem~1792_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1776_q ),
	.datad(!\data_ram0|data_mem~1760_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~4030_combout ),
	.datag(!\data_ram0|data_mem~1744_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4034 .extended_lut = "on";
defparam \data_ram0|data_mem~4034 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~4034 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y28_N13
dffeas \data_ram0|data_mem~1888 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1888 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1888 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y28_N17
dffeas \data_ram0|data_mem~1920 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1920 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1920 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y28_N31
dffeas \data_ram0|data_mem~1872 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1872 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1872 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y28_N17
dffeas \data_ram0|data_mem~1824 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1824 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1824 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N37
dffeas \data_ram0|data_mem~1856 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1856 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1856 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N39
dffeas \data_ram0|data_mem~1808 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1808 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1808 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y28_N33
dffeas \data_ram0|data_mem~1840 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1840 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1840 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y28_N32
stratixiii_lcell_comb \data_ram0|data_mem~4038 (
// Equation(s):
// \data_ram0|data_mem~4038_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1808_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1824_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1840_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1856_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1824_q ),
	.datab(!\data_ram0|data_mem~1856_q ),
	.datac(!\data_ram0|data_mem~1840_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1808_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4038 .extended_lut = "on";
defparam \data_ram0|data_mem~4038 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~4038 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y28_N29
dffeas \data_ram0|data_mem~1904 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1904 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1904 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y28_N28
stratixiii_lcell_comb \data_ram0|data_mem~4042 (
// Equation(s):
// \data_ram0|data_mem~4042_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4038_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~4038_combout  & 
// (\data_ram0|data_mem~1872_q ) # \data_ram0|data_mem~4038_combout  & \data_ram0|data_mem~1888_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4038_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~4038_combout  & \data_ram0|data_mem~1904_q  # \data_ram0|data_mem~4038_combout  & (\data_ram0|data_mem~1920_q )) )

	.dataa(!\data_ram0|data_mem~1888_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1904_q ),
	.datad(!\data_ram0|data_mem~1920_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~4038_combout ),
	.datag(!\data_ram0|data_mem~1872_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4042_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4042 .extended_lut = "on";
defparam \data_ram0|data_mem~4042 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~4042 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y22_N17
dffeas \data_ram0|data_mem~1936 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1936 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1936 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N19
dffeas \data_ram0|data_mem~1952 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1952feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1952 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1952 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y23_N29
dffeas \data_ram0|data_mem~1968 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1968 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1968 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y22_N19
dffeas \data_ram0|data_mem~1984 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1984 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1984 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~4046 (
// Equation(s):
// \data_ram0|data_mem~4046_combout  = \data_ram0|data_mem~1968_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & \data_ram0|data_mem~1952_q  # \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// (\data_ram0|data_mem~1984_q ) ) # !\data_ram0|data_mem~1968_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & \data_ram0|data_mem~1952_q  # \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// (\data_ram0|data_mem~1984_q ) ) # \data_ram0|data_mem~1968_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \data_ram0|data_mem~1936_q  # \openmips0|mem0|mem_addr_o[1]~33_combout  ) # !\data_ram0|data_mem~1968_q  & 
// !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & \data_ram0|data_mem~1936_q  )

	.dataa(!\data_ram0|data_mem~1952_q ),
	.datab(!\data_ram0|data_mem~1984_q ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\data_ram0|data_mem~1936_q ),
	.datae(!\data_ram0|data_mem~1968_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4046_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4046 .extended_lut = "off";
defparam \data_ram0|data_mem~4046 .lut_mask = 64'h00F00FFF53535353;
defparam \data_ram0|data_mem~4046 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y23_N13
dffeas \data_ram0|data_mem~2032 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2032 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2032 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y23_N31
dffeas \data_ram0|data_mem~2000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2000 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2000 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y22_N13
dffeas \data_ram0|data_mem~2016 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~2016feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2016 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2016 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~4047 (
// Equation(s):
// \data_ram0|data_mem~4047_combout  = \data_ram0|data_mem~4240_combout  & \data_ram0|data_mem~4026_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~4034_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~4042_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # !\data_ram0|data_mem~4240_combout  & \data_ram0|data_mem~4026_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~4034_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~4042_combout  ) # \data_ram0|data_mem~4240_combout  & 
// !\data_ram0|data_mem~4026_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~4034_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~4042_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # !\data_ram0|data_mem~4240_combout  & !\data_ram0|data_mem~4026_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~4034_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~4042_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~4042_combout ),
	.datad(!\data_ram0|data_mem~4034_combout ),
	.datae(!\data_ram0|data_mem~4240_combout ),
	.dataf(!\data_ram0|data_mem~4026_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4047_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4047 .extended_lut = "off";
defparam \data_ram0|data_mem~4047 .lut_mask = 64'h042615378CAE9DBF;
defparam \data_ram0|data_mem~4047 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N8
stratixiii_lcell_comb \data_ram0|data_mem~4081 (
// Equation(s):
// \data_ram0|data_mem~4081_combout  = !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & ( \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4081 .extended_lut = "off";
defparam \data_ram0|data_mem~4081 .lut_mask = 64'h0000000004000000;
defparam \data_ram0|data_mem~4081 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N4
stratixiii_lcell_comb \data_ram0|data_mem~4173 (
// Equation(s):
// \data_ram0|data_mem~4173_combout  = \openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4173 .extended_lut = "off";
defparam \data_ram0|data_mem~4173 .lut_mask = 64'h0000000200000000;
defparam \data_ram0|data_mem~4173 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y30_N21
dffeas \openmips0|regfile1|regs[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~391_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][6] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][6] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y28_N27
dffeas \openmips0|regfile1|regs[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][6] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][6] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N4
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~75 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~75_combout  = \openmips0|regfile1|regs[1][6]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & (\openmips0|id0|reg1_addr_o[0]~3_combout ) # \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & 
// (\openmips0|regfile1|regs[6][6]~q ) # \openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[7][6]~q ) ) # !\openmips0|regfile1|regs[1][6]~q  & ( \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & 
// (\openmips0|regfile1|regs[6][6]~q ) # \openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[7][6]~q ) )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|regfile1|regs[7][6]~q ),
	.datac(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datad(!\openmips0|regfile1|regs[6][6]~q ),
	.datae(!\openmips0|regfile1|regs[1][6]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~75 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~75 .lut_mask = 64'h01510B5B01510B5B;
defparam \openmips0|id_ex0|ex_reg1~75 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~76 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~76_combout  = \openmips0|id0|imm[0]~8_combout  & \openmips0|id_ex0|ex_reg1[5]~53_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  & \openmips0|id_ex0|ex_reg1~75_combout  ) # !\openmips0|id0|imm[0]~8_combout  & 
// \openmips0|id_ex0|ex_reg1[5]~53_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  & \openmips0|id_ex0|ex_reg1~75_combout  ) # \openmips0|id0|imm[0]~8_combout  & !\openmips0|id_ex0|ex_reg1[5]~53_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  & 
// \openmips0|if_id0|id_inst [6] # \openmips0|id_ex0|ex_reg1[5]~54_combout  & (\openmips0|mem_wb0|wb_wdata [6]) ) # !\openmips0|id0|imm[0]~8_combout  & !\openmips0|id_ex0|ex_reg1[5]~53_combout  & ( \openmips0|id_ex0|ex_reg1[5]~54_combout  & 
// \openmips0|mem_wb0|wb_wdata [6] )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~54_combout ),
	.datab(!\openmips0|if_id0|id_inst [6]),
	.datac(!\openmips0|id_ex0|ex_reg1~75_combout ),
	.datad(!\openmips0|mem_wb0|wb_wdata [6]),
	.datae(!\openmips0|id0|imm[0]~8_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg1[5]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~76 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~76 .lut_mask = 64'h005522770A0A0A0A;
defparam \openmips0|id_ex0|ex_reg1~76 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y27_N13
dffeas \openmips0|regfile1|regs[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~403_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][0] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][0] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y29_N31
dffeas \openmips0|regfile1|regs[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~386_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][1] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][1] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y29_N11
dffeas \openmips0|regfile1|regs[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~386_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][1] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][1] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N10
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~65 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~65_combout  = \openmips0|regfile1|regs[3][1]~q  & \openmips0|regfile1|regs[7][1]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[1][1]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & 
// \openmips0|regfile1|regs[5][1]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  ) # !\openmips0|regfile1|regs[3][1]~q  & \openmips0|regfile1|regs[7][1]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[1][1]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][1]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  ) # \openmips0|regfile1|regs[3][1]~q  & 
// !\openmips0|regfile1|regs[7][1]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[1][1]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][1]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & !\openmips0|id0|reg2_addr_o[2]~5_combout  ) # !\openmips0|regfile1|regs[3][1]~q  & !\openmips0|regfile1|regs[7][1]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[1][1]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][1]~q ) )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datac(!\openmips0|regfile1|regs[5][1]~q ),
	.datad(!\openmips0|regfile1|regs[1][1]~q ),
	.datae(!\openmips0|regfile1|regs[3][1]~q ),
	.dataf(!\openmips0|regfile1|regs[7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~65 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~65 .lut_mask = 64'h028A46CE139B57DF;
defparam \openmips0|id_ex0|ex_reg2~65 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y28_N39
dffeas \openmips0|regfile1|regs[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~411_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][2] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][2] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y28_N11
dffeas \openmips0|regfile1|regs[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~391_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][6] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][6] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y27_N15
dffeas \openmips0|regfile1|regs[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~391_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][6] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][6] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N14
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~90 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~90_combout  = \openmips0|regfile1|regs[3][6]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][6]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// \openmips0|regfile1|regs[7][6]~q  ) # !\openmips0|regfile1|regs[3][6]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][6]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// \openmips0|regfile1|regs[7][6]~q  ) # \openmips0|regfile1|regs[3][6]~q  & !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( \openmips0|id0|reg2_addr_o[1]~4_combout  # \openmips0|regfile1|regs[1][6]~q  ) # !\openmips0|regfile1|regs[3][6]~q  & 
// !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( \openmips0|regfile1|regs[1][6]~q  & !\openmips0|id0|reg2_addr_o[1]~4_combout  )

	.dataa(!\openmips0|regfile1|regs[1][6]~q ),
	.datab(!\openmips0|regfile1|regs[7][6]~q ),
	.datac(!\openmips0|regfile1|regs[5][6]~q ),
	.datad(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datae(!\openmips0|regfile1|regs[3][6]~q ),
	.dataf(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~90 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~90 .lut_mask = 64'h550055FF0F330F33;
defparam \openmips0|id_ex0|ex_reg2~90 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X41_Y28_N33
dffeas \openmips0|regfile1|regs[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][6] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][6] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y28_N23
dffeas \openmips0|regfile1|regs[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~391_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][6] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][6] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N22
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~91 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~91_combout  = \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[4][6]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[6][6]~q ) ) # 
// !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[2][6]~q  )

	.dataa(!\openmips0|regfile1|regs[4][6]~q ),
	.datab(!\openmips0|regfile1|regs[6][6]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datad(!\openmips0|regfile1|regs[2][6]~q ),
	.datae(gnd),
	.dataf(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~91 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~91 .lut_mask = 64'h000F000F53535353;
defparam \openmips0|id_ex0|ex_reg2~91 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N38
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~92 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~92_combout  = \openmips0|id_ex0|ex_reg2~90_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~58_combout  & (!\openmips0|id_ex0|ex_reg2[6]~57_combout  & (\openmips0|id_ex0|ex_reg2~91_combout ) # \openmips0|id_ex0|ex_reg2[6]~57_combout  & 
// \openmips0|mem_wb0|wb_wdata [6]) # \openmips0|id_ex0|ex_reg2[6]~58_combout  & \openmips0|id_ex0|ex_reg2[6]~57_combout  ) # !\openmips0|id_ex0|ex_reg2~90_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~58_combout  & (!\openmips0|id_ex0|ex_reg2[6]~57_combout  & 
// (\openmips0|id_ex0|ex_reg2~91_combout ) # \openmips0|id_ex0|ex_reg2[6]~57_combout  & \openmips0|mem_wb0|wb_wdata [6]) )

	.dataa(!\openmips0|id_ex0|ex_reg2[6]~58_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2[6]~57_combout ),
	.datac(!\openmips0|mem_wb0|wb_wdata [6]),
	.datad(!\openmips0|id_ex0|ex_reg2~91_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~92 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~92 .lut_mask = 64'h028A028A139B139B;
defparam \openmips0|id_ex0|ex_reg2~92 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y28_N21
dffeas \openmips0|regfile1|regs[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~392_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][7] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][7] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y27_N33
dffeas \openmips0|regfile1|regs[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~392_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][7] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][7] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N32
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~95 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~95_combout  = \openmips0|regfile1|regs[3][7]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][7]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// \openmips0|regfile1|regs[7][7]~q  ) # !\openmips0|regfile1|regs[3][7]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][7]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// \openmips0|regfile1|regs[7][7]~q  ) # \openmips0|regfile1|regs[3][7]~q  & !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( \openmips0|regfile1|regs[1][7]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  ) # !\openmips0|regfile1|regs[3][7]~q  & 
// !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[1][7]~q  )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|regfile1|regs[7][7]~q ),
	.datac(!\openmips0|regfile1|regs[5][7]~q ),
	.datad(!\openmips0|regfile1|regs[1][7]~q ),
	.datae(!\openmips0|regfile1|regs[3][7]~q ),
	.dataf(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~95 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~95 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \openmips0|id_ex0|ex_reg2~95 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X41_Y28_N9
dffeas \openmips0|regfile1|regs[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~392_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][7] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][7] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y28_N33
dffeas \openmips0|regfile1|regs[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~392_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][7] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][7] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N32
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~96 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~96_combout  = \openmips0|regfile1|regs[2][7]~q  & \openmips0|regfile1|regs[4][7]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|id0|reg2_addr_o[1]~4_combout ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (!\openmips0|id0|reg2_addr_o[1]~4_combout  # \openmips0|regfile1|regs[6][7]~q ) ) # !\openmips0|regfile1|regs[2][7]~q  & \openmips0|regfile1|regs[4][7]~q  & ( \openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  # 
// \openmips0|regfile1|regs[6][7]~q ) ) # \openmips0|regfile1|regs[2][7]~q  & !\openmips0|regfile1|regs[4][7]~q  & ( \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|regfile1|regs[6][7]~q ) ) # 
// !\openmips0|regfile1|regs[2][7]~q  & !\openmips0|regfile1|regs[4][7]~q  & ( \openmips0|regfile1|regs[6][7]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|id0|reg2_addr_o[1]~4_combout  )

	.dataa(gnd),
	.datab(!\openmips0|regfile1|regs[6][7]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datad(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datae(!\openmips0|regfile1|regs[2][7]~q ),
	.dataf(!\openmips0|regfile1|regs[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~96 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~96 .lut_mask = 64'h000300F30F030FF3;
defparam \openmips0|id_ex0|ex_reg2~96 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N0
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~97 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~97_combout  = \openmips0|id_ex0|ex_reg2[6]~58_combout  & ( \openmips0|id_ex0|ex_reg2~95_combout  & \openmips0|id_ex0|ex_reg2[6]~57_combout  ) # !\openmips0|id_ex0|ex_reg2[6]~58_combout  & ( 
// !\openmips0|id_ex0|ex_reg2[6]~57_combout  & \openmips0|id_ex0|ex_reg2~96_combout  # \openmips0|id_ex0|ex_reg2[6]~57_combout  & (\openmips0|mem_wb0|wb_wdata [7]) )

	.dataa(!\openmips0|id_ex0|ex_reg2~96_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [7]),
	.datac(!\openmips0|id_ex0|ex_reg2~95_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2[6]~57_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2[6]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~97 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~97 .lut_mask = 64'h55335533000F000F;
defparam \openmips0|id_ex0|ex_reg2~97 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y29_N9
dffeas \openmips0|regfile1|regs[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~414_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][8] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][8] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y29_N27
dffeas \openmips0|regfile1|regs[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~416_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][10] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][10] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y31_N1
dffeas \openmips0|regfile1|regs[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~396_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][11] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][11] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y31_N5
dffeas \openmips0|regfile1|regs[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~396_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][11] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][11] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y29_N33
dffeas \openmips0|regfile1|regs[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~396_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][11] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][11] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y31_N4
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~110 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~110_combout  = \openmips0|regfile1|regs[3][11]~q  & \openmips0|regfile1|regs[7][11]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[1][11]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & 
// \openmips0|regfile1|regs[5][11]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  ) # !\openmips0|regfile1|regs[3][11]~q  & \openmips0|regfile1|regs[7][11]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[1][11]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][11]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|id0|reg2_addr_o[2]~5_combout ) ) # \openmips0|regfile1|regs[3][11]~q  & 
// !\openmips0|regfile1|regs[7][11]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[1][11]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][11]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout ) ) # !\openmips0|regfile1|regs[3][11]~q  & !\openmips0|regfile1|regs[7][11]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  
// & (\openmips0|regfile1|regs[1][11]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][11]~q ) )

	.dataa(!\openmips0|regfile1|regs[5][11]~q ),
	.datab(!\openmips0|regfile1|regs[1][11]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datad(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datae(!\openmips0|regfile1|regs[3][11]~q ),
	.dataf(!\openmips0|regfile1|regs[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~110 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~110 .lut_mask = 64'h30503F50305F3F5F;
defparam \openmips0|id_ex0|ex_reg2~110 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N32
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~87 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~87_combout  = \openmips0|regfile1|regs[1][11]~q  & ( !\openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|regfile1|regs[6][11]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout  & 
// (!\openmips0|id0|reg1_addr_o[1]~4_combout  # \openmips0|regfile1|regs[7][11]~q ) ) # !\openmips0|regfile1|regs[1][11]~q  & ( \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[6][11]~q  # 
// \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[7][11]~q )) )

	.dataa(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datac(!\openmips0|regfile1|regs[6][11]~q ),
	.datad(!\openmips0|regfile1|regs[7][11]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~87 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~87 .lut_mask = 64'h0213021346574657;
defparam \openmips0|id_ex0|ex_reg1~87 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y31_N31
dffeas \openmips0|regfile1|regs[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~397_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][12] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][12] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N29
dffeas \openmips0|regfile1|regs[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~397_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][12] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][12] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y29_N7
dffeas \openmips0|regfile1|regs[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~397_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][12] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][12] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N28
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~112 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~112_combout  = \openmips0|regfile1|regs[2][12]~q  & \openmips0|regfile1|regs[6][12]~q  & ( \openmips0|regfile1|regs[4][12]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|id0|reg2_addr_o[1]~4_combout  ) # 
// !\openmips0|regfile1|regs[2][12]~q  & \openmips0|regfile1|regs[6][12]~q  & ( \openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|id0|reg2_addr_o[1]~4_combout  # \openmips0|regfile1|regs[4][12]~q ) ) # \openmips0|regfile1|regs[2][12]~q  & 
// !\openmips0|regfile1|regs[6][12]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[4][12]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout ) ) # 
// !\openmips0|regfile1|regs[2][12]~q  & !\openmips0|regfile1|regs[6][12]~q  & ( \openmips0|regfile1|regs[4][12]~q  & !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  )

	.dataa(gnd),
	.datab(!\openmips0|regfile1|regs[4][12]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datad(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datae(!\openmips0|regfile1|regs[2][12]~q ),
	.dataf(!\openmips0|regfile1|regs[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~112 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~112 .lut_mask = 64'h00300F30003F0F3F;
defparam \openmips0|id_ex0|ex_reg2~112 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N12
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~89 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~89_combout  = \openmips0|regfile1|regs[7][12]~q  & \openmips0|id0|reg1_addr_o[0]~3_combout  & ( \openmips0|regfile1|regs[1][12]~q  # \openmips0|id0|reg1_addr_o[1]~4_combout  ) # !\openmips0|regfile1|regs[7][12]~q  & 
// \openmips0|id0|reg1_addr_o[0]~3_combout  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|regfile1|regs[1][12]~q  ) # \openmips0|regfile1|regs[7][12]~q  & !\openmips0|id0|reg1_addr_o[0]~3_combout  & ( \openmips0|regfile1|regs[6][12]~q  & 
// \openmips0|id0|reg1_addr_o[1]~4_combout  ) # !\openmips0|regfile1|regs[7][12]~q  & !\openmips0|id0|reg1_addr_o[0]~3_combout  & ( \openmips0|regfile1|regs[6][12]~q  & \openmips0|id0|reg1_addr_o[1]~4_combout  )

	.dataa(gnd),
	.datab(!\openmips0|regfile1|regs[6][12]~q ),
	.datac(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datad(!\openmips0|regfile1|regs[1][12]~q ),
	.datae(!\openmips0|regfile1|regs[7][12]~q ),
	.dataf(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~89 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~89 .lut_mask = 64'h0303030300F00FFF;
defparam \openmips0|id_ex0|ex_reg1~89 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y31_N15
dffeas \openmips0|regfile1|regs[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~398_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][13] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][13] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N39
dffeas \openmips0|regfile1|regs[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~398_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][13] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][13] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N38
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~115 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~115_combout  = \openmips0|regfile1|regs[6][13]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[4][13]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[2][13]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout ) ) # !\openmips0|regfile1|regs[6][13]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[4][13]~q  # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & !\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[2][13]~q ) )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datac(!\openmips0|regfile1|regs[4][13]~q ),
	.datad(!\openmips0|regfile1|regs[2][13]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~115 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~115 .lut_mask = 64'h0246024613571357;
defparam \openmips0|id_ex0|ex_reg2~115 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y31_N21
dffeas \openmips0|regfile1|regs[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~398_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][13] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][13] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y29_N7
dffeas \openmips0|regfile1|regs[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][14] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][14] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y29_N5
dffeas \openmips0|regfile1|regs[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][14] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][14] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X41_Y29_N4
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~119 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~119_combout  = \openmips0|regfile1|regs[3][14]~q  & \openmips0|regfile1|regs[5][14]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[1][14]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|regfile1|regs[7][14]~q ) ) # !\openmips0|regfile1|regs[3][14]~q  & \openmips0|regfile1|regs[5][14]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[1][14]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][14]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  ) # \openmips0|regfile1|regs[3][14]~q  & 
// !\openmips0|regfile1|regs[5][14]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[1][14]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  # 
// \openmips0|regfile1|regs[7][14]~q ) ) # !\openmips0|regfile1|regs[3][14]~q  & !\openmips0|regfile1|regs[5][14]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[1][14]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][14]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|regfile1|regs[7][14]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datad(!\openmips0|regfile1|regs[1][14]~q ),
	.datae(!\openmips0|regfile1|regs[3][14]~q ),
	.dataf(!\openmips0|regfile1|regs[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~119 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~119 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \openmips0|id_ex0|ex_reg2~119 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y30_N13
dffeas \openmips0|pc_reg0|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|Add0~26_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(\openmips0|pc_reg0|pc[2]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[6] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[6] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X41_Y28_N26
stratixiii_lcell_comb \openmips0|regfile1|regs~405 (
// Equation(s):
// \openmips0|regfile1|regs~405_combout  = \openmips0|mem_wb0|wb_wdata [6] # !\openmips0|mem_wb0|wb_wdata [6] & ( !\rst~input_o  )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~405_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~405 .extended_lut = "off";
defparam \openmips0|regfile1|regs~405 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \openmips0|regfile1|regs~405 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N38
stratixiii_lcell_comb \openmips0|regfile1|regs~411 (
// Equation(s):
// \openmips0|regfile1|regs~411_combout  = !\rst~input_o  # \openmips0|mem_wb0|wb_wdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem_wb0|wb_wdata [2]),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~411_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~411 .extended_lut = "off";
defparam \openmips0|regfile1|regs~411 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \openmips0|regfile1|regs~411 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N26
stratixiii_lcell_comb \openmips0|regfile1|regs~416 (
// Equation(s):
// \openmips0|regfile1|regs~416_combout  = !\rst~input_o  # \openmips0|mem_wb0|wb_wdata [10]

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\openmips0|mem_wb0|wb_wdata [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~416 .extended_lut = "off";
defparam \openmips0|regfile1|regs~416 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \openmips0|regfile1|regs~416 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N10
stratixiii_lcell_comb \openmips0|id0|Add0~21 (
// Equation(s):
// \openmips0|id0|Add0~21_sumout  = SUM(( \openmips0|if_id0|id_pc [5] ) + ( \openmips0|if_id0|id_inst [5] ) + ( \openmips0|id0|Add0~18  ))
// \openmips0|id0|Add0~22  = CARRY(( \openmips0|if_id0|id_pc [5] ) + ( \openmips0|if_id0|id_inst [5] ) + ( \openmips0|id0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|if_id0|id_inst [5]),
	.datad(!\openmips0|if_id0|id_pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\openmips0|id0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|id0|Add0~21_sumout ),
	.cout(\openmips0|id0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|Add0~21 .extended_lut = "off";
defparam \openmips0|id0|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \openmips0|id0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N10
stratixiii_lcell_comb \openmips0|pc_reg0|Add0~22 (
// Equation(s):
// \openmips0|pc_reg0|Add0~22_sumout  = SUM(( !\rst~input_o  & (\openmips0|pc_reg0|pc [5]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [5] # \openmips0|id0|WideOr6~1_combout  & (\openmips0|id0|Add0~21_sumout )) ) + ( 
// \rst~input_o  & \openmips0|id0|WideOr6~1_combout  ) + ( \openmips0|pc_reg0|Add0~19  ))
// \openmips0|pc_reg0|Add0~23  = CARRY(( !\rst~input_o  & (\openmips0|pc_reg0|pc [5]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [5] # \openmips0|id0|WideOr6~1_combout  & (\openmips0|id0|Add0~21_sumout )) ) + ( \rst~input_o 
//  & \openmips0|id0|WideOr6~1_combout  ) + ( \openmips0|pc_reg0|Add0~19  ))

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|id0|WideOr6~1_combout ),
	.datac(!\openmips0|pc_reg0|pc [5]),
	.datad(!\openmips0|id0|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\openmips0|pc_reg0|Add0~19 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|pc_reg0|Add0~22_sumout ),
	.cout(\openmips0|pc_reg0|Add0~23 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~22 .extended_lut = "off";
defparam \openmips0|pc_reg0|Add0~22 .lut_mask = 64'h0000EEEE00000E1F;
defparam \openmips0|pc_reg0|Add0~22 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y30_N13
dffeas \openmips0|if_id0|id_pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|pc_reg0|pc [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_pc[6] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_pc[6] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N12
stratixiii_lcell_comb \openmips0|id0|Add0~25 (
// Equation(s):
// \openmips0|id0|Add0~25_sumout  = SUM(( \openmips0|if_id0|id_pc [6] ) + ( \openmips0|if_id0|id_inst [6] ) + ( \openmips0|id0|Add0~22  ))

	.dataa(gnd),
	.datab(!\openmips0|if_id0|id_inst [6]),
	.datac(gnd),
	.datad(!\openmips0|if_id0|id_pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\openmips0|id0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|id0|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|Add0~25 .extended_lut = "off";
defparam \openmips0|id0|Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \openmips0|id0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N12
stratixiii_lcell_comb \openmips0|pc_reg0|Add0~26 (
// Equation(s):
// \openmips0|pc_reg0|Add0~26_sumout  = SUM(( !\rst~input_o  & (\openmips0|pc_reg0|pc [6]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [6] # \openmips0|id0|WideOr6~1_combout  & (\openmips0|id0|Add0~25_sumout )) ) + ( 
// \rst~input_o  & \openmips0|id0|WideOr6~1_combout  ) + ( \openmips0|pc_reg0|Add0~23  ))

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|id0|WideOr6~1_combout ),
	.datac(!\openmips0|pc_reg0|pc [6]),
	.datad(!\openmips0|id0|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\openmips0|pc_reg0|Add0~23 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|pc_reg0|Add0~26_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~26 .extended_lut = "off";
defparam \openmips0|pc_reg0|Add0~26 .lut_mask = 64'h0000EEEE00000E1F;
defparam \openmips0|pc_reg0|Add0~26 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~4240 (
// Equation(s):
// \data_ram0|data_mem~4240_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4046_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~2000_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~2016_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4046_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2032_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~2032_q ),
	.datad(!\data_ram0|data_mem~2016_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~4046_combout ),
	.datag(!\data_ram0|data_mem~2000_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4240 .extended_lut = "on";
defparam \data_ram0|data_mem~4240 .lut_mask = 64'h04150404AEBFAEAE;
defparam \data_ram0|data_mem~4240 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y28_N32
stratixiii_lcell_comb \openmips0|regfile1|regs[4][6]~feeder (
// Equation(s):
// \openmips0|regfile1|regs[4][6]~feeder_combout  = \openmips0|regfile1|regs~391_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs~391_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][6]~feeder .extended_lut = "off";
defparam \openmips0|regfile1|regs[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \openmips0|regfile1|regs[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N22
stratixiii_lcell_comb \data_ram0|data_mem~1329feeder (
// Equation(s):
// \data_ram0|data_mem~1329feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1329feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1329feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1329feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1329feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N2
stratixiii_lcell_comb \data_ram0|data_mem~1041feeder (
// Equation(s):
// \data_ram0|data_mem~1041feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1041feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1041feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1041feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1041feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N22
stratixiii_lcell_comb \data_ram0|data_mem~657feeder (
// Equation(s):
// \data_ram0|data_mem~657feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~657feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~657feeder .extended_lut = "off";
defparam \data_ram0|data_mem~657feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~657feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N2
stratixiii_lcell_comb \data_ram0|data_mem~1233feeder (
// Equation(s):
// \data_ram0|data_mem~1233feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1233feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1233feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1233feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1233feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N20
stratixiii_lcell_comb \data_ram0|data_mem~1009feeder (
// Equation(s):
// \data_ram0|data_mem~1009feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1009feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1009feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1009feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1009feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y23_N22
stratixiii_lcell_comb \data_ram0|data_mem~881feeder (
// Equation(s):
// \data_ram0|data_mem~881feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~881feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~881feeder .extended_lut = "off";
defparam \data_ram0|data_mem~881feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~881feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N22
stratixiii_lcell_comb \data_ram0|data_mem~113feeder (
// Equation(s):
// \data_ram0|data_mem~113feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~113feeder .extended_lut = "off";
defparam \data_ram0|data_mem~113feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~113feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~1809feeder (
// Equation(s):
// \data_ram0|data_mem~1809feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1809feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1809feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1809feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1809feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~337feeder (
// Equation(s):
// \data_ram0|data_mem~337feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~337feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~337feeder .extended_lut = "off";
defparam \data_ram0|data_mem~337feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~337feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N20
stratixiii_lcell_comb \data_ram0|data_mem~145feeder (
// Equation(s):
// \data_ram0|data_mem~145feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~145feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~145feeder .extended_lut = "off";
defparam \data_ram0|data_mem~145feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~145feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N26
stratixiii_lcell_comb \data_ram0|data_mem~433feeder (
// Equation(s):
// \data_ram0|data_mem~433feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~433feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~433feeder .extended_lut = "off";
defparam \data_ram0|data_mem~433feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~433feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N6
stratixiii_lcell_comb \data_ram0|data_mem~1953feeder (
// Equation(s):
// \data_ram0|data_mem~1953feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1953feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1953feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1953feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1953feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N22
stratixiii_lcell_comb \data_ram0|data_mem~721feeder (
// Equation(s):
// \data_ram0|data_mem~721feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~721feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~721feeder .extended_lut = "off";
defparam \data_ram0|data_mem~721feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~721feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N0
stratixiii_lcell_comb \data_ram0|data_mem~1649feeder (
// Equation(s):
// \data_ram0|data_mem~1649feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1649feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1649feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1649feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1649feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~1202feeder (
// Equation(s):
// \data_ram0|data_mem~1202feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1202feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1202feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1202feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1202feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N4
stratixiii_lcell_comb \data_ram0|data_mem~82feeder (
// Equation(s):
// \data_ram0|data_mem~82feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~82feeder .extended_lut = "off";
defparam \data_ram0|data_mem~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~82feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N4
stratixiii_lcell_comb \data_ram0|data_mem~1330feeder (
// Equation(s):
// \data_ram0|data_mem~1330feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1330feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1330feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1330feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1330feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N24
stratixiii_lcell_comb \data_ram0|data_mem~146feeder (
// Equation(s):
// \data_ram0|data_mem~146feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~146feeder .extended_lut = "off";
defparam \data_ram0|data_mem~146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~146feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N28
stratixiii_lcell_comb \data_ram0|data_mem~1426feeder (
// Equation(s):
// \data_ram0|data_mem~1426feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1426feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1426feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1426feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1426feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~402feeder (
// Equation(s):
// \data_ram0|data_mem~402feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~402feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~402feeder .extended_lut = "off";
defparam \data_ram0|data_mem~402feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~402feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N26
stratixiii_lcell_comb \data_ram0|data_mem~466feeder (
// Equation(s):
// \data_ram0|data_mem~466feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~466feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~466feeder .extended_lut = "off";
defparam \data_ram0|data_mem~466feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~466feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N28
stratixiii_lcell_comb \data_ram0|data_mem~1906feeder (
// Equation(s):
// \data_ram0|data_mem~1906feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1906feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1906feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1906feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1906feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N30
stratixiii_lcell_comb \data_ram0|data_mem~1074feeder (
// Equation(s):
// \data_ram0|data_mem~1074feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1074feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1074feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1074feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1074feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N4
stratixiii_lcell_comb \data_ram0|data_mem~786feeder (
// Equation(s):
// \data_ram0|data_mem~786feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~786feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~786feeder .extended_lut = "off";
defparam \data_ram0|data_mem~786feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~786feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N26
stratixiii_lcell_comb \data_ram0|data_mem~1010feeder (
// Equation(s):
// \data_ram0|data_mem~1010feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1010feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1010feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1010feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1010feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N8
stratixiii_lcell_comb \data_ram0|data_mem~1362feeder (
// Equation(s):
// \data_ram0|data_mem~1362feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1362feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1362feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1362feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1362feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N30
stratixiii_lcell_comb \data_ram0|data_mem~1922feeder (
// Equation(s):
// \data_ram0|data_mem~1922feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1922feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1922feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1922feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1922feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N4
stratixiii_lcell_comb \data_ram0|data_mem~594feeder (
// Equation(s):
// \data_ram0|data_mem~594feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~594feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~594feeder .extended_lut = "off";
defparam \data_ram0|data_mem~594feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~594feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y22_N24
stratixiii_lcell_comb \data_ram0|data_mem~562feeder (
// Equation(s):
// \data_ram0|data_mem~562feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~562feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~562feeder .extended_lut = "off";
defparam \data_ram0|data_mem~562feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~562feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y23_N32
stratixiii_lcell_comb \data_ram0|data_mem~274feeder (
// Equation(s):
// \data_ram0|data_mem~274feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~274feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~274feeder .extended_lut = "off";
defparam \data_ram0|data_mem~274feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~274feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N22
stratixiii_lcell_comb \data_ram0|data_mem~690feeder (
// Equation(s):
// \data_ram0|data_mem~690feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~690feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~690feeder .extended_lut = "off";
defparam \data_ram0|data_mem~690feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~690feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N22
stratixiii_lcell_comb \data_ram0|data_mem~50feeder (
// Equation(s):
// \data_ram0|data_mem~50feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~50feeder .extended_lut = "off";
defparam \data_ram0|data_mem~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~50feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N6
stratixiii_lcell_comb \data_ram0|data_mem~754feeder (
// Equation(s):
// \data_ram0|data_mem~754feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~754feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~754feeder .extended_lut = "off";
defparam \data_ram0|data_mem~754feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~754feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N6
stratixiii_lcell_comb \data_ram0|data_mem~1650feeder (
// Equation(s):
// \data_ram0|data_mem~1650feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1650feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1650feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1650feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1650feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N6
stratixiii_lcell_comb \data_ram0|data_mem~370feeder (
// Equation(s):
// \data_ram0|data_mem~370feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~370feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~370feeder .extended_lut = "off";
defparam \data_ram0|data_mem~370feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~370feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N10
stratixiii_lcell_comb \data_ram0|data_mem~1811feeder (
// Equation(s):
// \data_ram0|data_mem~1811feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1811feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1811feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1811feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1811feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y27_N20
stratixiii_lcell_comb \data_ram0|data_mem~1907feeder (
// Equation(s):
// \data_ram0|data_mem~1907feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1907feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1907feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1907feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1907feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N12
stratixiii_lcell_comb \data_ram0|data_mem~1331feeder (
// Equation(s):
// \data_ram0|data_mem~1331feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1331feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1331feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1331feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1331feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N36
stratixiii_lcell_comb \data_ram0|data_mem~1203feeder (
// Equation(s):
// \data_ram0|data_mem~1203feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1203feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1203feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1203feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1203feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y26_N38
stratixiii_lcell_comb \data_ram0|data_mem~1523feeder (
// Equation(s):
// \data_ram0|data_mem~1523feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1523feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1523feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1523feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1523feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N2
stratixiii_lcell_comb \data_ram0|data_mem~627feeder (
// Equation(s):
// \data_ram0|data_mem~627feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~627feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~627feeder .extended_lut = "off";
defparam \data_ram0|data_mem~627feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~627feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~371feeder (
// Equation(s):
// \data_ram0|data_mem~371feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~371feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~371feeder .extended_lut = "off";
defparam \data_ram0|data_mem~371feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~371feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N26
stratixiii_lcell_comb \data_ram0|data_mem~1747feeder (
// Equation(s):
// \data_ram0|data_mem~1747feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1747feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1747feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1747feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1747feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N30
stratixiii_lcell_comb \data_ram0|data_mem~467feeder (
// Equation(s):
// \data_ram0|data_mem~467feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~467feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~467feeder .extended_lut = "off";
defparam \data_ram0|data_mem~467feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~467feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N30
stratixiii_lcell_comb \data_ram0|data_mem~659feeder (
// Equation(s):
// \data_ram0|data_mem~659feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~659feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~659feeder .extended_lut = "off";
defparam \data_ram0|data_mem~659feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~659feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~51feeder (
// Equation(s):
// \data_ram0|data_mem~51feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~51feeder .extended_lut = "off";
defparam \data_ram0|data_mem~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~51feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N2
stratixiii_lcell_comb \data_ram0|data_mem~83feeder (
// Equation(s):
// \data_ram0|data_mem~83feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~83feeder .extended_lut = "off";
defparam \data_ram0|data_mem~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~83feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N30
stratixiii_lcell_comb \data_ram0|data_mem~1235feeder (
// Equation(s):
// \data_ram0|data_mem~1235feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1235feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1235feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1235feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1235feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N22
stratixiii_lcell_comb \data_ram0|data_mem~1139feeder (
// Equation(s):
// \data_ram0|data_mem~1139feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1139feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1139feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1139feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1139feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~787feeder (
// Equation(s):
// \data_ram0|data_mem~787feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~787feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~787feeder .extended_lut = "off";
defparam \data_ram0|data_mem~787feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~787feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N18
stratixiii_lcell_comb \data_ram0|data_mem~1332feeder (
// Equation(s):
// \data_ram0|data_mem~1332feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1332feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1332feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1332feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1332feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y23_N14
stratixiii_lcell_comb \data_ram0|data_mem~820feeder (
// Equation(s):
// \data_ram0|data_mem~820feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~820feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~820feeder .extended_lut = "off";
defparam \data_ram0|data_mem~820feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~820feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N14
stratixiii_lcell_comb \data_ram0|data_mem~180feeder (
// Equation(s):
// \data_ram0|data_mem~180feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~180feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~180feeder .extended_lut = "off";
defparam \data_ram0|data_mem~180feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~180feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~244feeder (
// Equation(s):
// \data_ram0|data_mem~244feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~244feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~244feeder .extended_lut = "off";
defparam \data_ram0|data_mem~244feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~244feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N24
stratixiii_lcell_comb \data_ram0|data_mem~1748feeder (
// Equation(s):
// \data_ram0|data_mem~1748feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1748feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1748feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1748feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1748feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~724feeder (
// Equation(s):
// \data_ram0|data_mem~724feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~724feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~724feeder .extended_lut = "off";
defparam \data_ram0|data_mem~724feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~724feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N26
stratixiii_lcell_comb \data_ram0|data_mem~52feeder (
// Equation(s):
// \data_ram0|data_mem~52feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~52feeder .extended_lut = "off";
defparam \data_ram0|data_mem~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~52feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~852feeder (
// Equation(s):
// \data_ram0|data_mem~852feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~852feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~852feeder .extended_lut = "off";
defparam \data_ram0|data_mem~852feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~852feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N6
stratixiii_lcell_comb \data_ram0|data_mem~340feeder (
// Equation(s):
// \data_ram0|data_mem~340feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~340feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~340feeder .extended_lut = "off";
defparam \data_ram0|data_mem~340feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~340feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N32
stratixiii_lcell_comb \data_ram0|data_mem~500feeder (
// Equation(s):
// \data_ram0|data_mem~500feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~500feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~500feeder .extended_lut = "off";
defparam \data_ram0|data_mem~500feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~500feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N28
stratixiii_lcell_comb \data_ram0|data_mem~84feeder (
// Equation(s):
// \data_ram0|data_mem~84feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~84feeder .extended_lut = "off";
defparam \data_ram0|data_mem~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~84feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~1140feeder (
// Equation(s):
// \data_ram0|data_mem~1140feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1140feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1140feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1140feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1140feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N32
stratixiii_lcell_comb \data_ram0|data_mem~1876feeder (
// Equation(s):
// \data_ram0|data_mem~1876feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1876feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1876feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1876feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1876feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~532feeder (
// Equation(s):
// \data_ram0|data_mem~532feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~532feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~532feeder .extended_lut = "off";
defparam \data_ram0|data_mem~532feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~532feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N6
stratixiii_lcell_comb \data_ram0|data_mem~1716feeder (
// Equation(s):
// \data_ram0|data_mem~1716feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1716feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1716feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1716feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1716feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N24
stratixiii_lcell_comb \data_ram0|data_mem~1620feeder (
// Equation(s):
// \data_ram0|data_mem~1620feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1620feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1620feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1620feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1620feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N6
stratixiii_lcell_comb \data_ram0|data_mem~1173feeder (
// Equation(s):
// \data_ram0|data_mem~1173feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1173feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1173feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1173feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1173feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N6
stratixiii_lcell_comb \data_ram0|data_mem~1301feeder (
// Equation(s):
// \data_ram0|data_mem~1301feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1301feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1301feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1301feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1301feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y28_N28
stratixiii_lcell_comb \data_ram0|data_mem~1365feeder (
// Equation(s):
// \data_ram0|data_mem~1365feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1365feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1365feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1365feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1365feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N2
stratixiii_lcell_comb \data_ram0|data_mem~1429feeder (
// Equation(s):
// \data_ram0|data_mem~1429feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1429feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1429feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1429feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1429feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N10
stratixiii_lcell_comb \data_ram0|data_mem~1749feeder (
// Equation(s):
// \data_ram0|data_mem~1749feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1749feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1749feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1749feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1749feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N24
stratixiii_lcell_comb \data_ram0|data_mem~213feeder (
// Equation(s):
// \data_ram0|data_mem~213feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~213feeder .extended_lut = "off";
defparam \data_ram0|data_mem~213feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~213feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N38
stratixiii_lcell_comb \data_ram0|data_mem~181feeder (
// Equation(s):
// \data_ram0|data_mem~181feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~181feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~181feeder .extended_lut = "off";
defparam \data_ram0|data_mem~181feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~181feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N8
stratixiii_lcell_comb \data_ram0|data_mem~437feeder (
// Equation(s):
// \data_ram0|data_mem~437feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~437feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~437feeder .extended_lut = "off";
defparam \data_ram0|data_mem~437feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~437feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N6
stratixiii_lcell_comb \data_ram0|data_mem~309feeder (
// Equation(s):
// \data_ram0|data_mem~309feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~309feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~309feeder .extended_lut = "off";
defparam \data_ram0|data_mem~309feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~309feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~53feeder (
// Equation(s):
// \data_ram0|data_mem~53feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~53feeder .extended_lut = "off";
defparam \data_ram0|data_mem~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~53feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N26
stratixiii_lcell_comb \data_ram0|data_mem~1013feeder (
// Equation(s):
// \data_ram0|data_mem~1013feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1013feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1013feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1013feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1013feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y25_N14
stratixiii_lcell_comb \data_ram0|data_mem~885feeder (
// Equation(s):
// \data_ram0|data_mem~885feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~885feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~885feeder .extended_lut = "off";
defparam \data_ram0|data_mem~885feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~885feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N20
stratixiii_lcell_comb \data_ram0|data_mem~949feeder (
// Equation(s):
// \data_ram0|data_mem~949feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~949feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~949feeder .extended_lut = "off";
defparam \data_ram0|data_mem~949feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~949feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N34
stratixiii_lcell_comb \data_ram0|data_mem~1717feeder (
// Equation(s):
// \data_ram0|data_mem~1717feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1717feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1717feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1717feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1717feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N8
stratixiii_lcell_comb \data_ram0|data_mem~1925feeder (
// Equation(s):
// \data_ram0|data_mem~1925feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1925feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1925feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1925feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1925feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~341feeder (
// Equation(s):
// \data_ram0|data_mem~341feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~341feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~341feeder .extended_lut = "off";
defparam \data_ram0|data_mem~341feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~341feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N28
stratixiii_lcell_comb \data_ram0|data_mem~597feeder (
// Equation(s):
// \data_ram0|data_mem~597feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~597feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~597feeder .extended_lut = "off";
defparam \data_ram0|data_mem~597feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~597feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~1142feeder (
// Equation(s):
// \data_ram0|data_mem~1142feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1142feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1142feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1142feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N38
stratixiii_lcell_comb \data_ram0|data_mem~1334feeder (
// Equation(s):
// \data_ram0|data_mem~1334feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1334feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1334feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1334feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1334feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N34
stratixiii_lcell_comb \data_ram0|data_mem~1046feeder (
// Equation(s):
// \data_ram0|data_mem~1046feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1046feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1046feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1046feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1046feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~982feeder (
// Equation(s):
// \data_ram0|data_mem~982feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~982feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~982feeder .extended_lut = "off";
defparam \data_ram0|data_mem~982feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~982feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N14
stratixiii_lcell_comb \data_ram0|data_mem~1014feeder (
// Equation(s):
// \data_ram0|data_mem~1014feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1014feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1014feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1014feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1014feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N36
stratixiii_lcell_comb \data_ram0|data_mem~790feeder (
// Equation(s):
// \data_ram0|data_mem~790feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~790feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~790feeder .extended_lut = "off";
defparam \data_ram0|data_mem~790feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~790feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N22
stratixiii_lcell_comb \data_ram0|data_mem~902feeder (
// Equation(s):
// \data_ram0|data_mem~902feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~902feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~902feeder .extended_lut = "off";
defparam \data_ram0|data_mem~902feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~902feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N4
stratixiii_lcell_comb \data_ram0|data_mem~950feeder (
// Equation(s):
// \data_ram0|data_mem~950feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~950feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~950feeder .extended_lut = "off";
defparam \data_ram0|data_mem~950feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~950feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N10
stratixiii_lcell_comb \data_ram0|data_mem~1398feeder (
// Equation(s):
// \data_ram0|data_mem~1398feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1398feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1398feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1398feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1398feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N10
stratixiii_lcell_comb \data_ram0|data_mem~246feeder (
// Equation(s):
// \data_ram0|data_mem~246feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~246feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~246feeder .extended_lut = "off";
defparam \data_ram0|data_mem~246feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~246feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~726feeder (
// Equation(s):
// \data_ram0|data_mem~726feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~726feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~726feeder .extended_lut = "off";
defparam \data_ram0|data_mem~726feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~726feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N20
stratixiii_lcell_comb \data_ram0|data_mem~1206feeder (
// Equation(s):
// \data_ram0|data_mem~1206feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1206feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1206feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1206feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1206feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N14
stratixiii_lcell_comb \data_ram0|data_mem~1750feeder (
// Equation(s):
// \data_ram0|data_mem~1750feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1750feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1750feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1750feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1750feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y25_N12
stratixiii_lcell_comb \data_ram0|data_mem~854feeder (
// Equation(s):
// \data_ram0|data_mem~854feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~854feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~854feeder .extended_lut = "off";
defparam \data_ram0|data_mem~854feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~854feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~886feeder (
// Equation(s):
// \data_ram0|data_mem~886feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~886feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~886feeder .extended_lut = "off";
defparam \data_ram0|data_mem~886feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~886feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N22
stratixiii_lcell_comb \data_ram0|data_mem~470feeder (
// Equation(s):
// \data_ram0|data_mem~470feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~470feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~470feeder .extended_lut = "off";
defparam \data_ram0|data_mem~470feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~470feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N20
stratixiii_lcell_comb \data_ram0|data_mem~502feeder (
// Equation(s):
// \data_ram0|data_mem~502feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~502feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~502feeder .extended_lut = "off";
defparam \data_ram0|data_mem~502feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~502feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N2
stratixiii_lcell_comb \data_ram0|data_mem~662feeder (
// Equation(s):
// \data_ram0|data_mem~662feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~662feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~662feeder .extended_lut = "off";
defparam \data_ram0|data_mem~662feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~662feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~54feeder (
// Equation(s):
// \data_ram0|data_mem~54feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~54feeder .extended_lut = "off";
defparam \data_ram0|data_mem~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~54feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N10
stratixiii_lcell_comb \data_ram0|data_mem~406feeder (
// Equation(s):
// \data_ram0|data_mem~406feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~406feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~406feeder .extended_lut = "off";
defparam \data_ram0|data_mem~406feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~406feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N34
stratixiii_lcell_comb \data_ram0|data_mem~438feeder (
// Equation(s):
// \data_ram0|data_mem~438feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~438feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~438feeder .extended_lut = "off";
defparam \data_ram0|data_mem~438feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~438feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N22
stratixiii_lcell_comb \data_ram0|data_mem~1814feeder (
// Equation(s):
// \data_ram0|data_mem~1814feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1814feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1814feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1814feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1814feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N30
stratixiii_lcell_comb \data_ram0|data_mem~630feeder (
// Equation(s):
// \data_ram0|data_mem~630feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~630feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~630feeder .extended_lut = "off";
defparam \data_ram0|data_mem~630feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~630feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y22_N8
stratixiii_lcell_comb \data_ram0|data_mem~566feeder (
// Equation(s):
// \data_ram0|data_mem~566feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~566feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~566feeder .extended_lut = "off";
defparam \data_ram0|data_mem~566feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~566feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y23_N2
stratixiii_lcell_comb \data_ram0|data_mem~1462feeder (
// Equation(s):
// \data_ram0|data_mem~1462feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1462feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1462feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1462feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1462feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~310feeder (
// Equation(s):
// \data_ram0|data_mem~310feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~310feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~310feeder .extended_lut = "off";
defparam \data_ram0|data_mem~310feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~310feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N34
stratixiii_lcell_comb \data_ram0|data_mem~374feeder (
// Equation(s):
// \data_ram0|data_mem~374feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~374feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~374feeder .extended_lut = "off";
defparam \data_ram0|data_mem~374feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~374feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N30
stratixiii_lcell_comb \data_ram0|data_mem~1527feeder (
// Equation(s):
// \data_ram0|data_mem~1527feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1527feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1527feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1527feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1527feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N34
stratixiii_lcell_comb \data_ram0|data_mem~119feeder (
// Equation(s):
// \data_ram0|data_mem~119feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~119feeder .extended_lut = "off";
defparam \data_ram0|data_mem~119feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~119feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N12
stratixiii_lcell_comb \data_ram0|data_mem~55feeder (
// Equation(s):
// \data_ram0|data_mem~55feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~55feeder .extended_lut = "off";
defparam \data_ram0|data_mem~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~55feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~535feeder (
// Equation(s):
// \data_ram0|data_mem~535feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~535feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~535feeder .extended_lut = "off";
defparam \data_ram0|data_mem~535feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~535feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~311feeder (
// Equation(s):
// \data_ram0|data_mem~311feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~311feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~311feeder .extended_lut = "off";
defparam \data_ram0|data_mem~311feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~311feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N28
stratixiii_lcell_comb \data_ram0|data_mem~439feeder (
// Equation(s):
// \data_ram0|data_mem~439feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~439feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~439feeder .extended_lut = "off";
defparam \data_ram0|data_mem~439feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~439feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N14
stratixiii_lcell_comb \data_ram0|data_mem~1655feeder (
// Equation(s):
// \data_ram0|data_mem~1655feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1655feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1655feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1655feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1655feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~375feeder (
// Equation(s):
// \data_ram0|data_mem~375feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~375feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~375feeder .extended_lut = "off";
defparam \data_ram0|data_mem~375feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~375feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y26_N24
stratixiii_lcell_comb \data_ram0|data_mem~695feeder (
// Equation(s):
// \data_ram0|data_mem~695feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~695feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~695feeder .extended_lut = "off";
defparam \data_ram0|data_mem~695feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~695feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N26
stratixiii_lcell_comb \data_ram0|data_mem~1415feeder (
// Equation(s):
// \data_ram0|data_mem~1415feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1415feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1415feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1415feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1415feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N10
stratixiii_lcell_comb \data_ram0|data_mem~1431feeder (
// Equation(s):
// \data_ram0|data_mem~1431feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1431feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1431feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1431feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1431feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y23_N14
stratixiii_lcell_comb \data_ram0|data_mem~1463feeder (
// Equation(s):
// \data_ram0|data_mem~1463feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1463feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1463feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1463feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1463feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N16
stratixiii_lcell_comb \data_ram0|data_mem~983feeder (
// Equation(s):
// \data_ram0|data_mem~983feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~983feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~983feeder .extended_lut = "off";
defparam \data_ram0|data_mem~983feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~983feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N38
stratixiii_lcell_comb \data_ram0|data_mem~1399feeder (
// Equation(s):
// \data_ram0|data_mem~1399feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1399feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1399feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1399feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1399feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y23_N4
stratixiii_lcell_comb \data_ram0|data_mem~823feeder (
// Equation(s):
// \data_ram0|data_mem~823feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~823feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~823feeder .extended_lut = "off";
defparam \data_ram0|data_mem~823feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~823feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N8
stratixiii_lcell_comb \data_ram0|data_mem~951feeder (
// Equation(s):
// \data_ram0|data_mem~951feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~951feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~951feeder .extended_lut = "off";
defparam \data_ram0|data_mem~951feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~951feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y24_N28
stratixiii_lcell_comb \data_ram0|data_mem~1559feeder (
// Equation(s):
// \data_ram0|data_mem~1559feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1559feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1559feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1559feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1559feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N20
stratixiii_lcell_comb \data_ram0|data_mem~1911feeder (
// Equation(s):
// \data_ram0|data_mem~1911feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1911feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1911feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1911feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1911feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N2
stratixiii_lcell_comb \data_ram0|data_mem~1304feeder (
// Equation(s):
// \data_ram0|data_mem~1304feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1304feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1304feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1304feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1304feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~1336feeder (
// Equation(s):
// \data_ram0|data_mem~1336feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1336feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1336feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1336feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1336feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~184feeder (
// Equation(s):
// \data_ram0|data_mem~184feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~184feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~184feeder .extended_lut = "off";
defparam \data_ram0|data_mem~184feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~184feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N8
stratixiii_lcell_comb \data_ram0|data_mem~24feeder (
// Equation(s):
// \data_ram0|data_mem~24feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~24feeder .extended_lut = "off";
defparam \data_ram0|data_mem~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~24feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~632feeder (
// Equation(s):
// \data_ram0|data_mem~632feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~632feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~632feeder .extended_lut = "off";
defparam \data_ram0|data_mem~632feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~632feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N0
stratixiii_lcell_comb \data_ram0|data_mem~1288feeder (
// Equation(s):
// \data_ram0|data_mem~1288feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1288feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1288feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1288feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1288feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~1368feeder (
// Equation(s):
// \data_ram0|data_mem~1368feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1368feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1368feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1368feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1368feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y23_N38
stratixiii_lcell_comb \data_ram0|data_mem~856feeder (
// Equation(s):
// \data_ram0|data_mem~856feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~856feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~856feeder .extended_lut = "off";
defparam \data_ram0|data_mem~856feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~856feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y21_N4
stratixiii_lcell_comb \data_ram0|data_mem~920feeder (
// Equation(s):
// \data_ram0|data_mem~920feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~920feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~920feeder .extended_lut = "off";
defparam \data_ram0|data_mem~920feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~920feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N34
stratixiii_lcell_comb \data_ram0|data_mem~344feeder (
// Equation(s):
// \data_ram0|data_mem~344feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~344feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~344feeder .extended_lut = "off";
defparam \data_ram0|data_mem~344feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~344feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~1464feeder (
// Equation(s):
// \data_ram0|data_mem~1464feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1464feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1464feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1464feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1464feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N20
stratixiii_lcell_comb \data_ram0|data_mem~1688feeder (
// Equation(s):
// \data_ram0|data_mem~1688feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1688feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1688feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1688feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1688feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y22_N20
stratixiii_lcell_comb \data_ram0|data_mem~568feeder (
// Equation(s):
// \data_ram0|data_mem~568feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~568feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~568feeder .extended_lut = "off";
defparam \data_ram0|data_mem~568feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~568feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N34
stratixiii_lcell_comb \data_ram0|data_mem~185feeder (
// Equation(s):
// \data_ram0|data_mem~185feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~185feeder .extended_lut = "off";
defparam \data_ram0|data_mem~185feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~185feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N38
stratixiii_lcell_comb \data_ram0|data_mem~217feeder (
// Equation(s):
// \data_ram0|data_mem~217feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~217feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~217feeder .extended_lut = "off";
defparam \data_ram0|data_mem~217feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~217feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N4
stratixiii_lcell_comb \data_ram0|data_mem~1753feeder (
// Equation(s):
// \data_ram0|data_mem~1753feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1753feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1753feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1753feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1753feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y28_N38
stratixiii_lcell_comb \data_ram0|data_mem~1401feeder (
// Equation(s):
// \data_ram0|data_mem~1401feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1401feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1401feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1401feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1401feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y30_N26
stratixiii_lcell_comb \data_ram0|data_mem~761feeder (
// Equation(s):
// \data_ram0|data_mem~761feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~761feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~761feeder .extended_lut = "off";
defparam \data_ram0|data_mem~761feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~761feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y29_N0
stratixiii_lcell_comb \data_ram0|data_mem~1241feeder (
// Equation(s):
// \data_ram0|data_mem~1241feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1241feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1241feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1241feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1241feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N16
stratixiii_lcell_comb \data_ram0|data_mem~57feeder (
// Equation(s):
// \data_ram0|data_mem~57feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~57feeder .extended_lut = "off";
defparam \data_ram0|data_mem~57feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~57feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y24_N18
stratixiii_lcell_comb \data_ram0|data_mem~1145feeder (
// Equation(s):
// \data_ram0|data_mem~1145feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1145feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1145feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1145feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1145feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N34
stratixiii_lcell_comb \data_ram0|data_mem~1929feeder (
// Equation(s):
// \data_ram0|data_mem~1929feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1929feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1929feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1929feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1929feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N18
stratixiii_lcell_comb \data_ram0|data_mem~1017feeder (
// Equation(s):
// \data_ram0|data_mem~1017feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1017feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1017feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1017feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1017feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y24_N16
stratixiii_lcell_comb \data_ram0|data_mem~1593feeder (
// Equation(s):
// \data_ram0|data_mem~1593feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1593feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1593feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1593feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1593feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N12
stratixiii_lcell_comb \data_ram0|data_mem~1913feeder (
// Equation(s):
// \data_ram0|data_mem~1913feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1913feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1913feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1913feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1913feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y26_N34
stratixiii_lcell_comb \data_ram0|data_mem~697feeder (
// Equation(s):
// \data_ram0|data_mem~697feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~697feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~697feeder .extended_lut = "off";
defparam \data_ram0|data_mem~697feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~697feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~345feeder (
// Equation(s):
// \data_ram0|data_mem~345feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~345feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~345feeder .extended_lut = "off";
defparam \data_ram0|data_mem~345feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~345feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N16
stratixiii_lcell_comb \data_ram0|data_mem~1657feeder (
// Equation(s):
// \data_ram0|data_mem~1657feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1657feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1657feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1657feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1657feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N28
stratixiii_lcell_comb \data_ram0|data_mem~1306feeder (
// Equation(s):
// \data_ram0|data_mem~1306feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1306feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1306feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1306feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1306feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N24
stratixiii_lcell_comb \data_ram0|data_mem~1082feeder (
// Equation(s):
// \data_ram0|data_mem~1082feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1082feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1082feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1082feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1082feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N2
stratixiii_lcell_comb \data_ram0|data_mem~1146feeder (
// Equation(s):
// \data_ram0|data_mem~1146feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1146feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1146feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~1402feeder (
// Equation(s):
// \data_ram0|data_mem~1402feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1402feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1402feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1402feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1402feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N30
stratixiii_lcell_comb \data_ram0|data_mem~1930feeder (
// Equation(s):
// \data_ram0|data_mem~1930feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1930feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1930feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1930feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1930feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y29_N4
stratixiii_lcell_comb \data_ram0|data_mem~1274feeder (
// Equation(s):
// \data_ram0|data_mem~1274feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1274feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1274feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1274feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1274feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N26
stratixiii_lcell_comb \data_ram0|data_mem~1498feeder (
// Equation(s):
// \data_ram0|data_mem~1498feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1498feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1498feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1498feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1498feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N0
stratixiii_lcell_comb \data_ram0|data_mem~1818feeder (
// Equation(s):
// \data_ram0|data_mem~1818feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1818feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1818feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1818feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1818feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N22
stratixiii_lcell_comb \data_ram0|data_mem~26feeder (
// Equation(s):
// \data_ram0|data_mem~26feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~26feeder .extended_lut = "off";
defparam \data_ram0|data_mem~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~26feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y30_N24
stratixiii_lcell_comb \data_ram0|data_mem~730feeder (
// Equation(s):
// \data_ram0|data_mem~730feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~730feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~730feeder .extended_lut = "off";
defparam \data_ram0|data_mem~730feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~730feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N30
stratixiii_lcell_comb \data_ram0|data_mem~1786feeder (
// Equation(s):
// \data_ram0|data_mem~1786feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1786feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1786feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1786feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1786feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N20
stratixiii_lcell_comb \data_ram0|data_mem~602feeder (
// Equation(s):
// \data_ram0|data_mem~602feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~602feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~602feeder .extended_lut = "off";
defparam \data_ram0|data_mem~602feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~602feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N18
stratixiii_lcell_comb \data_ram0|data_mem~1658feeder (
// Equation(s):
// \data_ram0|data_mem~1658feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1658feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1658feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1658feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1658feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N10
stratixiii_lcell_comb \data_ram0|data_mem~1819feeder (
// Equation(s):
// \data_ram0|data_mem~1819feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1819feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1819feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1819feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1819feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N26
stratixiii_lcell_comb \data_ram0|data_mem~1051feeder (
// Equation(s):
// \data_ram0|data_mem~1051feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1051feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1051feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1051feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1051feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N10
stratixiii_lcell_comb \data_ram0|data_mem~827feeder (
// Equation(s):
// \data_ram0|data_mem~827feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~827feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~827feeder .extended_lut = "off";
defparam \data_ram0|data_mem~827feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~827feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N26
stratixiii_lcell_comb \data_ram0|data_mem~795feeder (
// Equation(s):
// \data_ram0|data_mem~795feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~795feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~795feeder .extended_lut = "off";
defparam \data_ram0|data_mem~795feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~795feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N30
stratixiii_lcell_comb \data_ram0|data_mem~1019feeder (
// Equation(s):
// \data_ram0|data_mem~1019feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1019feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1019feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1019feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1019feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N32
stratixiii_lcell_comb \data_ram0|data_mem~1947feeder (
// Equation(s):
// \data_ram0|data_mem~1947feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1947feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1947feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1947feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1947feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N6
stratixiii_lcell_comb \data_ram0|data_mem~27feeder (
// Equation(s):
// \data_ram0|data_mem~27feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~27feeder .extended_lut = "off";
defparam \data_ram0|data_mem~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~27feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~475feeder (
// Equation(s):
// \data_ram0|data_mem~475feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~475feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~475feeder .extended_lut = "off";
defparam \data_ram0|data_mem~475feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~475feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~699feeder (
// Equation(s):
// \data_ram0|data_mem~699feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~699feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~699feeder .extended_lut = "off";
defparam \data_ram0|data_mem~699feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~699feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N6
stratixiii_lcell_comb \data_ram0|data_mem~347feeder (
// Equation(s):
// \data_ram0|data_mem~347feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~347feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~347feeder .extended_lut = "off";
defparam \data_ram0|data_mem~347feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~347feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N4
stratixiii_lcell_comb \data_ram0|data_mem~11feeder (
// Equation(s):
// \data_ram0|data_mem~11feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~11feeder .extended_lut = "off";
defparam \data_ram0|data_mem~11feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~11feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N6
stratixiii_lcell_comb \data_ram0|data_mem~59feeder (
// Equation(s):
// \data_ram0|data_mem~59feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~59feeder .extended_lut = "off";
defparam \data_ram0|data_mem~59feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~59feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N26
stratixiii_lcell_comb \data_ram0|data_mem~123feeder (
// Equation(s):
// \data_ram0|data_mem~123feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~123feeder .extended_lut = "off";
defparam \data_ram0|data_mem~123feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~123feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~91feeder (
// Equation(s):
// \data_ram0|data_mem~91feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~91feeder .extended_lut = "off";
defparam \data_ram0|data_mem~91feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~91feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N4
stratixiii_lcell_comb \data_ram0|data_mem~603feeder (
// Equation(s):
// \data_ram0|data_mem~603feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~603feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~603feeder .extended_lut = "off";
defparam \data_ram0|data_mem~603feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~603feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N6
stratixiii_lcell_comb \data_ram0|data_mem~635feeder (
// Equation(s):
// \data_ram0|data_mem~635feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~635feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~635feeder .extended_lut = "off";
defparam \data_ram0|data_mem~635feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~635feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N28
stratixiii_lcell_comb \data_ram0|data_mem~1627feeder (
// Equation(s):
// \data_ram0|data_mem~1627feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1627feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1627feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1627feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1627feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N16
stratixiii_lcell_comb \data_ram0|data_mem~1787feeder (
// Equation(s):
// \data_ram0|data_mem~1787feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1787feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1787feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1787feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1787feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y22_N26
stratixiii_lcell_comb \data_ram0|data_mem~2011feeder (
// Equation(s):
// \data_ram0|data_mem~2011feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2011feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2011feeder .extended_lut = "off";
defparam \data_ram0|data_mem~2011feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~2011feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N30
stratixiii_lcell_comb \data_ram0|data_mem~1723feeder (
// Equation(s):
// \data_ram0|data_mem~1723feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1723feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1723feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1723feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1723feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~1403feeder (
// Equation(s):
// \data_ram0|data_mem~1403feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1403feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1403feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1403feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1403feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N14
stratixiii_lcell_comb \data_ram0|data_mem~923feeder (
// Equation(s):
// \data_ram0|data_mem~923feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~923feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~923feeder .extended_lut = "off";
defparam \data_ram0|data_mem~923feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~923feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y26_N0
stratixiii_lcell_comb \data_ram0|data_mem~331feeder (
// Equation(s):
// \data_ram0|data_mem~331feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~331feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~331feeder .extended_lut = "off";
defparam \data_ram0|data_mem~331feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~331feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N4
stratixiii_lcell_comb \data_ram0|data_mem~1595feeder (
// Equation(s):
// \data_ram0|data_mem~1595feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1595feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1595feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1595feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1595feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y27_N10
stratixiii_lcell_comb \data_ram0|data_mem~411feeder (
// Equation(s):
// \data_ram0|data_mem~411feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~411feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~411feeder .extended_lut = "off";
defparam \data_ram0|data_mem~411feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~411feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y27_N32
stratixiii_lcell_comb \data_ram0|data_mem~267feeder (
// Equation(s):
// \data_ram0|data_mem~267feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~267feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~267feeder .extended_lut = "off";
defparam \data_ram0|data_mem~267feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~267feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N0
stratixiii_lcell_comb \data_ram0|data_mem~379feeder (
// Equation(s):
// \data_ram0|data_mem~379feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~379feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~379feeder .extended_lut = "off";
defparam \data_ram0|data_mem~379feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~379feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N28
stratixiii_lcell_comb \data_ram0|data_mem~1788feeder (
// Equation(s):
// \data_ram0|data_mem~1788feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1788feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1788feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1788feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1788feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N34
stratixiii_lcell_comb \data_ram0|data_mem~1180feeder (
// Equation(s):
// \data_ram0|data_mem~1180feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1180feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1180feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1180feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1180feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~1916feeder (
// Equation(s):
// \data_ram0|data_mem~1916feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1916feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1916feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1916feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1916feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y29_N34
stratixiii_lcell_comb \data_ram0|data_mem~1244feeder (
// Equation(s):
// \data_ram0|data_mem~1244feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1244feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1244feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1244feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1244feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N32
stratixiii_lcell_comb \data_ram0|data_mem~476feeder (
// Equation(s):
// \data_ram0|data_mem~476feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~476feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~476feeder .extended_lut = "off";
defparam \data_ram0|data_mem~476feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~476feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N16
stratixiii_lcell_comb \data_ram0|data_mem~28feeder (
// Equation(s):
// \data_ram0|data_mem~28feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~28feeder .extended_lut = "off";
defparam \data_ram0|data_mem~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~28feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~540feeder (
// Equation(s):
// \data_ram0|data_mem~540feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~540feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~540feeder .extended_lut = "off";
defparam \data_ram0|data_mem~540feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~540feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~892feeder (
// Equation(s):
// \data_ram0|data_mem~892feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~892feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~892feeder .extended_lut = "off";
defparam \data_ram0|data_mem~892feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~892feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N28
stratixiii_lcell_comb \data_ram0|data_mem~1372feeder (
// Equation(s):
// \data_ram0|data_mem~1372feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1372feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1372feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1372feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1372feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N32
stratixiii_lcell_comb \data_ram0|data_mem~828feeder (
// Equation(s):
// \data_ram0|data_mem~828feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~828feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~828feeder .extended_lut = "off";
defparam \data_ram0|data_mem~828feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~828feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N22
stratixiii_lcell_comb \data_ram0|data_mem~1932feeder (
// Equation(s):
// \data_ram0|data_mem~1932feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1932feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1932feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1932feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1932feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N2
stratixiii_lcell_comb \data_ram0|data_mem~956feeder (
// Equation(s):
// \data_ram0|data_mem~956feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~956feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~956feeder .extended_lut = "off";
defparam \data_ram0|data_mem~956feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~956feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N34
stratixiii_lcell_comb \data_ram0|data_mem~1692feeder (
// Equation(s):
// \data_ram0|data_mem~1692feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1692feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1692feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1692feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1692feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~1820feeder (
// Equation(s):
// \data_ram0|data_mem~1820feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1820feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1820feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1820feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1820feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N10
stratixiii_lcell_comb \data_ram0|data_mem~124feeder (
// Equation(s):
// \data_ram0|data_mem~124feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~124feeder .extended_lut = "off";
defparam \data_ram0|data_mem~124feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~124feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N26
stratixiii_lcell_comb \data_ram0|data_mem~316feeder (
// Equation(s):
// \data_ram0|data_mem~316feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~316feeder .extended_lut = "off";
defparam \data_ram0|data_mem~316feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~316feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N2
stratixiii_lcell_comb \data_ram0|data_mem~668feeder (
// Equation(s):
// \data_ram0|data_mem~668feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~668feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~668feeder .extended_lut = "off";
defparam \data_ram0|data_mem~668feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~668feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N32
stratixiii_lcell_comb \data_ram0|data_mem~1596feeder (
// Equation(s):
// \data_ram0|data_mem~1596feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1596feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1596feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1596feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1596feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y30_N28
stratixiii_lcell_comb \data_ram0|data_mem~1533feeder (
// Equation(s):
// \data_ram0|data_mem~1533feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1533feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1533feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1533feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1533feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N10
stratixiii_lcell_comb \data_ram0|data_mem~1309feeder (
// Equation(s):
// \data_ram0|data_mem~1309feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1309feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1309feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1309feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1309feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N12
stratixiii_lcell_comb \data_ram0|data_mem~253feeder (
// Equation(s):
// \data_ram0|data_mem~253feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~253feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~253feeder .extended_lut = "off";
defparam \data_ram0|data_mem~253feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~253feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N22
stratixiii_lcell_comb \data_ram0|data_mem~141feeder (
// Equation(s):
// \data_ram0|data_mem~141feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~141feeder .extended_lut = "off";
defparam \data_ram0|data_mem~141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~141feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N36
stratixiii_lcell_comb \data_ram0|data_mem~189feeder (
// Equation(s):
// \data_ram0|data_mem~189feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~189feeder .extended_lut = "off";
defparam \data_ram0|data_mem~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~189feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N32
stratixiii_lcell_comb \data_ram0|data_mem~1789feeder (
// Equation(s):
// \data_ram0|data_mem~1789feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1789feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1789feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1789feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1789feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N30
stratixiii_lcell_comb \data_ram0|data_mem~29feeder (
// Equation(s):
// \data_ram0|data_mem~29feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~29feeder .extended_lut = "off";
defparam \data_ram0|data_mem~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~29feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N36
stratixiii_lcell_comb \data_ram0|data_mem~1213feeder (
// Equation(s):
// \data_ram0|data_mem~1213feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1213feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1213feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1213feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N32
stratixiii_lcell_comb \data_ram0|data_mem~349feeder (
// Equation(s):
// \data_ram0|data_mem~349feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~349feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~349feeder .extended_lut = "off";
defparam \data_ram0|data_mem~349feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~349feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N14
stratixiii_lcell_comb \data_ram0|data_mem~125feeder (
// Equation(s):
// \data_ram0|data_mem~125feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~125feeder .extended_lut = "off";
defparam \data_ram0|data_mem~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~125feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N12
stratixiii_lcell_comb \data_ram0|data_mem~1373feeder (
// Equation(s):
// \data_ram0|data_mem~1373feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1373feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1373feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1373feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1373feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N8
stratixiii_lcell_comb \data_ram0|data_mem~957feeder (
// Equation(s):
// \data_ram0|data_mem~957feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~957feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~957feeder .extended_lut = "off";
defparam \data_ram0|data_mem~957feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~957feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N0
stratixiii_lcell_comb \data_ram0|data_mem~797feeder (
// Equation(s):
// \data_ram0|data_mem~797feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~797feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~797feeder .extended_lut = "off";
defparam \data_ram0|data_mem~797feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~797feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N14
stratixiii_lcell_comb \data_ram0|data_mem~701feeder (
// Equation(s):
// \data_ram0|data_mem~701feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~701feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~701feeder .extended_lut = "off";
defparam \data_ram0|data_mem~701feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~701feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N36
stratixiii_lcell_comb \data_ram0|data_mem~1437feeder (
// Equation(s):
// \data_ram0|data_mem~1437feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1437feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1437feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1437feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1437feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~1565feeder (
// Equation(s):
// \data_ram0|data_mem~1565feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1565feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1565feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1565feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1565feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N18
stratixiii_lcell_comb \data_ram0|data_mem~126feeder (
// Equation(s):
// \data_ram0|data_mem~126feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~126feeder .extended_lut = "off";
defparam \data_ram0|data_mem~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~126feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~30feeder (
// Equation(s):
// \data_ram0|data_mem~30feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~30feeder .extended_lut = "off";
defparam \data_ram0|data_mem~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~30feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~1118feeder (
// Equation(s):
// \data_ram0|data_mem~1118feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1118feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1118feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1118feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N10
stratixiii_lcell_comb \data_ram0|data_mem~1950feeder (
// Equation(s):
// \data_ram0|data_mem~1950feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1950feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1950feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1950feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1950feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N38
stratixiii_lcell_comb \data_ram0|data_mem~990feeder (
// Equation(s):
// \data_ram0|data_mem~990feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~990feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~990feeder .extended_lut = "off";
defparam \data_ram0|data_mem~990feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~990feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~830feeder (
// Equation(s):
// \data_ram0|data_mem~830feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~830feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~830feeder .extended_lut = "off";
defparam \data_ram0|data_mem~830feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~830feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N28
stratixiii_lcell_comb \data_ram0|data_mem~1790feeder (
// Equation(s):
// \data_ram0|data_mem~1790feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1790feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1790feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1790feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1790feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y29_N24
stratixiii_lcell_comb \data_ram0|data_mem~1278feeder (
// Equation(s):
// \data_ram0|data_mem~1278feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1278feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1278feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1278feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1278feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~1694feeder (
// Equation(s):
// \data_ram0|data_mem~1694feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1694feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1694feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1694feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1694feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~670feeder (
// Equation(s):
// \data_ram0|data_mem~670feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~670feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~670feeder .extended_lut = "off";
defparam \data_ram0|data_mem~670feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~670feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y28_N38
stratixiii_lcell_comb \data_ram0|data_mem~542feeder (
// Equation(s):
// \data_ram0|data_mem~542feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~542feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~542feeder .extended_lut = "off";
defparam \data_ram0|data_mem~542feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~542feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N34
stratixiii_lcell_comb \data_ram0|data_mem~318feeder (
// Equation(s):
// \data_ram0|data_mem~318feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~318feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~318feeder .extended_lut = "off";
defparam \data_ram0|data_mem~318feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~318feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N22
stratixiii_lcell_comb \data_ram0|data_mem~1343feeder (
// Equation(s):
// \data_ram0|data_mem~1343feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1343feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1343feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1343feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1343feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N16
stratixiii_lcell_comb \data_ram0|data_mem~1215feeder (
// Equation(s):
// \data_ram0|data_mem~1215feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1215feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1215feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y30_N32
stratixiii_lcell_comb \data_ram0|data_mem~1535feeder (
// Equation(s):
// \data_ram0|data_mem~1535feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1535feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1535feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1535feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1535feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y29_N10
stratixiii_lcell_comb \data_ram0|data_mem~1855feeder (
// Equation(s):
// \data_ram0|data_mem~1855feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1855feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1855feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1855feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1855feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~831feeder (
// Equation(s):
// \data_ram0|data_mem~831feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~831feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~831feeder .extended_lut = "off";
defparam \data_ram0|data_mem~831feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~831feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y24_N2
stratixiii_lcell_comb \data_ram0|data_mem~1055feeder (
// Equation(s):
// \data_ram0|data_mem~1055feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1055feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1055feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1055feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1055feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N38
stratixiii_lcell_comb \data_ram0|data_mem~927feeder (
// Equation(s):
// \data_ram0|data_mem~927feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~927feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~927feeder .extended_lut = "off";
defparam \data_ram0|data_mem~927feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~927feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N10
stratixiii_lcell_comb \data_ram0|data_mem~1471feeder (
// Equation(s):
// \data_ram0|data_mem~1471feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1471feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1471feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1471feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1471feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N14
stratixiii_lcell_comb \data_ram0|data_mem~1695feeder (
// Equation(s):
// \data_ram0|data_mem~1695feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1695feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1695feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1695feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1695feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N24
stratixiii_lcell_comb \data_ram0|data_mem~607feeder (
// Equation(s):
// \data_ram0|data_mem~607feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~607feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~607feeder .extended_lut = "off";
defparam \data_ram0|data_mem~607feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~607feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N20
stratixiii_lcell_comb \data_ram0|data_mem~671feeder (
// Equation(s):
// \data_ram0|data_mem~671feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~671feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~671feeder .extended_lut = "off";
defparam \data_ram0|data_mem~671feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~671feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~767feeder (
// Equation(s):
// \data_ram0|data_mem~767feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~767feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~767feeder .extended_lut = "off";
defparam \data_ram0|data_mem~767feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~767feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N30
stratixiii_lcell_comb \data_ram0|data_mem~1599feeder (
// Equation(s):
// \data_ram0|data_mem~1599feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1599feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1599feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1599feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1599feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y25_N6
stratixiii_lcell_comb \data_ram0|data_mem~543feeder (
// Equation(s):
// \data_ram0|data_mem~543feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~543feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~543feeder .extended_lut = "off";
defparam \data_ram0|data_mem~543feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~543feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y25_N32
stratixiii_lcell_comb \data_ram0|data_mem~863feeder (
// Equation(s):
// \data_ram0|data_mem~863feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~863feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~863feeder .extended_lut = "off";
defparam \data_ram0|data_mem~863feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~863feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N12
stratixiii_lcell_comb \data_ram0|data_mem~256feeder (
// Equation(s):
// \data_ram0|data_mem~256feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~256feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~256feeder .extended_lut = "off";
defparam \data_ram0|data_mem~256feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~256feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y23_N32
stratixiii_lcell_comb \data_ram0|data_mem~896feeder (
// Equation(s):
// \data_ram0|data_mem~896feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~896feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~896feeder .extended_lut = "off";
defparam \data_ram0|data_mem~896feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~896feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y29_N38
stratixiii_lcell_comb \data_ram0|data_mem~1808feeder (
// Equation(s):
// \data_ram0|data_mem~1808feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1808feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1808feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1808feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1808feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N16
stratixiii_lcell_comb \data_ram0|data_mem~1824feeder (
// Equation(s):
// \data_ram0|data_mem~1824feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1824feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1824feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1824feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1824feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N18
stratixiii_lcell_comb \data_ram0|data_mem~1792feeder (
// Equation(s):
// \data_ram0|data_mem~1792feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1792feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1792feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1792feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1792feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y32_N24
stratixiii_lcell_comb \data_ram0|data_mem~1184feeder (
// Equation(s):
// \data_ram0|data_mem~1184feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1184feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1184feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1184feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1184feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y32_N32
stratixiii_lcell_comb \data_ram0|data_mem~1216feeder (
// Equation(s):
// \data_ram0|data_mem~1216feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1216feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1216feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1216feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1216feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N32
stratixiii_lcell_comb \data_ram0|data_mem~96feeder (
// Equation(s):
// \data_ram0|data_mem~96feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~96feeder .extended_lut = "off";
defparam \data_ram0|data_mem~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~96feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N18
stratixiii_lcell_comb \data_ram0|data_mem~1952feeder (
// Equation(s):
// \data_ram0|data_mem~1952feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1952feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1952feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1952feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1952feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y22_N18
stratixiii_lcell_comb \data_ram0|data_mem~1984feeder (
// Equation(s):
// \data_ram0|data_mem~1984feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1984feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1984feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1984feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1984feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N28
stratixiii_lcell_comb \data_ram0|data_mem~1696feeder (
// Equation(s):
// \data_ram0|data_mem~1696feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1696feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1696feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1696feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1696feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N38
stratixiii_lcell_comb \data_ram0|data_mem~1680feeder (
// Equation(s):
// \data_ram0|data_mem~1680feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1680feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1680feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1680feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1680feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y21_N6
stratixiii_lcell_comb \data_ram0|data_mem~928feeder (
// Equation(s):
// \data_ram0|data_mem~928feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~928feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~928feeder .extended_lut = "off";
defparam \data_ram0|data_mem~928feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~928feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N6
stratixiii_lcell_comb \data_ram0|data_mem~1552feeder (
// Equation(s):
// \data_ram0|data_mem~1552feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1552feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1552feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1552feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1552feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~1568feeder (
// Equation(s):
// \data_ram0|data_mem~1568feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1568feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1568feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1568feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1568feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y29_N10
stratixiii_lcell_comb \data_ram0|data_mem~1280feeder (
// Equation(s):
// \data_ram0|data_mem~1280feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1280feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1280feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1280feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1280feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y29_N8
stratixiii_lcell_comb \data_ram0|data_mem~1248feeder (
// Equation(s):
// \data_ram0|data_mem~1248feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1248feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1248feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1248feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~352feeder (
// Equation(s):
// \data_ram0|data_mem~352feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~352feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~352feeder .extended_lut = "off";
defparam \data_ram0|data_mem~352feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~352feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y27_N6
stratixiii_lcell_comb \data_ram0|data_mem~288feeder (
// Equation(s):
// \data_ram0|data_mem~288feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~288feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~288feeder .extended_lut = "off";
defparam \data_ram0|data_mem~288feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~288feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N18
stratixiii_lcell_comb \data_ram0|data_mem~704feeder (
// Equation(s):
// \data_ram0|data_mem~704feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~704feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~704feeder .extended_lut = "off";
defparam \data_ram0|data_mem~704feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~704feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~656feeder (
// Equation(s):
// \data_ram0|data_mem~656feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~656feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~656feeder .extended_lut = "off";
defparam \data_ram0|data_mem~656feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~656feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N12
stratixiii_lcell_comb \data_ram0|data_mem~640feeder (
// Equation(s):
// \data_ram0|data_mem~640feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~640feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~640feeder .extended_lut = "off";
defparam \data_ram0|data_mem~640feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~640feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~1440feeder (
// Equation(s):
// \data_ram0|data_mem~1440feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1440feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1440feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1440feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1440feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y22_N12
stratixiii_lcell_comb \data_ram0|data_mem~2016feeder (
// Equation(s):
// \data_ram0|data_mem~2016feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2016feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2016feeder .extended_lut = "off";
defparam \data_ram0|data_mem~2016feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~2016feeder .shared_arith = "off";
// synopsys translate_on

// atom is at IOOBUF_X62_Y29_N33
stratixiii_io_obuf \register1[0]~output (
	.i(\openmips0|regfile1|regs[1][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[0]),
	.obar());
// synopsys translate_off
defparam \register1[0]~output .bus_hold = "false";
defparam \register1[0]~output .open_drain_output = "false";
defparam \register1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X0_Y30_N20
stratixiii_io_obuf \register1[1]~output (
	.i(\openmips0|regfile1|regs[1][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[1]),
	.obar());
// synopsys translate_off
defparam \register1[1]~output .bus_hold = "false";
defparam \register1[1]~output .open_drain_output = "false";
defparam \register1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X62_Y29_N64
stratixiii_io_obuf \register1[2]~output (
	.i(\openmips0|regfile1|regs[1][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[2]),
	.obar());
// synopsys translate_off
defparam \register1[2]~output .bus_hold = "false";
defparam \register1[2]~output .open_drain_output = "false";
defparam \register1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X0_Y29_N33
stratixiii_io_obuf \register1[3]~output (
	.i(\openmips0|regfile1|regs[1][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[3]),
	.obar());
// synopsys translate_off
defparam \register1[3]~output .bus_hold = "false";
defparam \register1[3]~output .open_drain_output = "false";
defparam \register1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X41_Y51_N113
stratixiii_io_obuf \register1[4]~output (
	.i(\openmips0|regfile1|regs[1][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[4]),
	.obar());
// synopsys translate_off
defparam \register1[4]~output .bus_hold = "false";
defparam \register1[4]~output .open_drain_output = "false";
defparam \register1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X40_Y51_N113
stratixiii_io_obuf \register1[5]~output (
	.i(\openmips0|regfile1|regs[1][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[5]),
	.obar());
// synopsys translate_off
defparam \register1[5]~output .bus_hold = "false";
defparam \register1[5]~output .open_drain_output = "false";
defparam \register1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X62_Y22_N2
stratixiii_io_obuf \register1[6]~output (
	.i(\openmips0|regfile1|regs[1][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[6]),
	.obar());
// synopsys translate_off
defparam \register1[6]~output .bus_hold = "false";
defparam \register1[6]~output .open_drain_output = "false";
defparam \register1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X62_Y22_N95
stratixiii_io_obuf \register1[7]~output (
	.i(\openmips0|regfile1|regs[1][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[7]),
	.obar());
// synopsys translate_off
defparam \register1[7]~output .bus_hold = "false";
defparam \register1[7]~output .open_drain_output = "false";
defparam \register1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X0_Y30_N113
stratixiii_io_obuf \register1[8]~output (
	.i(\openmips0|regfile1|regs[1][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[8]),
	.obar());
// synopsys translate_off
defparam \register1[8]~output .bus_hold = "false";
defparam \register1[8]~output .open_drain_output = "false";
defparam \register1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X37_Y51_N82
stratixiii_io_obuf \register1[9]~output (
	.i(\openmips0|regfile1|regs[1][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[9]),
	.obar());
// synopsys translate_off
defparam \register1[9]~output .bus_hold = "false";
defparam \register1[9]~output .open_drain_output = "false";
defparam \register1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X62_Y29_N95
stratixiii_io_obuf \register1[10]~output (
	.i(\openmips0|regfile1|regs[1][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[10]),
	.obar());
// synopsys translate_off
defparam \register1[10]~output .bus_hold = "false";
defparam \register1[10]~output .open_drain_output = "false";
defparam \register1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X0_Y30_N82
stratixiii_io_obuf \register1[11]~output (
	.i(\openmips0|regfile1|regs[1][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[11]),
	.obar());
// synopsys translate_off
defparam \register1[11]~output .bus_hold = "false";
defparam \register1[11]~output .open_drain_output = "false";
defparam \register1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X38_Y51_N82
stratixiii_io_obuf \register1[12]~output (
	.i(\openmips0|regfile1|regs[1][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[12]),
	.obar());
// synopsys translate_off
defparam \register1[12]~output .bus_hold = "false";
defparam \register1[12]~output .open_drain_output = "false";
defparam \register1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X0_Y31_N113
stratixiii_io_obuf \register1[13]~output (
	.i(\openmips0|regfile1|regs[1][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[13]),
	.obar());
// synopsys translate_off
defparam \register1[13]~output .bus_hold = "false";
defparam \register1[13]~output .open_drain_output = "false";
defparam \register1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X0_Y19_N20
stratixiii_io_obuf \register1[14]~output (
	.i(\openmips0|regfile1|regs[1][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[14]),
	.obar());
// synopsys translate_off
defparam \register1[14]~output .bus_hold = "false";
defparam \register1[14]~output .open_drain_output = "false";
defparam \register1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at IOOBUF_X62_Y30_N113
stratixiii_io_obuf \register1[15]~output (
	.i(\openmips0|regfile1|regs[1][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(register1[15]),
	.obar());
// synopsys translate_off
defparam \register1[15]~output .bus_hold = "false";
defparam \register1[15]~output .open_drain_output = "false";
defparam \register1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// atom is at CLKCTRL_G3
stratixiii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "falling edge";
// synopsys translate_on

// atom is at IOIBUF_X0_Y28_N32
stratixiii_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N36
stratixiii_lcell_comb \openmips0|if_id0|id_inst~54 (
// Equation(s):
// \openmips0|if_id0|id_inst~54_combout  = \openmips0|pc_reg0|pc [2] & ( !\openmips0|pc_reg0|pc [0] ) # !\openmips0|pc_reg0|pc [2] & ( !\openmips0|pc_reg0|pc [0] # \openmips0|pc_reg0|pc [1] )

	.dataa(gnd),
	.datab(!\openmips0|pc_reg0|pc [0]),
	.datac(!\openmips0|pc_reg0|pc [1]),
	.datad(gnd),
	.datae(!\openmips0|pc_reg0|pc [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~54 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~54 .lut_mask = 64'hCFCFCCCCCFCFCCCC;
defparam \openmips0|if_id0|id_inst~54 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N30
stratixiii_lcell_comb \openmips0|if_id0|id_inst~57 (
// Equation(s):
// \openmips0|if_id0|id_inst~57_combout  = \openmips0|pc_reg0|pc [2] & ( !\openmips0|pc_reg0|pc [1] ) # !\openmips0|pc_reg0|pc [2] & ( \openmips0|pc_reg0|pc [0] )

	.dataa(!\openmips0|pc_reg0|pc [1]),
	.datab(gnd),
	.datac(!\openmips0|pc_reg0|pc [0]),
	.datad(gnd),
	.datae(!\openmips0|pc_reg0|pc [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~57 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~57 .lut_mask = 64'h0F0FAAAA0F0FAAAA;
defparam \openmips0|if_id0|id_inst~57 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N31
dffeas \openmips0|if_id0|id_inst[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[5] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[5] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y30_N11
dffeas \openmips0|if_id0|id_pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|pc_reg0|pc [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_pc[5] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_pc[5] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N6
stratixiii_lcell_comb \openmips0|if_id0|id_inst~56 (
// Equation(s):
// \openmips0|if_id0|id_inst~56_combout  = !\openmips0|pc_reg0|pc [1] & !\openmips0|if_id0|id_inst~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\openmips0|pc_reg0|pc [1]),
	.dataf(!\openmips0|if_id0|id_inst~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~56 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~56 .lut_mask = 64'hFFFF000000000000;
defparam \openmips0|if_id0|id_inst~56 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N7
dffeas \openmips0|if_id0|id_inst[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[4] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[4] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y30_N5
dffeas \openmips0|if_id0|id_pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|pc_reg0|pc [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_pc[2] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_pc[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N8
stratixiii_lcell_comb \openmips0|if_id0|id_inst~52 (
// Equation(s):
// \openmips0|if_id0|id_inst~52_combout  = \openmips0|pc_reg0|pc [1] & ( !\openmips0|pc_reg0|pc [0] & !\openmips0|pc_reg0|pc [2] ) # !\openmips0|pc_reg0|pc [1] & ( !\openmips0|pc_reg0|pc [0] # !\openmips0|pc_reg0|pc [2] )

	.dataa(gnd),
	.datab(!\openmips0|pc_reg0|pc [0]),
	.datac(!\openmips0|pc_reg0|pc [2]),
	.datad(gnd),
	.datae(!\openmips0|pc_reg0|pc [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~52 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~52 .lut_mask = 64'hFCFCC0C0FCFCC0C0;
defparam \openmips0|if_id0|id_inst~52 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N9
dffeas \openmips0|if_id0|id_inst[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[0] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[0] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y30_N1
dffeas \openmips0|if_id0|id_pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|pc_reg0|pc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_pc[0] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_pc[0] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N0
stratixiii_lcell_comb \openmips0|id0|Add0~1 (
// Equation(s):
// \openmips0|id0|Add0~1_sumout  = SUM(( \openmips0|if_id0|id_pc [0] ) + ( \openmips0|if_id0|id_inst [0] ) + ( !VCC ))
// \openmips0|id0|Add0~2  = CARRY(( \openmips0|if_id0|id_pc [0] ) + ( \openmips0|if_id0|id_inst [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\openmips0|if_id0|id_inst [0]),
	.datac(gnd),
	.datad(!\openmips0|if_id0|id_pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|id0|Add0~1_sumout ),
	.cout(\openmips0|id0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|Add0~1 .extended_lut = "off";
defparam \openmips0|id0|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \openmips0|id0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N2
stratixiii_lcell_comb \openmips0|id0|Add0~5 (
// Equation(s):
// \openmips0|id0|Add0~5_sumout  = SUM(( \openmips0|if_id0|id_pc [1] ) + ( GND ) + ( \openmips0|id0|Add0~2  ))
// \openmips0|id0|Add0~6  = CARRY(( \openmips0|if_id0|id_pc [1] ) + ( GND ) + ( \openmips0|id0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|if_id0|id_pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\openmips0|id0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|id0|Add0~5_sumout ),
	.cout(\openmips0|id0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|Add0~5 .extended_lut = "off";
defparam \openmips0|id0|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \openmips0|id0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N4
stratixiii_lcell_comb \openmips0|id0|Add0~9 (
// Equation(s):
// \openmips0|id0|Add0~9_sumout  = SUM(( \openmips0|if_id0|id_pc [2] ) + ( \openmips0|if_id0|id_inst [2] ) + ( \openmips0|id0|Add0~6  ))
// \openmips0|id0|Add0~10  = CARRY(( \openmips0|if_id0|id_pc [2] ) + ( \openmips0|if_id0|id_inst [2] ) + ( \openmips0|id0|Add0~6  ))

	.dataa(gnd),
	.datab(!\openmips0|if_id0|id_inst [2]),
	.datac(gnd),
	.datad(!\openmips0|if_id0|id_pc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\openmips0|id0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|id0|Add0~9_sumout ),
	.cout(\openmips0|id0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|Add0~9 .extended_lut = "off";
defparam \openmips0|id0|Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \openmips0|id0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N6
stratixiii_lcell_comb \openmips0|id0|Add0~13 (
// Equation(s):
// \openmips0|id0|Add0~13_sumout  = SUM(( \openmips0|if_id0|id_pc [3] ) + ( \openmips0|if_id0|id_inst [2] ) + ( \openmips0|id0|Add0~10  ))
// \openmips0|id0|Add0~14  = CARRY(( \openmips0|if_id0|id_pc [3] ) + ( \openmips0|if_id0|id_inst [2] ) + ( \openmips0|id0|Add0~10  ))

	.dataa(gnd),
	.datab(!\openmips0|if_id0|id_inst [2]),
	.datac(gnd),
	.datad(!\openmips0|if_id0|id_pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\openmips0|id0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|id0|Add0~13_sumout ),
	.cout(\openmips0|id0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|Add0~13 .extended_lut = "off";
defparam \openmips0|id0|Add0~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \openmips0|id0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N0
stratixiii_lcell_comb \openmips0|pc_reg0|Add0~2 (
// Equation(s):
// \openmips0|pc_reg0|Add0~2_sumout  = SUM(( !\rst~input_o  & (\openmips0|pc_reg0|pc [0]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & (\openmips0|pc_reg0|pc [0]) # \openmips0|id0|WideOr6~1_combout  & \openmips0|id0|Add0~1_sumout ) ) + ( VCC ) + ( 
// !VCC ))
// \openmips0|pc_reg0|Add0~3  = CARRY(( !\rst~input_o  & (\openmips0|pc_reg0|pc [0]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & (\openmips0|pc_reg0|pc [0]) # \openmips0|id0|WideOr6~1_combout  & \openmips0|id0|Add0~1_sumout ) ) + ( VCC ) + ( !VCC 
// ))

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|id0|WideOr6~1_combout ),
	.datac(!\openmips0|id0|Add0~1_sumout ),
	.datad(!\openmips0|pc_reg0|pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|pc_reg0|Add0~2_sumout ),
	.cout(\openmips0|pc_reg0|Add0~3 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~2 .extended_lut = "off";
defparam \openmips0|pc_reg0|Add0~2 .lut_mask = 64'h00000000000001EF;
defparam \openmips0|pc_reg0|Add0~2 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N2
stratixiii_lcell_comb \openmips0|pc_reg0|Add0~6 (
// Equation(s):
// \openmips0|pc_reg0|Add0~6_sumout  = SUM(( !\rst~input_o  & (\openmips0|pc_reg0|pc [1]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [1] # \openmips0|id0|WideOr6~1_combout  & (\openmips0|id0|Add0~5_sumout )) ) + ( 
// \rst~input_o  & \openmips0|id0|WideOr6~1_combout  ) + ( \openmips0|pc_reg0|Add0~3  ))
// \openmips0|pc_reg0|Add0~7  = CARRY(( !\rst~input_o  & (\openmips0|pc_reg0|pc [1]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [1] # \openmips0|id0|WideOr6~1_combout  & (\openmips0|id0|Add0~5_sumout )) ) + ( \rst~input_o  
// & \openmips0|id0|WideOr6~1_combout  ) + ( \openmips0|pc_reg0|Add0~3  ))

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|id0|WideOr6~1_combout ),
	.datac(!\openmips0|pc_reg0|pc [1]),
	.datad(!\openmips0|id0|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\openmips0|pc_reg0|Add0~3 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|pc_reg0|Add0~6_sumout ),
	.cout(\openmips0|pc_reg0|Add0~7 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~6 .extended_lut = "off";
defparam \openmips0|pc_reg0|Add0~6 .lut_mask = 64'h0000EEEE00000E1F;
defparam \openmips0|pc_reg0|Add0~6 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N4
stratixiii_lcell_comb \openmips0|pc_reg0|Add0~10 (
// Equation(s):
// \openmips0|pc_reg0|Add0~10_sumout  = SUM(( \rst~input_o  & \openmips0|id0|WideOr6~1_combout  ) + ( !\rst~input_o  & (\openmips0|pc_reg0|pc [2]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [2] # 
// \openmips0|id0|WideOr6~1_combout  & (\openmips0|id0|Add0~9_sumout )) ) + ( \openmips0|pc_reg0|Add0~7  ))
// \openmips0|pc_reg0|Add0~11  = CARRY(( \rst~input_o  & \openmips0|id0|WideOr6~1_combout  ) + ( !\rst~input_o  & (\openmips0|pc_reg0|pc [2]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [2] # \openmips0|id0|WideOr6~1_combout 
//  & (\openmips0|id0|Add0~9_sumout )) ) + ( \openmips0|pc_reg0|Add0~7  ))

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|id0|WideOr6~1_combout ),
	.datac(!\openmips0|pc_reg0|pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id0|Add0~9_sumout ),
	.datag(gnd),
	.cin(\openmips0|pc_reg0|Add0~7 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|pc_reg0|Add0~10_sumout ),
	.cout(\openmips0|pc_reg0|Add0~11 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~10 .extended_lut = "off";
defparam \openmips0|pc_reg0|Add0~10 .lut_mask = 64'h0000F1E000001111;
defparam \openmips0|pc_reg0|Add0~10 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N6
stratixiii_lcell_comb \openmips0|pc_reg0|Add0~14 (
// Equation(s):
// \openmips0|pc_reg0|Add0~14_sumout  = SUM(( \rst~input_o  & \openmips0|id0|WideOr6~1_combout  ) + ( !\rst~input_o  & (\openmips0|pc_reg0|pc [3]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [3] # 
// \openmips0|id0|WideOr6~1_combout  & (\openmips0|id0|Add0~13_sumout )) ) + ( \openmips0|pc_reg0|Add0~11  ))
// \openmips0|pc_reg0|Add0~15  = CARRY(( \rst~input_o  & \openmips0|id0|WideOr6~1_combout  ) + ( !\rst~input_o  & (\openmips0|pc_reg0|pc [3]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [3] # \openmips0|id0|WideOr6~1_combout 
//  & (\openmips0|id0|Add0~13_sumout )) ) + ( \openmips0|pc_reg0|Add0~11  ))

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|id0|WideOr6~1_combout ),
	.datac(!\openmips0|pc_reg0|pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id0|Add0~13_sumout ),
	.datag(gnd),
	.cin(\openmips0|pc_reg0|Add0~11 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|pc_reg0|Add0~14_sumout ),
	.cout(\openmips0|pc_reg0|Add0~15 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~14 .extended_lut = "off";
defparam \openmips0|pc_reg0|Add0~14 .lut_mask = 64'h0000F1E000001111;
defparam \openmips0|pc_reg0|Add0~14 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y30_N19
dffeas \openmips0|pc_reg0|ce (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|ce .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|ce .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N12
stratixiii_lcell_comb \openmips0|if_id0|id_inst~53 (
// Equation(s):
// \openmips0|if_id0|id_inst~53_combout  = \openmips0|pc_reg0|pc [1] & ( !\openmips0|pc_reg0|pc [0] # !\openmips0|pc_reg0|pc [2] ) # !\openmips0|pc_reg0|pc [1] & ( !\openmips0|pc_reg0|pc [0] & !\openmips0|pc_reg0|pc [2] )

	.dataa(gnd),
	.datab(!\openmips0|pc_reg0|pc [0]),
	.datac(!\openmips0|pc_reg0|pc [2]),
	.datad(gnd),
	.datae(!\openmips0|pc_reg0|pc [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~53 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~53 .lut_mask = 64'hC0C0FCFCC0C0FCFC;
defparam \openmips0|if_id0|id_inst~53 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N13
dffeas \openmips0|if_id0|id_inst[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [13]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[13] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[13] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N8
stratixiii_lcell_comb \openmips0|id0|WideOr8~0 (
// Equation(s):
// \openmips0|id0|WideOr8~0_combout  = \openmips0|if_id0|id_inst [13] & ( \openmips0|if_id0|id_inst [14] & (\openmips0|if_id0|id_inst [0] # \openmips0|if_id0|id_inst [12]) ) # !\openmips0|if_id0|id_inst [13] & ( \openmips0|if_id0|id_inst [12] & 
// \openmips0|if_id0|id_inst [0] )

	.dataa(!\openmips0|if_id0|id_inst [12]),
	.datab(!\openmips0|if_id0|id_inst [0]),
	.datac(!\openmips0|if_id0|id_inst [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr8~0 .extended_lut = "off";
defparam \openmips0|id0|WideOr8~0 .lut_mask = 64'h1111111107070707;
defparam \openmips0|id0|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N14
stratixiii_lcell_comb \openmips0|id0|reg1_read_o~1 (
// Equation(s):
// \openmips0|id0|reg1_read_o~1_combout  = \rst~input_o  & \openmips0|if_id0|id_inst [11] & \openmips0|id0|WideOr8~0_combout 

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|if_id0|id_inst [11]),
	.datad(!\openmips0|id0|WideOr8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|reg1_read_o~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|reg1_read_o~1 .extended_lut = "off";
defparam \openmips0|id0|reg1_read_o~1 .lut_mask = 64'h0003000300030003;
defparam \openmips0|id0|reg1_read_o~1 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N34
stratixiii_lcell_comb \openmips0|id0|WideOr6~0 (
// Equation(s):
// \openmips0|id0|WideOr6~0_combout  = \openmips0|if_id0|id_inst [0] & ( \openmips0|if_id0|id_inst [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|if_id0|id_inst [11]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr6~0 .extended_lut = "off";
defparam \openmips0|id0|WideOr6~0 .lut_mask = 64'h0000000000FF00FF;
defparam \openmips0|id0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N16
stratixiii_lcell_comb \openmips0|id0|aluop_o~8 (
// Equation(s):
// \openmips0|id0|aluop_o~8_combout  = \openmips0|id0|WideOr6~0_combout  & ( !\openmips0|if_id0|id_inst [13] & \openmips0|if_id0|id_inst [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|if_id0|id_inst [13]),
	.datad(!\openmips0|if_id0|id_inst [12]),
	.datae(gnd),
	.dataf(!\openmips0|id0|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|aluop_o~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|aluop_o~8 .extended_lut = "off";
defparam \openmips0|id0|aluop_o~8 .lut_mask = 64'h0000000000F000F0;
defparam \openmips0|id0|aluop_o~8 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N18
stratixiii_lcell_comb \openmips0|if_id0|id_inst~59 (
// Equation(s):
// \openmips0|if_id0|id_inst~59_combout  = \openmips0|pc_reg0|pc [1] & ( \openmips0|pc_reg0|pc [2] & !\openmips0|pc_reg0|pc [0] ) # !\openmips0|pc_reg0|pc [1] & ( \openmips0|pc_reg0|pc [2] & \openmips0|pc_reg0|pc [0] )

	.dataa(!\openmips0|pc_reg0|pc [2]),
	.datab(gnd),
	.datac(!\openmips0|pc_reg0|pc [0]),
	.datad(gnd),
	.datae(!\openmips0|pc_reg0|pc [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~59 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~59 .lut_mask = 64'h0505505005055050;
defparam \openmips0|if_id0|id_inst~59 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N19
dffeas \openmips0|if_id0|id_inst[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[7] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[7] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N30
stratixiii_lcell_comb \openmips0|id0|WideOr2~0 (
// Equation(s):
// \openmips0|id0|WideOr2~0_combout  = \openmips0|if_id0|id_inst [14] & ( \openmips0|if_id0|id_inst [11] & \openmips0|if_id0|id_inst [0] & (\openmips0|if_id0|id_inst [12] # \openmips0|if_id0|id_inst [13]) ) # !\openmips0|if_id0|id_inst [14] & ( 
// !\openmips0|if_id0|id_inst [13] & \openmips0|if_id0|id_inst [11] & \openmips0|if_id0|id_inst [12] & \openmips0|if_id0|id_inst [0] )

	.dataa(!\openmips0|if_id0|id_inst [13]),
	.datab(!\openmips0|if_id0|id_inst [11]),
	.datac(!\openmips0|if_id0|id_inst [12]),
	.datad(!\openmips0|if_id0|id_inst [0]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr2~0 .extended_lut = "off";
defparam \openmips0|id0|WideOr2~0 .lut_mask = 64'h0002000200130013;
defparam \openmips0|id0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N31
dffeas \openmips0|id_ex0|ex_aluop[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_aluop [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[5] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_aluop[5] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y26_N17
dffeas \openmips0|id_ex0|ex_aluop[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id0|aluop_o~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_aluop [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[7] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_aluop[7] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N0
stratixiii_lcell_comb \openmips0|id0|WideOr4~0 (
// Equation(s):
// \openmips0|id0|WideOr4~0_combout  = \openmips0|id0|WideOr6~0_combout  & ( \openmips0|if_id0|id_inst [13] & \openmips0|if_id0|id_inst [14] # \openmips0|id0|WideOr6~1_combout  ) # !\openmips0|id0|WideOr6~0_combout  & ( \openmips0|id0|WideOr6~1_combout  )

	.dataa(gnd),
	.datab(!\openmips0|if_id0|id_inst [13]),
	.datac(!\openmips0|if_id0|id_inst [14]),
	.datad(!\openmips0|id0|WideOr6~1_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr4~0 .extended_lut = "off";
defparam \openmips0|id0|WideOr4~0 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \openmips0|id0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N1
dffeas \openmips0|id_ex0|ex_aluop[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id0|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_aluop [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[2] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_aluop[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N38
stratixiii_lcell_comb \openmips0|id0|Equal0~0 (
// Equation(s):
// \openmips0|id0|Equal0~0_combout  = \openmips0|id_ex0|ex_alusel [1] & ( \openmips0|id_ex0|ex_alusel [2] & \openmips0|id_ex0|ex_aluop [7] & !\openmips0|id_ex0|ex_aluop [2] )

	.dataa(!\openmips0|id_ex0|ex_alusel [2]),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_aluop [7]),
	.datad(!\openmips0|id_ex0|ex_aluop [2]),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_alusel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|Equal0~0 .extended_lut = "off";
defparam \openmips0|id0|Equal0~0 .lut_mask = 64'h0000000005000500;
defparam \openmips0|id0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N12
stratixiii_lcell_comb \openmips0|id0|WideOr6~2 (
// Equation(s):
// \openmips0|id0|WideOr6~2_combout  = \openmips0|if_id0|id_inst [13] & ( \openmips0|if_id0|id_inst [14] & \openmips0|if_id0|id_inst [0] & \openmips0|if_id0|id_inst [11] ) # !\openmips0|if_id0|id_inst [13] & ( \openmips0|if_id0|id_inst [12] & 
// (!\openmips0|if_id0|id_inst [0] & !\openmips0|if_id0|id_inst [14] & !\openmips0|if_id0|id_inst [11] # \openmips0|if_id0|id_inst [0] & (\openmips0|if_id0|id_inst [11])) )

	.dataa(!\openmips0|if_id0|id_inst [14]),
	.datab(!\openmips0|if_id0|id_inst [12]),
	.datac(!\openmips0|if_id0|id_inst [0]),
	.datad(!\openmips0|if_id0|id_inst [11]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr6~2 .extended_lut = "off";
defparam \openmips0|id0|WideOr6~2 .lut_mask = 64'h2003200300050005;
defparam \openmips0|id0|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N13
dffeas \openmips0|id_ex0|ex_aluop[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id0|WideOr6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_aluop [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_aluop[0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N2
stratixiii_lcell_comb \openmips0|id0|WideOr3~0 (
// Equation(s):
// \openmips0|id0|WideOr3~0_combout  = \openmips0|if_id0|id_inst [12] & ( !\openmips0|if_id0|id_inst [14] & !\openmips0|if_id0|id_inst [13] & !\openmips0|if_id0|id_inst [11] & !\openmips0|if_id0|id_inst [0] # \openmips0|if_id0|id_inst [14] & 
// \openmips0|if_id0|id_inst [11] & (!\openmips0|if_id0|id_inst [13] $ !\openmips0|if_id0|id_inst [0]) )

	.dataa(!\openmips0|if_id0|id_inst [14]),
	.datab(!\openmips0|if_id0|id_inst [13]),
	.datac(!\openmips0|if_id0|id_inst [11]),
	.datad(!\openmips0|if_id0|id_inst [0]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr3~0 .extended_lut = "off";
defparam \openmips0|id0|WideOr3~0 .lut_mask = 64'h0000000081048104;
defparam \openmips0|id0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N3
dffeas \openmips0|id_ex0|ex_aluop[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id0|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_aluop [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[3] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_aluop[3] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N36
stratixiii_lcell_comb \openmips0|id0|Equal0~1 (
// Equation(s):
// \openmips0|id0|Equal0~1_combout  = !\openmips0|id_ex0|ex_aluop [3] & ( \openmips0|id_ex0|ex_aluop [5] & \openmips0|id0|Equal0~0_combout  & \openmips0|id_ex0|ex_aluop [0] )

	.dataa(gnd),
	.datab(!\openmips0|id_ex0|ex_aluop [5]),
	.datac(!\openmips0|id0|Equal0~0_combout ),
	.datad(!\openmips0|id_ex0|ex_aluop [0]),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_aluop [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|Equal0~1 .extended_lut = "off";
defparam \openmips0|id0|Equal0~1 .lut_mask = 64'h0003000300000000;
defparam \openmips0|id0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N12
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1[5]~48 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[5]~48_combout  = \openmips0|id0|always2~6_combout  & ( !\rst~input_o  # \openmips0|id0|Equal0~1_combout  ) # !\openmips0|id0|always2~6_combout  & ( !\rst~input_o  # \openmips0|id0|Equal0~1_combout  & 
// \openmips0|id0|always1~7_combout  )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|id0|Equal0~1_combout ),
	.datad(!\openmips0|id0|always1~7_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|always2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[5]~48 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1[5]~48 .lut_mask = 64'hCCCFCCCFCFCFCFCF;
defparam \openmips0|id_ex0|ex_reg1[5]~48 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N10
stratixiii_lcell_comb \openmips0|id_ex0|ex_wd~12 (
// Equation(s):
// \openmips0|id_ex0|ex_wd~12_combout  = \openmips0|if_id0|id_inst [4] & ( !\openmips0|id_ex0|ex_reg1[5]~48_combout  & (!\openmips0|id0|aluop_o~8_combout  # \openmips0|if_id0|id_inst [7] # \openmips0|if_id0|id_inst [14]) ) # !\openmips0|if_id0|id_inst [4] & 
// ( !\openmips0|if_id0|id_inst [14] & \openmips0|id0|aluop_o~8_combout  & \openmips0|if_id0|id_inst [7] & !\openmips0|id_ex0|ex_reg1[5]~48_combout  )

	.dataa(!\openmips0|if_id0|id_inst [14]),
	.datab(!\openmips0|id0|aluop_o~8_combout ),
	.datac(!\openmips0|if_id0|id_inst [7]),
	.datad(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_wd~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wd~12 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_wd~12 .lut_mask = 64'h02000200DF00DF00;
defparam \openmips0|id_ex0|ex_wd~12 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N11
dffeas \openmips0|id_ex0|ex_wd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_wd~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_wd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wd[2] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_wd[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N0
stratixiii_lcell_comb \openmips0|if_id0|id_inst~55 (
// Equation(s):
// \openmips0|if_id0|id_inst~55_combout  = \openmips0|pc_reg0|pc [2] & ( !\openmips0|pc_reg0|pc [0] $ !\openmips0|pc_reg0|pc [1] ) # !\openmips0|pc_reg0|pc [2] & ( !\openmips0|pc_reg0|pc [0] # \openmips0|pc_reg0|pc [1] )

	.dataa(gnd),
	.datab(!\openmips0|pc_reg0|pc [0]),
	.datac(!\openmips0|pc_reg0|pc [1]),
	.datad(gnd),
	.datae(!\openmips0|pc_reg0|pc [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~55 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~55 .lut_mask = 64'hCFCF3C3CCFCF3C3C;
defparam \openmips0|if_id0|id_inst~55 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N1
dffeas \openmips0|if_id0|id_inst[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [8]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[8] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[8] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N24
stratixiii_lcell_comb \openmips0|id_ex0|ex_wd~14 (
// Equation(s):
// \openmips0|id_ex0|ex_wd~14_combout  = \openmips0|if_id0|id_inst [14] & ( !\openmips0|id_ex0|ex_reg1[5]~48_combout  & \openmips0|if_id0|id_inst [8] ) # !\openmips0|if_id0|id_inst [14] & ( !\openmips0|id_ex0|ex_reg1[5]~48_combout  & 
// (!\openmips0|id0|aluop_o~8_combout  & \openmips0|if_id0|id_inst [8] # \openmips0|id0|aluop_o~8_combout  & (\openmips0|if_id0|id_inst [5])) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datab(!\openmips0|id0|aluop_o~8_combout ),
	.datac(!\openmips0|if_id0|id_inst [8]),
	.datad(!\openmips0|if_id0|id_inst [5]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_wd~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wd~14 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_wd~14 .lut_mask = 64'h082A082A0A0A0A0A;
defparam \openmips0|id_ex0|ex_wd~14 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N25
dffeas \openmips0|id_ex0|ex_wd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_wd~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_wd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wd[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_wd[0] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N20
stratixiii_lcell_comb \openmips0|id0|reg1_addr_o[1]~4 (
// Equation(s):
// \openmips0|id0|reg1_addr_o[1]~4_combout  = \openmips0|if_id0|id_inst [4] & ( \rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|reg1_addr_o[1]~4 .extended_lut = "off";
defparam \openmips0|id0|reg1_addr_o[1]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \openmips0|id0|reg1_addr_o[1]~4 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N18
stratixiii_lcell_comb \openmips0|id0|reg1_addr_o[0]~3 (
// Equation(s):
// \openmips0|id0|reg1_addr_o[0]~3_combout  = \openmips0|if_id0|id_inst [8] & ( \rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|reg1_addr_o[0]~3 .extended_lut = "off";
defparam \openmips0|id0|reg1_addr_o[0]~3 .lut_mask = 64'h0000000000FF00FF;
defparam \openmips0|id0|reg1_addr_o[0]~3 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N4
stratixiii_lcell_comb \openmips0|id0|always1~6 (
// Equation(s):
// \openmips0|id0|always1~6_combout  = \openmips0|id0|reg1_addr_o[0]~3_combout  & ( \openmips0|id_ex0|ex_wd [0] & (!\openmips0|id_ex0|ex_wd [1] & !\openmips0|id_ex0|ex_wd [2] & !\openmips0|id0|reg1_addr_o[1]~4_combout  # \openmips0|id_ex0|ex_wd [1] & 
// \openmips0|id_ex0|ex_wd [2] & \openmips0|id0|reg1_addr_o[1]~4_combout ) ) # !\openmips0|id0|reg1_addr_o[0]~3_combout  & ( !\openmips0|id_ex0|ex_wd [0] & (!\openmips0|id_ex0|ex_wd [1] & !\openmips0|id_ex0|ex_wd [2] & 
// !\openmips0|id0|reg1_addr_o[1]~4_combout  # \openmips0|id_ex0|ex_wd [1] & \openmips0|id_ex0|ex_wd [2] & \openmips0|id0|reg1_addr_o[1]~4_combout ) )

	.dataa(!\openmips0|id_ex0|ex_wd [1]),
	.datab(!\openmips0|id_ex0|ex_wd [2]),
	.datac(!\openmips0|id_ex0|ex_wd [0]),
	.datad(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|always1~6 .extended_lut = "off";
defparam \openmips0|id0|always1~6 .lut_mask = 64'h8010801008010801;
defparam \openmips0|id0|always1~6 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N38
stratixiii_lcell_comb \openmips0|id0|always1~7 (
// Equation(s):
// \openmips0|id0|always1~7_combout  = \openmips0|id0|reg1_read_o~1_combout  & \openmips0|id0|always1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id0|reg1_read_o~1_combout ),
	.datad(!\openmips0|id0|always1~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|always1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|always1~7 .extended_lut = "off";
defparam \openmips0|id0|always1~7 .lut_mask = 64'h000F000F000F000F;
defparam \openmips0|id0|always1~7 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N28
stratixiii_lcell_comb \openmips0|pc_reg0|pc[2]~48 (
// Equation(s):
// \openmips0|pc_reg0|pc[2]~48_combout  = \rst~input_o  & ( !\openmips0|id0|Equal0~1_combout  # !\openmips0|pc_reg0|ce~q  # !\openmips0|id0|always2~6_combout  & !\openmips0|id0|always1~7_combout  ) # !\rst~input_o 

	.dataa(!\openmips0|id0|Equal0~1_combout ),
	.datab(!\openmips0|pc_reg0|ce~q ),
	.datac(!\openmips0|id0|always2~6_combout ),
	.datad(!\openmips0|id0|always1~7_combout ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|pc_reg0|pc[2]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[2]~48 .extended_lut = "off";
defparam \openmips0|pc_reg0|pc[2]~48 .lut_mask = 64'hFFFFFFFFFEEEFEEE;
defparam \openmips0|pc_reg0|pc[2]~48 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y30_N7
dffeas \openmips0|pc_reg0|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|Add0~14_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(\openmips0|pc_reg0|pc[2]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[3] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[3] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y30_N7
dffeas \openmips0|if_id0|id_pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|pc_reg0|pc [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_pc[3] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_pc[3] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N8
stratixiii_lcell_comb \openmips0|id0|Add0~17 (
// Equation(s):
// \openmips0|id0|Add0~17_sumout  = SUM(( \openmips0|if_id0|id_pc [4] ) + ( \openmips0|if_id0|id_inst [4] ) + ( \openmips0|id0|Add0~14  ))
// \openmips0|id0|Add0~18  = CARRY(( \openmips0|if_id0|id_pc [4] ) + ( \openmips0|if_id0|id_inst [4] ) + ( \openmips0|id0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|if_id0|id_pc [4]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [4]),
	.datag(gnd),
	.cin(\openmips0|id0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|id0|Add0~17_sumout ),
	.cout(\openmips0|id0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|Add0~17 .extended_lut = "off";
defparam \openmips0|id0|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \openmips0|id0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N8
stratixiii_lcell_comb \openmips0|pc_reg0|Add0~18 (
// Equation(s):
// \openmips0|pc_reg0|Add0~18_sumout  = SUM(( \rst~input_o  & \openmips0|id0|WideOr6~1_combout  ) + ( !\rst~input_o  & (\openmips0|pc_reg0|pc [4]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [4] # 
// \openmips0|id0|WideOr6~1_combout  & (\openmips0|id0|Add0~17_sumout )) ) + ( \openmips0|pc_reg0|Add0~15  ))
// \openmips0|pc_reg0|Add0~19  = CARRY(( \rst~input_o  & \openmips0|id0|WideOr6~1_combout  ) + ( !\rst~input_o  & (\openmips0|pc_reg0|pc [4]) # \rst~input_o  & (!\openmips0|id0|WideOr6~1_combout  & \openmips0|pc_reg0|pc [4] # \openmips0|id0|WideOr6~1_combout 
//  & (\openmips0|id0|Add0~17_sumout )) ) + ( \openmips0|pc_reg0|Add0~15  ))

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|id0|WideOr6~1_combout ),
	.datac(!\openmips0|pc_reg0|pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id0|Add0~17_sumout ),
	.datag(gnd),
	.cin(\openmips0|pc_reg0|Add0~15 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|pc_reg0|Add0~18_sumout ),
	.cout(\openmips0|pc_reg0|Add0~19 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~18 .extended_lut = "off";
defparam \openmips0|pc_reg0|Add0~18 .lut_mask = 64'h0000F1E000001111;
defparam \openmips0|pc_reg0|Add0~18 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y30_N9
dffeas \openmips0|pc_reg0|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|Add0~18_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(\openmips0|pc_reg0|pc[2]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[4] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[4] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y30_N9
dffeas \openmips0|if_id0|id_pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|pc_reg0|pc [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_pc[4] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_pc[4] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y30_N11
dffeas \openmips0|pc_reg0|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|Add0~22_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(\openmips0|pc_reg0|pc[2]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[5] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[5] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N18
stratixiii_lcell_comb \openmips0|if_id0|id_inst[14]~49 (
// Equation(s):
// \openmips0|if_id0|id_inst[14]~49_combout  = \openmips0|pc_reg0|ce~q  & \openmips0|pc_reg0|pc [3] # !\openmips0|pc_reg0|ce~q  & \openmips0|pc_reg0|pc [3] # \openmips0|pc_reg0|ce~q  & !\openmips0|pc_reg0|pc [3] & ( !\rst~input_o  # \openmips0|pc_reg0|pc [4] 
// # \openmips0|pc_reg0|pc [5] # \openmips0|pc_reg0|pc [6] ) # !\openmips0|pc_reg0|ce~q  & !\openmips0|pc_reg0|pc [3]

	.dataa(!\openmips0|pc_reg0|pc [6]),
	.datab(!\openmips0|pc_reg0|pc [5]),
	.datac(!\openmips0|pc_reg0|pc [4]),
	.datad(!\rst~input_o ),
	.datae(!\openmips0|pc_reg0|ce~q ),
	.dataf(!\openmips0|pc_reg0|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[14]~49 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst[14]~49 .lut_mask = 64'hFFFFFF7FFFFFFFFF;
defparam \openmips0|if_id0|id_inst[14]~49 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N37
dffeas \openmips0|if_id0|id_inst[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [14]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[14] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[14] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N24
stratixiii_lcell_comb \openmips0|id0|WideOr9~0 (
// Equation(s):
// \openmips0|id0|WideOr9~0_combout  = \openmips0|if_id0|id_inst [0] & ( \openmips0|if_id0|id_inst [11] & (!\openmips0|if_id0|id_inst [12] $ !\openmips0|if_id0|id_inst [13]) ) # !\openmips0|if_id0|id_inst [0] & ( \openmips0|if_id0|id_inst [12] & 
// \openmips0|if_id0|id_inst [13] & \openmips0|if_id0|id_inst [11] )

	.dataa(!\openmips0|if_id0|id_inst [12]),
	.datab(gnd),
	.datac(!\openmips0|if_id0|id_inst [13]),
	.datad(!\openmips0|if_id0|id_inst [11]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr9~0 .extended_lut = "off";
defparam \openmips0|id0|WideOr9~0 .lut_mask = 64'h00050005005A005A;
defparam \openmips0|id0|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N30
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2[12]~48 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[12]~48_combout  = \openmips0|id0|WideOr9~0_combout  & ( \openmips0|if_id0|id_inst [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|if_id0|id_inst [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id0|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2[12]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[12]~48 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2[12]~48 .lut_mask = 64'h000000000F0F0F0F;
defparam \openmips0|id_ex0|ex_reg2[12]~48 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N32
stratixiii_lcell_comb \openmips0|if_id0|id_inst~58 (
// Equation(s):
// \openmips0|if_id0|id_inst~58_combout  = \openmips0|pc_reg0|pc [2] & ( \openmips0|pc_reg0|pc [0] & !\openmips0|pc_reg0|pc [1] ) # !\openmips0|pc_reg0|pc [2] & ( !\openmips0|pc_reg0|pc [0] # \openmips0|pc_reg0|pc [1] )

	.dataa(gnd),
	.datab(!\openmips0|pc_reg0|pc [0]),
	.datac(!\openmips0|pc_reg0|pc [1]),
	.datad(gnd),
	.datae(!\openmips0|pc_reg0|pc [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~58 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~58 .lut_mask = 64'hCFCF3030CFCF3030;
defparam \openmips0|if_id0|id_inst~58 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N33
dffeas \openmips0|if_id0|id_inst[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[6] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[6] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_wd~13 (
// Equation(s):
// \openmips0|id_ex0|ex_wd~13_combout  = \openmips0|if_id0|id_inst [4] & ( !\openmips0|id_ex0|ex_reg1[5]~48_combout  & (!\openmips0|id0|aluop_o~8_combout  # \openmips0|if_id0|id_inst [6] # \openmips0|if_id0|id_inst [14]) ) # !\openmips0|if_id0|id_inst [4] & 
// ( !\openmips0|if_id0|id_inst [14] & \openmips0|id0|aluop_o~8_combout  & !\openmips0|id_ex0|ex_reg1[5]~48_combout  & \openmips0|if_id0|id_inst [6] )

	.dataa(!\openmips0|if_id0|id_inst [14]),
	.datab(!\openmips0|id0|aluop_o~8_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datad(!\openmips0|if_id0|id_inst [6]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_wd~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wd~13 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_wd~13 .lut_mask = 64'h00200020D0F0D0F0;
defparam \openmips0|id_ex0|ex_wd~13 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N9
dffeas \openmips0|id_ex0|ex_wd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_wd~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_wd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wd[1] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_wd[1] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y31_N36
stratixiii_lcell_comb \openmips0|id0|reg2_addr_o[0]~3 (
// Equation(s):
// \openmips0|id0|reg2_addr_o[0]~3_combout  = \openmips0|if_id0|id_inst [5] & ( \rst~input_o  )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|reg2_addr_o[0]~3 .extended_lut = "off";
defparam \openmips0|id0|reg2_addr_o[0]~3 .lut_mask = 64'h0000000033333333;
defparam \openmips0|id0|reg2_addr_o[0]~3 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N6
stratixiii_lcell_comb \openmips0|id0|reg2_addr_o[2]~5 (
// Equation(s):
// \openmips0|id0|reg2_addr_o[2]~5_combout  = \openmips0|if_id0|id_inst [7] & ( \rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(!\openmips0|if_id0|id_inst [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|reg2_addr_o[2]~5 .extended_lut = "off";
defparam \openmips0|id0|reg2_addr_o[2]~5 .lut_mask = 64'h00000F0F00000F0F;
defparam \openmips0|id0|reg2_addr_o[2]~5 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N34
stratixiii_lcell_comb \openmips0|id0|reg2_addr_o[1]~4 (
// Equation(s):
// \openmips0|id0|reg2_addr_o[1]~4_combout  = \openmips0|if_id0|id_inst [6] & ( \rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|reg2_addr_o[1]~4 .extended_lut = "off";
defparam \openmips0|id0|reg2_addr_o[1]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \openmips0|id0|reg2_addr_o[1]~4 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N2
stratixiii_lcell_comb \openmips0|id0|Equal3~0 (
// Equation(s):
// \openmips0|id0|Equal3~0_combout  = \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|id0|reg2_addr_o[1]~4_combout  & ( \openmips0|id_ex0|ex_wd [2] & \openmips0|id_ex0|ex_wd [1] & (!\openmips0|id_ex0|ex_wd [0] $ \openmips0|id0|reg2_addr_o[0]~3_combout 
// ) ) # !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|id0|reg2_addr_o[1]~4_combout  & ( !\openmips0|id_ex0|ex_wd [2] & \openmips0|id_ex0|ex_wd [1] & (!\openmips0|id_ex0|ex_wd [0] $ \openmips0|id0|reg2_addr_o[0]~3_combout ) ) # 
// \openmips0|id0|reg2_addr_o[2]~5_combout  & !\openmips0|id0|reg2_addr_o[1]~4_combout  & ( \openmips0|id_ex0|ex_wd [2] & !\openmips0|id_ex0|ex_wd [1] & (!\openmips0|id_ex0|ex_wd [0] $ \openmips0|id0|reg2_addr_o[0]~3_combout ) ) # 
// !\openmips0|id0|reg2_addr_o[2]~5_combout  & !\openmips0|id0|reg2_addr_o[1]~4_combout  & ( !\openmips0|id_ex0|ex_wd [2] & !\openmips0|id_ex0|ex_wd [1] & (!\openmips0|id_ex0|ex_wd [0] $ \openmips0|id0|reg2_addr_o[0]~3_combout ) )

	.dataa(!\openmips0|id_ex0|ex_wd [0]),
	.datab(!\openmips0|id_ex0|ex_wd [2]),
	.datac(!\openmips0|id_ex0|ex_wd [1]),
	.datad(!\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datae(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.dataf(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|Equal3~0 .extended_lut = "off";
defparam \openmips0|id0|Equal3~0 .lut_mask = 64'h8040201008040201;
defparam \openmips0|id0|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N10
stratixiii_lcell_comb \openmips0|id0|always2~6 (
// Equation(s):
// \openmips0|id0|always2~6_combout  = \openmips0|id0|Equal3~0_combout  & ( \rst~input_o  & \openmips0|id_ex0|ex_reg2[12]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\openmips0|id_ex0|ex_reg2[12]~48_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|always2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|always2~6 .extended_lut = "off";
defparam \openmips0|id0|always2~6 .lut_mask = 64'h00000000000F000F;
defparam \openmips0|id0|always2~6 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N16
stratixiii_lcell_comb \openmips0|if_id0|id_inst[14]~50 (
// Equation(s):
// \openmips0|if_id0|id_inst[14]~50_combout  = \openmips0|id0|Equal0~1_combout  & ( !\rst~input_o  # !\openmips0|id0|always2~6_combout  & !\openmips0|id0|always1~7_combout  ) # !\openmips0|id0|Equal0~1_combout 

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|id0|always2~6_combout ),
	.datad(!\openmips0|id0|always1~7_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst[14]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[14]~50 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst[14]~50 .lut_mask = 64'hFFFFFFFFFCCCFCCC;
defparam \openmips0|if_id0|id_inst[14]~50 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y30_N3
dffeas \openmips0|if_id0|id_pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|pc_reg0|pc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_pc[1] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_pc[1] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y30_N3
dffeas \openmips0|pc_reg0|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|Add0~6_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(\openmips0|pc_reg0|pc[2]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[1] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[1] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N26
stratixiii_lcell_comb \openmips0|if_id0|id_inst~60 (
// Equation(s):
// \openmips0|if_id0|id_inst~60_combout  = !\openmips0|pc_reg0|pc [2] & !\openmips0|pc_reg0|pc [0] # \openmips0|pc_reg0|pc [2] & \openmips0|pc_reg0|pc [0] & !\openmips0|pc_reg0|pc [1]

	.dataa(!\openmips0|pc_reg0|pc [2]),
	.datab(!\openmips0|pc_reg0|pc [0]),
	.datac(gnd),
	.datad(!\openmips0|pc_reg0|pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~60 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~60 .lut_mask = 64'h9988998899889988;
defparam \openmips0|if_id0|id_inst~60 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N27
dffeas \openmips0|if_id0|id_inst[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[2] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[2] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y30_N5
dffeas \openmips0|pc_reg0|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|Add0~10_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(\openmips0|pc_reg0|pc[2]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[2] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N22
stratixiii_lcell_comb \openmips0|if_id0|id_inst~48 (
// Equation(s):
// \openmips0|if_id0|id_inst~48_combout  = \openmips0|pc_reg0|pc [2] & ( !\openmips0|pc_reg0|pc [1] # !\openmips0|pc_reg0|pc [0] ) # !\openmips0|pc_reg0|pc [2] & ( \openmips0|pc_reg0|pc [0] # \openmips0|pc_reg0|pc [1] )

	.dataa(!\openmips0|pc_reg0|pc [1]),
	.datab(gnd),
	.datac(!\openmips0|pc_reg0|pc [0]),
	.datad(gnd),
	.datae(!\openmips0|pc_reg0|pc [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~48 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~48 .lut_mask = 64'h5F5FFAFA5F5FFAFA;
defparam \openmips0|if_id0|id_inst~48 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N23
dffeas \openmips0|if_id0|id_inst[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [12]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[12] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[12] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N34
stratixiii_lcell_comb \openmips0|id0|WideOr6~1 (
// Equation(s):
// \openmips0|id0|WideOr6~1_combout  = !\openmips0|if_id0|id_inst [14] & ( !\openmips0|if_id0|id_inst [13] & \openmips0|if_id0|id_inst [12] & !\openmips0|if_id0|id_inst [11] & !\openmips0|if_id0|id_inst [0] )

	.dataa(!\openmips0|if_id0|id_inst [13]),
	.datab(!\openmips0|if_id0|id_inst [12]),
	.datac(!\openmips0|if_id0|id_inst [11]),
	.datad(!\openmips0|if_id0|id_inst [0]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr6~1 .extended_lut = "off";
defparam \openmips0|id0|WideOr6~1 .lut_mask = 64'h2000200000000000;
defparam \openmips0|id0|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y30_N1
dffeas \openmips0|pc_reg0|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|Add0~2_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(\openmips0|pc_reg0|pc[2]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[0] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y30_N24
stratixiii_lcell_comb \openmips0|if_id0|id_inst~51 (
// Equation(s):
// \openmips0|if_id0|id_inst~51_combout  = !\openmips0|pc_reg0|pc [2] # !\openmips0|pc_reg0|pc [0]

	.dataa(!\openmips0|pc_reg0|pc [2]),
	.datab(!\openmips0|pc_reg0|pc [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|if_id0|id_inst~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~51 .extended_lut = "off";
defparam \openmips0|if_id0|id_inst~51 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \openmips0|if_id0|id_inst~51 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y30_N25
dffeas \openmips0|if_id0|id_inst[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|if_id0|id_inst[14]~49_combout ),
	.sload(gnd),
	.ena(\openmips0|if_id0|id_inst[14]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [11]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[11] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[11] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N6
stratixiii_lcell_comb \openmips0|id0|WideOr5~0 (
// Equation(s):
// \openmips0|id0|WideOr5~0_combout  = \openmips0|if_id0|id_inst [14] & ( \openmips0|if_id0|id_inst [11] & \openmips0|if_id0|id_inst [12] & (!\openmips0|if_id0|id_inst [13] $ !\openmips0|if_id0|id_inst [0]) ) # !\openmips0|if_id0|id_inst [14] & ( 
// !\openmips0|if_id0|id_inst [13] & \openmips0|if_id0|id_inst [12] & (!\openmips0|if_id0|id_inst [11] $ \openmips0|if_id0|id_inst [0]) )

	.dataa(!\openmips0|if_id0|id_inst [13]),
	.datab(!\openmips0|if_id0|id_inst [11]),
	.datac(!\openmips0|if_id0|id_inst [12]),
	.datad(!\openmips0|if_id0|id_inst [0]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr5~0 .extended_lut = "off";
defparam \openmips0|id0|WideOr5~0 .lut_mask = 64'h0802080201020102;
defparam \openmips0|id0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N7
dffeas \openmips0|id_ex0|ex_alusel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id0|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_alusel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_alusel[1] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_alusel[1] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N32
stratixiii_lcell_comb \openmips0|id0|WideOr0~0 (
// Equation(s):
// \openmips0|id0|WideOr0~0_combout  = \openmips0|if_id0|id_inst [14] & ( \openmips0|if_id0|id_inst [13] & \openmips0|if_id0|id_inst [11] & (\openmips0|if_id0|id_inst [0] # \openmips0|if_id0|id_inst [12]) ) # !\openmips0|if_id0|id_inst [14] & ( 
// !\openmips0|if_id0|id_inst [13] & \openmips0|if_id0|id_inst [12] & \openmips0|if_id0|id_inst [0] & \openmips0|if_id0|id_inst [11] )

	.dataa(!\openmips0|if_id0|id_inst [13]),
	.datab(!\openmips0|if_id0|id_inst [12]),
	.datac(!\openmips0|if_id0|id_inst [0]),
	.datad(!\openmips0|if_id0|id_inst [11]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr0~0 .extended_lut = "off";
defparam \openmips0|id0|WideOr0~0 .lut_mask = 64'h0002000200150015;
defparam \openmips0|id0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N33
dffeas \openmips0|id_ex0|ex_wreg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_wreg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wreg .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_wreg .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y29_N37
dffeas \openmips0|ex_mem0|mem_wreg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_wreg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wreg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wreg .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wreg .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y29_N29
dffeas \openmips0|ex_mem0|mem_wd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_wd [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wd[1] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wd[1] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N28
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wd~13 (
// Equation(s):
// \openmips0|mem_wb0|wb_wd~13_combout  = \rst~input_o  & \openmips0|ex_mem0|mem_wd [1]

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\openmips0|ex_mem0|mem_wd [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wd~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wd~13 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wd~13 .lut_mask = 64'h0033003300330033;
defparam \openmips0|mem_wb0|wb_wd~13 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N20
stratixiii_lcell_comb \openmips0|id0|always2~7 (
// Equation(s):
// \openmips0|id0|always2~7_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  & ( \openmips0|mem_wb0|wb_wd~14_combout  & (!\openmips0|mem_wb0|wb_wd~13_combout  $ \openmips0|id0|reg2_addr_o[1]~4_combout ) ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & ( 
// !\openmips0|mem_wb0|wb_wd~14_combout  & (!\openmips0|mem_wb0|wb_wd~13_combout  $ \openmips0|id0|reg2_addr_o[1]~4_combout ) )

	.dataa(!\openmips0|mem_wb0|wb_wd~14_combout ),
	.datab(gnd),
	.datac(!\openmips0|mem_wb0|wb_wd~13_combout ),
	.datad(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|always2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|always2~7 .extended_lut = "off";
defparam \openmips0|id0|always2~7 .lut_mask = 64'hA00AA00A50055005;
defparam \openmips0|id0|always2~7 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N36
stratixiii_lcell_comb \openmips0|id0|always2~5 (
// Equation(s):
// \openmips0|id0|always2~5_combout  = \openmips0|ex_mem0|mem_wreg~q  & \openmips0|id0|always2~7_combout  & ( \rst~input_o  & \openmips0|id_ex0|ex_reg2[12]~48_combout  & (!\openmips0|ex_mem0|mem_wd [2] $ \openmips0|if_id0|id_inst [7]) )

	.dataa(!\openmips0|ex_mem0|mem_wd [2]),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|id_ex0|ex_reg2[12]~48_combout ),
	.datad(!\openmips0|if_id0|id_inst [7]),
	.datae(!\openmips0|ex_mem0|mem_wreg~q ),
	.dataf(!\openmips0|id0|always2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|always2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|always2~5 .extended_lut = "off";
defparam \openmips0|id0|always2~5 .lut_mask = 64'h0000000000000201;
defparam \openmips0|id0|always2~5 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N18
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2[6]~49 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[6]~49_combout  = \openmips0|id0|always2~5_combout  & ( \openmips0|id_ex0|ex_wreg~q  & \rst~input_o  & \openmips0|id0|Equal3~0_combout  & \openmips0|id_ex0|ex_reg2[12]~48_combout  ) # !\openmips0|id0|always2~5_combout  & ( 
// \rst~input_o  & \openmips0|id_ex0|ex_reg2[12]~48_combout  )

	.dataa(!\openmips0|id_ex0|ex_wreg~q ),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|id0|Equal3~0_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2[12]~48_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|always2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[6]~49 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2[6]~49 .lut_mask = 64'h0033003300010001;
defparam \openmips0|id_ex0|ex_reg2[6]~49 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N32
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2[6]~51 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[6]~51_combout  = \openmips0|id0|Equal3~0_combout  & ( \rst~input_o  & (!\openmips0|id0|Equal0~1_combout  # !\openmips0|id_ex0|ex_reg2[12]~48_combout  & !\openmips0|id0|always1~7_combout ) ) # !\openmips0|id0|Equal3~0_combout  & ( 
// \rst~input_o  & (!\openmips0|id0|Equal0~1_combout  # !\openmips0|id0|always1~7_combout ) )

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|id_ex0|ex_reg2[12]~48_combout ),
	.datac(!\openmips0|id0|Equal0~1_combout ),
	.datad(!\openmips0|id0|always1~7_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2[6]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[6]~51 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2[6]~51 .lut_mask = 64'h5550555054505450;
defparam \openmips0|id_ex0|ex_reg2[6]~51 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N6
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2[6]~50 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[6]~50_combout  = !\openmips0|id0|always2~5_combout  & ( !\openmips0|id0|always2~6_combout  # !\openmips0|id_ex0|ex_wreg~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id0|always2~6_combout ),
	.datad(!\openmips0|id_ex0|ex_wreg~q ),
	.datae(gnd),
	.dataf(!\openmips0|id0|always2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[6]~50 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2[6]~50 .lut_mask = 64'hFFF0FFF000000000;
defparam \openmips0|id_ex0|ex_reg2[6]~50 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N34
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~52 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~52_combout  = !\openmips0|id_ex0|ex_reg2[6]~50_combout  & ( \openmips0|id_ex0|ex_reg2[6]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_reg2[6]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~52 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~52 .lut_mask = 64'h0F0F0F0F00000000;
defparam \openmips0|id_ex0|ex_reg2~52 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N10
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~62 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~62_combout  = \openmips0|id_ex0|ex_reg2~52_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~62 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~62 .lut_mask = 64'h00000000FF00FF00;
defparam \openmips0|id_ex0|ex_reg2~62 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N2
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2[6]~56 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[6]~56_combout  = !\openmips0|if_id0|id_inst [6] & ( !\openmips0|if_id0|id_inst [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|if_id0|id_inst [7]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2[6]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[6]~56 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2[6]~56 .lut_mask = 64'hFF00FF0000000000;
defparam \openmips0|id_ex0|ex_reg2[6]~56 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N34
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wreg~3 (
// Equation(s):
// \openmips0|mem_wb0|wb_wreg~3_combout  = \rst~input_o  & \openmips0|ex_mem0|mem_wreg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\openmips0|ex_mem0|mem_wreg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wreg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wreg~3 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wreg~3 .lut_mask = 64'h000F000F000F000F;
defparam \openmips0|mem_wb0|wb_wreg~3 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y29_N35
dffeas \openmips0|mem_wb0|wb_wreg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wreg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wreg .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wreg .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y29_N1
dffeas \openmips0|ex_mem0|mem_wd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_wd [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wd[0] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wd[0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N0
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wd~14 (
// Equation(s):
// \openmips0|mem_wb0|wb_wd~14_combout  = \rst~input_o  & \openmips0|ex_mem0|mem_wd [0]

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\openmips0|ex_mem0|mem_wd [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wd~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wd~14 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wd~14 .lut_mask = 64'h0033003300330033;
defparam \openmips0|mem_wb0|wb_wd~14 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y29_N31
dffeas \openmips0|mem_wb0|wb_wd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|mem_wb0|wb_wd~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wd[0] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wd[0] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y29_N7
dffeas \openmips0|mem_wb0|wb_wd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|mem_wb0|wb_wd~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wd[1] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wd[1] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N30
stratixiii_lcell_comb \openmips0|regfile1|always2~2 (
// Equation(s):
// \openmips0|regfile1|always2~2_combout  = \openmips0|mem_wb0|wb_wd [1] & ( \openmips0|if_id0|id_inst [6] & \rst~input_o  & (!\openmips0|if_id0|id_inst [5] $ \openmips0|mem_wb0|wb_wd [0]) ) # !\openmips0|mem_wb0|wb_wd [1] & ( !\rst~input_o  & 
// (!\openmips0|mem_wb0|wb_wd [0]) # \rst~input_o  & !\openmips0|if_id0|id_inst [6] & (!\openmips0|if_id0|id_inst [5] $ \openmips0|mem_wb0|wb_wd [0]) )

	.dataa(!\openmips0|if_id0|id_inst [6]),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|if_id0|id_inst [5]),
	.datad(!\openmips0|mem_wb0|wb_wd [0]),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|always2~2 .extended_lut = "off";
defparam \openmips0|regfile1|always2~2 .lut_mask = 64'hEC02EC0210011001;
defparam \openmips0|regfile1|always2~2 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y29_N5
dffeas \openmips0|ex_mem0|mem_wd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_wd [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wd[2] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wd[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N2
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wd~12 (
// Equation(s):
// \openmips0|mem_wb0|wb_wd~12_combout  = \rst~input_o  & \openmips0|ex_mem0|mem_wd [2]

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\openmips0|ex_mem0|mem_wd [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wd~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wd~12 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wd~12 .lut_mask = 64'h0033003300330033;
defparam \openmips0|mem_wb0|wb_wd~12 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y29_N3
dffeas \openmips0|mem_wb0|wb_wd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wd~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wd[2] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wd[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N32
stratixiii_lcell_comb \openmips0|regfile1|always2~3 (
// Equation(s):
// \openmips0|regfile1|always2~3_combout  = \openmips0|mem_wb0|wb_wd [2] & ( \openmips0|mem_wb0|wb_wreg~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|always2~2_combout  ) # !\openmips0|mem_wb0|wb_wd [2] & ( \openmips0|mem_wb0|wb_wreg~q  
// & !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|always2~2_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem_wb0|wb_wreg~q ),
	.datac(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datad(!\openmips0|regfile1|always2~2_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|always2~3 .extended_lut = "off";
defparam \openmips0|regfile1|always2~3 .lut_mask = 64'h0030003000030003;
defparam \openmips0|regfile1|always2~3 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N4
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2[6]~57 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[6]~57_combout  = \openmips0|regfile1|always2~3_combout  & ( \rst~input_o  & (\openmips0|id_ex0|ex_reg2[12]~48_combout  & !\openmips0|id_ex0|ex_reg2[6]~56_combout  # \openmips0|if_id0|id_inst [5]) ) # 
// !\openmips0|regfile1|always2~3_combout  & ( \rst~input_o  & \openmips0|if_id0|id_inst [5] )

	.dataa(!\openmips0|id_ex0|ex_reg2[12]~48_combout ),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|id_ex0|ex_reg2[6]~56_combout ),
	.datad(!\openmips0|if_id0|id_inst [5]),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2[6]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[6]~57 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2[6]~57 .lut_mask = 64'h0033003310331033;
defparam \openmips0|id_ex0|ex_reg2[6]~57 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N30
stratixiii_lcell_comb \openmips0|regfile1|regs~403 (
// Equation(s):
// \openmips0|regfile1|regs~403_combout  = \openmips0|mem_wb0|wb_wdata [0] & \rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem_wb0|wb_wdata [0]),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~403_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~403 .extended_lut = "off";
defparam \openmips0|regfile1|regs~403 .lut_mask = 64'h000F000F000F000F;
defparam \openmips0|regfile1|regs~403 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N18
stratixiii_lcell_comb \openmips0|regfile1|regs[4][5]~408 (
// Equation(s):
// \openmips0|regfile1|regs[4][5]~408_combout  = \openmips0|mem_wb0|wb_wd [2] & ( !\rst~input_o  # !\openmips0|mem_wb0|wb_wd [0] & !\openmips0|mem_wb0|wb_wd [1] & \openmips0|mem_wb0|wb_wreg~q  ) # !\openmips0|mem_wb0|wb_wd [2] & ( !\rst~input_o  )

	.dataa(!\openmips0|mem_wb0|wb_wd [0]),
	.datab(!\openmips0|mem_wb0|wb_wd [1]),
	.datac(!\rst~input_o ),
	.datad(!\openmips0|mem_wb0|wb_wreg~q ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs[4][5]~408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][5]~408 .extended_lut = "off";
defparam \openmips0|regfile1|regs[4][5]~408 .lut_mask = 64'hF0F0F0F0F0F8F0F8;
defparam \openmips0|regfile1|regs[4][5]~408 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y28_N1
dffeas \openmips0|regfile1|regs[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~403_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][0] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N22
stratixiii_lcell_comb \openmips0|regfile1|regs[2][5]~409 (
// Equation(s):
// \openmips0|regfile1|regs[2][5]~409_combout  = \openmips0|mem_wb0|wb_wreg~q  & ( !\rst~input_o  # !\openmips0|mem_wb0|wb_wd [2] & !\openmips0|mem_wb0|wb_wd [0] & \openmips0|mem_wb0|wb_wd [1] ) # !\openmips0|mem_wb0|wb_wreg~q  & ( !\rst~input_o  )

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|mem_wb0|wb_wd [2]),
	.datac(!\openmips0|mem_wb0|wb_wd [0]),
	.datad(!\openmips0|mem_wb0|wb_wd [1]),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wreg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs[2][5]~409_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][5]~409 .extended_lut = "off";
defparam \openmips0|regfile1|regs[2][5]~409 .lut_mask = 64'hAAAAAAAAAAEAAAEA;
defparam \openmips0|regfile1|regs[2][5]~409 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y28_N29
dffeas \openmips0|regfile1|regs[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~403_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][0] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N14
stratixiii_lcell_comb \openmips0|regfile1|regs[6][6]~401 (
// Equation(s):
// \openmips0|regfile1|regs[6][6]~401_combout  = \openmips0|mem_wb0|wb_wd [2] & ( !\rst~input_o  # !\openmips0|mem_wb0|wb_wd [0] & \openmips0|mem_wb0|wb_wd [1] & \openmips0|mem_wb0|wb_wreg~q  ) # !\openmips0|mem_wb0|wb_wd [2] & ( !\rst~input_o  )

	.dataa(!\openmips0|mem_wb0|wb_wd [0]),
	.datab(!\openmips0|mem_wb0|wb_wd [1]),
	.datac(!\openmips0|mem_wb0|wb_wreg~q ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs[6][6]~401_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][6]~401 .extended_lut = "off";
defparam \openmips0|regfile1|regs[6][6]~401 .lut_mask = 64'hFF00FF00FF02FF02;
defparam \openmips0|regfile1|regs[6][6]~401 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y30_N31
dffeas \openmips0|regfile1|regs[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~403_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][0] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N28
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~59 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~59_combout  = \openmips0|regfile1|regs[6][0]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[2][0]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[4][0]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout ) ) # !\openmips0|regfile1|regs[6][0]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[2][0]~q ) # 
// \openmips0|id0|reg2_addr_o[2]~5_combout  & !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[4][0]~q  )

	.dataa(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datab(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datac(!\openmips0|regfile1|regs[4][0]~q ),
	.datad(!\openmips0|regfile1|regs[2][0]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~59 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~59 .lut_mask = 64'h0426042615371537;
defparam \openmips0|id_ex0|ex_reg2~59 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N16
stratixiii_lcell_comb \openmips0|regfile1|regs[5][9]~406 (
// Equation(s):
// \openmips0|regfile1|regs[5][9]~406_combout  = \openmips0|mem_wb0|wb_wd [2] & ( !\rst~input_o  # \openmips0|mem_wb0|wb_wd [0] & !\openmips0|mem_wb0|wb_wd [1] & \openmips0|mem_wb0|wb_wreg~q  ) # !\openmips0|mem_wb0|wb_wd [2] & ( !\rst~input_o  )

	.dataa(!\openmips0|mem_wb0|wb_wd [0]),
	.datab(!\openmips0|mem_wb0|wb_wd [1]),
	.datac(!\rst~input_o ),
	.datad(!\openmips0|mem_wb0|wb_wreg~q ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs[5][9]~406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][9]~406 .extended_lut = "off";
defparam \openmips0|regfile1|regs[5][9]~406 .lut_mask = 64'hF0F0F0F0F0F4F0F4;
defparam \openmips0|regfile1|regs[5][9]~406 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y28_N25
dffeas \openmips0|regfile1|regs[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~403_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][0] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N12
stratixiii_lcell_comb \openmips0|regfile1|regs[7][5]~402 (
// Equation(s):
// \openmips0|regfile1|regs[7][5]~402_combout  = \openmips0|mem_wb0|wb_wd [2] & ( !\rst~input_o  # \openmips0|mem_wb0|wb_wd [0] & \openmips0|mem_wb0|wb_wd [1] & \openmips0|mem_wb0|wb_wreg~q  ) # !\openmips0|mem_wb0|wb_wd [2] & ( !\rst~input_o  )

	.dataa(!\openmips0|mem_wb0|wb_wd [0]),
	.datab(!\openmips0|mem_wb0|wb_wd [1]),
	.datac(!\rst~input_o ),
	.datad(!\openmips0|mem_wb0|wb_wreg~q ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs[7][5]~402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][5]~402 .extended_lut = "off";
defparam \openmips0|regfile1|regs[7][5]~402 .lut_mask = 64'hF0F0F0F0F0F1F0F1;
defparam \openmips0|regfile1|regs[7][5]~402 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N37
dffeas \openmips0|regfile1|regs[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~403_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][0] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N24
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~55 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~55_combout  = \openmips0|regfile1|regs[5][0]~q  & \openmips0|regfile1|regs[7][0]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[1][0]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// \openmips0|regfile1|regs[3][0]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout  ) # !\openmips0|regfile1|regs[5][0]~q  & \openmips0|regfile1|regs[7][0]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[1][0]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[3][0]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|id0|reg2_addr_o[1]~4_combout ) ) # \openmips0|regfile1|regs[5][0]~q  & 
// !\openmips0|regfile1|regs[7][0]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[1][0]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[3][0]~q ) # 
// \openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout ) ) # !\openmips0|regfile1|regs[5][0]~q  & !\openmips0|regfile1|regs[7][0]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[1][0]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[3][0]~q ) )

	.dataa(!\openmips0|regfile1|regs[3][0]~q ),
	.datab(!\openmips0|regfile1|regs[1][0]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datad(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datae(!\openmips0|regfile1|regs[5][0]~q ),
	.dataf(!\openmips0|regfile1|regs[7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~55 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~55 .lut_mask = 64'h30503F50305F3F5F;
defparam \openmips0|id_ex0|ex_reg2~55 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N36
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~60 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~60_combout  = \openmips0|id_ex0|ex_reg2~55_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~58_combout  & (!\openmips0|id_ex0|ex_reg2[6]~57_combout  & (\openmips0|id_ex0|ex_reg2~59_combout ) # \openmips0|id_ex0|ex_reg2[6]~57_combout  & 
// \openmips0|mem_wb0|wb_wdata [0]) # \openmips0|id_ex0|ex_reg2[6]~58_combout  & \openmips0|id_ex0|ex_reg2[6]~57_combout  ) # !\openmips0|id_ex0|ex_reg2~55_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~58_combout  & (!\openmips0|id_ex0|ex_reg2[6]~57_combout  & 
// (\openmips0|id_ex0|ex_reg2~59_combout ) # \openmips0|id_ex0|ex_reg2[6]~57_combout  & \openmips0|mem_wb0|wb_wdata [0]) )

	.dataa(!\openmips0|id_ex0|ex_reg2[6]~58_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2[6]~57_combout ),
	.datac(!\openmips0|mem_wb0|wb_wdata [0]),
	.datad(!\openmips0|id_ex0|ex_reg2~59_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~60 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~60 .lut_mask = 64'h028A028A139B139B;
defparam \openmips0|id_ex0|ex_reg2~60 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N36
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~54 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~54_combout  = \openmips0|id_ex0|ex_reg2~52_combout  & ( !\openmips0|id_ex0|ex_reg2~53_combout  & (!\openmips0|ex0|Mux15~0_combout  # !\openmips0|id_ex0|ex_reg2[6]~49_combout ) ) # !\openmips0|id_ex0|ex_reg2~52_combout  & ( 
// !\openmips0|id_ex0|ex_reg2~53_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~53_combout ),
	.datab(gnd),
	.datac(!\openmips0|ex0|Mux15~0_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~54 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~54 .lut_mask = 64'hAAAAAAAAAAA0AAA0;
defparam \openmips0|id_ex0|ex_reg2~54 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~63 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~63_combout  = \openmips0|mem_wb0|wb_wdata~48_combout  & ( !\openmips0|id_ex0|ex_reg2~54_combout  # \openmips0|id_ex0|ex_reg2~61_combout  & \openmips0|id_ex0|ex_reg2~60_combout  # \openmips0|id_ex0|ex_reg2~62_combout  ) # 
// !\openmips0|mem_wb0|wb_wdata~48_combout  & ( !\openmips0|id_ex0|ex_reg2~54_combout  # \openmips0|id_ex0|ex_reg2~61_combout  & \openmips0|id_ex0|ex_reg2~60_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~61_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2~62_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~60_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~54_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~63 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~63 .lut_mask = 64'hFF05FF05FF37FF37;
defparam \openmips0|id_ex0|ex_reg2~63 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y27_N9
dffeas \openmips0|id_ex0|ex_reg2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N6
stratixiii_lcell_comb \openmips0|regfile1|always1~2 (
// Equation(s):
// \openmips0|regfile1|always1~2_combout  = \openmips0|mem_wb0|wb_wd [1] & \openmips0|mem_wb0|wb_wd [2] & ( \openmips0|mem_wb0|wb_wreg~q  & \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|mem_wb0|wb_wd [0] $ \openmips0|id0|reg1_addr_o[0]~3_combout ) 
// ) # !\openmips0|mem_wb0|wb_wd [1] & !\openmips0|mem_wb0|wb_wd [2] & ( \openmips0|mem_wb0|wb_wreg~q  & !\openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|mem_wb0|wb_wd [0] $ \openmips0|id0|reg1_addr_o[0]~3_combout ) )

	.dataa(!\openmips0|mem_wb0|wb_wd [0]),
	.datab(!\openmips0|mem_wb0|wb_wreg~q ),
	.datac(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datad(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datae(!\openmips0|mem_wb0|wb_wd [1]),
	.dataf(!\openmips0|mem_wb0|wb_wd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|always1~2 .extended_lut = "off";
defparam \openmips0|regfile1|always1~2 .lut_mask = 64'h2100000000000021;
defparam \openmips0|regfile1|always1~2 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N8
stratixiii_lcell_comb \openmips0|id0|always1~8 (
// Equation(s):
// \openmips0|id0|always1~8_combout  = \openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|mem_wb0|wb_wd~14_combout  & ( \openmips0|mem_wb0|wb_wd~12_combout  & \openmips0|mem_wb0|wb_wreg~3_combout  & \openmips0|mem_wb0|wb_wd~13_combout  & 
// \openmips0|id0|reg1_addr_o[0]~3_combout  ) # !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|mem_wb0|wb_wd~14_combout  & ( !\openmips0|mem_wb0|wb_wd~12_combout  & \openmips0|mem_wb0|wb_wreg~3_combout  & !\openmips0|mem_wb0|wb_wd~13_combout  & 
// \openmips0|id0|reg1_addr_o[0]~3_combout  ) # \openmips0|id0|reg1_addr_o[1]~4_combout  & !\openmips0|mem_wb0|wb_wd~14_combout  & ( \openmips0|mem_wb0|wb_wd~12_combout  & \openmips0|mem_wb0|wb_wreg~3_combout  & \openmips0|mem_wb0|wb_wd~13_combout  & 
// !\openmips0|id0|reg1_addr_o[0]~3_combout  ) # !\openmips0|id0|reg1_addr_o[1]~4_combout  & !\openmips0|mem_wb0|wb_wd~14_combout  & ( !\openmips0|mem_wb0|wb_wd~12_combout  & \openmips0|mem_wb0|wb_wreg~3_combout  & !\openmips0|mem_wb0|wb_wd~13_combout  & 
// !\openmips0|id0|reg1_addr_o[0]~3_combout  )

	.dataa(!\openmips0|mem_wb0|wb_wd~12_combout ),
	.datab(!\openmips0|mem_wb0|wb_wreg~3_combout ),
	.datac(!\openmips0|mem_wb0|wb_wd~13_combout ),
	.datad(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datae(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wd~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|always1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|always1~8 .extended_lut = "off";
defparam \openmips0|id0|always1~8 .lut_mask = 64'h2000010000200001;
defparam \openmips0|id0|always1~8 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N10
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1[5]~53 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[5]~53_combout  = \openmips0|id0|always1~8_combout  & ( !\openmips0|regfile1|always1~2_combout  & \openmips0|id0|reg1_read_o~1_combout  ) # !\openmips0|id0|always1~8_combout  & ( \openmips0|id0|reg1_read_o~1_combout  & 
// (!\openmips0|regfile1|always1~2_combout  # \openmips0|id_ex0|ex_reg1[5]~52_combout ) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~52_combout ),
	.datab(gnd),
	.datac(!\openmips0|regfile1|always1~2_combout ),
	.datad(!\openmips0|id0|reg1_read_o~1_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|always1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[5]~53 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1[5]~53 .lut_mask = 64'h00F500F500F000F0;
defparam \openmips0|id_ex0|ex_reg1[5]~53 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N14
stratixiii_lcell_comb \openmips0|id0|imm[0]~8 (
// Equation(s):
// \openmips0|id0|imm[0]~8_combout  = \openmips0|id0|WideOr6~0_combout  & ( \openmips0|if_id0|id_inst [14] & \openmips0|if_id0|id_inst [12] & \rst~input_o  & \openmips0|if_id0|id_inst [13] )

	.dataa(!\openmips0|if_id0|id_inst [14]),
	.datab(!\openmips0|if_id0|id_inst [12]),
	.datac(!\rst~input_o ),
	.datad(!\openmips0|if_id0|id_inst [13]),
	.datae(gnd),
	.dataf(!\openmips0|id0|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|imm[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|imm[0]~8 .extended_lut = "off";
defparam \openmips0|id0|imm[0]~8 .lut_mask = 64'h0000000000010001;
defparam \openmips0|id0|imm[0]~8 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N36
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~63 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~63_combout  = \openmips0|regfile1|regs[1][0]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  # \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & 
// \openmips0|regfile1|regs[6][0]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[7][0]~q )) ) # !\openmips0|regfile1|regs[1][0]~q  & ( \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & 
// \openmips0|regfile1|regs[6][0]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[7][0]~q )) )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(!\openmips0|regfile1|regs[6][0]~q ),
	.datad(!\openmips0|regfile1|regs[7][0]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~63 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~63 .lut_mask = 64'h0415041526372637;
defparam \openmips0|id_ex0|ex_reg1~63 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N22
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~64 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~64_combout  = \openmips0|id_ex0|ex_reg1~63_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  & (\openmips0|id0|imm[0]~8_combout  # \openmips0|id_ex0|ex_reg1[5]~53_combout ) # \openmips0|id_ex0|ex_reg1[5]~54_combout  & 
// \openmips0|mem_wb0|wb_wdata [0] & !\openmips0|id_ex0|ex_reg1[5]~53_combout  ) # !\openmips0|id_ex0|ex_reg1~63_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~53_combout  & (!\openmips0|id_ex0|ex_reg1[5]~54_combout  & (\openmips0|id0|imm[0]~8_combout ) # 
// \openmips0|id_ex0|ex_reg1[5]~54_combout  & \openmips0|mem_wb0|wb_wdata [0]) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~54_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [0]),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~53_combout ),
	.datad(!\openmips0|id0|imm[0]~8_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~64 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~64 .lut_mask = 64'h10B010B01ABA1ABA;
defparam \openmips0|id_ex0|ex_reg1~64 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N2
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1[5]~51 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[5]~51_combout  = \openmips0|id0|always1~8_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~48_combout  & (!\openmips0|id0|reg1_read_o~1_combout  # \openmips0|id_ex0|ex_wreg~q  & \openmips0|id0|always1~6_combout ) ) # 
// !\openmips0|id0|always1~8_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~48_combout  )

	.dataa(!\openmips0|id_ex0|ex_wreg~q ),
	.datab(!\openmips0|id0|always1~6_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datad(!\openmips0|id0|reg1_read_o~1_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|always1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1[5]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[5]~51 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1[5]~51 .lut_mask = 64'hF0F0F0F0F010F010;
defparam \openmips0|id_ex0|ex_reg1[5]~51 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N2
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~65 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~65_combout  = \openmips0|mem_wb0|wb_wdata~48_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~50_combout  & \openmips0|id_ex0|ex_reg1~64_combout  & \openmips0|id_ex0|ex_reg1[5]~51_combout  # \openmips0|id_ex0|ex_reg1[5]~50_combout  & 
// (!\openmips0|id_ex0|ex_reg1[5]~51_combout  # \openmips0|ex0|Mux15~0_combout ) ) # !\openmips0|mem_wb0|wb_wdata~48_combout  & ( \openmips0|id_ex0|ex_reg1[5]~51_combout  & (!\openmips0|id_ex0|ex_reg1[5]~50_combout  & \openmips0|id_ex0|ex_reg1~64_combout  # 
// \openmips0|id_ex0|ex_reg1[5]~50_combout  & (\openmips0|ex0|Mux15~0_combout )) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~50_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1~64_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~51_combout ),
	.datad(!\openmips0|ex0|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~65 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~65 .lut_mask = 64'h0207020752575257;
defparam \openmips0|id_ex0|ex_reg1~65 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y27_N3
dffeas \openmips0|id_ex0|ex_reg1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N20
stratixiii_lcell_comb \openmips0|ex0|Mux0~0 (
// Equation(s):
// \openmips0|ex0|Mux0~0_combout  = \openmips0|id_ex0|ex_aluop [3] & ( !\openmips0|id_ex0|ex_aluop [0] & \openmips0|id_ex0|ex_alusel [1] & !\openmips0|id_ex0|ex_aluop [2] & !\openmips0|id_ex0|ex_aluop [5] ) # !\openmips0|id_ex0|ex_aluop [3] & ( 
// \openmips0|id_ex0|ex_aluop [0] & !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5] )

	.dataa(!\openmips0|id_ex0|ex_aluop [0]),
	.datab(!\openmips0|id_ex0|ex_alusel [1]),
	.datac(!\openmips0|id_ex0|ex_aluop [2]),
	.datad(!\openmips0|id_ex0|ex_aluop [5]),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_aluop [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux0~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux0~0 .lut_mask = 64'h0004000420002000;
defparam \openmips0|ex0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N28
stratixiii_lcell_comb \openmips0|id_ex0|ex_alusel~9 (
// Equation(s):
// \openmips0|id_ex0|ex_alusel~9_combout  = \openmips0|id0|reg1_read_o~1_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id0|reg1_read_o~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_alusel~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_alusel~9 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_alusel~9 .lut_mask = 64'h00000000F0F0F0F0;
defparam \openmips0|id_ex0|ex_alusel~9 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N29
dffeas \openmips0|id_ex0|ex_alusel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_alusel~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_alusel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_alusel[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_alusel[0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N18
stratixiii_lcell_comb \openmips0|ex0|Mux0~1 (
// Equation(s):
// \openmips0|ex0|Mux0~1_combout  = \openmips0|id_ex0|ex_alusel [0] & ( !\openmips0|id_ex0|ex_alusel [2] & \rst~input_o  & !\openmips0|id_ex0|ex_aluop [7] & \openmips0|ex0|Mux0~0_combout  )

	.dataa(!\openmips0|id_ex0|ex_alusel [2]),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|id_ex0|ex_aluop [7]),
	.datad(!\openmips0|ex0|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_alusel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux0~1 .extended_lut = "off";
defparam \openmips0|ex0|Mux0~1 .lut_mask = 64'h0000000000200020;
defparam \openmips0|ex0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N2
stratixiii_lcell_comb \openmips0|ex0|Mux15~0 (
// Equation(s):
// \openmips0|ex0|Mux15~0_combout  = \openmips0|ex0|Mux0~1_combout  & ( !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_reg1 [0] # \openmips0|id_ex0|ex_reg2 [0] )

	.dataa(gnd),
	.datab(!\openmips0|id_ex0|ex_alusel [1]),
	.datac(!\openmips0|id_ex0|ex_reg2 [0]),
	.datad(!\openmips0|id_ex0|ex_reg1 [0]),
	.datae(!\openmips0|ex0|Mux0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux15~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux15~0 .lut_mask = 64'h00000FCF00000FCF;
defparam \openmips0|ex0|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N3
dffeas \openmips0|ex_mem0|mem_wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[0] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[0] .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y26_N27
dffeas \openmips0|ex_mem0|mem_aluop[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_aluop [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_aluop [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_aluop[5] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_aluop[5] .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y26_N39
dffeas \openmips0|ex_mem0|mem_aluop[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_aluop [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_aluop [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_aluop[2] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_aluop[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N4
stratixiii_lcell_comb \openmips0|id0|WideOr1~0 (
// Equation(s):
// \openmips0|id0|WideOr1~0_combout  = \openmips0|if_id0|id_inst [12] & ( !\openmips0|if_id0|id_inst [13] & (!\openmips0|if_id0|id_inst [11] & !\openmips0|if_id0|id_inst [14] & !\openmips0|if_id0|id_inst [0] # \openmips0|if_id0|id_inst [11] & 
// (\openmips0|if_id0|id_inst [0])) )

	.dataa(!\openmips0|if_id0|id_inst [13]),
	.datab(!\openmips0|if_id0|id_inst [11]),
	.datac(!\openmips0|if_id0|id_inst [14]),
	.datad(!\openmips0|if_id0|id_inst [0]),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|WideOr1~0 .extended_lut = "off";
defparam \openmips0|id0|WideOr1~0 .lut_mask = 64'h0000000080228022;
defparam \openmips0|id0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N5
dffeas \openmips0|id_ex0|ex_alusel[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_alusel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_alusel[2] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_alusel[2] .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y26_N23
dffeas \openmips0|ex_mem0|mem_aluop[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_alusel [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_aluop [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_aluop[6] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_aluop[6] .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y26_N29
dffeas \openmips0|ex_mem0|mem_aluop[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_aluop [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_aluop [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_aluop[0] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_aluop[0] .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y26_N33
dffeas \openmips0|ex_mem0|mem_aluop[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_alusel [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_aluop [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_aluop[1] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_aluop[1] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N28
stratixiii_lcell_comb \openmips0|mem0|Equal0~0 (
// Equation(s):
// \openmips0|mem0|Equal0~0_combout  = \openmips0|ex_mem0|mem_aluop [0] & \openmips0|ex_mem0|mem_aluop [1] & ( \openmips0|ex_mem0|mem_aluop [7] & \openmips0|ex_mem0|mem_aluop [5] & !\openmips0|ex_mem0|mem_aluop [2] & \openmips0|ex_mem0|mem_aluop [6] )

	.dataa(!\openmips0|ex_mem0|mem_aluop [7]),
	.datab(!\openmips0|ex_mem0|mem_aluop [5]),
	.datac(!\openmips0|ex_mem0|mem_aluop [2]),
	.datad(!\openmips0|ex_mem0|mem_aluop [6]),
	.datae(!\openmips0|ex_mem0|mem_aluop [0]),
	.dataf(!\openmips0|ex_mem0|mem_aluop [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem0|Equal0~0 .extended_lut = "off";
defparam \openmips0|mem0|Equal0~0 .lut_mask = 64'h0000000000000010;
defparam \openmips0|mem0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N26
stratixiii_lcell_comb \openmips0|id_ex0|ex_inst~50 (
// Equation(s):
// \openmips0|id_ex0|ex_inst~50_combout  = \openmips0|if_id0|id_inst [4] & ( !\openmips0|id_ex0|ex_reg1[5]~48_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_inst~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_inst~50 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_inst~50 .lut_mask = 64'h00000000AAAAAAAA;
defparam \openmips0|id_ex0|ex_inst~50 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N27
dffeas \openmips0|id_ex0|ex_inst[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_inst~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_inst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_inst[4] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_inst[4] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N22
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~61 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~61_combout  = \openmips0|id_ex0|ex_reg2[6]~50_combout  & ( \openmips0|id_ex0|ex_reg2[6]~49_combout  & \openmips0|id_ex0|ex_reg2[6]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2[6]~51_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~61 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~61 .lut_mask = 64'h00000000000F000F;
defparam \openmips0|id_ex0|ex_reg2~61 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N38
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~53 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~53_combout  = \openmips0|id_ex0|ex_reg2[6]~50_combout  & ( \openmips0|id0|imm[0]~8_combout  & \openmips0|id_ex0|ex_reg2[6]~51_combout  & !\openmips0|id_ex0|ex_reg2[6]~49_combout  )

	.dataa(gnd),
	.datab(!\openmips0|id0|imm[0]~8_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2[6]~51_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~53 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~53 .lut_mask = 64'h0000000003000300;
defparam \openmips0|id_ex0|ex_reg2~53 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N24
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~93 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~93_combout  = \openmips0|if_id0|id_inst [6] & ( \openmips0|ex0|Mux9~0_combout  & \openmips0|id_ex0|ex_reg2[6]~49_combout  & \openmips0|id_ex0|ex_reg2~52_combout  # \openmips0|id_ex0|ex_reg2~53_combout  ) # 
// !\openmips0|if_id0|id_inst [6] & ( \openmips0|ex0|Mux9~0_combout  & \openmips0|id_ex0|ex_reg2[6]~49_combout  & \openmips0|id_ex0|ex_reg2~52_combout  )

	.dataa(!\openmips0|ex0|Mux9~0_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2~53_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~52_combout ),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~93 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~93 .lut_mask = 64'h0005000533373337;
defparam \openmips0|id_ex0|ex_reg2~93 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y27_N31
dffeas \openmips0|ex_mem0|mem_wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[6] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[6] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y27_N7
dffeas \openmips0|ex_mem0|mem_aluop[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_aluop [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_aluop [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_aluop[3] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_aluop[3] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N36
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1[5]~52 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[5]~52_combout  = !\openmips0|if_id0|id_inst [4] & ( !\openmips0|if_id0|id_inst [8] )

	.dataa(gnd),
	.datab(!\openmips0|if_id0|id_inst [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[5]~52 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1[5]~52 .lut_mask = 64'hCCCCCCCC00000000;
defparam \openmips0|id_ex0|ex_reg1[5]~52 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1[5]~54 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[5]~54_combout  = \openmips0|id0|always1~8_combout  & ( \openmips0|regfile1|always1~2_combout  & \openmips0|id0|reg1_read_o~1_combout  ) # !\openmips0|id0|always1~8_combout  & ( \openmips0|id0|reg1_read_o~1_combout  & 
// (\openmips0|id_ex0|ex_reg1[5]~52_combout  # \openmips0|regfile1|always1~2_combout ) )

	.dataa(gnd),
	.datab(!\openmips0|regfile1|always1~2_combout ),
	.datac(!\openmips0|id0|reg1_read_o~1_combout ),
	.datad(!\openmips0|id_ex0|ex_reg1[5]~52_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|always1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[5]~54 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1[5]~54 .lut_mask = 64'h030F030F03030303;
defparam \openmips0|id_ex0|ex_reg1[5]~54 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N6
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2[6]~58 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[6]~58_combout  = \openmips0|regfile1|always2~3_combout  & ( \rst~input_o  & (!\openmips0|id_ex0|ex_reg2[12]~48_combout  & \openmips0|if_id0|id_inst [5] # \openmips0|id_ex0|ex_reg2[12]~48_combout  & !\openmips0|if_id0|id_inst [5] 
// & \openmips0|id_ex0|ex_reg2[6]~56_combout ) ) # !\openmips0|regfile1|always2~3_combout  & ( \rst~input_o  & (\openmips0|id_ex0|ex_reg2[12]~48_combout  & \openmips0|id_ex0|ex_reg2[6]~56_combout  # \openmips0|if_id0|id_inst [5]) )

	.dataa(!\openmips0|id_ex0|ex_reg2[12]~48_combout ),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|if_id0|id_inst [5]),
	.datad(!\openmips0|id_ex0|ex_reg2[6]~56_combout ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2[6]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[6]~58 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2[6]~58 .lut_mask = 64'h0313031302120212;
defparam \openmips0|id_ex0|ex_reg2[6]~58 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N34
stratixiii_lcell_comb \openmips0|regfile1|regs~404 (
// Equation(s):
// \openmips0|regfile1|regs~404_combout  = \rst~input_o  & \openmips0|mem_wb0|wb_wdata [5] # !\rst~input_o  & \openmips0|mem_wb0|wb_wdata [5] # !\rst~input_o  & !\openmips0|mem_wb0|wb_wdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst~input_o ),
	.dataf(!\openmips0|mem_wb0|wb_wdata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~404 .extended_lut = "off";
defparam \openmips0|regfile1|regs~404 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \openmips0|regfile1|regs~404 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y30_N35
dffeas \openmips0|regfile1|regs[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~404_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][5] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][5] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y28_N7
dffeas \openmips0|regfile1|regs[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~390_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][5] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][5] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y28_N35
dffeas \openmips0|regfile1|regs[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~390_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][5] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][5] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N6
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~86 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~86_combout  = \openmips0|regfile1|regs[4][5]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[2][5]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (!\openmips0|id0|reg2_addr_o[1]~4_combout  # \openmips0|regfile1|regs[6][5]~q ) ) # !\openmips0|regfile1|regs[4][5]~q  & ( \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[2][5]~q ) # 
// \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[6][5]~q ) )

	.dataa(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datab(!\openmips0|regfile1|regs[6][5]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datad(!\openmips0|regfile1|regs[2][5]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[4][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~86 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~86 .lut_mask = 64'h010B010B515B515B;
defparam \openmips0|id_ex0|ex_reg2~86 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N19
dffeas \openmips0|regfile1|regs[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~390_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][5] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][5] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y28_N3
dffeas \openmips0|regfile1|regs[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~390_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][5] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][5] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N38
stratixiii_lcell_comb \openmips0|regfile1|regs[3][14]~407 (
// Equation(s):
// \openmips0|regfile1|regs[3][14]~407_combout  = \openmips0|mem_wb0|wb_wreg~q  & ( !\rst~input_o  # \openmips0|mem_wb0|wb_wd [0] & !\openmips0|mem_wb0|wb_wd [2] & \openmips0|mem_wb0|wb_wd [1] ) # !\openmips0|mem_wb0|wb_wreg~q  & ( !\rst~input_o  )

	.dataa(!\openmips0|mem_wb0|wb_wd [0]),
	.datab(!\openmips0|mem_wb0|wb_wd [2]),
	.datac(!\openmips0|mem_wb0|wb_wd [1]),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wreg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs[3][14]~407_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][14]~407 .extended_lut = "off";
defparam \openmips0|regfile1|regs[3][14]~407 .lut_mask = 64'hFF00FF00FF04FF04;
defparam \openmips0|regfile1|regs[3][14]~407 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y28_N9
dffeas \openmips0|regfile1|regs[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~390_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][5] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][5] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~85 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~85_combout  = \openmips0|regfile1|regs[3][5]~q  & \openmips0|regfile1|regs[1][5]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  # !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][5]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][5]~q  ) # !\openmips0|regfile1|regs[3][5]~q  & \openmips0|regfile1|regs[1][5]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout ) # 
// \openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][5]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][5]~q ) ) # \openmips0|regfile1|regs[3][5]~q  & 
// !\openmips0|regfile1|regs[1][5]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|id0|reg2_addr_o[1]~4_combout ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][5]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][5]~q ) ) # !\openmips0|regfile1|regs[3][5]~q  & !\openmips0|regfile1|regs[1][5]~q  & ( \openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[5][5]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][5]~q ) )

	.dataa(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datab(!\openmips0|regfile1|regs[7][5]~q ),
	.datac(!\openmips0|regfile1|regs[5][5]~q ),
	.datad(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datae(!\openmips0|regfile1|regs[3][5]~q ),
	.dataf(!\openmips0|regfile1|regs[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~85 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~85 .lut_mask = 64'h051105BBAF11AFBB;
defparam \openmips0|id_ex0|ex_reg2~85 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N18
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~87 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~87_combout  = \openmips0|id_ex0|ex_reg2~85_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~57_combout  & !\openmips0|id_ex0|ex_reg2[6]~58_combout  & (\openmips0|id_ex0|ex_reg2~86_combout ) # \openmips0|id_ex0|ex_reg2[6]~57_combout  & 
// (\openmips0|mem_wb0|wb_wdata [5] # \openmips0|id_ex0|ex_reg2[6]~58_combout ) ) # !\openmips0|id_ex0|ex_reg2~85_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~58_combout  & (!\openmips0|id_ex0|ex_reg2[6]~57_combout  & (\openmips0|id_ex0|ex_reg2~86_combout ) # 
// \openmips0|id_ex0|ex_reg2[6]~57_combout  & \openmips0|mem_wb0|wb_wdata [5]) )

	.dataa(!\openmips0|id_ex0|ex_reg2[6]~57_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2[6]~58_combout ),
	.datac(!\openmips0|mem_wb0|wb_wdata [5]),
	.datad(!\openmips0|id_ex0|ex_reg2~86_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~87 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~87 .lut_mask = 64'h048C048C159D159D;
defparam \openmips0|id_ex0|ex_reg2~87 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N34
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~88 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~88_combout  = \openmips0|id_ex0|ex_reg2~52_combout  & \openmips0|id_ex0|ex_reg2~53_combout  & ( \openmips0|ex0|Mux10~0_combout  & \openmips0|id_ex0|ex_reg2[6]~49_combout  # \openmips0|if_id0|id_inst [5] ) # 
// !\openmips0|id_ex0|ex_reg2~52_combout  & \openmips0|id_ex0|ex_reg2~53_combout  & ( \openmips0|if_id0|id_inst [5] ) # \openmips0|id_ex0|ex_reg2~52_combout  & !\openmips0|id_ex0|ex_reg2~53_combout  & ( \openmips0|ex0|Mux10~0_combout  & 
// \openmips0|id_ex0|ex_reg2[6]~49_combout  )

	.dataa(!\openmips0|ex0|Mux10~0_combout ),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.datad(!\openmips0|if_id0|id_inst [5]),
	.datae(!\openmips0|id_ex0|ex_reg2~52_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg2~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~88 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~88 .lut_mask = 64'h0000050500FF05FF;
defparam \openmips0|id_ex0|ex_reg2~88 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N16
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~89 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~89_combout  = \openmips0|mem_wb0|wb_wdata~53_combout  & ( \openmips0|id_ex0|ex_reg2~61_combout  & \openmips0|id_ex0|ex_reg2~87_combout  # \openmips0|id_ex0|ex_reg2~62_combout  # \openmips0|id_ex0|ex_reg2~88_combout  ) # 
// !\openmips0|mem_wb0|wb_wdata~53_combout  & ( \openmips0|id_ex0|ex_reg2~61_combout  & \openmips0|id_ex0|ex_reg2~87_combout  # \openmips0|id_ex0|ex_reg2~88_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~61_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2~87_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~88_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~62_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~89 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~89 .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \openmips0|id_ex0|ex_reg2~89 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y29_N17
dffeas \openmips0|id_ex0|ex_reg2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[5] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[5] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N10
stratixiii_lcell_comb \openmips0|ex0|Mux10~0 (
// Equation(s):
// \openmips0|ex0|Mux10~0_combout  = \openmips0|ex0|Mux0~1_combout  & \openmips0|id_ex0|ex_reg2 [5] # \openmips0|ex0|Mux0~1_combout  & !\openmips0|id_ex0|ex_reg2 [5] & ( !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_reg1 [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_alusel [1]),
	.datad(!\openmips0|id_ex0|ex_reg1 [5]),
	.datae(!\openmips0|ex0|Mux0~1_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux10~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux10~0 .lut_mask = 64'h000000F00000FFFF;
defparam \openmips0|ex0|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N11
dffeas \openmips0|ex_mem0|mem_wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[5] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[5] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N35
dffeas \openmips0|regfile1|regs[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~389_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][4] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][4] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y30_N39
dffeas \openmips0|regfile1|regs[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~389_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][4] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][4] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N33
dffeas \openmips0|regfile1|regs[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~389_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][4] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][4] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N32
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~81 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~81_combout  = \openmips0|regfile1|regs[2][4]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[4][4]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[6][4]~q ) ) # !\openmips0|regfile1|regs[2][4]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[4][4]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[6][4]~q ) ) # \openmips0|regfile1|regs[2][4]~q  & !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( \openmips0|id0|reg2_addr_o[1]~4_combout  )

	.dataa(gnd),
	.datab(!\openmips0|regfile1|regs[4][4]~q ),
	.datac(!\openmips0|regfile1|regs[6][4]~q ),
	.datad(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datae(!\openmips0|regfile1|regs[2][4]~q ),
	.dataf(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~81 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~81 .lut_mask = 64'h000000FF330F330F;
defparam \openmips0|id_ex0|ex_reg2~81 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N36
stratixiii_lcell_comb \openmips0|regfile1|regs[1][2]~385 (
// Equation(s):
// \openmips0|regfile1|regs[1][2]~385_combout  = \openmips0|mem_wb0|wb_wd [1] & ( !\rst~input_o  ) # !\openmips0|mem_wb0|wb_wd [1] & ( !\rst~input_o  # \openmips0|mem_wb0|wb_wd [0] & !\openmips0|mem_wb0|wb_wd [2] & \openmips0|mem_wb0|wb_wreg~q  )

	.dataa(!\openmips0|mem_wb0|wb_wd [0]),
	.datab(!\openmips0|mem_wb0|wb_wd [2]),
	.datac(!\openmips0|mem_wb0|wb_wreg~q ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs[1][2]~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][2]~385 .extended_lut = "off";
defparam \openmips0|regfile1|regs[1][2]~385 .lut_mask = 64'hFF04FF04FF00FF00;
defparam \openmips0|regfile1|regs[1][2]~385 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X41_Y27_N23
dffeas \openmips0|regfile1|regs[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~389_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][4] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][4] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N4
stratixiii_lcell_comb \openmips0|regfile1|regs~413 (
// Equation(s):
// \openmips0|regfile1|regs~413_combout  = \openmips0|mem_wb0|wb_wdata [4] # !\openmips0|mem_wb0|wb_wdata [4] & ( !\rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~413_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~413 .extended_lut = "off";
defparam \openmips0|regfile1|regs~413 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \openmips0|regfile1|regs~413 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y28_N5
dffeas \openmips0|regfile1|regs[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~413_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][4] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][4] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y27_N9
dffeas \openmips0|regfile1|regs[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~389_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][4] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][4] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~80 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~80_combout  = \openmips0|regfile1|regs[3][4]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[5][4]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[7][4]~q ) ) # !\openmips0|regfile1|regs[3][4]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[5][4]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[7][4]~q ) ) # \openmips0|regfile1|regs[3][4]~q  & !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( \openmips0|regfile1|regs[1][4]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  ) # !\openmips0|regfile1|regs[3][4]~q  & 
// !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[1][4]~q  )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|regfile1|regs[1][4]~q ),
	.datac(!\openmips0|regfile1|regs[5][4]~q ),
	.datad(!\openmips0|regfile1|regs[7][4]~q ),
	.datae(!\openmips0|regfile1|regs[3][4]~q ),
	.dataf(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~80 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~80 .lut_mask = 64'h222277770A5F0A5F;
defparam \openmips0|id_ex0|ex_reg2~80 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N16
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~82 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~82_combout  = \openmips0|id_ex0|ex_reg2~80_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~57_combout  & !\openmips0|id_ex0|ex_reg2[6]~58_combout  & (\openmips0|id_ex0|ex_reg2~81_combout ) # \openmips0|id_ex0|ex_reg2[6]~57_combout  & 
// (\openmips0|mem_wb0|wb_wdata [4] # \openmips0|id_ex0|ex_reg2[6]~58_combout ) ) # !\openmips0|id_ex0|ex_reg2~80_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~58_combout  & (!\openmips0|id_ex0|ex_reg2[6]~57_combout  & (\openmips0|id_ex0|ex_reg2~81_combout ) # 
// \openmips0|id_ex0|ex_reg2[6]~57_combout  & \openmips0|mem_wb0|wb_wdata [4]) )

	.dataa(!\openmips0|id_ex0|ex_reg2[6]~57_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2[6]~58_combout ),
	.datac(!\openmips0|mem_wb0|wb_wdata [4]),
	.datad(!\openmips0|id_ex0|ex_reg2~81_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~82 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~82 .lut_mask = 64'h048C048C159D159D;
defparam \openmips0|id_ex0|ex_reg2~82 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N2
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~83 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~83_combout  = \openmips0|ex0|Mux11~0_combout  & \openmips0|id_ex0|ex_reg2~53_combout  & ( \openmips0|id_ex0|ex_reg2[6]~49_combout  & \openmips0|id_ex0|ex_reg2~52_combout  # \openmips0|if_id0|id_inst [4] ) # 
// !\openmips0|ex0|Mux11~0_combout  & \openmips0|id_ex0|ex_reg2~53_combout  & ( \openmips0|if_id0|id_inst [4] ) # \openmips0|ex0|Mux11~0_combout  & !\openmips0|id_ex0|ex_reg2~53_combout  & ( \openmips0|id_ex0|ex_reg2[6]~49_combout  & 
// \openmips0|id_ex0|ex_reg2~52_combout  )

	.dataa(gnd),
	.datab(!\openmips0|if_id0|id_inst [4]),
	.datac(!\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~52_combout ),
	.datae(!\openmips0|ex0|Mux11~0_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg2~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~83 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~83 .lut_mask = 64'h0000000F3333333F;
defparam \openmips0|id_ex0|ex_reg2~83 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N22
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~84 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~84_combout  = \openmips0|mem_wb0|wb_wdata~52_combout  & ( \openmips0|id_ex0|ex_reg2~82_combout  & \openmips0|id_ex0|ex_reg2~61_combout  # \openmips0|id_ex0|ex_reg2~83_combout  # \openmips0|id_ex0|ex_reg2~62_combout  ) # 
// !\openmips0|mem_wb0|wb_wdata~52_combout  & ( \openmips0|id_ex0|ex_reg2~82_combout  & \openmips0|id_ex0|ex_reg2~61_combout  # \openmips0|id_ex0|ex_reg2~83_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~62_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2~82_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~83_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~61_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~84 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~84 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \openmips0|id_ex0|ex_reg2~84 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y27_N23
dffeas \openmips0|id_ex0|ex_reg2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[4] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[4] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N24
stratixiii_lcell_comb \openmips0|ex0|Mux11~0 (
// Equation(s):
// \openmips0|ex0|Mux11~0_combout  = \openmips0|ex0|Mux0~1_combout  & ( \openmips0|id_ex0|ex_reg1 [4] & !\openmips0|id_ex0|ex_alusel [1] # \openmips0|id_ex0|ex_reg2 [4] )

	.dataa(gnd),
	.datab(!\openmips0|id_ex0|ex_reg1 [4]),
	.datac(!\openmips0|id_ex0|ex_reg2 [4]),
	.datad(!\openmips0|id_ex0|ex_alusel [1]),
	.datae(gnd),
	.dataf(!\openmips0|ex0|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux11~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux11~0 .lut_mask = 64'h000000003F0F3F0F;
defparam \openmips0|ex0|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X41_Y27_N25
dffeas \openmips0|ex_mem0|mem_wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[4] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[4] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y27_N29
dffeas \openmips0|ex_mem0|mem_reg2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[4] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[4] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N28
stratixiii_lcell_comb \openmips0|mem0|mem_data_o[8]~32 (
// Equation(s):
// \openmips0|mem0|mem_data_o[8]~32_combout  = \openmips0|mem0|Equal0~0_combout  & ( !\openmips0|ex_mem0|mem_aluop [3] # !\rst~input_o  ) # !\openmips0|mem0|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|ex_mem0|mem_aluop [3]),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem0|mem_data_o[8]~32 .extended_lut = "off";
defparam \openmips0|mem0|mem_data_o[8]~32 .lut_mask = 64'hFFFFFFFFFFF0FFF0;
defparam \openmips0|mem0|mem_data_o[8]~32 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N4
stratixiii_lcell_comb \openmips0|regfile1|regs~410 (
// Equation(s):
// \openmips0|regfile1|regs~410_combout  = \openmips0|mem_wb0|wb_wdata [1] # !\openmips0|mem_wb0|wb_wdata [1] & ( !\rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst~input_o ),
	.datae(!\openmips0|mem_wb0|wb_wdata [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~410 .extended_lut = "off";
defparam \openmips0|regfile1|regs~410 .lut_mask = 64'hFF00FFFFFF00FFFF;
defparam \openmips0|regfile1|regs~410 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y31_N5
dffeas \openmips0|regfile1|regs[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~410_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][1] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][1] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N22
stratixiii_lcell_comb \openmips0|regfile1|regs~386 (
// Equation(s):
// \openmips0|regfile1|regs~386_combout  = \rst~input_o  & \openmips0|mem_wb0|wb_wdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\openmips0|mem_wb0|wb_wdata [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~386 .extended_lut = "off";
defparam \openmips0|regfile1|regs~386 .lut_mask = 64'h000F000F000F000F;
defparam \openmips0|regfile1|regs~386 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y31_N9
dffeas \openmips0|regfile1|regs[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~386_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][1] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][1] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y29_N23
dffeas \openmips0|regfile1|regs[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~386_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][1] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][1] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~64 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~64_combout  = \openmips0|regfile1|regs[6][1]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[4][1]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[2][1]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout ) ) # !\openmips0|regfile1|regs[6][1]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[4][1]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[2][1]~q  )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datac(!\openmips0|regfile1|regs[2][1]~q ),
	.datad(!\openmips0|regfile1|regs[4][1]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~64 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~64 .lut_mask = 64'h0426042615371537;
defparam \openmips0|id_ex0|ex_reg2~64 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N24
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2[12]~66 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[12]~66_combout  = \openmips0|regfile1|always2~3_combout  & ( \rst~input_o  & !\openmips0|id0|always2~5_combout  & (\openmips0|id_ex0|ex_reg2[12]~48_combout  # \openmips0|if_id0|id_inst [5]) ) # 
// !\openmips0|regfile1|always2~3_combout  & ( \rst~input_o  & \openmips0|if_id0|id_inst [5] & !\openmips0|id0|always2~5_combout  )

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|if_id0|id_inst [5]),
	.datac(!\openmips0|id_ex0|ex_reg2[12]~48_combout ),
	.datad(!\openmips0|id0|always2~5_combout ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2[12]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[12]~66 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2[12]~66 .lut_mask = 64'h1100110015001500;
defparam \openmips0|id_ex0|ex_reg2[12]~66 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N26
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2[12]~67 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[12]~67_combout  = \openmips0|regfile1|always2~3_combout  & ( !\openmips0|id0|always2~5_combout  & (!\openmips0|id_ex0|ex_reg2[12]~48_combout  # !\rst~input_o ) ) # !\openmips0|regfile1|always2~3_combout  & ( 
// !\openmips0|id0|always2~5_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2[12]~48_combout ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\openmips0|id0|always2~5_combout ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2[12]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[12]~67 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2[12]~67 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \openmips0|id_ex0|ex_reg2[12]~67 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N28
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~68 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~68_combout  = \openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata~49_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  & (\openmips0|id_ex0|ex_reg2~64_combout ) # \openmips0|id_ex0|ex_reg2[12]~66_combout 
//  & \openmips0|id_ex0|ex_reg2~65_combout  ) # !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata~49_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  # \openmips0|mem_wb0|wb_wdata [1] ) # \openmips0|id_ex0|ex_reg2[12]~67_combout 
//  & !\openmips0|mem_wb0|wb_wdata~49_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  & (\openmips0|id_ex0|ex_reg2~64_combout ) # \openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|id_ex0|ex_reg2~65_combout  ) # 
// !\openmips0|id_ex0|ex_reg2[12]~67_combout  & !\openmips0|mem_wb0|wb_wdata~49_combout  & ( \openmips0|mem_wb0|wb_wdata [1] & \openmips0|id_ex0|ex_reg2[12]~66_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~65_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [1]),
	.datac(!\openmips0|id_ex0|ex_reg2~64_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2[12]~66_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2[12]~67_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~68 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~68 .lut_mask = 64'h00330F55FF330F55;
defparam \openmips0|id_ex0|ex_reg2~68 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y31_N22
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2[12]~69 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[12]~69_combout  = \openmips0|id_ex0|ex_reg2[6]~56_combout  & \openmips0|id_ex0|ex_reg2[6]~50_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~48_combout  # !\openmips0|if_id0|id_inst [5] # \openmips0|id_ex0|ex_reg1[5]~48_combout  ) # 
// !\openmips0|id_ex0|ex_reg2[6]~56_combout  & \openmips0|id_ex0|ex_reg2[6]~50_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~48_combout  # \openmips0|id_ex0|ex_reg1[5]~48_combout  ) # \openmips0|id_ex0|ex_reg2[6]~56_combout  & 
// !\openmips0|id_ex0|ex_reg2[6]~50_combout  & ( \openmips0|id_ex0|ex_reg1[5]~48_combout  ) # !\openmips0|id_ex0|ex_reg2[6]~56_combout  & !\openmips0|id_ex0|ex_reg2[6]~50_combout  & ( \openmips0|id_ex0|ex_reg1[5]~48_combout  )

	.dataa(gnd),
	.datab(!\openmips0|id_ex0|ex_reg2[12]~48_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datad(!\openmips0|if_id0|id_inst [5]),
	.datae(!\openmips0|id_ex0|ex_reg2[6]~56_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg2[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2[12]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[12]~69 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2[12]~69 .lut_mask = 64'h0F0F0F0FCFCFFFCF;
defparam \openmips0|id_ex0|ex_reg2[12]~69 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N26
stratixiii_lcell_comb \openmips0|id0|always2~8 (
// Equation(s):
// \openmips0|id0|always2~8_combout  = \openmips0|id_ex0|ex_wreg~q  & ( \openmips0|id0|always2~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|id0|always2~6_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_wreg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id0|always2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id0|always2~8 .extended_lut = "off";
defparam \openmips0|id0|always2~8 .lut_mask = 64'h0000000000FF00FF;
defparam \openmips0|id0|always2~8 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y29_N29
dffeas \openmips0|id_ex0|ex_reg2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~68_combout ),
	.asdata(\openmips0|ex0|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg2[12]~69_combout ),
	.sload(\openmips0|id0|always2~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[1] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[1] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N4
stratixiii_lcell_comb \openmips0|ex0|Mux14~0 (
// Equation(s):
// \openmips0|ex0|Mux14~0_combout  = \openmips0|ex0|Mux0~1_combout  & \openmips0|id_ex0|ex_reg2 [1] # \openmips0|ex0|Mux0~1_combout  & !\openmips0|id_ex0|ex_reg2 [1] & ( \openmips0|id_ex0|ex_reg1 [1] & !\openmips0|id_ex0|ex_alusel [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_reg1 [1]),
	.datad(!\openmips0|id_ex0|ex_alusel [1]),
	.datae(!\openmips0|ex0|Mux0~1_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux14~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux14~0 .lut_mask = 64'h00000F000000FFFF;
defparam \openmips0|ex0|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N5
dffeas \openmips0|ex_mem0|mem_wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[1] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[1] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N14
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1[5]~49 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[5]~49_combout  = \openmips0|id0|always1~8_combout  & ( \openmips0|id0|reg1_read_o~1_combout  ) # !\openmips0|id0|always1~8_combout  & ( \openmips0|id_ex0|ex_wreg~q  & \openmips0|id0|always1~6_combout  & 
// \openmips0|id0|reg1_read_o~1_combout  )

	.dataa(!\openmips0|id_ex0|ex_wreg~q ),
	.datab(gnd),
	.datac(!\openmips0|id0|always1~6_combout ),
	.datad(!\openmips0|id0|reg1_read_o~1_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|always1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[5]~49 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1[5]~49 .lut_mask = 64'h0005000500FF00FF;
defparam \openmips0|id_ex0|ex_reg1[5]~49 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N32
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1[5]~50 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[5]~50_combout  = !\openmips0|id_ex0|ex_reg1[5]~48_combout  & ( \openmips0|id_ex0|ex_reg1[5]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1[5]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[5]~50 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1[5]~50 .lut_mask = 64'h0F0F0F0F00000000;
defparam \openmips0|id_ex0|ex_reg1[5]~50 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N12
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~78 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~78_combout  = \openmips0|id_ex0|ex_reg2~52_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~49_combout  & \openmips0|if_id0|id_inst [2] & \openmips0|id_ex0|ex_reg2~53_combout  # \openmips0|id_ex0|ex_reg2[6]~49_combout  & 
// (\openmips0|if_id0|id_inst [2] & \openmips0|id_ex0|ex_reg2~53_combout  # \openmips0|ex0|Mux12~0_combout ) ) # !\openmips0|id_ex0|ex_reg2~52_combout  & ( \openmips0|if_id0|id_inst [2] & \openmips0|id_ex0|ex_reg2~53_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.datab(!\openmips0|if_id0|id_inst [2]),
	.datac(!\openmips0|id_ex0|ex_reg2~53_combout ),
	.datad(!\openmips0|ex0|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~78 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~78 .lut_mask = 64'h0303030303570357;
defparam \openmips0|id_ex0|ex_reg2~78 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y28_N15
dffeas \openmips0|regfile1|regs[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~388_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][3] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][3] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y30_N21
dffeas \openmips0|regfile1|regs[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~388_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][3] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][3] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y28_N1
dffeas \openmips0|regfile1|regs[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~388_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][3] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][3] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N0
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~75 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~75_combout  = \openmips0|regfile1|regs[3][3]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][3]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// \openmips0|regfile1|regs[7][3]~q  ) # !\openmips0|regfile1|regs[3][3]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][3]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// \openmips0|regfile1|regs[7][3]~q  ) # \openmips0|regfile1|regs[3][3]~q  & !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( \openmips0|id0|reg2_addr_o[1]~4_combout  # \openmips0|regfile1|regs[1][3]~q  ) # !\openmips0|regfile1|regs[3][3]~q  & 
// !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( \openmips0|regfile1|regs[1][3]~q  & !\openmips0|id0|reg2_addr_o[1]~4_combout  )

	.dataa(!\openmips0|regfile1|regs[7][3]~q ),
	.datab(!\openmips0|regfile1|regs[5][3]~q ),
	.datac(!\openmips0|regfile1|regs[1][3]~q ),
	.datad(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datae(!\openmips0|regfile1|regs[3][3]~q ),
	.dataf(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~75 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~75 .lut_mask = 64'h0F000FFF33553355;
defparam \openmips0|id_ex0|ex_reg2~75 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y28_N10
stratixiii_lcell_comb \openmips0|regfile1|regs~412 (
// Equation(s):
// \openmips0|regfile1|regs~412_combout  = \openmips0|mem_wb0|wb_wdata [3] # !\openmips0|mem_wb0|wb_wdata [3] & ( !\rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~412 .extended_lut = "off";
defparam \openmips0|regfile1|regs~412 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \openmips0|regfile1|regs~412 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X41_Y28_N11
dffeas \openmips0|regfile1|regs[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~412_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][3] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][3] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y28_N31
dffeas \openmips0|regfile1|regs[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~388_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][3] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][3] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N30
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~76 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~76_combout  = \openmips0|regfile1|regs[6][3]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[2][3]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[4][3]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout ) ) # !\openmips0|regfile1|regs[6][3]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[2][3]~q ) # 
// \openmips0|id0|reg2_addr_o[2]~5_combout  & !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[4][3]~q  )

	.dataa(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datab(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datac(!\openmips0|regfile1|regs[4][3]~q ),
	.datad(!\openmips0|regfile1|regs[2][3]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~76 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~76 .lut_mask = 64'h0426042615371537;
defparam \openmips0|id_ex0|ex_reg2~76 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N30
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~77 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~77_combout  = \openmips0|id_ex0|ex_reg2~76_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~57_combout  & !\openmips0|id_ex0|ex_reg2[6]~58_combout  # \openmips0|id_ex0|ex_reg2[6]~57_combout  & (!\openmips0|id_ex0|ex_reg2[6]~58_combout  
// & (\openmips0|mem_wb0|wb_wdata [3]) # \openmips0|id_ex0|ex_reg2[6]~58_combout  & \openmips0|id_ex0|ex_reg2~75_combout ) ) # !\openmips0|id_ex0|ex_reg2~76_combout  & ( \openmips0|id_ex0|ex_reg2[6]~57_combout  & (!\openmips0|id_ex0|ex_reg2[6]~58_combout  & 
// (\openmips0|mem_wb0|wb_wdata [3]) # \openmips0|id_ex0|ex_reg2[6]~58_combout  & \openmips0|id_ex0|ex_reg2~75_combout ) )

	.dataa(!\openmips0|id_ex0|ex_reg2[6]~57_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2[6]~58_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~75_combout ),
	.datad(!\openmips0|mem_wb0|wb_wdata [3]),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~77 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~77 .lut_mask = 64'h0145014589CD89CD;
defparam \openmips0|id_ex0|ex_reg2~77 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N36
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~79 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~79_combout  = \openmips0|mem_wb0|wb_wdata~51_combout  & ( \openmips0|id_ex0|ex_reg2~61_combout  & \openmips0|id_ex0|ex_reg2~77_combout  # \openmips0|id_ex0|ex_reg2~78_combout  # \openmips0|id_ex0|ex_reg2~62_combout  ) # 
// !\openmips0|mem_wb0|wb_wdata~51_combout  & ( \openmips0|id_ex0|ex_reg2~61_combout  & \openmips0|id_ex0|ex_reg2~77_combout  # \openmips0|id_ex0|ex_reg2~78_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~62_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2~61_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~78_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~77_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~79 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~79 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \openmips0|id_ex0|ex_reg2~79 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y27_N37
dffeas \openmips0|id_ex0|ex_reg2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[3] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[3] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N26
stratixiii_lcell_comb \openmips0|ex0|Mux12~0 (
// Equation(s):
// \openmips0|ex0|Mux12~0_combout  = \openmips0|ex0|Mux0~1_combout  & (!\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_reg1 [3] # \openmips0|id_ex0|ex_reg2 [3])

	.dataa(!\openmips0|ex0|Mux0~1_combout ),
	.datab(!\openmips0|id_ex0|ex_alusel [1]),
	.datac(!\openmips0|id_ex0|ex_reg2 [3]),
	.datad(!\openmips0|id_ex0|ex_reg1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux12~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux12~0 .lut_mask = 64'h0545054505450545;
defparam \openmips0|ex0|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y27_N27
dffeas \openmips0|ex_mem0|mem_wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[3] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[3] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N32
stratixiii_lcell_comb \data_ram0|data_mem~1236feeder (
// Equation(s):
// \data_ram0|data_mem~1236feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1236feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1236feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1236feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1236feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y26_N22
stratixiii_lcell_comb \openmips0|id_ex0|ex_inst~49 (
// Equation(s):
// \openmips0|id_ex0|ex_inst~49_combout  = \openmips0|if_id0|id_inst [0] & ( !\openmips0|id_ex0|ex_reg1[5]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datae(gnd),
	.dataf(!\openmips0|if_id0|id_inst [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_inst~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_inst~49 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_inst~49 .lut_mask = 64'h00000000FF00FF00;
defparam \openmips0|id_ex0|ex_inst~49 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y26_N23
dffeas \openmips0|id_ex0|ex_inst[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_inst~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_inst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_inst[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_inst[0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N0
stratixiii_lcell_comb \openmips0|ex0|Add0~1 (
// Equation(s):
// \openmips0|ex0|Add0~1_sumout  = SUM(( \openmips0|id_ex0|ex_inst [0] ) + ( \openmips0|id_ex0|ex_reg1 [0] ) + ( !VCC ))
// \openmips0|ex0|Add0~2  = CARRY(( \openmips0|id_ex0|ex_inst [0] ) + ( \openmips0|id_ex0|ex_reg1 [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_inst [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|ex0|Add0~1_sumout ),
	.cout(\openmips0|ex0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Add0~1 .extended_lut = "off";
defparam \openmips0|ex0|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \openmips0|ex0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y26_N25
dffeas \openmips0|ex_mem0|mem_mem_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex0|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_mem_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_mem_addr[0] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_mem_addr[0] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N24
stratixiii_lcell_comb \openmips0|mem0|mem_addr_o[0]~34 (
// Equation(s):
// \openmips0|mem0|mem_addr_o[0]~34_combout  = \openmips0|ex_mem0|mem_mem_addr [0] & \openmips0|mem0|Equal0~0_combout  & ( \rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(!\openmips0|ex_mem0|mem_mem_addr [0]),
	.dataf(!\openmips0|mem0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem0|mem_addr_o[0]~34 .extended_lut = "off";
defparam \openmips0|mem0|mem_addr_o[0]~34 .lut_mask = 64'h0000000000000F0F;
defparam \openmips0|mem0|mem_addr_o[0]~34 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N14
stratixiii_lcell_comb \openmips0|id_ex0|ex_inst~48 (
// Equation(s):
// \openmips0|id_ex0|ex_inst~48_combout  = !\openmips0|id_ex0|ex_reg1[5]~48_combout  & ( \openmips0|if_id0|id_inst [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|if_id0|id_inst [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_inst~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_inst~48 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_inst~48 .lut_mask = 64'h0F0F0F0F00000000;
defparam \openmips0|id_ex0|ex_inst~48 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y30_N15
dffeas \openmips0|id_ex0|ex_inst[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_inst~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_inst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_inst[2] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_inst[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N14
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~73 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~73_combout  = \openmips0|id_ex0|ex_reg2~52_combout  & ( !\openmips0|id_ex0|ex_reg2[6]~49_combout  & \openmips0|if_id0|id_inst [2] & (\openmips0|id_ex0|ex_reg2~53_combout ) # \openmips0|id_ex0|ex_reg2[6]~49_combout  & 
// (\openmips0|if_id0|id_inst [2] & \openmips0|id_ex0|ex_reg2~53_combout  # \openmips0|ex0|Mux13~0_combout ) ) # !\openmips0|id_ex0|ex_reg2~52_combout  & ( \openmips0|if_id0|id_inst [2] & \openmips0|id_ex0|ex_reg2~53_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.datab(!\openmips0|if_id0|id_inst [2]),
	.datac(!\openmips0|ex0|Mux13~0_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~53_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~73 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~73 .lut_mask = 64'h0033003305370537;
defparam \openmips0|id_ex0|ex_reg2~73 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N20
stratixiii_lcell_comb \openmips0|regfile1|regs~387 (
// Equation(s):
// \openmips0|regfile1|regs~387_combout  = \openmips0|mem_wb0|wb_wdata [2] & ( \rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~387 .extended_lut = "off";
defparam \openmips0|regfile1|regs~387 .lut_mask = 64'h000000000F0F0F0F;
defparam \openmips0|regfile1|regs~387 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y29_N39
dffeas \openmips0|regfile1|regs[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~387_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][2] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][2] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y27_N21
dffeas \openmips0|regfile1|regs[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~387_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][2] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][2] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y28_N13
dffeas \openmips0|regfile1|regs[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~387_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][2] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N12
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~70 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~70_combout  = \openmips0|regfile1|regs[5][2]~q  & \openmips0|id0|reg2_addr_o[1]~4_combout  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[3][2]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[7][2]~q ) ) # !\openmips0|regfile1|regs[5][2]~q  & \openmips0|id0|reg2_addr_o[1]~4_combout  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[3][2]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[7][2]~q ) ) # \openmips0|regfile1|regs[5][2]~q  & !\openmips0|id0|reg2_addr_o[1]~4_combout  & ( \openmips0|regfile1|regs[1][2]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout  ) # !\openmips0|regfile1|regs[5][2]~q  & 
// !\openmips0|id0|reg2_addr_o[1]~4_combout  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[1][2]~q  )

	.dataa(!\openmips0|regfile1|regs[3][2]~q ),
	.datab(!\openmips0|regfile1|regs[7][2]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datad(!\openmips0|regfile1|regs[1][2]~q ),
	.datae(!\openmips0|regfile1|regs[5][2]~q ),
	.dataf(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~70 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~70 .lut_mask = 64'h00F00FFF53535353;
defparam \openmips0|id_ex0|ex_reg2~70 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y29_N11
dffeas \openmips0|regfile1|regs[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~387_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][2] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][2] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y30_N27
dffeas \openmips0|regfile1|regs[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~387_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][2] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][2] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y28_N37
dffeas \openmips0|regfile1|regs[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~387_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][2] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N36
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~71 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~71_combout  = \openmips0|id0|reg2_addr_o[2]~5_combout  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[4][2]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[6][2]~q ) ) # 
// !\openmips0|id0|reg2_addr_o[2]~5_combout  & ( \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[2][2]~q  )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|regfile1|regs[4][2]~q ),
	.datac(!\openmips0|regfile1|regs[6][2]~q ),
	.datad(!\openmips0|regfile1|regs[2][2]~q ),
	.datae(gnd),
	.dataf(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~71 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~71 .lut_mask = 64'h0055005527272727;
defparam \openmips0|id_ex0|ex_reg2~71 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N28
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~72 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~72_combout  = \openmips0|mem_wb0|wb_wdata [2] & ( !\openmips0|id_ex0|ex_reg2[6]~57_combout  & !\openmips0|id_ex0|ex_reg2[6]~58_combout  & (\openmips0|id_ex0|ex_reg2~71_combout ) # \openmips0|id_ex0|ex_reg2[6]~57_combout  & 
// (!\openmips0|id_ex0|ex_reg2[6]~58_combout  # \openmips0|id_ex0|ex_reg2~70_combout ) ) # !\openmips0|mem_wb0|wb_wdata [2] & ( !\openmips0|id_ex0|ex_reg2[6]~57_combout  & !\openmips0|id_ex0|ex_reg2[6]~58_combout  & (\openmips0|id_ex0|ex_reg2~71_combout ) # 
// \openmips0|id_ex0|ex_reg2[6]~57_combout  & \openmips0|id_ex0|ex_reg2[6]~58_combout  & \openmips0|id_ex0|ex_reg2~70_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2[6]~57_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2[6]~58_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~70_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~71_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~72 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~72 .lut_mask = 64'h0189018945CD45CD;
defparam \openmips0|id_ex0|ex_reg2~72 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N38
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~74 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~74_combout  = \openmips0|mem_wb0|wb_wdata~50_combout  & ( \openmips0|id_ex0|ex_reg2~61_combout  & \openmips0|id_ex0|ex_reg2~72_combout  # \openmips0|id_ex0|ex_reg2~73_combout  # \openmips0|id_ex0|ex_reg2~62_combout  ) # 
// !\openmips0|mem_wb0|wb_wdata~50_combout  & ( \openmips0|id_ex0|ex_reg2~61_combout  & \openmips0|id_ex0|ex_reg2~72_combout  # \openmips0|id_ex0|ex_reg2~73_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~62_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2~61_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~73_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~72_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~74 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~74 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \openmips0|id_ex0|ex_reg2~74 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y27_N39
dffeas \openmips0|id_ex0|ex_reg2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[2] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N24
stratixiii_lcell_comb \openmips0|ex0|Mux13~0 (
// Equation(s):
// \openmips0|ex0|Mux13~0_combout  = \openmips0|id_ex0|ex_reg1 [2] & ( \openmips0|ex0|Mux0~1_combout  & (!\openmips0|id_ex0|ex_alusel [1] # \openmips0|id_ex0|ex_reg2 [2]) ) # !\openmips0|id_ex0|ex_reg1 [2] & ( \openmips0|ex0|Mux0~1_combout  & 
// \openmips0|id_ex0|ex_reg2 [2] )

	.dataa(!\openmips0|ex0|Mux0~1_combout ),
	.datab(!\openmips0|id_ex0|ex_alusel [1]),
	.datac(!\openmips0|id_ex0|ex_reg2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux13~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux13~0 .lut_mask = 64'h0505050545454545;
defparam \openmips0|ex0|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y27_N25
dffeas \openmips0|ex_mem0|mem_wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[2] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[2] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y27_N33
dffeas \openmips0|ex_mem0|mem_reg2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[2] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[2] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N14
stratixiii_lcell_comb \data_ram0|data_mem~4049 (
// Equation(s):
// \data_ram0|data_mem~4049_combout  = !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4049_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4049 .extended_lut = "off";
defparam \data_ram0|data_mem~4049 .lut_mask = 64'h0000000008000000;
defparam \data_ram0|data_mem~4049 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N18
stratixiii_lcell_comb \data_ram0|data_mem~4177 (
// Equation(s):
// \data_ram0|data_mem~4177_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4049_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\data_ram0|data_mem~4049_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4177 .extended_lut = "off";
defparam \data_ram0|data_mem~4177 .lut_mask = 64'h1111111100000000;
defparam \data_ram0|data_mem~4177 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N21
dffeas \data_ram0|data_mem~1107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1107 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1107 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N14
stratixiii_lcell_comb \data_ram0|data_mem~4063 (
// Equation(s):
// \data_ram0|data_mem~4063_combout  = \openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4063 .extended_lut = "off";
defparam \data_ram0|data_mem~4063 .lut_mask = 64'h0000008000000000;
defparam \data_ram0|data_mem~4063 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N36
stratixiii_lcell_comb \data_ram0|data_mem~4184 (
// Equation(s):
// \data_ram0|data_mem~4184_combout  = \data_ram0|data_mem~4063_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4063_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4184 .extended_lut = "off";
defparam \data_ram0|data_mem~4184 .lut_mask = 64'h0000000000CC00CC;
defparam \data_ram0|data_mem~4184 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y26_N17
dffeas \data_ram0|data_mem~1123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1123 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1123 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N14
stratixiii_lcell_comb \data_ram0|data_mem~4055 (
// Equation(s):
// \data_ram0|data_mem~4055_combout  = \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4055_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4055 .extended_lut = "off";
defparam \data_ram0|data_mem~4055 .lut_mask = 64'h0000800000000000;
defparam \data_ram0|data_mem~4055 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N36
stratixiii_lcell_comb \data_ram0|data_mem~4180 (
// Equation(s):
// \data_ram0|data_mem~4180_combout  = \data_ram0|data_mem~4055_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4055_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4180 .extended_lut = "off";
defparam \data_ram0|data_mem~4180 .lut_mask = 64'h000000000A0A0A0A;
defparam \data_ram0|data_mem~4180 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y26_N5
dffeas \data_ram0|data_mem~1043 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1043 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1043 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~4061 (
// Equation(s):
// \data_ram0|data_mem~4061_combout  = \openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4061 .extended_lut = "off";
defparam \data_ram0|data_mem~4061 .lut_mask = 64'h0000800000000000;
defparam \data_ram0|data_mem~4061 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N14
stratixiii_lcell_comb \data_ram0|data_mem~4183 (
// Equation(s):
// \data_ram0|data_mem~4183_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4061_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4061_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4183 .extended_lut = "off";
defparam \data_ram0|data_mem~4183 .lut_mask = 64'h0000000000FF0000;
defparam \data_ram0|data_mem~4183 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y26_N21
dffeas \data_ram0|data_mem~1059 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1059 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1059 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N12
stratixiii_lcell_comb \data_ram0|data_mem~1075feeder (
// Equation(s):
// \data_ram0|data_mem~1075feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1075feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1075feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1075feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1075feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N6
stratixiii_lcell_comb \data_ram0|data_mem~4057 (
// Equation(s):
// \data_ram0|data_mem~4057_combout  = \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4057 .extended_lut = "off";
defparam \data_ram0|data_mem~4057 .lut_mask = 64'h0000008000000000;
defparam \data_ram0|data_mem~4057 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N24
stratixiii_lcell_comb \data_ram0|data_mem~4181 (
// Equation(s):
// \data_ram0|data_mem~4181_combout  = \data_ram0|data_mem~4057_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4057_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4181 .extended_lut = "off";
defparam \data_ram0|data_mem~4181 .lut_mask = 64'h0000000000F000F0;
defparam \data_ram0|data_mem~4181 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N13
dffeas \data_ram0|data_mem~1075 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1075feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1075_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1075 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1075 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~1027feeder (
// Equation(s):
// \data_ram0|data_mem~1027feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1027feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1027feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1027feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1027feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N34
stratixiii_lcell_comb \data_ram0|data_mem~4059 (
// Equation(s):
// \data_ram0|data_mem~4059_combout  = !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4059_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4059 .extended_lut = "off";
defparam \data_ram0|data_mem~4059 .lut_mask = 64'h8000000000000000;
defparam \data_ram0|data_mem~4059 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N0
stratixiii_lcell_comb \data_ram0|data_mem~4182 (
// Equation(s):
// \data_ram0|data_mem~4182_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4059_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\data_ram0|data_mem~4059_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4182 .extended_lut = "off";
defparam \data_ram0|data_mem~4182 .lut_mask = 64'h000F000F00000000;
defparam \data_ram0|data_mem~4182 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N17
dffeas \data_ram0|data_mem~1027 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1027feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1027 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1027 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~2351 (
// Equation(s):
// \data_ram0|data_mem~2351_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1027_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1043_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1059_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1075_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1043_q ),
	.datac(!\data_ram0|data_mem~1059_q ),
	.datad(!\data_ram0|data_mem~1075_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1027_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2351 .extended_lut = "on";
defparam \data_ram0|data_mem~2351 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \data_ram0|data_mem~2351 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N30
stratixiii_lcell_comb \data_ram0|data_mem~4053 (
// Equation(s):
// \data_ram0|data_mem~4053_combout  = !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4053_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4053 .extended_lut = "off";
defparam \data_ram0|data_mem~4053 .lut_mask = 64'h0800000000000000;
defparam \data_ram0|data_mem~4053 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~4179 (
// Equation(s):
// \data_ram0|data_mem~4179_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4053_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4053_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4179 .extended_lut = "off";
defparam \data_ram0|data_mem~4179 .lut_mask = 64'h000000000F0F0000;
defparam \data_ram0|data_mem~4179 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y26_N19
dffeas \data_ram0|data_mem~1091 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1091_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1091 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1091 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~2355 (
// Equation(s):
// \data_ram0|data_mem~2355_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2351_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2351_combout  & 
// (\data_ram0|data_mem~1091_q ) # \data_ram0|data_mem~2351_combout  & \data_ram0|data_mem~1107_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2351_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2351_combout  & (\data_ram0|data_mem~1123_q ) # \data_ram0|data_mem~2351_combout  & \data_ram0|data_mem~1139_q ) )

	.dataa(!\data_ram0|data_mem~1139_q ),
	.datab(!\data_ram0|data_mem~1107_q ),
	.datac(!\data_ram0|data_mem~1123_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2351_combout ),
	.datag(!\data_ram0|data_mem~1091_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2355 .extended_lut = "on";
defparam \data_ram0|data_mem~2355 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2355 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N34
stratixiii_lcell_comb \data_ram0|data_mem~4079 (
// Equation(s):
// \data_ram0|data_mem~4079_combout  = !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// !\openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4079 .extended_lut = "off";
defparam \data_ram0|data_mem~4079 .lut_mask = 64'h0000000000400000;
defparam \data_ram0|data_mem~4079 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N22
stratixiii_lcell_comb \data_ram0|data_mem~4192 (
// Equation(s):
// \data_ram0|data_mem~4192_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4079_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\data_ram0|data_mem~4079_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4192 .extended_lut = "off";
defparam \data_ram0|data_mem~4192 .lut_mask = 64'h000F000F00000000;
defparam \data_ram0|data_mem~4192 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y26_N33
dffeas \data_ram0|data_mem~1251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1251 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1251 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N30
stratixiii_lcell_comb \data_ram0|data_mem~4067 (
// Equation(s):
// \data_ram0|data_mem~4067_combout  = \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4067 .extended_lut = "off";
defparam \data_ram0|data_mem~4067 .lut_mask = 64'h0000001000000000;
defparam \data_ram0|data_mem~4067 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~4186 (
// Equation(s):
// \data_ram0|data_mem~4186_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4067_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4067_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4186 .extended_lut = "off";
defparam \data_ram0|data_mem~4186 .lut_mask = 64'h000000000F0F0000;
defparam \data_ram0|data_mem~4186 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N29
dffeas \data_ram0|data_mem~1267 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1267 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1267 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N14
stratixiii_lcell_comb \data_ram0|data_mem~1171feeder (
// Equation(s):
// \data_ram0|data_mem~1171feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1171feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1171feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1171feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1171feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N28
stratixiii_lcell_comb \data_ram0|data_mem~4071 (
// Equation(s):
// \data_ram0|data_mem~4071_combout  = \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4071 .extended_lut = "off";
defparam \data_ram0|data_mem~4071 .lut_mask = 64'h0000400000000000;
defparam \data_ram0|data_mem~4071 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N32
stratixiii_lcell_comb \data_ram0|data_mem~4188 (
// Equation(s):
// \data_ram0|data_mem~4188_combout  = \data_ram0|data_mem~4071_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4071_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4188 .extended_lut = "off";
defparam \data_ram0|data_mem~4188 .lut_mask = 64'h0000000030303030;
defparam \data_ram0|data_mem~4188 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N15
dffeas \data_ram0|data_mem~1171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1171 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1171 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N24
stratixiii_lcell_comb \data_ram0|data_mem~4077 (
// Equation(s):
// \data_ram0|data_mem~4077_combout  = !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// !\openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4077 .extended_lut = "off";
defparam \data_ram0|data_mem~4077 .lut_mask = 64'h0000000040000000;
defparam \data_ram0|data_mem~4077 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N18
stratixiii_lcell_comb \data_ram0|data_mem~4191 (
// Equation(s):
// \data_ram0|data_mem~4191_combout  = \data_ram0|data_mem~4077_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4077_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4191 .extended_lut = "off";
defparam \data_ram0|data_mem~4191 .lut_mask = 64'h0000000000F000F0;
defparam \data_ram0|data_mem~4191 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y26_N9
dffeas \data_ram0|data_mem~1187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1187 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1187 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N38
stratixiii_lcell_comb \data_ram0|data_mem~4075 (
// Equation(s):
// \data_ram0|data_mem~4075_combout  = \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4075 .extended_lut = "off";
defparam \data_ram0|data_mem~4075 .lut_mask = 64'h0000800000000000;
defparam \data_ram0|data_mem~4075 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N22
stratixiii_lcell_comb \data_ram0|data_mem~4190 (
// Equation(s):
// \data_ram0|data_mem~4190_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4075_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4075_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4190 .extended_lut = "off";
defparam \data_ram0|data_mem~4190 .lut_mask = 64'h000000000F0F0000;
defparam \data_ram0|data_mem~4190 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N39
dffeas \data_ram0|data_mem~1155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1155 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1155 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~2367 (
// Equation(s):
// \data_ram0|data_mem~2367_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1155_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1171_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1187_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1203_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1203_q ),
	.datab(!\data_ram0|data_mem~1171_q ),
	.datac(!\data_ram0|data_mem~1187_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2367 .extended_lut = "on";
defparam \data_ram0|data_mem~2367 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2367 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y29_N0
stratixiii_lcell_comb \data_ram0|data_mem~1219feeder (
// Equation(s):
// \data_ram0|data_mem~1219feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1219feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1219feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1219feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1219feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N12
stratixiii_lcell_comb \data_ram0|data_mem~4069 (
// Equation(s):
// \data_ram0|data_mem~4069_combout  = \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4069 .extended_lut = "off";
defparam \data_ram0|data_mem~4069 .lut_mask = 64'h0000080000000000;
defparam \data_ram0|data_mem~4069 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~4187 (
// Equation(s):
// \data_ram0|data_mem~4187_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4069_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4069_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4187 .extended_lut = "off";
defparam \data_ram0|data_mem~4187 .lut_mask = 64'h000000000F0F0000;
defparam \data_ram0|data_mem~4187 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y29_N1
dffeas \data_ram0|data_mem~1219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1219 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1219 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~2371 (
// Equation(s):
// \data_ram0|data_mem~2371_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2367_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2367_combout  & 
// (\data_ram0|data_mem~1219_q ) # \data_ram0|data_mem~2367_combout  & \data_ram0|data_mem~1235_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2367_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2367_combout  & \data_ram0|data_mem~1251_q  # \data_ram0|data_mem~2367_combout  & (\data_ram0|data_mem~1267_q )) )

	.dataa(!\data_ram0|data_mem~1235_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1251_q ),
	.datad(!\data_ram0|data_mem~1267_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2367_combout ),
	.datag(!\data_ram0|data_mem~1219_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2371 .extended_lut = "on";
defparam \data_ram0|data_mem~2371 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2371 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N34
stratixiii_lcell_comb \data_ram0|data_mem~4143 (
// Equation(s):
// \data_ram0|data_mem~4143_combout  = !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4143 .extended_lut = "off";
defparam \data_ram0|data_mem~4143 .lut_mask = 64'h0000000000020000;
defparam \data_ram0|data_mem~4143 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N36
stratixiii_lcell_comb \data_ram0|data_mem~4224 (
// Equation(s):
// \data_ram0|data_mem~4224_combout  = \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4143_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout 

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\data_ram0|data_mem~4143_combout ),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4224 .extended_lut = "off";
defparam \data_ram0|data_mem~4224 .lut_mask = 64'h1100110011001100;
defparam \data_ram0|data_mem~4224 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y26_N37
dffeas \data_ram0|data_mem~1763 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1763 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1763 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y22_N12
stratixiii_lcell_comb \data_ram0|data_mem~4131 (
// Equation(s):
// \data_ram0|data_mem~4131_combout  = \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout 
//  & \openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4131 .extended_lut = "off";
defparam \data_ram0|data_mem~4131 .lut_mask = 64'h0000000000000010;
defparam \data_ram0|data_mem~4131 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y22_N38
stratixiii_lcell_comb \data_ram0|data_mem~4218 (
// Equation(s):
// \data_ram0|data_mem~4218_combout  = \data_ram0|data_mem~4131_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\data_ram0|data_mem~4131_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4218 .extended_lut = "off";
defparam \data_ram0|data_mem~4218 .lut_mask = 64'h000000FF00000000;
defparam \data_ram0|data_mem~4218 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y24_N5
dffeas \data_ram0|data_mem~1779 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1779 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1779 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N30
stratixiii_lcell_comb \data_ram0|data_mem~1715feeder (
// Equation(s):
// \data_ram0|data_mem~1715feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1715feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1715feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1715feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1715feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y28_N24
stratixiii_lcell_comb \data_ram0|data_mem~4137 (
// Equation(s):
// \data_ram0|data_mem~4137_combout  = \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & ( \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout 
//  & !\openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4137 .extended_lut = "off";
defparam \data_ram0|data_mem~4137 .lut_mask = 64'h0000010000000000;
defparam \data_ram0|data_mem~4137 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N22
stratixiii_lcell_comb \data_ram0|data_mem~4221 (
// Equation(s):
// \data_ram0|data_mem~4221_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4137_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4221 .extended_lut = "off";
defparam \data_ram0|data_mem~4221 .lut_mask = 64'h0000000000FF0000;
defparam \data_ram0|data_mem~4221 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y25_N31
dffeas \data_ram0|data_mem~1715 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1715 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1715 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~4141 (
// Equation(s):
// \data_ram0|data_mem~4141_combout  = !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4141 .extended_lut = "off";
defparam \data_ram0|data_mem~4141 .lut_mask = 64'h0000000004000000;
defparam \data_ram0|data_mem~4141 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N26
stratixiii_lcell_comb \data_ram0|data_mem~4223 (
// Equation(s):
// \data_ram0|data_mem~4223_combout  = \openmips0|mem0|mem_addr_o[6]~38_combout  & ( \data_ram0|data_mem~4141_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4141_combout ),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4223 .extended_lut = "off";
defparam \data_ram0|data_mem~4223 .lut_mask = 64'h000000000F000F00;
defparam \data_ram0|data_mem~4223 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y23_N29
dffeas \data_ram0|data_mem~1699 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1699 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1699 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y28_N18
stratixiii_lcell_comb \data_ram0|data_mem~4139 (
// Equation(s):
// \data_ram0|data_mem~4139_combout  = !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4139 .extended_lut = "off";
defparam \data_ram0|data_mem~4139 .lut_mask = 64'h0008000000000000;
defparam \data_ram0|data_mem~4139 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N2
stratixiii_lcell_comb \data_ram0|data_mem~4222 (
// Equation(s):
// \data_ram0|data_mem~4222_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4139_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4222 .extended_lut = "off";
defparam \data_ram0|data_mem~4222 .lut_mask = 64'h0000000000FF0000;
defparam \data_ram0|data_mem~4222 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y23_N31
dffeas \data_ram0|data_mem~1667 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1667 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1667 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~2375 (
// Equation(s):
// \data_ram0|data_mem~2375_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1667_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1683_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1699_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1715_q ) )

	.dataa(!\data_ram0|data_mem~1683_q ),
	.datab(!\data_ram0|data_mem~1715_q ),
	.datac(!\data_ram0|data_mem~1699_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2375 .extended_lut = "on";
defparam \data_ram0|data_mem~2375 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2375 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N34
stratixiii_lcell_comb \data_ram0|data_mem~4133 (
// Equation(s):
// \data_ram0|data_mem~4133_combout  = \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4133 .extended_lut = "off";
defparam \data_ram0|data_mem~4133 .lut_mask = 64'h0000040000000000;
defparam \data_ram0|data_mem~4133 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N16
stratixiii_lcell_comb \data_ram0|data_mem~4219 (
// Equation(s):
// \data_ram0|data_mem~4219_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4133_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(!\data_ram0|data_mem~4133_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4219 .extended_lut = "off";
defparam \data_ram0|data_mem~4219 .lut_mask = 64'h0303030300000000;
defparam \data_ram0|data_mem~4219 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y27_N21
dffeas \data_ram0|data_mem~1731 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1731 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1731 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~2379 (
// Equation(s):
// \data_ram0|data_mem~2379_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2375_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2375_combout  & 
// (\data_ram0|data_mem~1731_q ) # \data_ram0|data_mem~2375_combout  & \data_ram0|data_mem~1747_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2375_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2375_combout  & \data_ram0|data_mem~1763_q  # \data_ram0|data_mem~2375_combout  & (\data_ram0|data_mem~1779_q )) )

	.dataa(!\data_ram0|data_mem~1747_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1763_q ),
	.datad(!\data_ram0|data_mem~1779_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2375_combout ),
	.datag(!\data_ram0|data_mem~1731_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2379_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2379 .extended_lut = "on";
defparam \data_ram0|data_mem~2379 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2379 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~1651feeder (
// Equation(s):
// \data_ram0|data_mem~1651feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1651feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1651feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1651feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1651feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y28_N20
stratixiii_lcell_comb \data_ram0|data_mem~4115 (
// Equation(s):
// \data_ram0|data_mem~4115_combout  = !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4115 .extended_lut = "off";
defparam \data_ram0|data_mem~4115 .lut_mask = 64'h0000000000040000;
defparam \data_ram0|data_mem~4115 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N38
stratixiii_lcell_comb \data_ram0|data_mem~4210 (
// Equation(s):
// \data_ram0|data_mem~4210_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4115_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4210 .extended_lut = "off";
defparam \data_ram0|data_mem~4210 .lut_mask = 64'h0000000000FF0000;
defparam \data_ram0|data_mem~4210 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y24_N5
dffeas \data_ram0|data_mem~1651 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1651 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1651 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N34
stratixiii_lcell_comb \data_ram0|data_mem~4127 (
// Equation(s):
// \data_ram0|data_mem~4127_combout  = \openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4127 .extended_lut = "off";
defparam \data_ram0|data_mem~4127 .lut_mask = 64'h0000000800000000;
defparam \data_ram0|data_mem~4127 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~4216 (
// Equation(s):
// \data_ram0|data_mem~4216_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4127_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4127_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4216 .extended_lut = "off";
defparam \data_ram0|data_mem~4216 .lut_mask = 64'h0055005500000000;
defparam \data_ram0|data_mem~4216 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y24_N37
dffeas \data_ram0|data_mem~1635 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1635 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1635 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y24_N14
stratixiii_lcell_comb \data_ram0|data_mem~1555feeder (
// Equation(s):
// \data_ram0|data_mem~1555feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1555feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1555feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1555feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1555feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y28_N14
stratixiii_lcell_comb \data_ram0|data_mem~4119 (
// Equation(s):
// \data_ram0|data_mem~4119_combout  = !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4119 .extended_lut = "off";
defparam \data_ram0|data_mem~4119 .lut_mask = 64'h0000000008000000;
defparam \data_ram0|data_mem~4119 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~4212 (
// Equation(s):
// \data_ram0|data_mem~4212_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4119_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4212 .extended_lut = "off";
defparam \data_ram0|data_mem~4212 .lut_mask = 64'h000000000F0F0000;
defparam \data_ram0|data_mem~4212 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y24_N15
dffeas \data_ram0|data_mem~1555 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1555 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1555 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N34
stratixiii_lcell_comb \data_ram0|data_mem~4125 (
// Equation(s):
// \data_ram0|data_mem~4125_combout  = !\openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// !\openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4125 .extended_lut = "off";
defparam \data_ram0|data_mem~4125 .lut_mask = 64'h0020000000000000;
defparam \data_ram0|data_mem~4125 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N38
stratixiii_lcell_comb \data_ram0|data_mem~4215 (
// Equation(s):
// \data_ram0|data_mem~4215_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4125_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\data_ram0|data_mem~4125_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4215 .extended_lut = "off";
defparam \data_ram0|data_mem~4215 .lut_mask = 64'h0303030300000000;
defparam \data_ram0|data_mem~4215 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y24_N33
dffeas \data_ram0|data_mem~1571 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1571 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1571 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y24_N38
stratixiii_lcell_comb \data_ram0|data_mem~1539feeder (
// Equation(s):
// \data_ram0|data_mem~1539feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1539feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1539feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1539feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1539feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y28_N28
stratixiii_lcell_comb \data_ram0|data_mem~4123 (
// Equation(s):
// \data_ram0|data_mem~4123_combout  = !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4123 .extended_lut = "off";
defparam \data_ram0|data_mem~4123 .lut_mask = 64'h0800000000000000;
defparam \data_ram0|data_mem~4123 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y28_N24
stratixiii_lcell_comb \data_ram0|data_mem~4214 (
// Equation(s):
// \data_ram0|data_mem~4214_combout  = \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4123_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4214 .extended_lut = "off";
defparam \data_ram0|data_mem~4214 .lut_mask = 64'h00000F0F00000000;
defparam \data_ram0|data_mem~4214 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y24_N39
dffeas \data_ram0|data_mem~1539 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1539feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1539 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1539 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~2359 (
// Equation(s):
// \data_ram0|data_mem~2359_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1539_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1555_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1571_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1587_q ) )

	.dataa(!\data_ram0|data_mem~1587_q ),
	.datab(!\data_ram0|data_mem~1555_q ),
	.datac(!\data_ram0|data_mem~1571_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2359 .extended_lut = "on";
defparam \data_ram0|data_mem~2359 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2359 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N6
stratixiii_lcell_comb \data_ram0|data_mem~1603feeder (
// Equation(s):
// \data_ram0|data_mem~1603feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1603feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1603feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1603feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1603feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N38
stratixiii_lcell_comb \data_ram0|data_mem~4117 (
// Equation(s):
// \data_ram0|data_mem~4117_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4117 .extended_lut = "off";
defparam \data_ram0|data_mem~4117 .lut_mask = 64'h0200000000000000;
defparam \data_ram0|data_mem~4117 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N26
stratixiii_lcell_comb \data_ram0|data_mem~4211 (
// Equation(s):
// \data_ram0|data_mem~4211_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4117_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4211 .extended_lut = "off";
defparam \data_ram0|data_mem~4211 .lut_mask = 64'h000000000F0F0000;
defparam \data_ram0|data_mem~4211 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y24_N7
dffeas \data_ram0|data_mem~1603 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1603feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1603 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1603 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~2363 (
// Equation(s):
// \data_ram0|data_mem~2363_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2359_combout  & (\data_ram0|data_mem~1603_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2359_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1619_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2359_combout  & (\data_ram0|data_mem~1635_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2359_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1651_q ) )

	.dataa(!\data_ram0|data_mem~1619_q ),
	.datab(!\data_ram0|data_mem~1651_q ),
	.datac(!\data_ram0|data_mem~1635_q ),
	.datad(!\data_ram0|data_mem~2359_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1603_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2363 .extended_lut = "on";
defparam \data_ram0|data_mem~2363 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~2363 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N2
stratixiii_lcell_comb \data_ram0|data_mem~2383 (
// Equation(s):
// \data_ram0|data_mem~2383_combout  = \data_ram0|data_mem~2379_combout  & \data_ram0|data_mem~2363_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2355_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~2371_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  ) # !\data_ram0|data_mem~2379_combout  & \data_ram0|data_mem~2363_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~2355_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2371_combout )) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  ) # \data_ram0|data_mem~2379_combout  & 
// !\data_ram0|data_mem~2363_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2355_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2371_combout )) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~2379_combout  & !\data_ram0|data_mem~2363_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  
// & \data_ram0|data_mem~2355_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2371_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~2355_combout ),
	.datad(!\data_ram0|data_mem~2371_combout ),
	.datae(!\data_ram0|data_mem~2379_combout ),
	.dataf(!\data_ram0|data_mem~2363_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2383 .extended_lut = "off";
defparam \data_ram0|data_mem~2383 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \data_ram0|data_mem~2383 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~4193 (
// Equation(s):
// \data_ram0|data_mem~4193_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4081_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(!\data_ram0|data_mem~4081_combout ),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4193 .extended_lut = "off";
defparam \data_ram0|data_mem~4193 .lut_mask = 64'h0505000005050000;
defparam \data_ram0|data_mem~4193 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N25
dffeas \data_ram0|data_mem~1363 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1363 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1363 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N38
stratixiii_lcell_comb \data_ram0|data_mem~4095 (
// Equation(s):
// \data_ram0|data_mem~4095_combout  = !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4095 .extended_lut = "off";
defparam \data_ram0|data_mem~4095 .lut_mask = 64'h0004000000000000;
defparam \data_ram0|data_mem~4095 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N24
stratixiii_lcell_comb \data_ram0|data_mem~4200 (
// Equation(s):
// \data_ram0|data_mem~4200_combout  = \data_ram0|data_mem~4095_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4095_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4200 .extended_lut = "off";
defparam \data_ram0|data_mem~4200 .lut_mask = 64'h0000000000F000F0;
defparam \data_ram0|data_mem~4200 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y28_N17
dffeas \data_ram0|data_mem~1379 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1379 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1379 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N38
stratixiii_lcell_comb \data_ram0|data_mem~4194 (
// Equation(s):
// \data_ram0|data_mem~4194_combout  = \data_ram0|data_mem~4083_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4194 .extended_lut = "off";
defparam \data_ram0|data_mem~4194 .lut_mask = 64'h0000000050505050;
defparam \data_ram0|data_mem~4194 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N1
dffeas \data_ram0|data_mem~1395 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1395 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1395 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N30
stratixiii_lcell_comb \data_ram0|data_mem~1299feeder (
// Equation(s):
// \data_ram0|data_mem~1299feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1299feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1299feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1299feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1299feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N30
stratixiii_lcell_comb \data_ram0|data_mem~4087 (
// Equation(s):
// \data_ram0|data_mem~4087_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// !\openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4087 .extended_lut = "off";
defparam \data_ram0|data_mem~4087 .lut_mask = 64'h0000400000000000;
defparam \data_ram0|data_mem~4087 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N6
stratixiii_lcell_comb \data_ram0|data_mem~4196 (
// Equation(s):
// \data_ram0|data_mem~4196_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4087_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4087_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4196 .extended_lut = "off";
defparam \data_ram0|data_mem~4196 .lut_mask = 64'h0000000000FF0000;
defparam \data_ram0|data_mem~4196 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y31_N31
dffeas \data_ram0|data_mem~1299 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1299 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1299 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N38
stratixiii_lcell_comb \data_ram0|data_mem~4093 (
// Equation(s):
// \data_ram0|data_mem~4093_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4093 .extended_lut = "off";
defparam \data_ram0|data_mem~4093 .lut_mask = 64'h0000200000000000;
defparam \data_ram0|data_mem~4093 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N24
stratixiii_lcell_comb \data_ram0|data_mem~4199 (
// Equation(s):
// \data_ram0|data_mem~4199_combout  = \data_ram0|data_mem~4093_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4093_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4199 .extended_lut = "off";
defparam \data_ram0|data_mem~4199 .lut_mask = 64'h000000000F000F00;
defparam \data_ram0|data_mem~4199 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y28_N21
dffeas \data_ram0|data_mem~1315 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1315 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1315 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N32
stratixiii_lcell_comb \data_ram0|data_mem~1283feeder (
// Equation(s):
// \data_ram0|data_mem~1283feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1283feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1283feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1283feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1283feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N36
stratixiii_lcell_comb \data_ram0|data_mem~4091 (
// Equation(s):
// \data_ram0|data_mem~4091_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4091 .extended_lut = "off";
defparam \data_ram0|data_mem~4091 .lut_mask = 64'h0000800000000000;
defparam \data_ram0|data_mem~4091 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N10
stratixiii_lcell_comb \data_ram0|data_mem~4198 (
// Equation(s):
// \data_ram0|data_mem~4198_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  & ( \data_ram0|data_mem~4091_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4091_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4198 .extended_lut = "off";
defparam \data_ram0|data_mem~4198 .lut_mask = 64'h000000000F0F0000;
defparam \data_ram0|data_mem~4198 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N33
dffeas \data_ram0|data_mem~1283 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1283 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1283 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y28_N20
stratixiii_lcell_comb \data_ram0|data_mem~2384 (
// Equation(s):
// \data_ram0|data_mem~2384_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1283_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1299_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1315_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1331_q ) )

	.dataa(!\data_ram0|data_mem~1331_q ),
	.datab(!\data_ram0|data_mem~1299_q ),
	.datac(!\data_ram0|data_mem~1315_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1283_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2384 .extended_lut = "on";
defparam \data_ram0|data_mem~2384 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2384 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y30_N4
stratixiii_lcell_comb \data_ram0|data_mem~4085 (
// Equation(s):
// \data_ram0|data_mem~4085_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4085_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4085 .extended_lut = "off";
defparam \data_ram0|data_mem~4085 .lut_mask = 64'h0000008000000000;
defparam \data_ram0|data_mem~4085 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N34
stratixiii_lcell_comb \data_ram0|data_mem~4195 (
// Equation(s):
// \data_ram0|data_mem~4195_combout  = \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4085_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\data_ram0|data_mem~4085_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4195 .extended_lut = "off";
defparam \data_ram0|data_mem~4195 .lut_mask = 64'h000000000000FF00;
defparam \data_ram0|data_mem~4195 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y28_N19
dffeas \data_ram0|data_mem~1347 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1347 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1347 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y28_N16
stratixiii_lcell_comb \data_ram0|data_mem~2388 (
// Equation(s):
// \data_ram0|data_mem~2388_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2384_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2384_combout  & 
// (\data_ram0|data_mem~1347_q ) # \data_ram0|data_mem~2384_combout  & \data_ram0|data_mem~1363_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2384_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2384_combout  & \data_ram0|data_mem~1379_q  # \data_ram0|data_mem~2384_combout  & (\data_ram0|data_mem~1395_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1363_q ),
	.datac(!\data_ram0|data_mem~1379_q ),
	.datad(!\data_ram0|data_mem~1395_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2384_combout ),
	.datag(!\data_ram0|data_mem~1347_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2388 .extended_lut = "on";
defparam \data_ram0|data_mem~2388 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~2388 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y30_N6
stratixiii_lcell_comb \data_ram0|data_mem~4097 (
// Equation(s):
// \data_ram0|data_mem~4097_combout  = !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & ( \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4097_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4097 .extended_lut = "off";
defparam \data_ram0|data_mem~4097 .lut_mask = 64'h0000000000040000;
defparam \data_ram0|data_mem~4097 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y30_N20
stratixiii_lcell_comb \data_ram0|data_mem~4201 (
// Equation(s):
// \data_ram0|data_mem~4201_combout  = \data_ram0|data_mem~4097_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4097_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4201 .extended_lut = "off";
defparam \data_ram0|data_mem~4201 .lut_mask = 64'h0000000000F000F0;
defparam \data_ram0|data_mem~4201 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y26_N37
dffeas \data_ram0|data_mem~1491 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1491 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1491 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y28_N10
stratixiii_lcell_comb \data_ram0|data_mem~4111 (
// Equation(s):
// \data_ram0|data_mem~4111_combout  = \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & ( \openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout 
//  & !\openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4111 .extended_lut = "off";
defparam \data_ram0|data_mem~4111 .lut_mask = 64'h0000010000000000;
defparam \data_ram0|data_mem~4111 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N38
stratixiii_lcell_comb \data_ram0|data_mem~4208 (
// Equation(s):
// \data_ram0|data_mem~4208_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4111_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4111_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4208 .extended_lut = "off";
defparam \data_ram0|data_mem~4208 .lut_mask = 64'h0055005500000000;
defparam \data_ram0|data_mem~4208 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y26_N21
dffeas \data_ram0|data_mem~1507 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1507 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1507 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y21_N14
stratixiii_lcell_comb \data_ram0|data_mem~4105 (
// Equation(s):
// \data_ram0|data_mem~4105_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// !\openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4105 .extended_lut = "off";
defparam \data_ram0|data_mem~4105 .lut_mask = 64'h0000000000000020;
defparam \data_ram0|data_mem~4105 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y23_N16
stratixiii_lcell_comb \data_ram0|data_mem~4205 (
// Equation(s):
// \data_ram0|data_mem~4205_combout  = \data_ram0|data_mem~4105_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\data_ram0|data_mem~4105_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4205 .extended_lut = "off";
defparam \data_ram0|data_mem~4205 .lut_mask = 64'h00000F0F00000000;
defparam \data_ram0|data_mem~4205 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y23_N1
dffeas \data_ram0|data_mem~1459 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1459 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1459 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N28
stratixiii_lcell_comb \data_ram0|data_mem~4109 (
// Equation(s):
// \data_ram0|data_mem~4109_combout  = !\openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4109 .extended_lut = "off";
defparam \data_ram0|data_mem~4109 .lut_mask = 64'h0100000000000000;
defparam \data_ram0|data_mem~4109 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N12
stratixiii_lcell_comb \data_ram0|data_mem~4207 (
// Equation(s):
// \data_ram0|data_mem~4207_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4109_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4109_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4207 .extended_lut = "off";
defparam \data_ram0|data_mem~4207 .lut_mask = 64'h0505050500000000;
defparam \data_ram0|data_mem~4207 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y26_N1
dffeas \data_ram0|data_mem~1443 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1443 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1443 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N14
stratixiii_lcell_comb \data_ram0|data_mem~1427feeder (
// Equation(s):
// \data_ram0|data_mem~1427feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1427feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1427feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1427feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1427feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y30_N2
stratixiii_lcell_comb \data_ram0|data_mem~4103 (
// Equation(s):
// \data_ram0|data_mem~4103_combout  = !\openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4103 .extended_lut = "off";
defparam \data_ram0|data_mem~4103 .lut_mask = 64'h0100000000000000;
defparam \data_ram0|data_mem~4103 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y30_N8
stratixiii_lcell_comb \data_ram0|data_mem~4204 (
// Equation(s):
// \data_ram0|data_mem~4204_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4103_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4204 .extended_lut = "off";
defparam \data_ram0|data_mem~4204 .lut_mask = 64'h0000000000FF0000;
defparam \data_ram0|data_mem~4204 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y26_N15
dffeas \data_ram0|data_mem~1427 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1427 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1427 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N30
stratixiii_lcell_comb \data_ram0|data_mem~1411feeder (
// Equation(s):
// \data_ram0|data_mem~1411feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1411feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1411feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1411feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1411feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~4107 (
// Equation(s):
// \data_ram0|data_mem~4107_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4107 .extended_lut = "off";
defparam \data_ram0|data_mem~4107 .lut_mask = 64'h0000000040000000;
defparam \data_ram0|data_mem~4107 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N28
stratixiii_lcell_comb \data_ram0|data_mem~4206 (
// Equation(s):
// \data_ram0|data_mem~4206_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4107_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4107_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4206 .extended_lut = "off";
defparam \data_ram0|data_mem~4206 .lut_mask = 64'h000F0000000F0000;
defparam \data_ram0|data_mem~4206 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y26_N31
dffeas \data_ram0|data_mem~1411 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1411 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1411 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N0
stratixiii_lcell_comb \data_ram0|data_mem~2400 (
// Equation(s):
// \data_ram0|data_mem~2400_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1411_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1427_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1443_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1459_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1459_q ),
	.datac(!\data_ram0|data_mem~1443_q ),
	.datad(!\data_ram0|data_mem~1427_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1411_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2400 .extended_lut = "on";
defparam \data_ram0|data_mem~2400 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \data_ram0|data_mem~2400 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N14
stratixiii_lcell_comb \data_ram0|data_mem~4101 (
// Equation(s):
// \data_ram0|data_mem~4101_combout  = !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  & 
// !\openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4101 .extended_lut = "off";
defparam \data_ram0|data_mem~4101 .lut_mask = 64'h0000000010000000;
defparam \data_ram0|data_mem~4101 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N36
stratixiii_lcell_comb \data_ram0|data_mem~4203 (
// Equation(s):
// \data_ram0|data_mem~4203_combout  = \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4101_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout 

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\data_ram0|data_mem~4101_combout ),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4203 .extended_lut = "off";
defparam \data_ram0|data_mem~4203 .lut_mask = 64'h1100110011001100;
defparam \data_ram0|data_mem~4203 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y27_N23
dffeas \data_ram0|data_mem~1475 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1475 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1475 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~2404 (
// Equation(s):
// \data_ram0|data_mem~2404_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2400_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2400_combout  & 
// (\data_ram0|data_mem~1475_q ) # \data_ram0|data_mem~2400_combout  & \data_ram0|data_mem~1491_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2400_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2400_combout  & (\data_ram0|data_mem~1507_q ) # \data_ram0|data_mem~2400_combout  & \data_ram0|data_mem~1523_q ) )

	.dataa(!\data_ram0|data_mem~1523_q ),
	.datab(!\data_ram0|data_mem~1491_q ),
	.datac(!\data_ram0|data_mem~1507_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2400_combout ),
	.datag(!\data_ram0|data_mem~1475_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2404 .extended_lut = "on";
defparam \data_ram0|data_mem~2404 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2404 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y25_N22
stratixiii_lcell_comb \data_ram0|data_mem~4145 (
// Equation(s):
// \data_ram0|data_mem~4145_combout  = !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & ( \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4145 .extended_lut = "off";
defparam \data_ram0|data_mem~4145 .lut_mask = 64'h0000000000040000;
defparam \data_ram0|data_mem~4145 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y25_N4
stratixiii_lcell_comb \data_ram0|data_mem~4225 (
// Equation(s):
// \data_ram0|data_mem~4225_combout  = \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4145_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4145_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4225 .extended_lut = "off";
defparam \data_ram0|data_mem~4225 .lut_mask = 64'h000000FF00000000;
defparam \data_ram0|data_mem~4225 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y27_N23
dffeas \data_ram0|data_mem~1875 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1875 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1875 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N30
stratixiii_lcell_comb \data_ram0|data_mem~4159 (
// Equation(s):
// \data_ram0|data_mem~4159_combout  = !\openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout 
//  & !\openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4159 .extended_lut = "off";
defparam \data_ram0|data_mem~4159 .lut_mask = 64'h0000000001000000;
defparam \data_ram0|data_mem~4159 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~4232 (
// Equation(s):
// \data_ram0|data_mem~4232_combout  = \data_ram0|data_mem~4159_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4232 .extended_lut = "off";
defparam \data_ram0|data_mem~4232 .lut_mask = 64'h000000000F000F00;
defparam \data_ram0|data_mem~4232 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y27_N25
dffeas \data_ram0|data_mem~1891 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1891 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1891 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y29_N20
stratixiii_lcell_comb \data_ram0|data_mem~4153 (
// Equation(s):
// \data_ram0|data_mem~4153_combout  = !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4153 .extended_lut = "off";
defparam \data_ram0|data_mem~4153 .lut_mask = 64'h0000000000020000;
defparam \data_ram0|data_mem~4153 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y29_N16
stratixiii_lcell_comb \data_ram0|data_mem~4229 (
// Equation(s):
// \data_ram0|data_mem~4229_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4153_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4153_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4229 .extended_lut = "off";
defparam \data_ram0|data_mem~4229 .lut_mask = 64'h000F0000000F0000;
defparam \data_ram0|data_mem~4229 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y29_N31
dffeas \data_ram0|data_mem~1843 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1843 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1843 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N32
stratixiii_lcell_comb \data_ram0|data_mem~4157 (
// Equation(s):
// \data_ram0|data_mem~4157_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  & ( \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// !\openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4157 .extended_lut = "off";
defparam \data_ram0|data_mem~4157 .lut_mask = 64'h0000000000004000;
defparam \data_ram0|data_mem~4157 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N6
stratixiii_lcell_comb \data_ram0|data_mem~4231 (
// Equation(s):
// \data_ram0|data_mem~4231_combout  = \data_ram0|data_mem~4157_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4231 .extended_lut = "off";
defparam \data_ram0|data_mem~4231 .lut_mask = 64'h0000000030303030;
defparam \data_ram0|data_mem~4231 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y27_N1
dffeas \data_ram0|data_mem~1827 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1827 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1827 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N12
stratixiii_lcell_comb \data_ram0|data_mem~1795feeder (
// Equation(s):
// \data_ram0|data_mem~1795feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1795feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1795feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1795feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1795feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N4
stratixiii_lcell_comb \data_ram0|data_mem~4155 (
// Equation(s):
// \data_ram0|data_mem~4155_combout  = !\openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4155 .extended_lut = "off";
defparam \data_ram0|data_mem~4155 .lut_mask = 64'h0008000000000000;
defparam \data_ram0|data_mem~4155 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N0
stratixiii_lcell_comb \data_ram0|data_mem~4230 (
// Equation(s):
// \data_ram0|data_mem~4230_combout  = \data_ram0|data_mem~4155_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(!\data_ram0|data_mem~4155_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4230 .extended_lut = "off";
defparam \data_ram0|data_mem~4230 .lut_mask = 64'h000000000000FF00;
defparam \data_ram0|data_mem~4230 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y27_N13
dffeas \data_ram0|data_mem~1795 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1795feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1795 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1795 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~2392 (
// Equation(s):
// \data_ram0|data_mem~2392_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1795_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1811_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1827_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1843_q ) )

	.dataa(!\data_ram0|data_mem~1811_q ),
	.datab(!\data_ram0|data_mem~1843_q ),
	.datac(!\data_ram0|data_mem~1827_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1795_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2392 .extended_lut = "on";
defparam \data_ram0|data_mem~2392 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2392 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N6
stratixiii_lcell_comb \data_ram0|data_mem~4149 (
// Equation(s):
// \data_ram0|data_mem~4149_combout  = \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// !\openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4149 .extended_lut = "off";
defparam \data_ram0|data_mem~4149 .lut_mask = 64'h0000004000000000;
defparam \data_ram0|data_mem~4149 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~4227 (
// Equation(s):
// \data_ram0|data_mem~4227_combout  = \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4149_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4149_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4227 .extended_lut = "off";
defparam \data_ram0|data_mem~4227 .lut_mask = 64'h000000FF00000000;
defparam \data_ram0|data_mem~4227 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y27_N21
dffeas \data_ram0|data_mem~1859 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1859 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1859 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y27_N24
stratixiii_lcell_comb \data_ram0|data_mem~2396 (
// Equation(s):
// \data_ram0|data_mem~2396_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2392_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2392_combout  & 
// (\data_ram0|data_mem~1859_q ) # \data_ram0|data_mem~2392_combout  & \data_ram0|data_mem~1875_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2392_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2392_combout  & (\data_ram0|data_mem~1891_q ) # \data_ram0|data_mem~2392_combout  & \data_ram0|data_mem~1907_q ) )

	.dataa(!\data_ram0|data_mem~1907_q ),
	.datab(!\data_ram0|data_mem~1875_q ),
	.datac(!\data_ram0|data_mem~1891_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2392_combout ),
	.datag(!\data_ram0|data_mem~1859_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2396 .extended_lut = "on";
defparam \data_ram0|data_mem~2396 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2396 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y22_N2
stratixiii_lcell_comb \data_ram0|data_mem~4161 (
// Equation(s):
// \data_ram0|data_mem~4161_combout  = \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout 
//  & \openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4161 .extended_lut = "off";
defparam \data_ram0|data_mem~4161 .lut_mask = 64'h0000000000000004;
defparam \data_ram0|data_mem~4161 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y22_N16
stratixiii_lcell_comb \data_ram0|data_mem~4239 (
// Equation(s):
// \data_ram0|data_mem~4239_combout  = \data_ram0|data_mem~4161_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4239 .extended_lut = "off";
defparam \data_ram0|data_mem~4239 .lut_mask = 64'h0000000030303030;
defparam \data_ram0|data_mem~4239 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y22_N11
dffeas \data_ram0|data_mem~2003 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2003 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2003 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N2
stratixiii_lcell_comb \data_ram0|data_mem~4175 (
// Equation(s):
// \data_ram0|data_mem~4175_combout  = !\openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout 
//  & \openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4175 .extended_lut = "off";
defparam \data_ram0|data_mem~4175 .lut_mask = 64'h0000000000010000;
defparam \data_ram0|data_mem~4175 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N18
stratixiii_lcell_comb \data_ram0|data_mem~4237 (
// Equation(s):
// \data_ram0|data_mem~4237_combout  = \data_ram0|data_mem~4175_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4237 .extended_lut = "off";
defparam \data_ram0|data_mem~4237 .lut_mask = 64'h0000000030303030;
defparam \data_ram0|data_mem~4237 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y22_N21
dffeas \data_ram0|data_mem~2019 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2019 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2019 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N18
stratixiii_lcell_comb \data_ram0|data_mem~1923feeder (
// Equation(s):
// \data_ram0|data_mem~1923feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1923feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1923feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1923feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1923feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N28
stratixiii_lcell_comb \data_ram0|data_mem~4171 (
// Equation(s):
// \data_ram0|data_mem~4171_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4171 .extended_lut = "off";
defparam \data_ram0|data_mem~4171 .lut_mask = 64'h0000000000000800;
defparam \data_ram0|data_mem~4171 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N24
stratixiii_lcell_comb \data_ram0|data_mem~4233 (
// Equation(s):
// \data_ram0|data_mem~4233_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4171_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4233 .extended_lut = "off";
defparam \data_ram0|data_mem~4233 .lut_mask = 64'h0000000000FF0000;
defparam \data_ram0|data_mem~4233 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y22_N19
dffeas \data_ram0|data_mem~1923 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1923feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1923 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1923 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y21_N8
stratixiii_lcell_comb \data_ram0|data_mem~4169 (
// Equation(s):
// \data_ram0|data_mem~4169_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  
// & !\openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4169 .extended_lut = "off";
defparam \data_ram0|data_mem~4169 .lut_mask = 64'h0000000000000100;
defparam \data_ram0|data_mem~4169 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y21_N22
stratixiii_lcell_comb \data_ram0|data_mem~4236 (
// Equation(s):
// \data_ram0|data_mem~4236_combout  = \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4169_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4169_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4236 .extended_lut = "off";
defparam \data_ram0|data_mem~4236 .lut_mask = 64'h000000FF00000000;
defparam \data_ram0|data_mem~4236 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y22_N29
dffeas \data_ram0|data_mem~1971 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1971 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1971 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N14
stratixiii_lcell_comb \data_ram0|data_mem~1955feeder (
// Equation(s):
// \data_ram0|data_mem~1955feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1955feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1955feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1955feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1955feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N32
stratixiii_lcell_comb \data_ram0|data_mem~4235 (
// Equation(s):
// \data_ram0|data_mem~4235_combout  = \data_ram0|data_mem~4173_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout 

	.dataa(!\data_ram0|data_mem~4173_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4235 .extended_lut = "off";
defparam \data_ram0|data_mem~4235 .lut_mask = 64'h1100110011001100;
defparam \data_ram0|data_mem~4235 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y22_N15
dffeas \data_ram0|data_mem~1955 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1955feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1955 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1955 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y22_N28
stratixiii_lcell_comb \data_ram0|data_mem~2408 (
// Equation(s):
// \data_ram0|data_mem~2408_combout  = \data_ram0|data_mem~1971_q  & \data_ram0|data_mem~1955_q  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1923_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1939_q  # 
// \openmips0|mem0|mem_addr_o[1]~33_combout  ) # !\data_ram0|data_mem~1971_q  & \data_ram0|data_mem~1955_q  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[1]~33_combout  # \data_ram0|data_mem~1923_q ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1939_q  & (!\openmips0|mem0|mem_addr_o[1]~33_combout ) ) # \data_ram0|data_mem~1971_q  & !\data_ram0|data_mem~1955_q  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1923_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[1]~33_combout  # \data_ram0|data_mem~1939_q ) ) # !\data_ram0|data_mem~1971_q  & 
// !\data_ram0|data_mem~1955_q  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1923_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1939_q ) )

	.dataa(!\data_ram0|data_mem~1939_q ),
	.datab(!\data_ram0|data_mem~1923_q ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\data_ram0|data_mem~1971_q ),
	.dataf(!\data_ram0|data_mem~1955_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2408 .extended_lut = "off";
defparam \data_ram0|data_mem~2408 .lut_mask = 64'h3500350F35F035FF;
defparam \data_ram0|data_mem~2408 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N6
stratixiii_lcell_comb \data_ram0|data_mem~4165 (
// Equation(s):
// \data_ram0|data_mem~4165_combout  = \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4165 .extended_lut = "off";
defparam \data_ram0|data_mem~4165 .lut_mask = 64'h0000000200000000;
defparam \data_ram0|data_mem~4165 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~4238 (
// Equation(s):
// \data_ram0|data_mem~4238_combout  = \data_ram0|data_mem~4165_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4238 .extended_lut = "off";
defparam \data_ram0|data_mem~4238 .lut_mask = 64'h0000000033003300;
defparam \data_ram0|data_mem~4238 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y22_N23
dffeas \data_ram0|data_mem~1987 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1987 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1987 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y22_N20
stratixiii_lcell_comb \data_ram0|data_mem~4292 (
// Equation(s):
// \data_ram0|data_mem~4292_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2408_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1987_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2003_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2408_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2019_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~2003_q ),
	.datac(!\data_ram0|data_mem~2019_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2408_combout ),
	.datag(!\data_ram0|data_mem~1987_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4292 .extended_lut = "on";
defparam \data_ram0|data_mem~4292 .lut_mask = 64'h001B000AFF1BFF0A;
defparam \data_ram0|data_mem~4292 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~2409 (
// Equation(s):
// \data_ram0|data_mem~2409_combout  = \data_ram0|data_mem~2396_combout  & \data_ram0|data_mem~4292_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2388_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~2404_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  ) # !\data_ram0|data_mem~2396_combout  & \data_ram0|data_mem~4292_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2388_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2404_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) ) # \data_ram0|data_mem~2396_combout  & !\data_ram0|data_mem~4292_combout  & ( 
// !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2388_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2404_combout ) ) # 
// !\data_ram0|data_mem~2396_combout  & !\data_ram0|data_mem~4292_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2388_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~2404_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~2388_combout ),
	.datad(!\data_ram0|data_mem~2404_combout ),
	.datae(!\data_ram0|data_mem~2396_combout ),
	.dataf(!\data_ram0|data_mem~4292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2409_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2409 .extended_lut = "off";
defparam \data_ram0|data_mem~2409 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \data_ram0|data_mem~2409 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N22
stratixiii_lcell_comb \data_ram0|data_mem~339feeder (
// Equation(s):
// \data_ram0|data_mem~339feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~339feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~339feeder .extended_lut = "off";
defparam \data_ram0|data_mem~339feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~339feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N0
stratixiii_lcell_comb \data_ram0|data_mem~4082 (
// Equation(s):
// \data_ram0|data_mem~4082_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4081_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(!\data_ram0|data_mem~4081_combout ),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4082 .extended_lut = "off";
defparam \data_ram0|data_mem~4082 .lut_mask = 64'h5050000050500000;
defparam \data_ram0|data_mem~4082 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N23
dffeas \data_ram0|data_mem~339 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~339 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~339 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N22
stratixiii_lcell_comb \data_ram0|data_mem~4096 (
// Equation(s):
// \data_ram0|data_mem~4096_combout  = \data_ram0|data_mem~4095_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4095_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4096 .extended_lut = "off";
defparam \data_ram0|data_mem~4096 .lut_mask = 64'h00000000F000F000;
defparam \data_ram0|data_mem~4096 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y26_N17
dffeas \data_ram0|data_mem~355 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~355 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~355 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y23_N36
stratixiii_lcell_comb \data_ram0|data_mem~275feeder (
// Equation(s):
// \data_ram0|data_mem~275feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~275feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~275feeder .extended_lut = "off";
defparam \data_ram0|data_mem~275feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~275feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N14
stratixiii_lcell_comb \data_ram0|data_mem~4088 (
// Equation(s):
// \data_ram0|data_mem~4088_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4087_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4087_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4088 .extended_lut = "off";
defparam \data_ram0|data_mem~4088 .lut_mask = 64'h00000000FF000000;
defparam \data_ram0|data_mem~4088 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y23_N37
dffeas \data_ram0|data_mem~275 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~275 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~275 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N2
stratixiii_lcell_comb \data_ram0|data_mem~4094 (
// Equation(s):
// \data_ram0|data_mem~4094_combout  = \data_ram0|data_mem~4093_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4093_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4094 .extended_lut = "off";
defparam \data_ram0|data_mem~4094 .lut_mask = 64'h00000000F000F000;
defparam \data_ram0|data_mem~4094 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y26_N21
dffeas \data_ram0|data_mem~291 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~291 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~291 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y23_N38
stratixiii_lcell_comb \data_ram0|data_mem~307feeder (
// Equation(s):
// \data_ram0|data_mem~307feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~307feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~307feeder .extended_lut = "off";
defparam \data_ram0|data_mem~307feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~307feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N38
stratixiii_lcell_comb \data_ram0|data_mem~4089 (
// Equation(s):
// \data_ram0|data_mem~4089_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4089_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4089 .extended_lut = "off";
defparam \data_ram0|data_mem~4089 .lut_mask = 64'h0000040000000000;
defparam \data_ram0|data_mem~4089 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~4090 (
// Equation(s):
// \data_ram0|data_mem~4090_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4089_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\data_ram0|data_mem~4089_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4090 .extended_lut = "off";
defparam \data_ram0|data_mem~4090 .lut_mask = 64'h00F0000000F00000;
defparam \data_ram0|data_mem~4090 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y23_N39
dffeas \data_ram0|data_mem~307 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~307 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~307 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N2
stratixiii_lcell_comb \data_ram0|data_mem~4092 (
// Equation(s):
// \data_ram0|data_mem~4092_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4091_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4092 .extended_lut = "off";
defparam \data_ram0|data_mem~4092 .lut_mask = 64'h00000000FF000000;
defparam \data_ram0|data_mem~4092 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y26_N13
dffeas \data_ram0|data_mem~259 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~259 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~259 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~2318 (
// Equation(s):
// \data_ram0|data_mem~2318_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~259_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~275_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~291_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~307_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~275_q ),
	.datac(!\data_ram0|data_mem~291_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~307_q ),
	.datag(!\data_ram0|data_mem~259_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2318 .extended_lut = "on";
defparam \data_ram0|data_mem~2318 .lut_mask = 64'h1B550A551B555F55;
defparam \data_ram0|data_mem~2318 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N38
stratixiii_lcell_comb \data_ram0|data_mem~4086 (
// Equation(s):
// \data_ram0|data_mem~4086_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4085_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4085_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4086 .extended_lut = "off";
defparam \data_ram0|data_mem~4086 .lut_mask = 64'h00000000F0F00000;
defparam \data_ram0|data_mem~4086 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y26_N19
dffeas \data_ram0|data_mem~323 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~323 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~323 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~2322 (
// Equation(s):
// \data_ram0|data_mem~2322_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2318_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2318_combout  & 
// (\data_ram0|data_mem~323_q ) # \data_ram0|data_mem~2318_combout  & \data_ram0|data_mem~339_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2318_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2318_combout  & (\data_ram0|data_mem~355_q ) # \data_ram0|data_mem~2318_combout  & \data_ram0|data_mem~371_q ) )

	.dataa(!\data_ram0|data_mem~371_q ),
	.datab(!\data_ram0|data_mem~339_q ),
	.datac(!\data_ram0|data_mem~355_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2318_combout ),
	.datag(!\data_ram0|data_mem~323_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2322 .extended_lut = "on";
defparam \data_ram0|data_mem~2322 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2322 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~4146 (
// Equation(s):
// \data_ram0|data_mem~4146_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4145_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\data_ram0|data_mem~4145_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4146 .extended_lut = "off";
defparam \data_ram0|data_mem~4146 .lut_mask = 64'h00F0000000F00000;
defparam \data_ram0|data_mem~4146 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y25_N21
dffeas \data_ram0|data_mem~851 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~851 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~851 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~4160 (
// Equation(s):
// \data_ram0|data_mem~4160_combout  = \data_ram0|data_mem~4159_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\data_ram0|data_mem~4159_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4160 .extended_lut = "off";
defparam \data_ram0|data_mem~4160 .lut_mask = 64'h0000FF0000000000;
defparam \data_ram0|data_mem~4160 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y23_N17
dffeas \data_ram0|data_mem~867 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~867 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~867 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~4154 (
// Equation(s):
// \data_ram0|data_mem~4154_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4153_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4154 .extended_lut = "off";
defparam \data_ram0|data_mem~4154 .lut_mask = 64'h00000000FF000000;
defparam \data_ram0|data_mem~4154 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y23_N31
dffeas \data_ram0|data_mem~819 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~819 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~819 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~4158 (
// Equation(s):
// \data_ram0|data_mem~4158_combout  = \data_ram0|data_mem~4157_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4158 .extended_lut = "off";
defparam \data_ram0|data_mem~4158 .lut_mask = 64'h00000000CC00CC00;
defparam \data_ram0|data_mem~4158 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y23_N21
dffeas \data_ram0|data_mem~803 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~803 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~803 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N28
stratixiii_lcell_comb \data_ram0|data_mem~4156 (
// Equation(s):
// \data_ram0|data_mem~4156_combout  = \data_ram0|data_mem~4155_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(!\data_ram0|data_mem~4155_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4156 .extended_lut = "off";
defparam \data_ram0|data_mem~4156 .lut_mask = 64'h0000AA000000AA00;
defparam \data_ram0|data_mem~4156 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y23_N13
dffeas \data_ram0|data_mem~771 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~771 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~771 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y23_N20
stratixiii_lcell_comb \data_ram0|data_mem~2326 (
// Equation(s):
// \data_ram0|data_mem~2326_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~771_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~787_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~803_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~819_q ) )

	.dataa(!\data_ram0|data_mem~787_q ),
	.datab(!\data_ram0|data_mem~819_q ),
	.datac(!\data_ram0|data_mem~803_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~771_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2326 .extended_lut = "on";
defparam \data_ram0|data_mem~2326 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2326 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N0
stratixiii_lcell_comb \data_ram0|data_mem~4150 (
// Equation(s):
// \data_ram0|data_mem~4150_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4149_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4149_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4150 .extended_lut = "off";
defparam \data_ram0|data_mem~4150 .lut_mask = 64'h00FF000000000000;
defparam \data_ram0|data_mem~4150 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y23_N19
dffeas \data_ram0|data_mem~835 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~835 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~835 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y23_N16
stratixiii_lcell_comb \data_ram0|data_mem~2330 (
// Equation(s):
// \data_ram0|data_mem~2330_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2326_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2326_combout  & 
// (\data_ram0|data_mem~835_q ) # \data_ram0|data_mem~2326_combout  & \data_ram0|data_mem~851_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2326_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2326_combout  & (\data_ram0|data_mem~867_q ) # \data_ram0|data_mem~2326_combout  & \data_ram0|data_mem~883_q ) )

	.dataa(!\data_ram0|data_mem~883_q ),
	.datab(!\data_ram0|data_mem~851_q ),
	.datac(!\data_ram0|data_mem~867_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2326_combout ),
	.datag(!\data_ram0|data_mem~835_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2330 .extended_lut = "on";
defparam \data_ram0|data_mem~2330 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2330 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N20
stratixiii_lcell_comb \data_ram0|data_mem~1011feeder (
// Equation(s):
// \data_ram0|data_mem~1011feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1011feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1011feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1011feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1011feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~4163 (
// Equation(s):
// \data_ram0|data_mem~4163_combout  = \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & ( \openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  
// & \openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4163 .extended_lut = "off";
defparam \data_ram0|data_mem~4163 .lut_mask = 64'h0000000000000001;
defparam \data_ram0|data_mem~4163 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y29_N6
stratixiii_lcell_comb \data_ram0|data_mem~4164 (
// Equation(s):
// \data_ram0|data_mem~4164_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4163_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\data_ram0|data_mem~4163_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4164 .extended_lut = "off";
defparam \data_ram0|data_mem~4164 .lut_mask = 64'h00F0000000F00000;
defparam \data_ram0|data_mem~4164 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N21
dffeas \data_ram0|data_mem~1011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1011feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1011 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1011 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N16
stratixiii_lcell_comb \data_ram0|data_mem~4176 (
// Equation(s):
// \data_ram0|data_mem~4176_combout  = \data_ram0|data_mem~4175_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4176 .extended_lut = "off";
defparam \data_ram0|data_mem~4176 .lut_mask = 64'h00000000CC00CC00;
defparam \data_ram0|data_mem~4176 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y21_N37
dffeas \data_ram0|data_mem~995 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~995 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~995 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y21_N26
stratixiii_lcell_comb \data_ram0|data_mem~4170 (
// Equation(s):
// \data_ram0|data_mem~4170_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4169_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4169_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4170 .extended_lut = "off";
defparam \data_ram0|data_mem~4170 .lut_mask = 64'h00FF000000000000;
defparam \data_ram0|data_mem~4170 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N33
dffeas \data_ram0|data_mem~947 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~947 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~947 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N34
stratixiii_lcell_comb \data_ram0|data_mem~4174 (
// Equation(s):
// \data_ram0|data_mem~4174_combout  = \data_ram0|data_mem~4173_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout 

	.dataa(!\data_ram0|data_mem~4173_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4174 .extended_lut = "off";
defparam \data_ram0|data_mem~4174 .lut_mask = 64'h4040404040404040;
defparam \data_ram0|data_mem~4174 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y21_N21
dffeas \data_ram0|data_mem~931 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~931 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~931 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N22
stratixiii_lcell_comb \data_ram0|data_mem~4172 (
// Equation(s):
// \data_ram0|data_mem~4172_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4171_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\data_ram0|data_mem~4171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4172 .extended_lut = "off";
defparam \data_ram0|data_mem~4172 .lut_mask = 64'h00000000FF000000;
defparam \data_ram0|data_mem~4172 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N31
dffeas \data_ram0|data_mem~899 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~899 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~899 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y21_N20
stratixiii_lcell_comb \data_ram0|data_mem~2342 (
// Equation(s):
// \data_ram0|data_mem~2342_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~899_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~915_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~931_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~947_q ) )

	.dataa(!\data_ram0|data_mem~915_q ),
	.datab(!\data_ram0|data_mem~947_q ),
	.datac(!\data_ram0|data_mem~931_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~899_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2342 .extended_lut = "on";
defparam \data_ram0|data_mem~2342 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2342 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N10
stratixiii_lcell_comb \data_ram0|data_mem~4166 (
// Equation(s):
// \data_ram0|data_mem~4166_combout  = \data_ram0|data_mem~4165_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4166 .extended_lut = "off";
defparam \data_ram0|data_mem~4166 .lut_mask = 64'h00000000C0C0C0C0;
defparam \data_ram0|data_mem~4166 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y21_N39
dffeas \data_ram0|data_mem~963 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~963 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~963 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y21_N36
stratixiii_lcell_comb \data_ram0|data_mem~2346 (
// Equation(s):
// \data_ram0|data_mem~2346_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2342_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2342_combout  & 
// (\data_ram0|data_mem~963_q ) # \data_ram0|data_mem~2342_combout  & \data_ram0|data_mem~979_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2342_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2342_combout  & (\data_ram0|data_mem~995_q ) # \data_ram0|data_mem~2342_combout  & \data_ram0|data_mem~1011_q ) )

	.dataa(!\data_ram0|data_mem~979_q ),
	.datab(!\data_ram0|data_mem~1011_q ),
	.datac(!\data_ram0|data_mem~995_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2342_combout ),
	.datag(!\data_ram0|data_mem~963_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2346 .extended_lut = "on";
defparam \data_ram0|data_mem~2346 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2346 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~4112 (
// Equation(s):
// \data_ram0|data_mem~4112_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4111_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4111_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4112 .extended_lut = "off";
defparam \data_ram0|data_mem~4112 .lut_mask = 64'h00AA00AA00000000;
defparam \data_ram0|data_mem~4112 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y31_N17
dffeas \data_ram0|data_mem~483 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~483 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~483 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N0
stratixiii_lcell_comb \data_ram0|data_mem~4099 (
// Equation(s):
// \data_ram0|data_mem~4099_combout  = !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout 
//  & \openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4099 .extended_lut = "off";
defparam \data_ram0|data_mem~4099 .lut_mask = 64'h0000000000010000;
defparam \data_ram0|data_mem~4099 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y30_N14
stratixiii_lcell_comb \data_ram0|data_mem~4100 (
// Equation(s):
// \data_ram0|data_mem~4100_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4099_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\data_ram0|data_mem~4099_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4100 .extended_lut = "off";
defparam \data_ram0|data_mem~4100 .lut_mask = 64'h00000000FF000000;
defparam \data_ram0|data_mem~4100 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N29
dffeas \data_ram0|data_mem~499 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~499 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~499 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N36
stratixiii_lcell_comb \data_ram0|data_mem~403feeder (
// Equation(s):
// \data_ram0|data_mem~403feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~403feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~403feeder .extended_lut = "off";
defparam \data_ram0|data_mem~403feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~403feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y30_N16
stratixiii_lcell_comb \data_ram0|data_mem~4104 (
// Equation(s):
// \data_ram0|data_mem~4104_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4103_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4104 .extended_lut = "off";
defparam \data_ram0|data_mem~4104 .lut_mask = 64'h00000000FF000000;
defparam \data_ram0|data_mem~4104 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N37
dffeas \data_ram0|data_mem~403 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~403 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~403 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N14
stratixiii_lcell_comb \data_ram0|data_mem~4110 (
// Equation(s):
// \data_ram0|data_mem~4110_combout  = \data_ram0|data_mem~4109_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4110 .extended_lut = "off";
defparam \data_ram0|data_mem~4110 .lut_mask = 64'h00000000A0A0A0A0;
defparam \data_ram0|data_mem~4110 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y31_N21
dffeas \data_ram0|data_mem~419 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~419 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~419 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N22
stratixiii_lcell_comb \data_ram0|data_mem~387feeder (
// Equation(s):
// \data_ram0|data_mem~387feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~387feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~387feeder .extended_lut = "off";
defparam \data_ram0|data_mem~387feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~387feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N16
stratixiii_lcell_comb \data_ram0|data_mem~4108 (
// Equation(s):
// \data_ram0|data_mem~4108_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4107_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4107_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4108 .extended_lut = "off";
defparam \data_ram0|data_mem~4108 .lut_mask = 64'h0F0000000F000000;
defparam \data_ram0|data_mem~4108 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N23
dffeas \data_ram0|data_mem~387 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~387feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~387 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~387 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~2334 (
// Equation(s):
// \data_ram0|data_mem~2334_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~387_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~403_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~419_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~435_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~435_q ),
	.datab(!\data_ram0|data_mem~403_q ),
	.datac(!\data_ram0|data_mem~419_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~387_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2334 .extended_lut = "on";
defparam \data_ram0|data_mem~2334 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2334 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N38
stratixiii_lcell_comb \data_ram0|data_mem~4102 (
// Equation(s):
// \data_ram0|data_mem~4102_combout  = \data_ram0|data_mem~4101_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4102 .extended_lut = "off";
defparam \data_ram0|data_mem~4102 .lut_mask = 64'h00000000A0A0A0A0;
defparam \data_ram0|data_mem~4102 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y31_N19
dffeas \data_ram0|data_mem~451 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~451 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~451 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y31_N16
stratixiii_lcell_comb \data_ram0|data_mem~2338 (
// Equation(s):
// \data_ram0|data_mem~2338_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2334_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2334_combout  & 
// (\data_ram0|data_mem~451_q ) # \data_ram0|data_mem~2334_combout  & \data_ram0|data_mem~467_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2334_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2334_combout  & \data_ram0|data_mem~483_q  # \data_ram0|data_mem~2334_combout  & (\data_ram0|data_mem~499_q )) )

	.dataa(!\data_ram0|data_mem~467_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~483_q ),
	.datad(!\data_ram0|data_mem~499_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2334_combout ),
	.datag(!\data_ram0|data_mem~451_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2338 .extended_lut = "on";
defparam \data_ram0|data_mem~2338 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2338 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N26
stratixiii_lcell_comb \data_ram0|data_mem~2350 (
// Equation(s):
// \data_ram0|data_mem~2350_combout  = \data_ram0|data_mem~2346_combout  & \data_ram0|data_mem~2338_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2322_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2330_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~2346_combout  & \data_ram0|data_mem~2338_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2322_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2330_combout )) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout ) ) # \data_ram0|data_mem~2346_combout  & 
// !\data_ram0|data_mem~2338_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2322_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2330_combout )) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[5]~37_combout ) ) # !\data_ram0|data_mem~2346_combout  & !\data_ram0|data_mem~2338_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout 
//  & \data_ram0|data_mem~2322_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2330_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\data_ram0|data_mem~2322_combout ),
	.datac(!\data_ram0|data_mem~2330_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\data_ram0|data_mem~2346_combout ),
	.dataf(!\data_ram0|data_mem~2338_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2350 .extended_lut = "off";
defparam \data_ram0|data_mem~2350 .lut_mask = 64'h220A225F770A775F;
defparam \data_ram0|data_mem~2350 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y30_N36
stratixiii_lcell_comb \data_ram0|data_mem~4113 (
// Equation(s):
// \data_ram0|data_mem~4113_combout  = \openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// !\openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4113 .extended_lut = "off";
defparam \data_ram0|data_mem~4113 .lut_mask = 64'h0000000000004000;
defparam \data_ram0|data_mem~4113 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~4114 (
// Equation(s):
// \data_ram0|data_mem~4114_combout  = \data_ram0|data_mem~4113_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(!\data_ram0|data_mem~4113_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4114 .extended_lut = "off";
defparam \data_ram0|data_mem~4114 .lut_mask = 64'h0000FF0000000000;
defparam \data_ram0|data_mem~4114 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N1
dffeas \data_ram0|data_mem~595 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~595 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~595 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N18
stratixiii_lcell_comb \data_ram0|data_mem~4128 (
// Equation(s):
// \data_ram0|data_mem~4128_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4127_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4127_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4128 .extended_lut = "off";
defparam \data_ram0|data_mem~4128 .lut_mask = 64'h0A0A0A0A00000000;
defparam \data_ram0|data_mem~4128 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y25_N17
dffeas \data_ram0|data_mem~611 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~611 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~611 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y28_N2
stratixiii_lcell_comb \data_ram0|data_mem~4120 (
// Equation(s):
// \data_ram0|data_mem~4120_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4119_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4120 .extended_lut = "off";
defparam \data_ram0|data_mem~4120 .lut_mask = 64'h00000000FF000000;
defparam \data_ram0|data_mem~4120 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N15
dffeas \data_ram0|data_mem~531 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~531 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~531 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~4126 (
// Equation(s):
// \data_ram0|data_mem~4126_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4125_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4125_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4126 .extended_lut = "off";
defparam \data_ram0|data_mem~4126 .lut_mask = 64'h00CC00CC00000000;
defparam \data_ram0|data_mem~4126 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y25_N21
dffeas \data_ram0|data_mem~547 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~547 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~547 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y28_N2
stratixiii_lcell_comb \data_ram0|data_mem~4124 (
// Equation(s):
// \data_ram0|data_mem~4124_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4123_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4124 .extended_lut = "off";
defparam \data_ram0|data_mem~4124 .lut_mask = 64'h00FF000000000000;
defparam \data_ram0|data_mem~4124 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N31
dffeas \data_ram0|data_mem~515 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~515 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~515 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y25_N20
stratixiii_lcell_comb \data_ram0|data_mem~2293 (
// Equation(s):
// \data_ram0|data_mem~2293_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~515_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~531_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~547_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~563_q ) )

	.dataa(!\data_ram0|data_mem~563_q ),
	.datab(!\data_ram0|data_mem~531_q ),
	.datac(!\data_ram0|data_mem~547_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2293 .extended_lut = "on";
defparam \data_ram0|data_mem~2293 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2293 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N0
stratixiii_lcell_comb \data_ram0|data_mem~4118 (
// Equation(s):
// \data_ram0|data_mem~4118_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4117_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4118 .extended_lut = "off";
defparam \data_ram0|data_mem~4118 .lut_mask = 64'h00000000FF000000;
defparam \data_ram0|data_mem~4118 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y25_N19
dffeas \data_ram0|data_mem~579 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~579 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~579 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~2297 (
// Equation(s):
// \data_ram0|data_mem~2297_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2293_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2293_combout  & 
// (\data_ram0|data_mem~579_q ) # \data_ram0|data_mem~2293_combout  & \data_ram0|data_mem~595_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2293_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2293_combout  & (\data_ram0|data_mem~611_q ) # \data_ram0|data_mem~2293_combout  & \data_ram0|data_mem~627_q ) )

	.dataa(!\data_ram0|data_mem~627_q ),
	.datab(!\data_ram0|data_mem~595_q ),
	.datac(!\data_ram0|data_mem~611_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2293_combout ),
	.datag(!\data_ram0|data_mem~579_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2297 .extended_lut = "on";
defparam \data_ram0|data_mem~2297 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2297 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y30_N22
stratixiii_lcell_comb \data_ram0|data_mem~4129 (
// Equation(s):
// \data_ram0|data_mem~4129_combout  = \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4129 .extended_lut = "off";
defparam \data_ram0|data_mem~4129 .lut_mask = 64'h0000000200000000;
defparam \data_ram0|data_mem~4129 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y30_N30
stratixiii_lcell_comb \data_ram0|data_mem~4130 (
// Equation(s):
// \data_ram0|data_mem~4130_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4129_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4129_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4130 .extended_lut = "off";
defparam \data_ram0|data_mem~4130 .lut_mask = 64'h0F0F000000000000;
defparam \data_ram0|data_mem~4130 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y30_N21
dffeas \data_ram0|data_mem~723 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~723 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~723 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N38
stratixiii_lcell_comb \data_ram0|data_mem~4144 (
// Equation(s):
// \data_ram0|data_mem~4144_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4143_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout 

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4143_combout ),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4144 .extended_lut = "off";
defparam \data_ram0|data_mem~4144 .lut_mask = 64'h0A000A000A000A00;
defparam \data_ram0|data_mem~4144 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y29_N17
dffeas \data_ram0|data_mem~739 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~739 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~739 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~4138 (
// Equation(s):
// \data_ram0|data_mem~4138_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4137_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4138 .extended_lut = "off";
defparam \data_ram0|data_mem~4138 .lut_mask = 64'h00000000F0F00000;
defparam \data_ram0|data_mem~4138 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y26_N31
dffeas \data_ram0|data_mem~691 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~691 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~691 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N22
stratixiii_lcell_comb \data_ram0|data_mem~4142 (
// Equation(s):
// \data_ram0|data_mem~4142_combout  = \data_ram0|data_mem~4141_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4142 .extended_lut = "off";
defparam \data_ram0|data_mem~4142 .lut_mask = 64'h00000000F000F000;
defparam \data_ram0|data_mem~4142 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y29_N1
dffeas \data_ram0|data_mem~675 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~675 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~675 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~643feeder (
// Equation(s):
// \data_ram0|data_mem~643feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~643feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~643feeder .extended_lut = "off";
defparam \data_ram0|data_mem~643feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~643feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~4140 (
// Equation(s):
// \data_ram0|data_mem~4140_combout  = \data_ram0|data_mem~4139_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(gnd),
	.datae(!\data_ram0|data_mem~4139_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4140 .extended_lut = "off";
defparam \data_ram0|data_mem~4140 .lut_mask = 64'h0000F0F000000000;
defparam \data_ram0|data_mem~4140 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y29_N13
dffeas \data_ram0|data_mem~643 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~643feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~643 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~643 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y29_N0
stratixiii_lcell_comb \data_ram0|data_mem~2309 (
// Equation(s):
// \data_ram0|data_mem~2309_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~643_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~659_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~675_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~691_q ) )

	.dataa(!\data_ram0|data_mem~659_q ),
	.datab(!\data_ram0|data_mem~691_q ),
	.datac(!\data_ram0|data_mem~675_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2309 .extended_lut = "on";
defparam \data_ram0|data_mem~2309 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2309 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N18
stratixiii_lcell_comb \data_ram0|data_mem~4134 (
// Equation(s):
// \data_ram0|data_mem~4134_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4133_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\data_ram0|data_mem~4133_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4134 .extended_lut = "off";
defparam \data_ram0|data_mem~4134 .lut_mask = 64'h2222222200000000;
defparam \data_ram0|data_mem~4134 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y29_N19
dffeas \data_ram0|data_mem~707 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~707 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~707 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y29_N16
stratixiii_lcell_comb \data_ram0|data_mem~2313 (
// Equation(s):
// \data_ram0|data_mem~2313_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2309_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2309_combout  & 
// (\data_ram0|data_mem~707_q ) # \data_ram0|data_mem~2309_combout  & \data_ram0|data_mem~723_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2309_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2309_combout  & (\data_ram0|data_mem~739_q ) # \data_ram0|data_mem~2309_combout  & \data_ram0|data_mem~755_q ) )

	.dataa(!\data_ram0|data_mem~755_q ),
	.datab(!\data_ram0|data_mem~723_q ),
	.datac(!\data_ram0|data_mem~739_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2309_combout ),
	.datag(!\data_ram0|data_mem~707_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2313 .extended_lut = "on";
defparam \data_ram0|data_mem~2313 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2313 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N38
stratixiii_lcell_comb \data_ram0|data_mem~4064 (
// Equation(s):
// \data_ram0|data_mem~4064_combout  = \data_ram0|data_mem~4063_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4063_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4064 .extended_lut = "off";
defparam \data_ram0|data_mem~4064 .lut_mask = 64'h00000000F000F000;
defparam \data_ram0|data_mem~4064 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y30_N17
dffeas \data_ram0|data_mem~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~99 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~99 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N6
stratixiii_lcell_comb \data_ram0|data_mem~115feeder (
// Equation(s):
// \data_ram0|data_mem~115feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~115feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~115feeder .extended_lut = "off";
defparam \data_ram0|data_mem~115feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~115feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N34
stratixiii_lcell_comb \data_ram0|data_mem~4051 (
// Equation(s):
// \data_ram0|data_mem~4051_combout  = !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4051_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4051 .extended_lut = "off";
defparam \data_ram0|data_mem~4051 .lut_mask = 64'h0004000000000000;
defparam \data_ram0|data_mem~4051 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~4052 (
// Equation(s):
// \data_ram0|data_mem~4052_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4051_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\data_ram0|data_mem~4051_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4052 .extended_lut = "off";
defparam \data_ram0|data_mem~4052 .lut_mask = 64'h00F000F000000000;
defparam \data_ram0|data_mem~4052 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N7
dffeas \data_ram0|data_mem~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~115 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~115 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N30
stratixiii_lcell_comb \data_ram0|data_mem~19feeder (
// Equation(s):
// \data_ram0|data_mem~19feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~19feeder .extended_lut = "off";
defparam \data_ram0|data_mem~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~19feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N20
stratixiii_lcell_comb \data_ram0|data_mem~4056 (
// Equation(s):
// \data_ram0|data_mem~4056_combout  = \data_ram0|data_mem~4055_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4055_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4056 .extended_lut = "off";
defparam \data_ram0|data_mem~4056 .lut_mask = 64'h00000000F000F000;
defparam \data_ram0|data_mem~4056 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N31
dffeas \data_ram0|data_mem~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~19 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~19 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N38
stratixiii_lcell_comb \data_ram0|data_mem~4062 (
// Equation(s):
// \data_ram0|data_mem~4062_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4061_combout  )

	.dataa(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4061_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4062 .extended_lut = "off";
defparam \data_ram0|data_mem~4062 .lut_mask = 64'h00AA00AA00000000;
defparam \data_ram0|data_mem~4062 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y30_N21
dffeas \data_ram0|data_mem~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~35 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~35 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N32
stratixiii_lcell_comb \data_ram0|data_mem~3feeder (
// Equation(s):
// \data_ram0|data_mem~3feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3feeder .extended_lut = "off";
defparam \data_ram0|data_mem~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~3feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N38
stratixiii_lcell_comb \data_ram0|data_mem~4060 (
// Equation(s):
// \data_ram0|data_mem~4060_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4059_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4059_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4060 .extended_lut = "off";
defparam \data_ram0|data_mem~4060 .lut_mask = 64'h0F000F0000000000;
defparam \data_ram0|data_mem~4060 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N33
dffeas \data_ram0|data_mem~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~3 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~3 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y30_N20
stratixiii_lcell_comb \data_ram0|data_mem~2285 (
// Equation(s):
// \data_ram0|data_mem~2285_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~3_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~19_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  
// & (\data_ram0|data_mem~35_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~51_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~51_q ),
	.datab(!\data_ram0|data_mem~19_q ),
	.datac(!\data_ram0|data_mem~35_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2285 .extended_lut = "on";
defparam \data_ram0|data_mem~2285 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2285 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N32
stratixiii_lcell_comb \data_ram0|data_mem~4054 (
// Equation(s):
// \data_ram0|data_mem~4054_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4053_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4053_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4054_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4054 .extended_lut = "off";
defparam \data_ram0|data_mem~4054 .lut_mask = 64'h00000000F0F00000;
defparam \data_ram0|data_mem~4054 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y30_N19
dffeas \data_ram0|data_mem~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~67 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~67 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y30_N16
stratixiii_lcell_comb \data_ram0|data_mem~2289 (
// Equation(s):
// \data_ram0|data_mem~2289_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2285_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2285_combout  & 
// (\data_ram0|data_mem~67_q ) # \data_ram0|data_mem~2285_combout  & \data_ram0|data_mem~83_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2285_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2285_combout  & \data_ram0|data_mem~99_q  # \data_ram0|data_mem~2285_combout  & (\data_ram0|data_mem~115_q )) )

	.dataa(!\data_ram0|data_mem~83_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~99_q ),
	.datad(!\data_ram0|data_mem~115_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2285_combout ),
	.datag(!\data_ram0|data_mem~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2289 .extended_lut = "on";
defparam \data_ram0|data_mem~2289 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2289 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N0
stratixiii_lcell_comb \data_ram0|data_mem~243feeder (
// Equation(s):
// \data_ram0|data_mem~243feeder_combout  = \openmips0|ex_mem0|mem_reg2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~243feeder .extended_lut = "off";
defparam \data_ram0|data_mem~243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~243feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N8
stratixiii_lcell_comb \data_ram0|data_mem~4068 (
// Equation(s):
// \data_ram0|data_mem~4068_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4067_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4067_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4068 .extended_lut = "off";
defparam \data_ram0|data_mem~4068 .lut_mask = 64'h00000000F0F00000;
defparam \data_ram0|data_mem~4068 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N1
dffeas \data_ram0|data_mem~243 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~243 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~243 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N4
stratixiii_lcell_comb \data_ram0|data_mem~4080 (
// Equation(s):
// \data_ram0|data_mem~4080_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4079_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\data_ram0|data_mem~4079_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4080 .extended_lut = "off";
defparam \data_ram0|data_mem~4080 .lut_mask = 64'h00F000F000000000;
defparam \data_ram0|data_mem~4080 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y31_N37
dffeas \data_ram0|data_mem~227 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~227 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~227 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N36
stratixiii_lcell_comb \data_ram0|data_mem~4066 (
// Equation(s):
// \data_ram0|data_mem~4066_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4065_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4065_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4066 .extended_lut = "off";
defparam \data_ram0|data_mem~4066 .lut_mask = 64'h00CC00CC00000000;
defparam \data_ram0|data_mem~4066 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N3
dffeas \data_ram0|data_mem~211 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~211 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~211 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N34
stratixiii_lcell_comb \data_ram0|data_mem~4072 (
// Equation(s):
// \data_ram0|data_mem~4072_combout  = \data_ram0|data_mem~4071_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4071_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4072 .extended_lut = "off";
defparam \data_ram0|data_mem~4072 .lut_mask = 64'h0000000088888888;
defparam \data_ram0|data_mem~4072 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y33_N27
dffeas \data_ram0|data_mem~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~147 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~147 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N10
stratixiii_lcell_comb \data_ram0|data_mem~4078 (
// Equation(s):
// \data_ram0|data_mem~4078_combout  = \data_ram0|data_mem~4077_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4077_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4078 .extended_lut = "off";
defparam \data_ram0|data_mem~4078 .lut_mask = 64'h00000000F000F000;
defparam \data_ram0|data_mem~4078 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y31_N21
dffeas \data_ram0|data_mem~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~163 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~163 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y23_N24
stratixiii_lcell_comb \data_ram0|data_mem~4076 (
// Equation(s):
// \data_ram0|data_mem~4076_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4075_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4075_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4076 .extended_lut = "off";
defparam \data_ram0|data_mem~4076 .lut_mask = 64'h0F0000000F000000;
defparam \data_ram0|data_mem~4076 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N13
dffeas \data_ram0|data_mem~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~131 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~131 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~2301 (
// Equation(s):
// \data_ram0|data_mem~2301_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~131_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~147_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~163_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~179_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~179_q ),
	.datab(!\data_ram0|data_mem~147_q ),
	.datac(!\data_ram0|data_mem~163_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2301 .extended_lut = "on";
defparam \data_ram0|data_mem~2301 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2301 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N22
stratixiii_lcell_comb \data_ram0|data_mem~4070 (
// Equation(s):
// \data_ram0|data_mem~4070_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4069_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\data_ram0|data_mem~4069_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4070 .extended_lut = "off";
defparam \data_ram0|data_mem~4070 .lut_mask = 64'h00F000F000000000;
defparam \data_ram0|data_mem~4070 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y31_N39
dffeas \data_ram0|data_mem~195 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~195 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~195 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y31_N36
stratixiii_lcell_comb \data_ram0|data_mem~2305 (
// Equation(s):
// \data_ram0|data_mem~2305_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2301_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2301_combout  & 
// \data_ram0|data_mem~195_q  # \data_ram0|data_mem~2301_combout  & (\data_ram0|data_mem~211_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2301_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2301_combout  & (\data_ram0|data_mem~227_q ) # \data_ram0|data_mem~2301_combout  & \data_ram0|data_mem~243_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~243_q ),
	.datac(!\data_ram0|data_mem~227_q ),
	.datad(!\data_ram0|data_mem~211_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2301_combout ),
	.datag(!\data_ram0|data_mem~195_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2305 .extended_lut = "on";
defparam \data_ram0|data_mem~2305 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~2305 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~2317 (
// Equation(s):
// \data_ram0|data_mem~2317_combout  = \data_ram0|data_mem~2289_combout  & \data_ram0|data_mem~2305_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  # !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2297_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2313_combout ) ) # !\data_ram0|data_mem~2289_combout  & \data_ram0|data_mem~2305_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2297_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~2313_combout ) ) # \data_ram0|data_mem~2289_combout  & !\data_ram0|data_mem~2305_combout  & ( 
// !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~2297_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2313_combout ) ) # 
// !\data_ram0|data_mem~2289_combout  & !\data_ram0|data_mem~2305_combout  & ( \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2297_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~2313_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~2297_combout ),
	.datad(!\data_ram0|data_mem~2313_combout ),
	.datae(!\data_ram0|data_mem~2289_combout ),
	.dataf(!\data_ram0|data_mem~2305_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2317 .extended_lut = "off";
defparam \data_ram0|data_mem~2317 .lut_mask = 64'h02138A9B4657CEDF;
defparam \data_ram0|data_mem~2317 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N30
stratixiii_lcell_comb \data_ram0|data_mem~2410 (
// Equation(s):
// \data_ram0|data_mem~2410_combout  = \data_ram0|data_mem~2350_combout  & \data_ram0|data_mem~2317_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  # !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2383_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2409_combout ) ) # !\data_ram0|data_mem~2350_combout  & \data_ram0|data_mem~2317_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2383_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2409_combout )) ) # \data_ram0|data_mem~2350_combout  & 
// !\data_ram0|data_mem~2317_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2383_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2409_combout )) ) # !\data_ram0|data_mem~2350_combout  & !\data_ram0|data_mem~2317_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2383_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2409_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~2383_combout ),
	.datad(!\data_ram0|data_mem~2409_combout ),
	.datae(!\data_ram0|data_mem~2350_combout ),
	.dataf(!\data_ram0|data_mem~2317_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2410 .extended_lut = "off";
defparam \data_ram0|data_mem~2410 .lut_mask = 64'h041526378C9DAEBF;
defparam \data_ram0|data_mem~2410 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N20
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~50 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~50_combout  = \data_ram0|data_mem~2410_combout  & ( \rst~input_o  & (!\openmips0|ex_mem0|mem_aluop [3] & \openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_wdata [2]) ) # !\data_ram0|data_mem~2410_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [2] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|ex_mem0|mem_aluop [3]),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|ex_mem0|mem_wdata [2]),
	.datad(!\openmips0|mem0|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~2410_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~50 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~50 .lut_mask = 64'h0301030103230323;
defparam \openmips0|mem_wb0|wb_wdata~50 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y27_N21
dffeas \openmips0|mem_wb0|wb_wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[2] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[2] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N26
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~55 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~55_combout  = \openmips0|regfile1|regs[7][2]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[1][2]~q  # \openmips0|id0|reg1_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[6][2]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout ) ) # !\openmips0|regfile1|regs[7][2]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[1][2]~q  # 
// \openmips0|id0|reg1_addr_o[1]~4_combout  & !\openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[6][2]~q ) )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(!\openmips0|regfile1|regs[1][2]~q ),
	.datad(!\openmips0|regfile1|regs[6][2]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~55 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~55 .lut_mask = 64'h0246024613571357;
defparam \openmips0|id_ex0|ex_reg1~55 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N26
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~56 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~56_combout  = !\openmips0|id_ex0|ex_reg1[5]~53_combout  & ( \openmips0|if_id0|id_inst [2] & \openmips0|id0|imm[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|if_id0|id_inst [2]),
	.datad(!\openmips0|id0|imm[0]~8_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1[5]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~56 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~56 .lut_mask = 64'h000F000F00000000;
defparam \openmips0|id_ex0|ex_reg1~56 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N4
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~57 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~57_combout  = \openmips0|id_ex0|ex_reg1~56_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  # !\openmips0|id_ex0|ex_reg1[5]~53_combout  & \openmips0|mem_wb0|wb_wdata [2] ) # !\openmips0|id_ex0|ex_reg1~56_combout  & ( 
// !\openmips0|id_ex0|ex_reg1[5]~54_combout  & \openmips0|id_ex0|ex_reg1[5]~53_combout  & (\openmips0|id_ex0|ex_reg1~55_combout ) # \openmips0|id_ex0|ex_reg1[5]~54_combout  & !\openmips0|id_ex0|ex_reg1[5]~53_combout  & \openmips0|mem_wb0|wb_wdata [2] )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~54_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1[5]~53_combout ),
	.datac(!\openmips0|mem_wb0|wb_wdata [2]),
	.datad(!\openmips0|id_ex0|ex_reg1~55_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~57 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~57 .lut_mask = 64'h04260426AEAEAEAE;
defparam \openmips0|id_ex0|ex_reg1~57 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N10
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~58 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~58_combout  = \openmips0|mem_wb0|wb_wdata~50_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~51_combout  & \openmips0|id_ex0|ex_reg1[5]~50_combout  # \openmips0|id_ex0|ex_reg1[5]~51_combout  & (!\openmips0|id_ex0|ex_reg1[5]~50_combout 
//  & \openmips0|id_ex0|ex_reg1~57_combout  # \openmips0|id_ex0|ex_reg1[5]~50_combout  & (\openmips0|ex0|Mux13~0_combout )) ) # !\openmips0|mem_wb0|wb_wdata~50_combout  & ( \openmips0|id_ex0|ex_reg1[5]~51_combout  & (!\openmips0|id_ex0|ex_reg1[5]~50_combout  
// & \openmips0|id_ex0|ex_reg1~57_combout  # \openmips0|id_ex0|ex_reg1[5]~50_combout  & (\openmips0|ex0|Mux13~0_combout )) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~51_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1[5]~50_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1~57_combout ),
	.datad(!\openmips0|ex0|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~58 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~58 .lut_mask = 64'h0415041526372637;
defparam \openmips0|id_ex0|ex_reg1~58 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y27_N11
dffeas \openmips0|id_ex0|ex_reg1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[2] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N2
stratixiii_lcell_comb \openmips0|ex0|Add0~5 (
// Equation(s):
// \openmips0|ex0|Add0~5_sumout  = SUM(( \openmips0|id_ex0|ex_reg1 [1] ) + ( GND ) + ( \openmips0|ex0|Add0~2  ))
// \openmips0|ex0|Add0~6  = CARRY(( \openmips0|id_ex0|ex_reg1 [1] ) + ( GND ) + ( \openmips0|ex0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|id_ex0|ex_reg1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\openmips0|ex0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|ex0|Add0~5_sumout ),
	.cout(\openmips0|ex0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Add0~5 .extended_lut = "off";
defparam \openmips0|ex0|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \openmips0|ex0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N4
stratixiii_lcell_comb \openmips0|ex0|Add0~9 (
// Equation(s):
// \openmips0|ex0|Add0~9_sumout  = SUM(( \openmips0|id_ex0|ex_inst [2] ) + ( \openmips0|id_ex0|ex_reg1 [2] ) + ( \openmips0|ex0|Add0~6  ))
// \openmips0|ex0|Add0~10  = CARRY(( \openmips0|id_ex0|ex_inst [2] ) + ( \openmips0|id_ex0|ex_reg1 [2] ) + ( \openmips0|ex0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_inst [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1 [2]),
	.datag(gnd),
	.cin(\openmips0|ex0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|ex0|Add0~9_sumout ),
	.cout(\openmips0|ex0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Add0~9 .extended_lut = "off";
defparam \openmips0|ex0|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \openmips0|ex0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y26_N35
dffeas \openmips0|ex_mem0|mem_mem_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex0|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_mem_addr[2] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_mem_addr[2] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N34
stratixiii_lcell_comb \openmips0|mem0|mem_addr_o[2]~32 (
// Equation(s):
// \openmips0|mem0|mem_addr_o[2]~32_combout  = \openmips0|ex_mem0|mem_mem_addr [2] & \openmips0|mem0|Equal0~0_combout  & ( \rst~input_o  )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\openmips0|ex_mem0|mem_mem_addr [2]),
	.dataf(!\openmips0|mem0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem0|mem_addr_o[2]~32 .extended_lut = "off";
defparam \openmips0|mem0|mem_addr_o[2]~32 .lut_mask = 64'h0000000000005555;
defparam \openmips0|mem0|mem_addr_o[2]~32 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N34
stratixiii_lcell_comb \data_ram0|data_mem~4065 (
// Equation(s):
// \data_ram0|data_mem~4065_combout  = !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4065 .extended_lut = "off";
defparam \data_ram0|data_mem~4065 .lut_mask = 64'h0004000000000000;
defparam \data_ram0|data_mem~4065 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N38
stratixiii_lcell_comb \data_ram0|data_mem~4185 (
// Equation(s):
// \data_ram0|data_mem~4185_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4065_combout  )

	.dataa(gnd),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\data_ram0|data_mem~4065_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4185 .extended_lut = "off";
defparam \data_ram0|data_mem~4185 .lut_mask = 64'h0303030300000000;
defparam \data_ram0|data_mem~4185 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N33
dffeas \data_ram0|data_mem~1236 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1236 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1236 .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y27_N1
dffeas \openmips0|ex_mem0|mem_reg2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[3] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[3] .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y30_N37
dffeas \data_ram0|data_mem~1252 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1252 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1252 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N34
stratixiii_lcell_comb \data_ram0|data_mem~1268feeder (
// Equation(s):
// \data_ram0|data_mem~1268feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1268feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1268feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1268feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1268feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N35
dffeas \data_ram0|data_mem~1268 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1268 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1268 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y30_N1
dffeas \data_ram0|data_mem~1172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1172 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1172 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y30_N21
dffeas \data_ram0|data_mem~1188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1188 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1188 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N4
stratixiii_lcell_comb \data_ram0|data_mem~1204feeder (
// Equation(s):
// \data_ram0|data_mem~1204feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1204feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1204feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1204feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1204feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N36
stratixiii_lcell_comb \data_ram0|data_mem~4073 (
// Equation(s):
// \data_ram0|data_mem~4073_combout  = \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4073 .extended_lut = "off";
defparam \data_ram0|data_mem~4073 .lut_mask = 64'h0000004000000000;
defparam \data_ram0|data_mem~4073 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N36
stratixiii_lcell_comb \data_ram0|data_mem~4189 (
// Equation(s):
// \data_ram0|data_mem~4189_combout  = \openmips0|mem0|mem_addr_o[6]~38_combout  & ( \data_ram0|data_mem~4073_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4073_combout ),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4189 .extended_lut = "off";
defparam \data_ram0|data_mem~4189 .lut_mask = 64'h000000000F000F00;
defparam \data_ram0|data_mem~4189 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N5
dffeas \data_ram0|data_mem~1204 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1204 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1204 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N2
stratixiii_lcell_comb \data_ram0|data_mem~1156feeder (
// Equation(s):
// \data_ram0|data_mem~1156feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1156feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1156feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1156feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1156feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N3
dffeas \data_ram0|data_mem~1156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1156 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1156 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y30_N20
stratixiii_lcell_comb \data_ram0|data_mem~2485 (
// Equation(s):
// \data_ram0|data_mem~2485_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1156_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1172_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1188_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1204_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1172_q ),
	.datac(!\data_ram0|data_mem~1188_q ),
	.datad(!\data_ram0|data_mem~1204_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2485_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2485 .extended_lut = "on";
defparam \data_ram0|data_mem~2485 .lut_mask = 64'h1B1B0A5F55555555;
defparam \data_ram0|data_mem~2485 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y30_N39
dffeas \data_ram0|data_mem~1220 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1220 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1220 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y30_N36
stratixiii_lcell_comb \data_ram0|data_mem~2489 (
// Equation(s):
// \data_ram0|data_mem~2489_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2485_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2485_combout  & 
// (\data_ram0|data_mem~1220_q ) # \data_ram0|data_mem~2485_combout  & \data_ram0|data_mem~1236_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2485_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2485_combout  & \data_ram0|data_mem~1252_q  # \data_ram0|data_mem~2485_combout  & (\data_ram0|data_mem~1268_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1236_q ),
	.datac(!\data_ram0|data_mem~1252_q ),
	.datad(!\data_ram0|data_mem~1268_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2485_combout ),
	.datag(!\data_ram0|data_mem~1220_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2489_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2489 .extended_lut = "on";
defparam \data_ram0|data_mem~2489 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~2489 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y26_N7
dffeas \data_ram0|data_mem~1492 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1492 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1492 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y27_N17
dffeas \data_ram0|data_mem~1508 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1508 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1508 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N27
dffeas \data_ram0|data_mem~1460 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1460 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1460 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y27_N33
dffeas \data_ram0|data_mem~1444 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1444 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1444 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N13
dffeas \data_ram0|data_mem~1412 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1412 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1412 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N32
stratixiii_lcell_comb \data_ram0|data_mem~2501 (
// Equation(s):
// \data_ram0|data_mem~2501_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1412_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1428_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1444_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1460_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1428_q ),
	.datab(!\data_ram0|data_mem~1460_q ),
	.datac(!\data_ram0|data_mem~1444_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1412_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2501_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2501 .extended_lut = "on";
defparam \data_ram0|data_mem~2501 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~2501 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y27_N31
dffeas \data_ram0|data_mem~1476 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1476 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1476 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~2505 (
// Equation(s):
// \data_ram0|data_mem~2505_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2501_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2501_combout  & 
// (\data_ram0|data_mem~1476_q ) # \data_ram0|data_mem~2501_combout  & \data_ram0|data_mem~1492_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2501_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2501_combout  & (\data_ram0|data_mem~1508_q ) # \data_ram0|data_mem~2501_combout  & \data_ram0|data_mem~1524_q ) )

	.dataa(!\data_ram0|data_mem~1524_q ),
	.datab(!\data_ram0|data_mem~1492_q ),
	.datac(!\data_ram0|data_mem~1508_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2501_combout ),
	.datag(!\data_ram0|data_mem~1476_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2505_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2505 .extended_lut = "on";
defparam \data_ram0|data_mem~2505 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2505 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y24_N33
dffeas \data_ram0|data_mem~1124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1124 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1124 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y24_N30
stratixiii_lcell_comb \data_ram0|data_mem~1108feeder (
// Equation(s):
// \data_ram0|data_mem~1108feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1108feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1108feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y24_N31
dffeas \data_ram0|data_mem~1108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1108 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1108 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~1044feeder (
// Equation(s):
// \data_ram0|data_mem~1044feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1044feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1044feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1044feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1044feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y26_N9
dffeas \data_ram0|data_mem~1044 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1044feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1044 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1044 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y26_N29
dffeas \data_ram0|data_mem~1060 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1060 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1060 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y25_N21
dffeas \data_ram0|data_mem~1028 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1028 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1028 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y26_N28
stratixiii_lcell_comb \data_ram0|data_mem~2477 (
// Equation(s):
// \data_ram0|data_mem~2477_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1028_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1044_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1060_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1076_q ) )

	.dataa(!\data_ram0|data_mem~1076_q ),
	.datab(!\data_ram0|data_mem~1044_q ),
	.datac(!\data_ram0|data_mem~1060_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1028_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2477_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2477 .extended_lut = "on";
defparam \data_ram0|data_mem~2477 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2477 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~1092feeder (
// Equation(s):
// \data_ram0|data_mem~1092feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1092feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1092feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1092feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1092feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y26_N5
dffeas \data_ram0|data_mem~1092 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1092feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1092_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1092 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1092 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~2481 (
// Equation(s):
// \data_ram0|data_mem~2481_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2477_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2477_combout  & 
// \data_ram0|data_mem~1092_q  # \data_ram0|data_mem~2477_combout  & (\data_ram0|data_mem~1108_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2477_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2477_combout  & (\data_ram0|data_mem~1124_q ) # \data_ram0|data_mem~2477_combout  & \data_ram0|data_mem~1140_q ) )

	.dataa(!\data_ram0|data_mem~1140_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1124_q ),
	.datad(!\data_ram0|data_mem~1108_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2477_combout ),
	.datag(!\data_ram0|data_mem~1092_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2481_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2481 .extended_lut = "on";
defparam \data_ram0|data_mem~2481 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~2481 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y28_N22
stratixiii_lcell_comb \data_ram0|data_mem~1396feeder (
// Equation(s):
// \data_ram0|data_mem~1396feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1396feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1396feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1396feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1396feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y28_N23
dffeas \data_ram0|data_mem~1396 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1396 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1396 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y28_N25
dffeas \data_ram0|data_mem~1380 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1380 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1380 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N14
stratixiii_lcell_comb \data_ram0|data_mem~1300feeder (
// Equation(s):
// \data_ram0|data_mem~1300feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1300feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1300feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1300feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1300feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y31_N15
dffeas \data_ram0|data_mem~1300 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1300 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1300 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y28_N9
dffeas \data_ram0|data_mem~1316 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1316 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1316 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N34
stratixiii_lcell_comb \data_ram0|data_mem~1284feeder (
// Equation(s):
// \data_ram0|data_mem~1284feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1284feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1284feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1284feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1284feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N35
dffeas \data_ram0|data_mem~1284 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1284 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1284 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y28_N8
stratixiii_lcell_comb \data_ram0|data_mem~2493 (
// Equation(s):
// \data_ram0|data_mem~2493_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1284_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1300_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1316_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1332_q ) )

	.dataa(!\data_ram0|data_mem~1332_q ),
	.datab(!\data_ram0|data_mem~1300_q ),
	.datac(!\data_ram0|data_mem~1316_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1284_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2493_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2493 .extended_lut = "on";
defparam \data_ram0|data_mem~2493 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2493 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~1348feeder (
// Equation(s):
// \data_ram0|data_mem~1348feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1348feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1348feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1348feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1348feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y28_N5
dffeas \data_ram0|data_mem~1348 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1348 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1348 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y28_N24
stratixiii_lcell_comb \data_ram0|data_mem~2497 (
// Equation(s):
// \data_ram0|data_mem~2497_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2493_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2493_combout  & 
// (\data_ram0|data_mem~1348_q ) # \data_ram0|data_mem~2493_combout  & \data_ram0|data_mem~1364_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2493_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2493_combout  & (\data_ram0|data_mem~1380_q ) # \data_ram0|data_mem~2493_combout  & \data_ram0|data_mem~1396_q ) )

	.dataa(!\data_ram0|data_mem~1364_q ),
	.datab(!\data_ram0|data_mem~1396_q ),
	.datac(!\data_ram0|data_mem~1380_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2493_combout ),
	.datag(!\data_ram0|data_mem~1348_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2497_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2497 .extended_lut = "on";
defparam \data_ram0|data_mem~2497 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2497 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~2509 (
// Equation(s):
// \data_ram0|data_mem~2509_combout  = \data_ram0|data_mem~2481_combout  & \data_ram0|data_mem~2497_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  # !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2489_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2505_combout ) ) # !\data_ram0|data_mem~2481_combout  & \data_ram0|data_mem~2497_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~2489_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~2505_combout ) ) # \data_ram0|data_mem~2481_combout  & !\data_ram0|data_mem~2497_combout  & ( 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~2489_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2505_combout ) ) # 
// !\data_ram0|data_mem~2481_combout  & !\data_ram0|data_mem~2497_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2489_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~2505_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~2489_combout ),
	.datad(!\data_ram0|data_mem~2505_combout ),
	.datae(!\data_ram0|data_mem~2481_combout ),
	.dataf(!\data_ram0|data_mem~2497_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2509_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2509 .extended_lut = "off";
defparam \data_ram0|data_mem~2509 .lut_mask = 64'h02138A9B4657CEDF;
defparam \data_ram0|data_mem~2509 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N34
stratixiii_lcell_comb \data_ram0|data_mem~1908feeder (
// Equation(s):
// \data_ram0|data_mem~1908feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1908feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1908feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1908feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1908feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y28_N28
stratixiii_lcell_comb \data_ram0|data_mem~4147 (
// Equation(s):
// \data_ram0|data_mem~4147_combout  = \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout 
//  & \openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4147 .extended_lut = "off";
defparam \data_ram0|data_mem~4147 .lut_mask = 64'h0000000000000002;
defparam \data_ram0|data_mem~4147 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y28_N34
stratixiii_lcell_comb \data_ram0|data_mem~4226 (
// Equation(s):
// \data_ram0|data_mem~4226_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4147_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4147_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4226 .extended_lut = "off";
defparam \data_ram0|data_mem~4226 .lut_mask = 64'h0055000000550000;
defparam \data_ram0|data_mem~4226 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N35
dffeas \data_ram0|data_mem~1908 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1908feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1908 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1908 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y27_N5
dffeas \data_ram0|data_mem~1892 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1892 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1892 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N14
stratixiii_lcell_comb \data_ram0|data_mem~1812feeder (
// Equation(s):
// \data_ram0|data_mem~1812feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1812feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1812feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1812feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1812feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N20
stratixiii_lcell_comb \data_ram0|data_mem~4151 (
// Equation(s):
// \data_ram0|data_mem~4151_combout  = !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// !\openmips0|mem0|mem_addr_o[2]~32_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4151 .extended_lut = "off";
defparam \data_ram0|data_mem~4151 .lut_mask = 64'h0000000000200000;
defparam \data_ram0|data_mem~4151 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N36
stratixiii_lcell_comb \data_ram0|data_mem~4228 (
// Equation(s):
// \data_ram0|data_mem~4228_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4151_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4228 .extended_lut = "off";
defparam \data_ram0|data_mem~4228 .lut_mask = 64'h0000000000FF0000;
defparam \data_ram0|data_mem~4228 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y27_N15
dffeas \data_ram0|data_mem~1812 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1812 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1812 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y27_N29
dffeas \data_ram0|data_mem~1828 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1828 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1828 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N15
dffeas \data_ram0|data_mem~1844 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1844 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1844 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N36
stratixiii_lcell_comb \data_ram0|data_mem~1796feeder (
// Equation(s):
// \data_ram0|data_mem~1796feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1796feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1796feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1796feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1796feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y27_N37
dffeas \data_ram0|data_mem~1796 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1796feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1796 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1796 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~2526 (
// Equation(s):
// \data_ram0|data_mem~2526_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1796_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1812_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1828_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1844_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1812_q ),
	.datac(!\data_ram0|data_mem~1828_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1844_q ),
	.datag(!\data_ram0|data_mem~1796_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2526 .extended_lut = "on";
defparam \data_ram0|data_mem~2526 .lut_mask = 64'h1B550A551B555F55;
defparam \data_ram0|data_mem~2526 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y27_N7
dffeas \data_ram0|data_mem~1860 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1860 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1860 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~2530 (
// Equation(s):
// \data_ram0|data_mem~2530_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2526_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2526_combout  & 
// (\data_ram0|data_mem~1860_q ) # \data_ram0|data_mem~2526_combout  & \data_ram0|data_mem~1876_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2526_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2526_combout  & (\data_ram0|data_mem~1892_q ) # \data_ram0|data_mem~2526_combout  & \data_ram0|data_mem~1908_q ) )

	.dataa(!\data_ram0|data_mem~1876_q ),
	.datab(!\data_ram0|data_mem~1908_q ),
	.datac(!\data_ram0|data_mem~1892_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2526_combout ),
	.datag(!\data_ram0|data_mem~1860_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2530 .extended_lut = "on";
defparam \data_ram0|data_mem~2530 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2530 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y22_N35
dffeas \data_ram0|data_mem~2004 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2004 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2004 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y22_N25
dffeas \data_ram0|data_mem~2020 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2020 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2020 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N3
dffeas \data_ram0|data_mem~1924 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1924 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1924 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y22_N1
dffeas \data_ram0|data_mem~1972 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1972 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1972 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N1
dffeas \data_ram0|data_mem~1956 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1956 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1956 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N0
stratixiii_lcell_comb \data_ram0|data_mem~2534 (
// Equation(s):
// \data_ram0|data_mem~2534_combout  = \data_ram0|data_mem~1956_q  & \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  # \data_ram0|data_mem~1972_q  ) # !\data_ram0|data_mem~1956_q  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1972_q  ) # \data_ram0|data_mem~1956_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1924_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1940_q  ) # !\data_ram0|data_mem~1956_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1924_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1940_q  )

	.dataa(!\data_ram0|data_mem~1940_q ),
	.datab(!\data_ram0|data_mem~1924_q ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\data_ram0|data_mem~1972_q ),
	.datae(!\data_ram0|data_mem~1956_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2534 .extended_lut = "off";
defparam \data_ram0|data_mem~2534 .lut_mask = 64'h35353535000FF0FF;
defparam \data_ram0|data_mem~2534 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y22_N35
dffeas \data_ram0|data_mem~1988 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1988 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1988 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y22_N24
stratixiii_lcell_comb \data_ram0|data_mem~4288 (
// Equation(s):
// \data_ram0|data_mem~4288_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2534_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1988_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2004_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2534_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2020_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~2004_q ),
	.datac(!\data_ram0|data_mem~2020_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2534_combout ),
	.datag(!\data_ram0|data_mem~1988_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4288 .extended_lut = "on";
defparam \data_ram0|data_mem~4288 .lut_mask = 64'h001B000AFF1BFF0A;
defparam \data_ram0|data_mem~4288 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y24_N1
dffeas \data_ram0|data_mem~1636 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1636 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1636 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N28
stratixiii_lcell_comb \data_ram0|data_mem~1652feeder (
// Equation(s):
// \data_ram0|data_mem~1652feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1652feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1652feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1652feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1652feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y24_N29
dffeas \data_ram0|data_mem~1652 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1652feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1652 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1652 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~1588feeder (
// Equation(s):
// \data_ram0|data_mem~1588feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1588feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1588feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1588feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1588feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y22_N4
stratixiii_lcell_comb \data_ram0|data_mem~4121 (
// Equation(s):
// \data_ram0|data_mem~4121_combout  = \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4121 .extended_lut = "off";
defparam \data_ram0|data_mem~4121 .lut_mask = 64'h0000000800000000;
defparam \data_ram0|data_mem~4121 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y22_N2
stratixiii_lcell_comb \data_ram0|data_mem~4213 (
// Equation(s):
// \data_ram0|data_mem~4213_combout  = \data_ram0|data_mem~4121_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\data_ram0|data_mem~4121_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4213 .extended_lut = "off";
defparam \data_ram0|data_mem~4213 .lut_mask = 64'h000000FF00000000;
defparam \data_ram0|data_mem~4213 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y24_N37
dffeas \data_ram0|data_mem~1588 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1588feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1588 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1588 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y24_N25
dffeas \data_ram0|data_mem~1572 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1572 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1572 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y24_N0
stratixiii_lcell_comb \data_ram0|data_mem~1540feeder (
// Equation(s):
// \data_ram0|data_mem~1540feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1540feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1540feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1540feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1540feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y24_N1
dffeas \data_ram0|data_mem~1540 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1540feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1540 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1540 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N24
stratixiii_lcell_comb \data_ram0|data_mem~2510 (
// Equation(s):
// \data_ram0|data_mem~2510_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1540_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1556_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1572_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1588_q ) )

	.dataa(!\data_ram0|data_mem~1556_q ),
	.datab(!\data_ram0|data_mem~1588_q ),
	.datac(!\data_ram0|data_mem~1572_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2510_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2510 .extended_lut = "on";
defparam \data_ram0|data_mem~2510 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2510 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y24_N3
dffeas \data_ram0|data_mem~1604 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1604 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1604 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N0
stratixiii_lcell_comb \data_ram0|data_mem~2514 (
// Equation(s):
// \data_ram0|data_mem~2514_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2510_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2510_combout  & 
// (\data_ram0|data_mem~1604_q ) # \data_ram0|data_mem~2510_combout  & \data_ram0|data_mem~1620_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2510_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2510_combout  & \data_ram0|data_mem~1636_q  # \data_ram0|data_mem~2510_combout  & (\data_ram0|data_mem~1652_q )) )

	.dataa(!\data_ram0|data_mem~1620_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1636_q ),
	.datad(!\data_ram0|data_mem~1652_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2510_combout ),
	.datag(!\data_ram0|data_mem~1604_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2514 .extended_lut = "on";
defparam \data_ram0|data_mem~2514 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2514 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N6
stratixiii_lcell_comb \data_ram0|data_mem~1780feeder (
// Equation(s):
// \data_ram0|data_mem~1780feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1780feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1780feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1780feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1780feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y24_N7
dffeas \data_ram0|data_mem~1780 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1780feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1780 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1780 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y24_N1
dffeas \data_ram0|data_mem~1764 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1764 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1764 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N2
stratixiii_lcell_comb \data_ram0|data_mem~1684feeder (
// Equation(s):
// \data_ram0|data_mem~1684feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1684feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1684feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1684feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1684feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y28_N12
stratixiii_lcell_comb \data_ram0|data_mem~4135 (
// Equation(s):
// \data_ram0|data_mem~4135_combout  = !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4135 .extended_lut = "off";
defparam \data_ram0|data_mem~4135 .lut_mask = 64'h0000000000080000;
defparam \data_ram0|data_mem~4135 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y28_N18
stratixiii_lcell_comb \data_ram0|data_mem~4220 (
// Equation(s):
// \data_ram0|data_mem~4220_combout  = \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4135_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4220 .extended_lut = "off";
defparam \data_ram0|data_mem~4220 .lut_mask = 64'h000000FF00000000;
defparam \data_ram0|data_mem~4220 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y23_N3
dffeas \data_ram0|data_mem~1684 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1684 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1684 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y23_N13
dffeas \data_ram0|data_mem~1700 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1700 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1700 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N26
stratixiii_lcell_comb \data_ram0|data_mem~1668feeder (
// Equation(s):
// \data_ram0|data_mem~1668feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1668feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1668feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1668feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1668feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y23_N27
dffeas \data_ram0|data_mem~1668 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1668 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1668 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~2518 (
// Equation(s):
// \data_ram0|data_mem~2518_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1668_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1684_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1700_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1716_q ) )

	.dataa(!\data_ram0|data_mem~1716_q ),
	.datab(!\data_ram0|data_mem~1684_q ),
	.datac(!\data_ram0|data_mem~1700_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2518 .extended_lut = "on";
defparam \data_ram0|data_mem~2518 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2518 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y29_N3
dffeas \data_ram0|data_mem~1732 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1732 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1732 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y24_N0
stratixiii_lcell_comb \data_ram0|data_mem~2522 (
// Equation(s):
// \data_ram0|data_mem~2522_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2518_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2518_combout  & 
// (\data_ram0|data_mem~1732_q ) # \data_ram0|data_mem~2518_combout  & \data_ram0|data_mem~1748_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2518_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2518_combout  & (\data_ram0|data_mem~1764_q ) # \data_ram0|data_mem~2518_combout  & \data_ram0|data_mem~1780_q ) )

	.dataa(!\data_ram0|data_mem~1748_q ),
	.datab(!\data_ram0|data_mem~1780_q ),
	.datac(!\data_ram0|data_mem~1764_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2518_combout ),
	.datag(!\data_ram0|data_mem~1732_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2522 .extended_lut = "on";
defparam \data_ram0|data_mem~2522 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2522 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y27_N32
stratixiii_lcell_comb \data_ram0|data_mem~2535 (
// Equation(s):
// \data_ram0|data_mem~2535_combout  = \data_ram0|data_mem~2514_combout  & \data_ram0|data_mem~2522_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  # !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2530_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~4288_combout ) ) # !\data_ram0|data_mem~2514_combout  & \data_ram0|data_mem~2522_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2530_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~4288_combout ) ) # \data_ram0|data_mem~2514_combout  & !\data_ram0|data_mem~2522_combout  & ( 
// !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~2530_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~4288_combout ) ) # 
// !\data_ram0|data_mem~2514_combout  & !\data_ram0|data_mem~2522_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2530_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~4288_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~2530_combout ),
	.datad(!\data_ram0|data_mem~4288_combout ),
	.datae(!\data_ram0|data_mem~2514_combout ),
	.dataf(!\data_ram0|data_mem~2522_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2535 .extended_lut = "off";
defparam \data_ram0|data_mem~2535 .lut_mask = 64'h02138A9B4657CEDF;
defparam \data_ram0|data_mem~2535 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y30_N31
dffeas \data_ram0|data_mem~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~116 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~116 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y30_N13
dffeas \data_ram0|data_mem~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~100 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~100 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N34
stratixiii_lcell_comb \data_ram0|data_mem~20feeder (
// Equation(s):
// \data_ram0|data_mem~20feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~20feeder .extended_lut = "off";
defparam \data_ram0|data_mem~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~20feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N35
dffeas \data_ram0|data_mem~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~20 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~20 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y30_N29
dffeas \data_ram0|data_mem~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~36 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~36 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N36
stratixiii_lcell_comb \data_ram0|data_mem~4feeder (
// Equation(s):
// \data_ram0|data_mem~4feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4feeder .extended_lut = "off";
defparam \data_ram0|data_mem~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~4feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N37
dffeas \data_ram0|data_mem~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~4 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~4 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y30_N28
stratixiii_lcell_comb \data_ram0|data_mem~2411 (
// Equation(s):
// \data_ram0|data_mem~2411_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~4_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~20_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  
// & (\data_ram0|data_mem~36_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~52_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~52_q ),
	.datab(!\data_ram0|data_mem~20_q ),
	.datac(!\data_ram0|data_mem~36_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2411_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2411 .extended_lut = "on";
defparam \data_ram0|data_mem~2411 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2411 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y30_N5
dffeas \data_ram0|data_mem~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~68 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~68 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~2415 (
// Equation(s):
// \data_ram0|data_mem~2415_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2411_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2411_combout  & 
// (\data_ram0|data_mem~68_q ) # \data_ram0|data_mem~2411_combout  & \data_ram0|data_mem~84_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2411_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2411_combout  & (\data_ram0|data_mem~100_q ) # \data_ram0|data_mem~2411_combout  & \data_ram0|data_mem~116_q ) )

	.dataa(!\data_ram0|data_mem~84_q ),
	.datab(!\data_ram0|data_mem~116_q ),
	.datac(!\data_ram0|data_mem~100_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2411_combout ),
	.datag(!\data_ram0|data_mem~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2415_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2415 .extended_lut = "on";
defparam \data_ram0|data_mem~2415 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2415 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y26_N21
dffeas \data_ram0|data_mem~356 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~356 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~356 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N28
stratixiii_lcell_comb \data_ram0|data_mem~372feeder (
// Equation(s):
// \data_ram0|data_mem~372feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~372feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~372feeder .extended_lut = "off";
defparam \data_ram0|data_mem~372feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~372feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y24_N29
dffeas \data_ram0|data_mem~372 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~372 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~372 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N7
dffeas \data_ram0|data_mem~276 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~276 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~276 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y26_N9
dffeas \data_ram0|data_mem~292 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~292 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~292 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N23
dffeas \data_ram0|data_mem~308 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~308 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~308 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y26_N14
stratixiii_lcell_comb \data_ram0|data_mem~260feeder (
// Equation(s):
// \data_ram0|data_mem~260feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~260feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~260feeder .extended_lut = "off";
defparam \data_ram0|data_mem~260feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~260feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y26_N15
dffeas \data_ram0|data_mem~260 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~260 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~260 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~2427 (
// Equation(s):
// \data_ram0|data_mem~2427_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~260_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~276_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~292_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~308_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~276_q ),
	.datac(!\data_ram0|data_mem~292_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~308_q ),
	.datag(!\data_ram0|data_mem~260_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2427_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2427 .extended_lut = "on";
defparam \data_ram0|data_mem~2427 .lut_mask = 64'h1B550A551B555F55;
defparam \data_ram0|data_mem~2427 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~324feeder (
// Equation(s):
// \data_ram0|data_mem~324feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~324feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~324feeder .extended_lut = "off";
defparam \data_ram0|data_mem~324feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~324feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y26_N5
dffeas \data_ram0|data_mem~324 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~324 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~324 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~2431 (
// Equation(s):
// \data_ram0|data_mem~2431_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2427_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2427_combout  & 
// (\data_ram0|data_mem~324_q ) # \data_ram0|data_mem~2427_combout  & \data_ram0|data_mem~340_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2427_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2427_combout  & \data_ram0|data_mem~356_q  # \data_ram0|data_mem~2427_combout  & (\data_ram0|data_mem~372_q )) )

	.dataa(!\data_ram0|data_mem~340_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~356_q ),
	.datad(!\data_ram0|data_mem~372_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2427_combout ),
	.datag(!\data_ram0|data_mem~324_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2431_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2431 .extended_lut = "on";
defparam \data_ram0|data_mem~2431 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2431 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N34
stratixiii_lcell_comb \data_ram0|data_mem~468feeder (
// Equation(s):
// \data_ram0|data_mem~468feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~468feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~468feeder .extended_lut = "off";
defparam \data_ram0|data_mem~468feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~468feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y30_N8
stratixiii_lcell_comb \data_ram0|data_mem~4098 (
// Equation(s):
// \data_ram0|data_mem~4098_combout  = \data_ram0|data_mem~4097_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4097_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4098 .extended_lut = "off";
defparam \data_ram0|data_mem~4098 .lut_mask = 64'h00000000F000F000;
defparam \data_ram0|data_mem~4098 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N35
dffeas \data_ram0|data_mem~468 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~468 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~468 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y31_N5
dffeas \data_ram0|data_mem~484 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~484 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~484 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N14
stratixiii_lcell_comb \data_ram0|data_mem~404feeder (
// Equation(s):
// \data_ram0|data_mem~404feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~404feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~404feeder .extended_lut = "off";
defparam \data_ram0|data_mem~404feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~404feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N15
dffeas \data_ram0|data_mem~404 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~404feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~404 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~404 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y31_N29
dffeas \data_ram0|data_mem~420 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~420 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~420 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N6
stratixiii_lcell_comb \data_ram0|data_mem~388feeder (
// Equation(s):
// \data_ram0|data_mem~388feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~388feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~388feeder .extended_lut = "off";
defparam \data_ram0|data_mem~388feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~388feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N7
dffeas \data_ram0|data_mem~388 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~388feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~388 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~388 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~2435 (
// Equation(s):
// \data_ram0|data_mem~2435_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~388_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~404_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~420_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~436_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~436_q ),
	.datab(!\data_ram0|data_mem~404_q ),
	.datac(!\data_ram0|data_mem~420_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~388_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2435_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2435 .extended_lut = "on";
defparam \data_ram0|data_mem~2435 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2435 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y31_N7
dffeas \data_ram0|data_mem~452 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~452 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~452 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y31_N4
stratixiii_lcell_comb \data_ram0|data_mem~2439 (
// Equation(s):
// \data_ram0|data_mem~2439_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2435_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2435_combout  & 
// (\data_ram0|data_mem~452_q ) # \data_ram0|data_mem~2435_combout  & \data_ram0|data_mem~468_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2435_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2435_combout  & (\data_ram0|data_mem~484_q ) # \data_ram0|data_mem~2435_combout  & \data_ram0|data_mem~500_q ) )

	.dataa(!\data_ram0|data_mem~500_q ),
	.datab(!\data_ram0|data_mem~468_q ),
	.datac(!\data_ram0|data_mem~484_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2435_combout ),
	.datag(!\data_ram0|data_mem~452_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2439 .extended_lut = "on";
defparam \data_ram0|data_mem~2439 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2439 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N30
stratixiii_lcell_comb \data_ram0|data_mem~212feeder (
// Equation(s):
// \data_ram0|data_mem~212feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~212feeder .extended_lut = "off";
defparam \data_ram0|data_mem~212feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~212feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y31_N31
dffeas \data_ram0|data_mem~212 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~212 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~212 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y31_N33
dffeas \data_ram0|data_mem~228 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~228 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~228 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N29
dffeas \data_ram0|data_mem~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~148 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~148 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y31_N9
dffeas \data_ram0|data_mem~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~164 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~164 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N36
stratixiii_lcell_comb \data_ram0|data_mem~132feeder (
// Equation(s):
// \data_ram0|data_mem~132feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~132feeder .extended_lut = "off";
defparam \data_ram0|data_mem~132feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~132feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N37
dffeas \data_ram0|data_mem~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~132 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~132 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y31_N8
stratixiii_lcell_comb \data_ram0|data_mem~2419 (
// Equation(s):
// \data_ram0|data_mem~2419_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~132_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~148_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~164_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~180_q ) )

	.dataa(!\data_ram0|data_mem~180_q ),
	.datab(!\data_ram0|data_mem~148_q ),
	.datac(!\data_ram0|data_mem~164_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2419 .extended_lut = "on";
defparam \data_ram0|data_mem~2419 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2419 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y31_N4
stratixiii_lcell_comb \data_ram0|data_mem~196feeder (
// Equation(s):
// \data_ram0|data_mem~196feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~196feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~196feeder .extended_lut = "off";
defparam \data_ram0|data_mem~196feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~196feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y31_N5
dffeas \data_ram0|data_mem~196 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~196 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~196 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N32
stratixiii_lcell_comb \data_ram0|data_mem~2423 (
// Equation(s):
// \data_ram0|data_mem~2423_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2419_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2419_combout  & 
// (\data_ram0|data_mem~196_q ) # \data_ram0|data_mem~2419_combout  & \data_ram0|data_mem~212_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2419_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2419_combout  & (\data_ram0|data_mem~228_q ) # \data_ram0|data_mem~2419_combout  & \data_ram0|data_mem~244_q ) )

	.dataa(!\data_ram0|data_mem~244_q ),
	.datab(!\data_ram0|data_mem~212_q ),
	.datac(!\data_ram0|data_mem~228_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2419_combout ),
	.datag(!\data_ram0|data_mem~196_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2423_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2423 .extended_lut = "on";
defparam \data_ram0|data_mem~2423 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2423 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N26
stratixiii_lcell_comb \data_ram0|data_mem~2443 (
// Equation(s):
// \data_ram0|data_mem~2443_combout  = \data_ram0|data_mem~2439_combout  & \data_ram0|data_mem~2423_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2415_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~2431_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~2439_combout  & \data_ram0|data_mem~2423_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2415_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2431_combout ) ) # \data_ram0|data_mem~2439_combout  & !\data_ram0|data_mem~2423_combout  & ( 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2415_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2431_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # 
// !\data_ram0|data_mem~2439_combout  & !\data_ram0|data_mem~2423_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2415_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~2431_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~2415_combout ),
	.datad(!\data_ram0|data_mem~2431_combout ),
	.datae(!\data_ram0|data_mem~2439_combout ),
	.dataf(!\data_ram0|data_mem~2423_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2443 .extended_lut = "off";
defparam \data_ram0|data_mem~2443 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \data_ram0|data_mem~2443 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y28_N38
stratixiii_lcell_comb \data_ram0|data_mem~4148 (
// Equation(s):
// \data_ram0|data_mem~4148_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4147_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(!\data_ram0|data_mem~4147_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4148 .extended_lut = "off";
defparam \data_ram0|data_mem~4148 .lut_mask = 64'h5500000055000000;
defparam \data_ram0|data_mem~4148 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y23_N31
dffeas \data_ram0|data_mem~884 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~884 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~884 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y23_N13
dffeas \data_ram0|data_mem~868 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~868 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~868 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N14
stratixiii_lcell_comb \data_ram0|data_mem~788feeder (
// Equation(s):
// \data_ram0|data_mem~788feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~788feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~788feeder .extended_lut = "off";
defparam \data_ram0|data_mem~788feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~788feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N26
stratixiii_lcell_comb \data_ram0|data_mem~4152 (
// Equation(s):
// \data_ram0|data_mem~4152_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4151_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4152 .extended_lut = "off";
defparam \data_ram0|data_mem~4152 .lut_mask = 64'h00000000F0F00000;
defparam \data_ram0|data_mem~4152 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y23_N15
dffeas \data_ram0|data_mem~788 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~788feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~788 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~788 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y23_N9
dffeas \data_ram0|data_mem~804 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~804 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~804 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y23_N18
stratixiii_lcell_comb \data_ram0|data_mem~772feeder (
// Equation(s):
// \data_ram0|data_mem~772feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~772feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~772feeder .extended_lut = "off";
defparam \data_ram0|data_mem~772feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~772feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y23_N19
dffeas \data_ram0|data_mem~772 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~772feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~772 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~772 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~2460 (
// Equation(s):
// \data_ram0|data_mem~2460_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~772_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~788_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~804_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~820_q ) )

	.dataa(!\data_ram0|data_mem~820_q ),
	.datab(!\data_ram0|data_mem~788_q ),
	.datac(!\data_ram0|data_mem~804_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~772_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2460 .extended_lut = "on";
defparam \data_ram0|data_mem~2460 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2460 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y23_N24
stratixiii_lcell_comb \data_ram0|data_mem~836feeder (
// Equation(s):
// \data_ram0|data_mem~836feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~836feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~836feeder .extended_lut = "off";
defparam \data_ram0|data_mem~836feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~836feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y23_N25
dffeas \data_ram0|data_mem~836 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~836feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~836 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~836 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~2464 (
// Equation(s):
// \data_ram0|data_mem~2464_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2460_combout  & (\data_ram0|data_mem~836_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2460_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~852_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2460_combout  & (\data_ram0|data_mem~868_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2460_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~884_q ) )

	.dataa(!\data_ram0|data_mem~852_q ),
	.datab(!\data_ram0|data_mem~884_q ),
	.datac(!\data_ram0|data_mem~868_q ),
	.datad(!\data_ram0|data_mem~2460_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~836_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2464 .extended_lut = "on";
defparam \data_ram0|data_mem~2464 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~2464 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~628feeder (
// Equation(s):
// \data_ram0|data_mem~628feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~628feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~628feeder .extended_lut = "off";
defparam \data_ram0|data_mem~628feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~628feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N26
stratixiii_lcell_comb \data_ram0|data_mem~4116 (
// Equation(s):
// \data_ram0|data_mem~4116_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4115_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4116 .extended_lut = "off";
defparam \data_ram0|data_mem~4116 .lut_mask = 64'h00000000FF000000;
defparam \data_ram0|data_mem~4116 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N25
dffeas \data_ram0|data_mem~628 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~628feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~628 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~628 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y25_N5
dffeas \data_ram0|data_mem~612 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~612 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~612 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y25_N29
dffeas \data_ram0|data_mem~548 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~548 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~548 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y22_N34
stratixiii_lcell_comb \data_ram0|data_mem~564feeder (
// Equation(s):
// \data_ram0|data_mem~564feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~564feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~564feeder .extended_lut = "off";
defparam \data_ram0|data_mem~564feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~564feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y22_N28
stratixiii_lcell_comb \data_ram0|data_mem~4122 (
// Equation(s):
// \data_ram0|data_mem~4122_combout  = \data_ram0|data_mem~4121_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\data_ram0|data_mem~4121_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4122 .extended_lut = "off";
defparam \data_ram0|data_mem~4122 .lut_mask = 64'h0000F0F000000000;
defparam \data_ram0|data_mem~4122 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y22_N35
dffeas \data_ram0|data_mem~564 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~564feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~564 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~564 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N12
stratixiii_lcell_comb \data_ram0|data_mem~516feeder (
// Equation(s):
// \data_ram0|data_mem~516feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~516feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~516feeder .extended_lut = "off";
defparam \data_ram0|data_mem~516feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~516feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N13
dffeas \data_ram0|data_mem~516 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~516feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~516 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~516 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y25_N28
stratixiii_lcell_comb \data_ram0|data_mem~2444 (
// Equation(s):
// \data_ram0|data_mem~2444_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~516_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~532_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~548_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout  # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~564_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\data_ram0|data_mem~532_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~548_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~564_q ),
	.datag(!\data_ram0|data_mem~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2444 .extended_lut = "on";
defparam \data_ram0|data_mem~2444 .lut_mask = 64'h1D330C331D333F33;
defparam \data_ram0|data_mem~2444 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y25_N7
dffeas \data_ram0|data_mem~580 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~580 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~580 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y25_N4
stratixiii_lcell_comb \data_ram0|data_mem~2448 (
// Equation(s):
// \data_ram0|data_mem~2448_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2444_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2444_combout  & 
// (\data_ram0|data_mem~580_q ) # \data_ram0|data_mem~2444_combout  & \data_ram0|data_mem~596_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2444_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2444_combout  & (\data_ram0|data_mem~612_q ) # \data_ram0|data_mem~2444_combout  & \data_ram0|data_mem~628_q ) )

	.dataa(!\data_ram0|data_mem~596_q ),
	.datab(!\data_ram0|data_mem~628_q ),
	.datac(!\data_ram0|data_mem~612_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2444_combout ),
	.datag(!\data_ram0|data_mem~580_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2448 .extended_lut = "on";
defparam \data_ram0|data_mem~2448 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2448 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N30
stratixiii_lcell_comb \data_ram0|data_mem~756feeder (
// Equation(s):
// \data_ram0|data_mem~756feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~756feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~756feeder .extended_lut = "off";
defparam \data_ram0|data_mem~756feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~756feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y22_N18
stratixiii_lcell_comb \data_ram0|data_mem~4132 (
// Equation(s):
// \data_ram0|data_mem~4132_combout  = \data_ram0|data_mem~4131_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\data_ram0|data_mem~4131_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4132 .extended_lut = "off";
defparam \data_ram0|data_mem~4132 .lut_mask = 64'h0000FF0000000000;
defparam \data_ram0|data_mem~4132 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y29_N31
dffeas \data_ram0|data_mem~756 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~756 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~756 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y29_N33
dffeas \data_ram0|data_mem~740 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~740 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~740 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y26_N6
stratixiii_lcell_comb \data_ram0|data_mem~692feeder (
// Equation(s):
// \data_ram0|data_mem~692feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~692feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~692feeder .extended_lut = "off";
defparam \data_ram0|data_mem~692feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~692feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y26_N7
dffeas \data_ram0|data_mem~692 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~692feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~692 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~692 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y29_N9
dffeas \data_ram0|data_mem~676 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~676 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~676 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y29_N37
dffeas \data_ram0|data_mem~644 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~644 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~644 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y29_N8
stratixiii_lcell_comb \data_ram0|data_mem~2452 (
// Equation(s):
// \data_ram0|data_mem~2452_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~644_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~660_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~676_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~692_q ) )

	.dataa(!\data_ram0|data_mem~660_q ),
	.datab(!\data_ram0|data_mem~692_q ),
	.datac(!\data_ram0|data_mem~676_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2452 .extended_lut = "on";
defparam \data_ram0|data_mem~2452 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2452 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y29_N24
stratixiii_lcell_comb \data_ram0|data_mem~708feeder (
// Equation(s):
// \data_ram0|data_mem~708feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~708feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~708feeder .extended_lut = "off";
defparam \data_ram0|data_mem~708feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~708feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y29_N25
dffeas \data_ram0|data_mem~708 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~708feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~708 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~708 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N32
stratixiii_lcell_comb \data_ram0|data_mem~2456 (
// Equation(s):
// \data_ram0|data_mem~2456_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2452_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2452_combout  & 
// (\data_ram0|data_mem~708_q ) # \data_ram0|data_mem~2452_combout  & \data_ram0|data_mem~724_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2452_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2452_combout  & (\data_ram0|data_mem~740_q ) # \data_ram0|data_mem~2452_combout  & \data_ram0|data_mem~756_q ) )

	.dataa(!\data_ram0|data_mem~724_q ),
	.datab(!\data_ram0|data_mem~756_q ),
	.datac(!\data_ram0|data_mem~740_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2452_combout ),
	.datag(!\data_ram0|data_mem~708_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2456 .extended_lut = "on";
defparam \data_ram0|data_mem~2456 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2456 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N10
stratixiii_lcell_comb \data_ram0|data_mem~1012feeder (
// Equation(s):
// \data_ram0|data_mem~1012feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1012feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1012feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1012feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1012feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y21_N11
dffeas \data_ram0|data_mem~1012 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1012feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1012 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1012 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y21_N13
dffeas \data_ram0|data_mem~996 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~996 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~996 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N36
stratixiii_lcell_comb \data_ram0|data_mem~948feeder (
// Equation(s):
// \data_ram0|data_mem~948feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~948feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~948feeder .extended_lut = "off";
defparam \data_ram0|data_mem~948feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~948feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N37
dffeas \data_ram0|data_mem~948 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~948feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~948 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~948 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y21_N9
dffeas \data_ram0|data_mem~932 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~932 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~932 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N34
stratixiii_lcell_comb \data_ram0|data_mem~900feeder (
// Equation(s):
// \data_ram0|data_mem~900feeder_combout  = \openmips0|ex_mem0|mem_reg2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~900feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~900feeder .extended_lut = "off";
defparam \data_ram0|data_mem~900feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~900feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N35
dffeas \data_ram0|data_mem~900 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~900feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~900 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~900 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y21_N8
stratixiii_lcell_comb \data_ram0|data_mem~2468 (
// Equation(s):
// \data_ram0|data_mem~2468_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~900_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~916_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~932_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~948_q ) )

	.dataa(!\data_ram0|data_mem~916_q ),
	.datab(!\data_ram0|data_mem~948_q ),
	.datac(!\data_ram0|data_mem~932_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~900_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2468 .extended_lut = "on";
defparam \data_ram0|data_mem~2468 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2468 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y21_N25
dffeas \data_ram0|data_mem~964 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~964 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~964 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N12
stratixiii_lcell_comb \data_ram0|data_mem~2472 (
// Equation(s):
// \data_ram0|data_mem~2472_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2468_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2468_combout  & 
// (\data_ram0|data_mem~964_q ) # \data_ram0|data_mem~2468_combout  & \data_ram0|data_mem~980_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2468_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2468_combout  & (\data_ram0|data_mem~996_q ) # \data_ram0|data_mem~2468_combout  & \data_ram0|data_mem~1012_q ) )

	.dataa(!\data_ram0|data_mem~980_q ),
	.datab(!\data_ram0|data_mem~1012_q ),
	.datac(!\data_ram0|data_mem~996_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2468_combout ),
	.datag(!\data_ram0|data_mem~964_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2472 .extended_lut = "on";
defparam \data_ram0|data_mem~2472 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2472 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N20
stratixiii_lcell_comb \data_ram0|data_mem~2476 (
// Equation(s):
// \data_ram0|data_mem~2476_combout  = \data_ram0|data_mem~2456_combout  & \data_ram0|data_mem~2472_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2448_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2464_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~2456_combout  & \data_ram0|data_mem~2472_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~2448_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2464_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # \data_ram0|data_mem~2456_combout  & !\data_ram0|data_mem~2472_combout  & ( 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2448_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2464_combout  ) # 
// !\data_ram0|data_mem~2456_combout  & !\data_ram0|data_mem~2472_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2448_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2464_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~2464_combout ),
	.datad(!\data_ram0|data_mem~2448_combout ),
	.datae(!\data_ram0|data_mem~2456_combout ),
	.dataf(!\data_ram0|data_mem~2472_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2476 .extended_lut = "off";
defparam \data_ram0|data_mem~2476 .lut_mask = 64'h048C26AE159D37BF;
defparam \data_ram0|data_mem~2476 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~2536 (
// Equation(s):
// \data_ram0|data_mem~2536_combout  = \data_ram0|data_mem~2443_combout  & \data_ram0|data_mem~2476_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2509_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2535_combout ) ) # !\data_ram0|data_mem~2443_combout  & \data_ram0|data_mem~2476_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2509_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2535_combout )) ) # \data_ram0|data_mem~2443_combout  & 
// !\data_ram0|data_mem~2476_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2509_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2535_combout )) ) # !\data_ram0|data_mem~2443_combout  & !\data_ram0|data_mem~2476_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2509_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2535_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~2509_combout ),
	.datad(!\data_ram0|data_mem~2535_combout ),
	.datae(!\data_ram0|data_mem~2443_combout ),
	.dataf(!\data_ram0|data_mem~2476_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2536 .extended_lut = "off";
defparam \data_ram0|data_mem~2536 .lut_mask = 64'h04158C9D2637AEBF;
defparam \data_ram0|data_mem~2536 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N0
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~51 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~51_combout  = \data_ram0|data_mem~2536_combout  & ( \rst~input_o  & (!\openmips0|ex_mem0|mem_aluop [3] & \openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_wdata [3]) ) # !\data_ram0|data_mem~2536_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [3] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|ex_mem0|mem_aluop [3]),
	.datac(!\openmips0|ex_mem0|mem_wdata [3]),
	.datad(!\openmips0|mem0|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~2536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~51 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~51 .lut_mask = 64'h0501050105450545;
defparam \openmips0|mem_wb0|wb_wdata~51 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y27_N1
dffeas \openmips0|mem_wb0|wb_wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[3] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[3] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N20
stratixiii_lcell_comb \openmips0|regfile1|regs~388 (
// Equation(s):
// \openmips0|regfile1|regs~388_combout  = \openmips0|mem_wb0|wb_wdata [3] & ( \rst~input_o  )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~388 .extended_lut = "off";
defparam \openmips0|regfile1|regs~388 .lut_mask = 64'h0000000055555555;
defparam \openmips0|regfile1|regs~388 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y30_N33
dffeas \openmips0|regfile1|regs[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~388_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][3] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][3] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y29_N39
dffeas \openmips0|regfile1|regs[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~388_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][3] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][3] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N38
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~66 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~66_combout  = \openmips0|regfile1|regs[1][3]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  # \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & 
// \openmips0|regfile1|regs[6][3]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[7][3]~q )) ) # !\openmips0|regfile1|regs[1][3]~q  & ( \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & 
// \openmips0|regfile1|regs[6][3]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[7][3]~q )) )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(!\openmips0|regfile1|regs[6][3]~q ),
	.datad(!\openmips0|regfile1|regs[7][3]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~66 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~66 .lut_mask = 64'h0415041526372637;
defparam \openmips0|id_ex0|ex_reg1~66 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N6
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~67 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~67_combout  = \openmips0|id_ex0|ex_reg1~56_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  # !\openmips0|id_ex0|ex_reg1[5]~53_combout  & \openmips0|mem_wb0|wb_wdata [3] ) # !\openmips0|id_ex0|ex_reg1~56_combout  & ( 
// !\openmips0|id_ex0|ex_reg1[5]~54_combout  & \openmips0|id_ex0|ex_reg1[5]~53_combout  & \openmips0|id_ex0|ex_reg1~66_combout  # \openmips0|id_ex0|ex_reg1[5]~54_combout  & !\openmips0|id_ex0|ex_reg1[5]~53_combout  & (\openmips0|mem_wb0|wb_wdata [3]) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~54_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1[5]~53_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1~66_combout ),
	.datad(!\openmips0|mem_wb0|wb_wdata [3]),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~67 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~67 .lut_mask = 64'h02460246AAEEAAEE;
defparam \openmips0|id_ex0|ex_reg1~67 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X40_Y27_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~68 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~68_combout  = \openmips0|mem_wb0|wb_wdata~51_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~51_combout  & \openmips0|id_ex0|ex_reg1[5]~50_combout  # \openmips0|id_ex0|ex_reg1[5]~51_combout  & (!\openmips0|id_ex0|ex_reg1[5]~50_combout 
//  & \openmips0|id_ex0|ex_reg1~67_combout  # \openmips0|id_ex0|ex_reg1[5]~50_combout  & (\openmips0|ex0|Mux12~0_combout )) ) # !\openmips0|mem_wb0|wb_wdata~51_combout  & ( \openmips0|id_ex0|ex_reg1[5]~51_combout  & (!\openmips0|id_ex0|ex_reg1[5]~50_combout  
// & \openmips0|id_ex0|ex_reg1~67_combout  # \openmips0|id_ex0|ex_reg1[5]~50_combout  & (\openmips0|ex0|Mux12~0_combout )) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~51_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1[5]~50_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1~67_combout ),
	.datad(!\openmips0|ex0|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~68 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~68 .lut_mask = 64'h0415041526372637;
defparam \openmips0|id_ex0|ex_reg1~68 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y27_N9
dffeas \openmips0|id_ex0|ex_reg1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[3] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[3] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N6
stratixiii_lcell_comb \openmips0|ex0|Add0~13 (
// Equation(s):
// \openmips0|ex0|Add0~13_sumout  = SUM(( \openmips0|id_ex0|ex_reg1 [3] ) + ( \openmips0|id_ex0|ex_inst [2] ) + ( \openmips0|ex0|Add0~10  ))
// \openmips0|ex0|Add0~14  = CARRY(( \openmips0|id_ex0|ex_reg1 [3] ) + ( \openmips0|id_ex0|ex_inst [2] ) + ( \openmips0|ex0|Add0~10  ))

	.dataa(!\openmips0|id_ex0|ex_inst [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|id_ex0|ex_reg1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\openmips0|ex0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|ex0|Add0~13_sumout ),
	.cout(\openmips0|ex0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Add0~13 .extended_lut = "off";
defparam \openmips0|ex0|Add0~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \openmips0|ex0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y26_N7
dffeas \openmips0|ex_mem0|mem_mem_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_mem_addr[3] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_mem_addr[3] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N16
stratixiii_lcell_comb \openmips0|mem0|mem_addr_o[3]~35 (
// Equation(s):
// \openmips0|mem0|mem_addr_o[3]~35_combout  = \openmips0|mem0|Equal0~0_combout  & \openmips0|ex_mem0|mem_mem_addr [3] & ( \rst~input_o  )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\openmips0|mem0|Equal0~0_combout ),
	.dataf(!\openmips0|ex_mem0|mem_mem_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem0|mem_addr_o[3]~35 .extended_lut = "off";
defparam \openmips0|mem0|mem_addr_o[3]~35 .lut_mask = 64'h0000000000005555;
defparam \openmips0|mem0|mem_addr_o[3]~35 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N7
dffeas \openmips0|ex_mem0|mem_reg2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[1] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[1] .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y27_N9
dffeas \data_ram0|data_mem~1762 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1762 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1762 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N24
stratixiii_lcell_comb \data_ram0|data_mem~1714feeder (
// Equation(s):
// \data_ram0|data_mem~1714feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1714feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1714feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1714feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1714feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N25
dffeas \data_ram0|data_mem~1714 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1714 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1714 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y27_N13
dffeas \data_ram0|data_mem~1698 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1698 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1698 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~1682feeder (
// Equation(s):
// \data_ram0|data_mem~1682feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1682feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1682feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1682feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1682feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N21
dffeas \data_ram0|data_mem~1682 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1682 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1682 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y24_N27
dffeas \data_ram0|data_mem~1666 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1666 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1666 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N12
stratixiii_lcell_comb \data_ram0|data_mem~2266 (
// Equation(s):
// \data_ram0|data_mem~2266_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1666_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1682_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1698_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1714_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1714_q ),
	.datac(!\data_ram0|data_mem~1698_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1682_q ),
	.datag(!\data_ram0|data_mem~1666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2266 .extended_lut = "on";
defparam \data_ram0|data_mem~2266 .lut_mask = 64'h0A551B555F551B55;
defparam \data_ram0|data_mem~2266 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N22
stratixiii_lcell_comb \data_ram0|data_mem~1746feeder (
// Equation(s):
// \data_ram0|data_mem~1746feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1746feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1746feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1746feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1746feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y30_N4
stratixiii_lcell_comb \data_ram0|data_mem~4217 (
// Equation(s):
// \data_ram0|data_mem~4217_combout  = \data_ram0|data_mem~4129_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\data_ram0|data_mem~4129_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4217 .extended_lut = "off";
defparam \data_ram0|data_mem~4217 .lut_mask = 64'h000000FF00000000;
defparam \data_ram0|data_mem~4217 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y32_N23
dffeas \data_ram0|data_mem~1746 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1746 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1746 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y27_N11
dffeas \data_ram0|data_mem~1730 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1730 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1730 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N8
stratixiii_lcell_comb \data_ram0|data_mem~2270 (
// Equation(s):
// \data_ram0|data_mem~2270_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2266_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2266_combout  & 
// \data_ram0|data_mem~1730_q  # \data_ram0|data_mem~2266_combout  & (\data_ram0|data_mem~1746_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2266_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2266_combout  & (\data_ram0|data_mem~1762_q ) # \data_ram0|data_mem~2266_combout  & \data_ram0|data_mem~1778_q ) )

	.dataa(!\data_ram0|data_mem~1778_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1762_q ),
	.datad(!\data_ram0|data_mem~2266_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1746_q ),
	.datag(!\data_ram0|data_mem~1730_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2270 .extended_lut = "on";
defparam \data_ram0|data_mem~2270 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \data_ram0|data_mem~2270 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N24
stratixiii_lcell_comb \data_ram0|data_mem~1266feeder (
// Equation(s):
// \data_ram0|data_mem~1266feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1266feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1266feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1266feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1266feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N25
dffeas \data_ram0|data_mem~1266 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1266 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1266 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y30_N29
dffeas \data_ram0|data_mem~1250 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1250 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1250 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y30_N9
dffeas \data_ram0|data_mem~1170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1170 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1170 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y30_N33
dffeas \data_ram0|data_mem~1186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1186 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1186 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N10
stratixiii_lcell_comb \data_ram0|data_mem~1154feeder (
// Equation(s):
// \data_ram0|data_mem~1154feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1154feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1154feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N11
dffeas \data_ram0|data_mem~1154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1154 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1154 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y30_N32
stratixiii_lcell_comb \data_ram0|data_mem~2258 (
// Equation(s):
// \data_ram0|data_mem~2258_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1154_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1170_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1186_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1202_q ) )

	.dataa(!\data_ram0|data_mem~1202_q ),
	.datab(!\data_ram0|data_mem~1170_q ),
	.datac(!\data_ram0|data_mem~1186_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2258 .extended_lut = "on";
defparam \data_ram0|data_mem~2258 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2258 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y30_N31
dffeas \data_ram0|data_mem~1218 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1218 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1218 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y30_N28
stratixiii_lcell_comb \data_ram0|data_mem~2262 (
// Equation(s):
// \data_ram0|data_mem~2262_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2258_combout  & (\data_ram0|data_mem~1218_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2258_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1234_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2258_combout  & (\data_ram0|data_mem~1250_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2258_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1266_q ) )

	.dataa(!\data_ram0|data_mem~1234_q ),
	.datab(!\data_ram0|data_mem~1266_q ),
	.datac(!\data_ram0|data_mem~1250_q ),
	.datad(!\data_ram0|data_mem~2258_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1218_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2262 .extended_lut = "on";
defparam \data_ram0|data_mem~2262 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~2262 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y22_N8
stratixiii_lcell_comb \data_ram0|data_mem~2002feeder (
// Equation(s):
// \data_ram0|data_mem~2002feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2002feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2002feeder .extended_lut = "off";
defparam \data_ram0|data_mem~2002feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~2002feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y22_N9
dffeas \data_ram0|data_mem~2002 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~2002feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2002 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2002 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y22_N37
dffeas \data_ram0|data_mem~2018 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2018 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2018 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N12
stratixiii_lcell_comb \data_ram0|data_mem~1938feeder (
// Equation(s):
// \data_ram0|data_mem~1938feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1938feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1938feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1938feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1938feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y21_N18
stratixiii_lcell_comb \data_ram0|data_mem~4167 (
// Equation(s):
// \data_ram0|data_mem~4167_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// !\openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4167 .extended_lut = "off";
defparam \data_ram0|data_mem~4167 .lut_mask = 64'h0000000000000040;
defparam \data_ram0|data_mem~4167 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N2
stratixiii_lcell_comb \data_ram0|data_mem~4234 (
// Equation(s):
// \data_ram0|data_mem~4234_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4167_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4234 .extended_lut = "off";
defparam \data_ram0|data_mem~4234 .lut_mask = 64'h000000000F0F0000;
defparam \data_ram0|data_mem~4234 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y22_N13
dffeas \data_ram0|data_mem~1938 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1938feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1938 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1938 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N29
dffeas \data_ram0|data_mem~1954 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1954 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1954 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y22_N33
dffeas \data_ram0|data_mem~1970 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1970 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1970 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y22_N32
stratixiii_lcell_comb \data_ram0|data_mem~2282 (
// Equation(s):
// \data_ram0|data_mem~2282_combout  = \data_ram0|data_mem~1970_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  # \data_ram0|data_mem~1938_q  ) # !\data_ram0|data_mem~1970_q  & 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & ( \data_ram0|data_mem~1938_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  ) # \data_ram0|data_mem~1970_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \data_ram0|data_mem~1922_q  # \openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1954_q ) ) # !\data_ram0|data_mem~1970_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \data_ram0|data_mem~1922_q  # \openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1954_q ) )

	.dataa(!\data_ram0|data_mem~1922_q ),
	.datab(!\data_ram0|data_mem~1938_q ),
	.datac(!\data_ram0|data_mem~1954_q ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\data_ram0|data_mem~1970_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2282 .extended_lut = "off";
defparam \data_ram0|data_mem~2282 .lut_mask = 64'h550F550F330033FF;
defparam \data_ram0|data_mem~2282 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y22_N1
dffeas \data_ram0|data_mem~1986 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1986 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1986 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y22_N36
stratixiii_lcell_comb \data_ram0|data_mem~4296 (
// Equation(s):
// \data_ram0|data_mem~4296_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2282_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1986_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2002_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2282_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2018_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~2002_q ),
	.datac(!\data_ram0|data_mem~2018_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2282_combout ),
	.datag(!\data_ram0|data_mem~1986_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4296 .extended_lut = "on";
defparam \data_ram0|data_mem~4296 .lut_mask = 64'h001B000AFF1BFF0A;
defparam \data_ram0|data_mem~4296 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y26_N30
stratixiii_lcell_comb \data_ram0|data_mem~1522feeder (
// Equation(s):
// \data_ram0|data_mem~1522feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1522feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1522feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1522feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1522feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y30_N18
stratixiii_lcell_comb \data_ram0|data_mem~4202 (
// Equation(s):
// \data_ram0|data_mem~4202_combout  = \data_ram0|data_mem~4099_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4099_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4202 .extended_lut = "off";
defparam \data_ram0|data_mem~4202 .lut_mask = 64'h000000000F000F00;
defparam \data_ram0|data_mem~4202 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y26_N31
dffeas \data_ram0|data_mem~1522 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1522 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1522 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y26_N13
dffeas \data_ram0|data_mem~1506 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1506 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1506 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y26_N5
dffeas \data_ram0|data_mem~1442 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1442 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1442 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N31
dffeas \data_ram0|data_mem~1458 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1458 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1458 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N22
stratixiii_lcell_comb \data_ram0|data_mem~1410feeder (
// Equation(s):
// \data_ram0|data_mem~1410feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1410feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1410feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1410feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1410feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y26_N23
dffeas \data_ram0|data_mem~1410 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1410 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1410 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~2274 (
// Equation(s):
// \data_ram0|data_mem~2274_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1410_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1426_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1442_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1458_q ) )

	.dataa(!\data_ram0|data_mem~1426_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~1442_q ),
	.datad(!\data_ram0|data_mem~1458_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1410_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2274 .extended_lut = "on";
defparam \data_ram0|data_mem~2274 .lut_mask = 64'h1D1D0C3F33333333;
defparam \data_ram0|data_mem~2274 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y26_N2
stratixiii_lcell_comb \data_ram0|data_mem~1474feeder (
// Equation(s):
// \data_ram0|data_mem~1474feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1474feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1474feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1474feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1474feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y26_N3
dffeas \data_ram0|data_mem~1474 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1474 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1474 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y26_N12
stratixiii_lcell_comb \data_ram0|data_mem~2278 (
// Equation(s):
// \data_ram0|data_mem~2278_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2274_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2274_combout  & 
// (\data_ram0|data_mem~1474_q ) # \data_ram0|data_mem~2274_combout  & \data_ram0|data_mem~1490_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2274_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2274_combout  & (\data_ram0|data_mem~1506_q ) # \data_ram0|data_mem~2274_combout  & \data_ram0|data_mem~1522_q ) )

	.dataa(!\data_ram0|data_mem~1490_q ),
	.datab(!\data_ram0|data_mem~1522_q ),
	.datac(!\data_ram0|data_mem~1506_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2274_combout ),
	.datag(!\data_ram0|data_mem~1474_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2278 .extended_lut = "on";
defparam \data_ram0|data_mem~2278 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2278 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~2283 (
// Equation(s):
// \data_ram0|data_mem~2283_combout  = \data_ram0|data_mem~4296_combout  & \data_ram0|data_mem~2278_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2262_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2270_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  ) # !\data_ram0|data_mem~4296_combout  & \data_ram0|data_mem~2278_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2262_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2270_combout  ) # \data_ram0|data_mem~4296_combout  & !\data_ram0|data_mem~2278_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2262_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2270_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # 
// !\data_ram0|data_mem~4296_combout  & !\data_ram0|data_mem~2278_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2262_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2270_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~2270_combout ),
	.datad(!\data_ram0|data_mem~2262_combout ),
	.datae(!\data_ram0|data_mem~4296_combout ),
	.dataf(!\data_ram0|data_mem~2278_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2283 .extended_lut = "off";
defparam \data_ram0|data_mem~2283 .lut_mask = 64'h048C159D26AE37BF;
defparam \data_ram0|data_mem~2283 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y22_N7
dffeas \data_ram0|data_mem~626 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~626 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~626 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y25_N9
dffeas \data_ram0|data_mem~610 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~610 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~610 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y25_N13
dffeas \data_ram0|data_mem~546 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~546 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~546 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y25_N29
dffeas \data_ram0|data_mem~530 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~530 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~530 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y25_N23
dffeas \data_ram0|data_mem~514 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~514 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~514 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y25_N12
stratixiii_lcell_comb \data_ram0|data_mem~2167 (
// Equation(s):
// \data_ram0|data_mem~2167_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~514_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout  # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~530_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~546_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~562_q ) )

	.dataa(!\data_ram0|data_mem~562_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~546_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~530_q ),
	.datag(!\data_ram0|data_mem~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2167 .extended_lut = "on";
defparam \data_ram0|data_mem~2167 .lut_mask = 64'h0C331D333F331D33;
defparam \data_ram0|data_mem~2167 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y25_N11
dffeas \data_ram0|data_mem~578 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~578 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~578 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~2171 (
// Equation(s):
// \data_ram0|data_mem~2171_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2167_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2167_combout  & 
// (\data_ram0|data_mem~578_q ) # \data_ram0|data_mem~2167_combout  & \data_ram0|data_mem~594_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2167_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2167_combout  & (\data_ram0|data_mem~610_q ) # \data_ram0|data_mem~2167_combout  & \data_ram0|data_mem~626_q ) )

	.dataa(!\data_ram0|data_mem~594_q ),
	.datab(!\data_ram0|data_mem~626_q ),
	.datac(!\data_ram0|data_mem~610_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2167_combout ),
	.datag(!\data_ram0|data_mem~578_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2171 .extended_lut = "on";
defparam \data_ram0|data_mem~2171 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2171 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N2
stratixiii_lcell_comb \data_ram0|data_mem~338feeder (
// Equation(s):
// \data_ram0|data_mem~338feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~338feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~338feeder .extended_lut = "off";
defparam \data_ram0|data_mem~338feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~338feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y27_N3
dffeas \data_ram0|data_mem~338 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~338 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~338 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y26_N29
dffeas \data_ram0|data_mem~354 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~354 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~354 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y26_N13
dffeas \data_ram0|data_mem~290 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~290 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~290 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y23_N34
stratixiii_lcell_comb \data_ram0|data_mem~306feeder (
// Equation(s):
// \data_ram0|data_mem~306feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~306feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~306feeder .extended_lut = "off";
defparam \data_ram0|data_mem~306feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~306feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y23_N35
dffeas \data_ram0|data_mem~306 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~306 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~306 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~258feeder (
// Equation(s):
// \data_ram0|data_mem~258feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~258feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~258feeder .extended_lut = "off";
defparam \data_ram0|data_mem~258feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~258feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y26_N5
dffeas \data_ram0|data_mem~258 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~258 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~258 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y26_N12
stratixiii_lcell_comb \data_ram0|data_mem~2175 (
// Equation(s):
// \data_ram0|data_mem~2175_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~258_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~274_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~290_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout  # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~306_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\data_ram0|data_mem~274_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~290_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~306_q ),
	.datag(!\data_ram0|data_mem~258_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2175 .extended_lut = "on";
defparam \data_ram0|data_mem~2175 .lut_mask = 64'h1D330C331D333F33;
defparam \data_ram0|data_mem~2175 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y26_N31
dffeas \data_ram0|data_mem~322 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~322 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~322 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y26_N28
stratixiii_lcell_comb \data_ram0|data_mem~2179 (
// Equation(s):
// \data_ram0|data_mem~2179_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2175_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2175_combout  & 
// (\data_ram0|data_mem~322_q ) # \data_ram0|data_mem~2175_combout  & \data_ram0|data_mem~338_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2175_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2175_combout  & (\data_ram0|data_mem~354_q ) # \data_ram0|data_mem~2175_combout  & \data_ram0|data_mem~370_q ) )

	.dataa(!\data_ram0|data_mem~370_q ),
	.datab(!\data_ram0|data_mem~338_q ),
	.datac(!\data_ram0|data_mem~354_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2175_combout ),
	.datag(!\data_ram0|data_mem~322_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2179 .extended_lut = "on";
defparam \data_ram0|data_mem~2179 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2179 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y30_N7
dffeas \data_ram0|data_mem~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~114 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~114 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y30_N9
dffeas \data_ram0|data_mem~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~98 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~98 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N6
stratixiii_lcell_comb \data_ram0|data_mem~18feeder (
// Equation(s):
// \data_ram0|data_mem~18feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~18feeder .extended_lut = "off";
defparam \data_ram0|data_mem~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~18feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N7
dffeas \data_ram0|data_mem~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~18 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~18 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y30_N33
dffeas \data_ram0|data_mem~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~34 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~34 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N20
stratixiii_lcell_comb \data_ram0|data_mem~2feeder (
// Equation(s):
// \data_ram0|data_mem~2feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2feeder .extended_lut = "off";
defparam \data_ram0|data_mem~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~2feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N21
dffeas \data_ram0|data_mem~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y30_N32
stratixiii_lcell_comb \data_ram0|data_mem~2159 (
// Equation(s):
// \data_ram0|data_mem~2159_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~2_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~18_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  
// & (\data_ram0|data_mem~34_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~50_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~50_q ),
	.datab(!\data_ram0|data_mem~18_q ),
	.datac(!\data_ram0|data_mem~34_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2159 .extended_lut = "on";
defparam \data_ram0|data_mem~2159 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2159 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y30_N11
dffeas \data_ram0|data_mem~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~66 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~66 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y30_N8
stratixiii_lcell_comb \data_ram0|data_mem~2163 (
// Equation(s):
// \data_ram0|data_mem~2163_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2159_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2159_combout  & 
// (\data_ram0|data_mem~66_q ) # \data_ram0|data_mem~2159_combout  & \data_ram0|data_mem~82_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2159_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2159_combout  & (\data_ram0|data_mem~98_q ) # \data_ram0|data_mem~2159_combout  & \data_ram0|data_mem~114_q ) )

	.dataa(!\data_ram0|data_mem~82_q ),
	.datab(!\data_ram0|data_mem~114_q ),
	.datac(!\data_ram0|data_mem~98_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2159_combout ),
	.datag(!\data_ram0|data_mem~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2163 .extended_lut = "on";
defparam \data_ram0|data_mem~2163 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2163 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y23_N24
stratixiii_lcell_comb \data_ram0|data_mem~882feeder (
// Equation(s):
// \data_ram0|data_mem~882feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~882feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~882feeder .extended_lut = "off";
defparam \data_ram0|data_mem~882feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~882feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y23_N25
dffeas \data_ram0|data_mem~882 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~882 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~882 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y23_N29
dffeas \data_ram0|data_mem~866 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~866 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~866 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y23_N24
stratixiii_lcell_comb \data_ram0|data_mem~818feeder (
// Equation(s):
// \data_ram0|data_mem~818feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~818feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~818feeder .extended_lut = "off";
defparam \data_ram0|data_mem~818feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~818feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y23_N25
dffeas \data_ram0|data_mem~818 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~818 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~818 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y23_N33
dffeas \data_ram0|data_mem~802 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~802 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~802 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~770feeder (
// Equation(s):
// \data_ram0|data_mem~770feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~770feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~770feeder .extended_lut = "off";
defparam \data_ram0|data_mem~770feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~770feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y23_N29
dffeas \data_ram0|data_mem~770 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~770 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~770 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y23_N32
stratixiii_lcell_comb \data_ram0|data_mem~2183 (
// Equation(s):
// \data_ram0|data_mem~2183_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~770_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~786_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~802_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~818_q ) )

	.dataa(!\data_ram0|data_mem~786_q ),
	.datab(!\data_ram0|data_mem~818_q ),
	.datac(!\data_ram0|data_mem~802_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~770_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2183 .extended_lut = "on";
defparam \data_ram0|data_mem~2183 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2183 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y23_N31
dffeas \data_ram0|data_mem~834 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~834 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~834 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~2187 (
// Equation(s):
// \data_ram0|data_mem~2187_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2183_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2183_combout  & 
// (\data_ram0|data_mem~834_q ) # \data_ram0|data_mem~2183_combout  & \data_ram0|data_mem~850_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2183_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2183_combout  & (\data_ram0|data_mem~866_q ) # \data_ram0|data_mem~2183_combout  & \data_ram0|data_mem~882_q ) )

	.dataa(!\data_ram0|data_mem~850_q ),
	.datab(!\data_ram0|data_mem~882_q ),
	.datac(!\data_ram0|data_mem~866_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2183_combout ),
	.datag(!\data_ram0|data_mem~834_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2187 .extended_lut = "on";
defparam \data_ram0|data_mem~2187 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2187 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y27_N22
stratixiii_lcell_comb \data_ram0|data_mem~2191 (
// Equation(s):
// \data_ram0|data_mem~2191_combout  = \data_ram0|data_mem~2163_combout  & \data_ram0|data_mem~2187_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~2179_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2171_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # !\data_ram0|data_mem~2163_combout  & \data_ram0|data_mem~2187_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2179_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2171_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # \data_ram0|data_mem~2163_combout  & 
// !\data_ram0|data_mem~2187_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~2179_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2171_combout  ) # !\data_ram0|data_mem~2163_combout  & !\data_ram0|data_mem~2187_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2179_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2171_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~2171_combout ),
	.datad(!\data_ram0|data_mem~2179_combout ),
	.datae(!\data_ram0|data_mem~2163_combout ),
	.dataf(!\data_ram0|data_mem~2187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2191 .extended_lut = "off";
defparam \data_ram0|data_mem~2191 .lut_mask = 64'h04268CAE15379DBF;
defparam \data_ram0|data_mem~2191 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N22
stratixiii_lcell_comb \data_ram0|data_mem~1618feeder (
// Equation(s):
// \data_ram0|data_mem~1618feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1618feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1618feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1618feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1618feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y30_N22
stratixiii_lcell_comb \data_ram0|data_mem~4209 (
// Equation(s):
// \data_ram0|data_mem~4209_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4113_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(!\data_ram0|data_mem~4113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4209 .extended_lut = "off";
defparam \data_ram0|data_mem~4209 .lut_mask = 64'h000000000F0F0000;
defparam \data_ram0|data_mem~4209 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N23
dffeas \data_ram0|data_mem~1618 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1618feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1618 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1618 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y24_N9
dffeas \data_ram0|data_mem~1634 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1634 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1634 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~1586feeder (
// Equation(s):
// \data_ram0|data_mem~1586feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1586feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1586feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1586feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1586feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y24_N21
dffeas \data_ram0|data_mem~1586 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1586feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1586 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1586 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y24_N9
dffeas \data_ram0|data_mem~1570 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1570 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1570 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y24_N10
stratixiii_lcell_comb \data_ram0|data_mem~1538feeder (
// Equation(s):
// \data_ram0|data_mem~1538feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1538feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1538feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1538feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1538feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y24_N11
dffeas \data_ram0|data_mem~1538 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1538feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1538 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1538 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N8
stratixiii_lcell_comb \data_ram0|data_mem~2233 (
// Equation(s):
// \data_ram0|data_mem~2233_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1538_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1554_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1570_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1586_q ) )

	.dataa(!\data_ram0|data_mem~1554_q ),
	.datab(!\data_ram0|data_mem~1586_q ),
	.datac(!\data_ram0|data_mem~1570_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2233 .extended_lut = "on";
defparam \data_ram0|data_mem~2233 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2233 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~1602feeder (
// Equation(s):
// \data_ram0|data_mem~1602feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1602feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1602feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1602feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1602feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y24_N5
dffeas \data_ram0|data_mem~1602 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1602feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1602 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1602 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N8
stratixiii_lcell_comb \data_ram0|data_mem~2237 (
// Equation(s):
// \data_ram0|data_mem~2237_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2233_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2233_combout  & 
// (\data_ram0|data_mem~1602_q ) # \data_ram0|data_mem~2233_combout  & \data_ram0|data_mem~1618_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2233_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2233_combout  & (\data_ram0|data_mem~1634_q ) # \data_ram0|data_mem~2233_combout  & \data_ram0|data_mem~1650_q ) )

	.dataa(!\data_ram0|data_mem~1650_q ),
	.datab(!\data_ram0|data_mem~1618_q ),
	.datac(!\data_ram0|data_mem~1634_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2233_combout ),
	.datag(!\data_ram0|data_mem~1602_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2237 .extended_lut = "on";
defparam \data_ram0|data_mem~2237 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2237 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N30
stratixiii_lcell_comb \data_ram0|data_mem~1874feeder (
// Equation(s):
// \data_ram0|data_mem~1874feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1874feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1874feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1874feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1874feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N31
dffeas \data_ram0|data_mem~1874 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1874 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1874 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y27_N29
dffeas \data_ram0|data_mem~1890 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1890 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1890 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N5
dffeas \data_ram0|data_mem~1842 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1842 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1842 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y27_N13
dffeas \data_ram0|data_mem~1826 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1826 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1826 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N9
dffeas \data_ram0|data_mem~1794 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1794 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1794 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y27_N12
stratixiii_lcell_comb \data_ram0|data_mem~2249 (
// Equation(s):
// \data_ram0|data_mem~2249_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1794_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1810_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1826_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1842_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1810_q ),
	.datab(!\data_ram0|data_mem~1842_q ),
	.datac(!\data_ram0|data_mem~1826_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1794_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2249 .extended_lut = "on";
defparam \data_ram0|data_mem~2249 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~2249 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y27_N31
dffeas \data_ram0|data_mem~1858 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1858 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1858 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~2253 (
// Equation(s):
// \data_ram0|data_mem~2253_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2249_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2249_combout  & 
// (\data_ram0|data_mem~1858_q ) # \data_ram0|data_mem~2249_combout  & \data_ram0|data_mem~1874_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2249_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2249_combout  & (\data_ram0|data_mem~1890_q ) # \data_ram0|data_mem~2249_combout  & \data_ram0|data_mem~1906_q ) )

	.dataa(!\data_ram0|data_mem~1906_q ),
	.datab(!\data_ram0|data_mem~1874_q ),
	.datac(!\data_ram0|data_mem~1890_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2249_combout ),
	.datag(!\data_ram0|data_mem~1858_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2253 .extended_lut = "on";
defparam \data_ram0|data_mem~2253 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2253 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y26_N9
dffeas \data_ram0|data_mem~1122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1122 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1122 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N38
stratixiii_lcell_comb \data_ram0|data_mem~4178 (
// Equation(s):
// \data_ram0|data_mem~4178_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4051_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4051_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4178 .extended_lut = "off";
defparam \data_ram0|data_mem~4178 .lut_mask = 64'h0505050500000000;
defparam \data_ram0|data_mem~4178 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y24_N29
dffeas \data_ram0|data_mem~1138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1138 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1138 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N6
stratixiii_lcell_comb \data_ram0|data_mem~1042feeder (
// Equation(s):
// \data_ram0|data_mem~1042feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1042feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1042feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1042feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1042feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y26_N7
dffeas \data_ram0|data_mem~1042 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1042feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1042 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1042 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y26_N13
dffeas \data_ram0|data_mem~1058 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1058 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1058 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N14
stratixiii_lcell_comb \data_ram0|data_mem~1026feeder (
// Equation(s):
// \data_ram0|data_mem~1026feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1026feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1026feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1026feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1026feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N15
dffeas \data_ram0|data_mem~1026 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1026feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1026 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1026 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y26_N12
stratixiii_lcell_comb \data_ram0|data_mem~2225 (
// Equation(s):
// \data_ram0|data_mem~2225_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1026_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1042_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1058_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1074_q ) )

	.dataa(!\data_ram0|data_mem~1074_q ),
	.datab(!\data_ram0|data_mem~1042_q ),
	.datac(!\data_ram0|data_mem~1058_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1026_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2225 .extended_lut = "on";
defparam \data_ram0|data_mem~2225 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2225 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y26_N11
dffeas \data_ram0|data_mem~1090 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1090_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1090 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1090 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~2229 (
// Equation(s):
// \data_ram0|data_mem~2229_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2225_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2225_combout  & 
// (\data_ram0|data_mem~1090_q ) # \data_ram0|data_mem~2225_combout  & \data_ram0|data_mem~1106_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2225_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2225_combout  & \data_ram0|data_mem~1122_q  # \data_ram0|data_mem~2225_combout  & (\data_ram0|data_mem~1138_q )) )

	.dataa(!\data_ram0|data_mem~1106_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1122_q ),
	.datad(!\data_ram0|data_mem~1138_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2225_combout ),
	.datag(!\data_ram0|data_mem~1090_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2229 .extended_lut = "on";
defparam \data_ram0|data_mem~2229 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2229 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N34
stratixiii_lcell_comb \data_ram0|data_mem~1394feeder (
// Equation(s):
// \data_ram0|data_mem~1394feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1394feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1394feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1394feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1394feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N35
dffeas \data_ram0|data_mem~1394 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1394 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1394 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y28_N29
dffeas \data_ram0|data_mem~1378 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1378 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1378 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~1298feeder (
// Equation(s):
// \data_ram0|data_mem~1298feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1298feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1298feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1298feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1298feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y31_N21
dffeas \data_ram0|data_mem~1298 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1298 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1298 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y28_N33
dffeas \data_ram0|data_mem~1314 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1314 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1314 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N10
stratixiii_lcell_comb \data_ram0|data_mem~1282feeder (
// Equation(s):
// \data_ram0|data_mem~1282feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1282feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1282feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1282feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1282feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N11
dffeas \data_ram0|data_mem~1282 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1282 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1282 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y28_N32
stratixiii_lcell_comb \data_ram0|data_mem~2241 (
// Equation(s):
// \data_ram0|data_mem~2241_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1282_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1298_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1314_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1330_q ) )

	.dataa(!\data_ram0|data_mem~1330_q ),
	.datab(!\data_ram0|data_mem~1298_q ),
	.datac(!\data_ram0|data_mem~1314_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1282_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2241 .extended_lut = "on";
defparam \data_ram0|data_mem~2241 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2241 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y28_N31
dffeas \data_ram0|data_mem~1346 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1346 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1346 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y28_N28
stratixiii_lcell_comb \data_ram0|data_mem~2245 (
// Equation(s):
// \data_ram0|data_mem~2245_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2241_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2241_combout  & 
// (\data_ram0|data_mem~1346_q ) # \data_ram0|data_mem~2241_combout  & \data_ram0|data_mem~1362_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2241_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2241_combout  & (\data_ram0|data_mem~1378_q ) # \data_ram0|data_mem~2241_combout  & \data_ram0|data_mem~1394_q ) )

	.dataa(!\data_ram0|data_mem~1362_q ),
	.datab(!\data_ram0|data_mem~1394_q ),
	.datac(!\data_ram0|data_mem~1378_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2241_combout ),
	.datag(!\data_ram0|data_mem~1346_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2245 .extended_lut = "on";
defparam \data_ram0|data_mem~2245 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2245 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y27_N18
stratixiii_lcell_comb \data_ram0|data_mem~2257 (
// Equation(s):
// \data_ram0|data_mem~2257_combout  = \data_ram0|data_mem~2229_combout  & \data_ram0|data_mem~2245_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  # !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2237_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2253_combout ) ) # !\data_ram0|data_mem~2229_combout  & \data_ram0|data_mem~2245_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2237_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2253_combout )) ) # \data_ram0|data_mem~2229_combout  & 
// !\data_ram0|data_mem~2245_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2237_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2253_combout )) ) # !\data_ram0|data_mem~2229_combout  & !\data_ram0|data_mem~2245_combout  & ( \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2237_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2253_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~2237_combout ),
	.datad(!\data_ram0|data_mem~2253_combout ),
	.datae(!\data_ram0|data_mem~2229_combout ),
	.dataf(!\data_ram0|data_mem~2245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2257 .extended_lut = "off";
defparam \data_ram0|data_mem~2257 .lut_mask = 64'h04158C9D2637AEBF;
defparam \data_ram0|data_mem~2257 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~242feeder (
// Equation(s):
// \data_ram0|data_mem~242feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~242feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~242feeder .extended_lut = "off";
defparam \data_ram0|data_mem~242feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~242feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y31_N25
dffeas \data_ram0|data_mem~242 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~242 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~242 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y31_N29
dffeas \data_ram0|data_mem~226 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~226 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~226 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N6
stratixiii_lcell_comb \data_ram0|data_mem~178feeder (
// Equation(s):
// \data_ram0|data_mem~178feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~178feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~178feeder .extended_lut = "off";
defparam \data_ram0|data_mem~178feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~178feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N38
stratixiii_lcell_comb \data_ram0|data_mem~4074 (
// Equation(s):
// \data_ram0|data_mem~4074_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & \data_ram0|data_mem~4073_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\data_ram0|data_mem~4073_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4074 .extended_lut = "off";
defparam \data_ram0|data_mem~4074 .lut_mask = 64'h00F000F000000000;
defparam \data_ram0|data_mem~4074 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N7
dffeas \data_ram0|data_mem~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~178 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~178 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y31_N33
dffeas \data_ram0|data_mem~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~162 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~162 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N8
stratixiii_lcell_comb \data_ram0|data_mem~130feeder (
// Equation(s):
// \data_ram0|data_mem~130feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~130feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~130feeder .extended_lut = "off";
defparam \data_ram0|data_mem~130feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~130feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N9
dffeas \data_ram0|data_mem~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~130 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~130 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y31_N32
stratixiii_lcell_comb \data_ram0|data_mem~2192 (
// Equation(s):
// \data_ram0|data_mem~2192_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~130_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~146_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~162_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~178_q ) )

	.dataa(!\data_ram0|data_mem~146_q ),
	.datab(!\data_ram0|data_mem~178_q ),
	.datac(!\data_ram0|data_mem~162_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2192 .extended_lut = "on";
defparam \data_ram0|data_mem~2192 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2192 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y31_N31
dffeas \data_ram0|data_mem~194 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~194 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~194 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~2196 (
// Equation(s):
// \data_ram0|data_mem~2196_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2192_combout  & (\data_ram0|data_mem~194_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2192_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~210_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2192_combout  & (\data_ram0|data_mem~226_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2192_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~242_q ) )

	.dataa(!\data_ram0|data_mem~210_q ),
	.datab(!\data_ram0|data_mem~242_q ),
	.datac(!\data_ram0|data_mem~226_q ),
	.datad(!\data_ram0|data_mem~2192_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~194_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2196 .extended_lut = "on";
defparam \data_ram0|data_mem~2196 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~2196 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N4
stratixiii_lcell_comb \data_ram0|data_mem~722feeder (
// Equation(s):
// \data_ram0|data_mem~722feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~722feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~722feeder .extended_lut = "off";
defparam \data_ram0|data_mem~722feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~722feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y29_N5
dffeas \data_ram0|data_mem~722 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~722 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~722 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y29_N29
dffeas \data_ram0|data_mem~738 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~738 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~738 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N6
stratixiii_lcell_comb \data_ram0|data_mem~658feeder (
// Equation(s):
// \data_ram0|data_mem~658feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~658feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~658feeder .extended_lut = "off";
defparam \data_ram0|data_mem~658feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~658feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y28_N34
stratixiii_lcell_comb \data_ram0|data_mem~4136 (
// Equation(s):
// \data_ram0|data_mem~4136_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_ram0|data_mem~4135_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4136 .extended_lut = "off";
defparam \data_ram0|data_mem~4136 .lut_mask = 64'h00FF000000000000;
defparam \data_ram0|data_mem~4136 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y29_N7
dffeas \data_ram0|data_mem~658 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~658feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~658 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~658 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y29_N33
dffeas \data_ram0|data_mem~674 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~674 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~674 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~642feeder (
// Equation(s):
// \data_ram0|data_mem~642feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~642feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~642feeder .extended_lut = "off";
defparam \data_ram0|data_mem~642feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~642feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y29_N29
dffeas \data_ram0|data_mem~642 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~642feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~642 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~642 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y29_N32
stratixiii_lcell_comb \data_ram0|data_mem~2200 (
// Equation(s):
// \data_ram0|data_mem~2200_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~642_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~658_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~674_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~690_q ) )

	.dataa(!\data_ram0|data_mem~690_q ),
	.datab(!\data_ram0|data_mem~658_q ),
	.datac(!\data_ram0|data_mem~674_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2200 .extended_lut = "on";
defparam \data_ram0|data_mem~2200 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2200 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y29_N31
dffeas \data_ram0|data_mem~706 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~706 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~706 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~2204 (
// Equation(s):
// \data_ram0|data_mem~2204_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2200_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2200_combout  & 
// (\data_ram0|data_mem~706_q ) # \data_ram0|data_mem~2200_combout  & \data_ram0|data_mem~722_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2200_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2200_combout  & (\data_ram0|data_mem~738_q ) # \data_ram0|data_mem~2200_combout  & \data_ram0|data_mem~754_q ) )

	.dataa(!\data_ram0|data_mem~754_q ),
	.datab(!\data_ram0|data_mem~722_q ),
	.datac(!\data_ram0|data_mem~738_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2200_combout ),
	.datag(!\data_ram0|data_mem~706_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2204 .extended_lut = "on";
defparam \data_ram0|data_mem~2204 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2204 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N24
stratixiii_lcell_comb \data_ram0|data_mem~498feeder (
// Equation(s):
// \data_ram0|data_mem~498feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~498feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~498feeder .extended_lut = "off";
defparam \data_ram0|data_mem~498feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~498feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N25
dffeas \data_ram0|data_mem~498 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~498feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~498 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~498 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y31_N9
dffeas \data_ram0|data_mem~482 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~482 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~482 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y21_N34
stratixiii_lcell_comb \data_ram0|data_mem~4106 (
// Equation(s):
// \data_ram0|data_mem~4106_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4105_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4105_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4106 .extended_lut = "off";
defparam \data_ram0|data_mem~4106 .lut_mask = 64'h0F0F000000000000;
defparam \data_ram0|data_mem~4106 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N13
dffeas \data_ram0|data_mem~434 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~434 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~434 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y31_N13
dffeas \data_ram0|data_mem~418 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~418 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~418 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N30
stratixiii_lcell_comb \data_ram0|data_mem~386feeder (
// Equation(s):
// \data_ram0|data_mem~386feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~386feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~386feeder .extended_lut = "off";
defparam \data_ram0|data_mem~386feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~386feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N31
dffeas \data_ram0|data_mem~386 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~386 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~386 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y31_N12
stratixiii_lcell_comb \data_ram0|data_mem~2208 (
// Equation(s):
// \data_ram0|data_mem~2208_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~386_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~402_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~418_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~434_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~402_q ),
	.datab(!\data_ram0|data_mem~434_q ),
	.datac(!\data_ram0|data_mem~418_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~386_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2208 .extended_lut = "on";
defparam \data_ram0|data_mem~2208 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~2208 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y31_N11
dffeas \data_ram0|data_mem~450 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~450 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~450 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y31_N8
stratixiii_lcell_comb \data_ram0|data_mem~2212 (
// Equation(s):
// \data_ram0|data_mem~2212_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2208_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2208_combout  & 
// (\data_ram0|data_mem~450_q ) # \data_ram0|data_mem~2208_combout  & \data_ram0|data_mem~466_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2208_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2208_combout  & (\data_ram0|data_mem~482_q ) # \data_ram0|data_mem~2208_combout  & \data_ram0|data_mem~498_q ) )

	.dataa(!\data_ram0|data_mem~466_q ),
	.datab(!\data_ram0|data_mem~498_q ),
	.datac(!\data_ram0|data_mem~482_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2208_combout ),
	.datag(!\data_ram0|data_mem~450_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2212 .extended_lut = "on";
defparam \data_ram0|data_mem~2212 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2212 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N24
stratixiii_lcell_comb \data_ram0|data_mem~978feeder (
// Equation(s):
// \data_ram0|data_mem~978feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~978feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~978feeder .extended_lut = "off";
defparam \data_ram0|data_mem~978feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~978feeder .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y22_N18
stratixiii_lcell_comb \data_ram0|data_mem~4162 (
// Equation(s):
// \data_ram0|data_mem~4162_combout  = \data_ram0|data_mem~4161_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4162 .extended_lut = "off";
defparam \data_ram0|data_mem~4162 .lut_mask = 64'h00000000F000F000;
defparam \data_ram0|data_mem~4162 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y21_N25
dffeas \data_ram0|data_mem~978 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~978 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~978 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y21_N29
dffeas \data_ram0|data_mem~994 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~994 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~994 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N28
stratixiii_lcell_comb \data_ram0|data_mem~946feeder (
// Equation(s):
// \data_ram0|data_mem~946feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~946feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~946feeder .extended_lut = "off";
defparam \data_ram0|data_mem~946feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~946feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N29
dffeas \data_ram0|data_mem~946 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~946feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~946 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~946 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y21_N33
dffeas \data_ram0|data_mem~930 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~930 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~930 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N2
stratixiii_lcell_comb \data_ram0|data_mem~898feeder (
// Equation(s):
// \data_ram0|data_mem~898feeder_combout  = \openmips0|ex_mem0|mem_reg2 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~898feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~898feeder .extended_lut = "off";
defparam \data_ram0|data_mem~898feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~898feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N3
dffeas \data_ram0|data_mem~898 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~898feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~898 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~898 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y21_N32
stratixiii_lcell_comb \data_ram0|data_mem~2216 (
// Equation(s):
// \data_ram0|data_mem~2216_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~898_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~914_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~930_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~946_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~914_q ),
	.datab(!\data_ram0|data_mem~946_q ),
	.datac(!\data_ram0|data_mem~930_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~898_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2216 .extended_lut = "on";
defparam \data_ram0|data_mem~2216 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~2216 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y21_N31
dffeas \data_ram0|data_mem~962 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~962 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~962 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y21_N28
stratixiii_lcell_comb \data_ram0|data_mem~2220 (
// Equation(s):
// \data_ram0|data_mem~2220_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2216_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2216_combout  & 
// (\data_ram0|data_mem~962_q ) # \data_ram0|data_mem~2216_combout  & \data_ram0|data_mem~978_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2216_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2216_combout  & (\data_ram0|data_mem~994_q ) # \data_ram0|data_mem~2216_combout  & \data_ram0|data_mem~1010_q ) )

	.dataa(!\data_ram0|data_mem~1010_q ),
	.datab(!\data_ram0|data_mem~978_q ),
	.datac(!\data_ram0|data_mem~994_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2216_combout ),
	.datag(!\data_ram0|data_mem~962_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2220 .extended_lut = "on";
defparam \data_ram0|data_mem~2220 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2220 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~2224 (
// Equation(s):
// \data_ram0|data_mem~2224_combout  = \data_ram0|data_mem~2212_combout  & \data_ram0|data_mem~2220_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2196_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2204_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  ) # !\data_ram0|data_mem~2212_combout  & \data_ram0|data_mem~2220_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2196_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2204_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # \data_ram0|data_mem~2212_combout  & !\data_ram0|data_mem~2220_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2196_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2204_combout ) ) # 
// !\data_ram0|data_mem~2212_combout  & !\data_ram0|data_mem~2220_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2196_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2204_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~2196_combout ),
	.datad(!\data_ram0|data_mem~2204_combout ),
	.datae(!\data_ram0|data_mem~2212_combout ),
	.dataf(!\data_ram0|data_mem~2220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2224 .extended_lut = "off";
defparam \data_ram0|data_mem~2224 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \data_ram0|data_mem~2224 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N22
stratixiii_lcell_comb \data_ram0|data_mem~2284 (
// Equation(s):
// \data_ram0|data_mem~2284_combout  = \data_ram0|data_mem~2257_combout  & \data_ram0|data_mem~2224_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~2191_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~2283_combout ) ) # !\data_ram0|data_mem~2257_combout  & \data_ram0|data_mem~2224_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & 
// (\data_ram0|data_mem~2191_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[6]~38_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2283_combout  ) # \data_ram0|data_mem~2257_combout  & 
// !\data_ram0|data_mem~2224_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2191_combout ) # \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  
// # \data_ram0|data_mem~2283_combout ) ) # !\data_ram0|data_mem~2257_combout  & !\data_ram0|data_mem~2224_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2191_combout ) # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2283_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~2283_combout ),
	.datad(!\data_ram0|data_mem~2191_combout ),
	.datae(!\data_ram0|data_mem~2257_combout ),
	.dataf(!\data_ram0|data_mem~2224_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2284 .extended_lut = "off";
defparam \data_ram0|data_mem~2284 .lut_mask = 64'h018945CD23AB67EF;
defparam \data_ram0|data_mem~2284 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N20
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~49 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~49_combout  = \data_ram0|data_mem~2284_combout  & ( \rst~input_o  & (\openmips0|mem0|Equal0~0_combout  & !\openmips0|ex_mem0|mem_aluop [3] # \openmips0|ex_mem0|mem_wdata [1]) ) # !\data_ram0|data_mem~2284_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [1] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|mem0|Equal0~0_combout ),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|ex_mem0|mem_aluop [3]),
	.datad(!\openmips0|ex_mem0|mem_wdata [1]),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~2284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~49 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~49 .lut_mask = 64'h0023002310331033;
defparam \openmips0|mem_wb0|wb_wdata~49 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y29_N21
dffeas \openmips0|mem_wb0|wb_wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[1] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[1] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y29_N21
dffeas \openmips0|regfile1|regs[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~386_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][1] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][1] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N20
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~59 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~59_combout  = \openmips0|id0|reg1_addr_o[1]~4_combout  & ( !\openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[6][1]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[7][1]~q ) ) # 
// !\openmips0|id0|reg1_addr_o[1]~4_combout  & ( \openmips0|regfile1|regs[1][1]~q  & \openmips0|id0|reg1_addr_o[0]~3_combout  )

	.dataa(!\openmips0|regfile1|regs[1][1]~q ),
	.datab(!\openmips0|regfile1|regs[6][1]~q ),
	.datac(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datad(!\openmips0|regfile1|regs[7][1]~q ),
	.datae(gnd),
	.dataf(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~59 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~59 .lut_mask = 64'h05050505303F303F;
defparam \openmips0|id_ex0|ex_reg1~59 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N34
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1[8]~60 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[8]~60_combout  = \openmips0|id0|always1~8_combout  & ( \openmips0|id0|reg1_read_o~1_combout  & (!\openmips0|id_ex0|ex_wreg~q  # !\openmips0|id0|always1~6_combout ) ) # !\openmips0|id0|always1~8_combout  & ( 
// \openmips0|regfile1|always1~2_combout  & \openmips0|id0|reg1_read_o~1_combout  & (!\openmips0|id_ex0|ex_wreg~q  # !\openmips0|id0|always1~6_combout ) )

	.dataa(!\openmips0|id_ex0|ex_wreg~q ),
	.datab(!\openmips0|regfile1|always1~2_combout ),
	.datac(!\openmips0|id0|always1~6_combout ),
	.datad(!\openmips0|id0|reg1_read_o~1_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id0|always1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1[8]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[8]~60 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1[8]~60 .lut_mask = 64'h0032003200FA00FA;
defparam \openmips0|id_ex0|ex_reg1[8]~60 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N28
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~61 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~61_combout  = \openmips0|id_ex0|ex_reg1[8]~60_combout  & \openmips0|mem_wb0|wb_wdata~49_combout  & ( \openmips0|mem_wb0|wb_wdata [1] # \openmips0|id_ex0|ex_reg1[5]~49_combout  ) # !\openmips0|id_ex0|ex_reg1[8]~60_combout  & 
// \openmips0|mem_wb0|wb_wdata~49_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|id_ex0|ex_reg1~59_combout  # \openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|ex0|Mux14~0_combout ) ) # \openmips0|id_ex0|ex_reg1[8]~60_combout  & 
// !\openmips0|mem_wb0|wb_wdata~49_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|mem_wb0|wb_wdata [1] ) # !\openmips0|id_ex0|ex_reg1[8]~60_combout  & !\openmips0|mem_wb0|wb_wdata~49_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  
// & \openmips0|id_ex0|ex_reg1~59_combout  # \openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|ex0|Mux14~0_combout ) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [1]),
	.datac(!\openmips0|id_ex0|ex_reg1~59_combout ),
	.datad(!\openmips0|ex0|Mux14~0_combout ),
	.datae(!\openmips0|id_ex0|ex_reg1[8]~60_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~61 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~61 .lut_mask = 64'h0A5F22220A5F7777;
defparam \openmips0|id_ex0|ex_reg1~61 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N4
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1[8]~62 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[8]~62_combout  = \openmips0|id_ex0|ex_reg1[5]~48_combout  # !\openmips0|id_ex0|ex_reg1[5]~48_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & (!\openmips0|id0|WideOr8~0_combout  # !\openmips0|if_id0|id_inst [11] # 
// \openmips0|id_ex0|ex_reg1[5]~52_combout ) )

	.dataa(!\openmips0|id0|WideOr8~0_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1[5]~52_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.datad(!\openmips0|if_id0|id_inst [11]),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1[5]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1[8]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[8]~62 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1[8]~62 .lut_mask = 64'hF0B0F0B0FFFFFFFF;
defparam \openmips0|id_ex0|ex_reg1[8]~62 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y29_N29
dffeas \openmips0|id_ex0|ex_reg1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[8]~62_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[1] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[1] .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y26_N21
dffeas \openmips0|ex_mem0|mem_mem_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex0|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_mem_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_mem_addr[1] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_mem_addr[1] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N20
stratixiii_lcell_comb \openmips0|mem0|mem_addr_o[1]~33 (
// Equation(s):
// \openmips0|mem0|mem_addr_o[1]~33_combout  = \openmips0|mem0|Equal0~0_combout  & ( \rst~input_o  & \openmips0|ex_mem0|mem_mem_addr [1] )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|ex_mem0|mem_mem_addr [1]),
	.datae(gnd),
	.dataf(!\openmips0|mem0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem0|mem_addr_o[1]~33 .extended_lut = "off";
defparam \openmips0|mem0|mem_addr_o[1]~33 .lut_mask = 64'h0000000000550055;
defparam \openmips0|mem0|mem_addr_o[1]~33 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N14
stratixiii_lcell_comb \data_ram0|data_mem~4083 (
// Equation(s):
// \data_ram0|data_mem~4083_combout  = !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & ( \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & \openmips0|mem0|mem_addr_o[0]~34_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4083 .extended_lut = "off";
defparam \data_ram0|data_mem~4083 .lut_mask = 64'h0000000000040000;
defparam \data_ram0|data_mem~4083 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~4084 (
// Equation(s):
// \data_ram0|data_mem~4084_combout  = \data_ram0|data_mem~4083_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4084 .extended_lut = "off";
defparam \data_ram0|data_mem~4084 .lut_mask = 64'h00000000AA00AA00;
defparam \data_ram0|data_mem~4084 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y24_N31
dffeas \data_ram0|data_mem~373 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~373 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~373 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y26_N5
dffeas \data_ram0|data_mem~357 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~357 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~357 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N22
stratixiii_lcell_comb \data_ram0|data_mem~277feeder (
// Equation(s):
// \data_ram0|data_mem~277feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~277feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~277feeder .extended_lut = "off";
defparam \data_ram0|data_mem~277feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~277feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X22_Y26_N23
dffeas \data_ram0|data_mem~277 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~277 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~277 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y26_N29
dffeas \data_ram0|data_mem~293 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~293 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~293 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y26_N19
dffeas \data_ram0|data_mem~261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~261 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~261 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y26_N28
stratixiii_lcell_comb \data_ram0|data_mem~2553 (
// Equation(s):
// \data_ram0|data_mem~2553_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~261_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~277_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~293_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~309_q ) )

	.dataa(!\data_ram0|data_mem~309_q ),
	.datab(!\data_ram0|data_mem~277_q ),
	.datac(!\data_ram0|data_mem~293_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~261_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2553 .extended_lut = "on";
defparam \data_ram0|data_mem~2553 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2553 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y26_N7
dffeas \data_ram0|data_mem~325 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~325 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~325 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~2557 (
// Equation(s):
// \data_ram0|data_mem~2557_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2553_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2553_combout  & 
// (\data_ram0|data_mem~325_q ) # \data_ram0|data_mem~2553_combout  & \data_ram0|data_mem~341_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2553_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2553_combout  & (\data_ram0|data_mem~357_q ) # \data_ram0|data_mem~2553_combout  & \data_ram0|data_mem~373_q ) )

	.dataa(!\data_ram0|data_mem~341_q ),
	.datab(!\data_ram0|data_mem~373_q ),
	.datac(!\data_ram0|data_mem~357_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2553_combout ),
	.datag(!\data_ram0|data_mem~325_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2557 .extended_lut = "on";
defparam \data_ram0|data_mem~2557 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2557 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y25_N11
dffeas \data_ram0|data_mem~853 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~853 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~853 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y23_N1
dffeas \data_ram0|data_mem~869 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~869 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~869 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~789feeder (
// Equation(s):
// \data_ram0|data_mem~789feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~789feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~789feeder .extended_lut = "off";
defparam \data_ram0|data_mem~789feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~789feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y23_N13
dffeas \data_ram0|data_mem~789 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~789feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~789 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~789 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y23_N25
dffeas \data_ram0|data_mem~805 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~805 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~805 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N1
dffeas \data_ram0|data_mem~773 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~773 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~773 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y23_N24
stratixiii_lcell_comb \data_ram0|data_mem~2561 (
// Equation(s):
// \data_ram0|data_mem~2561_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~773_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~789_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~805_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~821_q ) )

	.dataa(!\data_ram0|data_mem~821_q ),
	.datab(!\data_ram0|data_mem~789_q ),
	.datac(!\data_ram0|data_mem~805_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~773_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2561 .extended_lut = "on";
defparam \data_ram0|data_mem~2561 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2561 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y23_N3
dffeas \data_ram0|data_mem~837 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~837 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~837 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y23_N0
stratixiii_lcell_comb \data_ram0|data_mem~2565 (
// Equation(s):
// \data_ram0|data_mem~2565_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2561_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2561_combout  & 
// (\data_ram0|data_mem~837_q ) # \data_ram0|data_mem~2561_combout  & \data_ram0|data_mem~853_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2561_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2561_combout  & (\data_ram0|data_mem~869_q ) # \data_ram0|data_mem~2561_combout  & \data_ram0|data_mem~885_q ) )

	.dataa(!\data_ram0|data_mem~885_q ),
	.datab(!\data_ram0|data_mem~853_q ),
	.datac(!\data_ram0|data_mem~869_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2561_combout ),
	.datag(!\data_ram0|data_mem~837_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2565 .extended_lut = "on";
defparam \data_ram0|data_mem~2565 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2565 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N4
stratixiii_lcell_comb \data_ram0|data_mem~85feeder (
// Equation(s):
// \data_ram0|data_mem~85feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~85feeder .extended_lut = "off";
defparam \data_ram0|data_mem~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~85feeder .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~4050 (
// Equation(s):
// \data_ram0|data_mem~4050_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~4049_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\data_ram0|data_mem~4049_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4050_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4050 .extended_lut = "off";
defparam \data_ram0|data_mem~4050 .lut_mask = 64'h2222222200000000;
defparam \data_ram0|data_mem~4050 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N5
dffeas \data_ram0|data_mem~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~85 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~85 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y31_N1
dffeas \data_ram0|data_mem~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~101 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~101 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N0
stratixiii_lcell_comb \data_ram0|data_mem~117feeder (
// Equation(s):
// \data_ram0|data_mem~117feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~117feeder .extended_lut = "off";
defparam \data_ram0|data_mem~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~117feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N1
dffeas \data_ram0|data_mem~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~117 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~117 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y28_N39
dffeas \data_ram0|data_mem~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~21 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~21 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y31_N25
dffeas \data_ram0|data_mem~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~37 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~37 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y28_N3
dffeas \data_ram0|data_mem~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~5 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~5 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~2537 (
// Equation(s):
// \data_ram0|data_mem~2537_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~5_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~21_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  
// & (\data_ram0|data_mem~37_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~53_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~53_q ),
	.datab(!\data_ram0|data_mem~21_q ),
	.datac(!\data_ram0|data_mem~37_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2537 .extended_lut = "on";
defparam \data_ram0|data_mem~2537 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2537 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y31_N3
dffeas \data_ram0|data_mem~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~69 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~69 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y31_N0
stratixiii_lcell_comb \data_ram0|data_mem~2541 (
// Equation(s):
// \data_ram0|data_mem~2541_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2537_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2537_combout  & 
// (\data_ram0|data_mem~69_q ) # \data_ram0|data_mem~2537_combout  & \data_ram0|data_mem~85_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2537_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2537_combout  & \data_ram0|data_mem~101_q  # \data_ram0|data_mem~2537_combout  & (\data_ram0|data_mem~117_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~85_q ),
	.datac(!\data_ram0|data_mem~101_q ),
	.datad(!\data_ram0|data_mem~117_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2537_combout ),
	.datag(!\data_ram0|data_mem~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2541 .extended_lut = "on";
defparam \data_ram0|data_mem~2541 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~2541 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y22_N33
dffeas \data_ram0|data_mem~613 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~613 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~613 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N30
stratixiii_lcell_comb \data_ram0|data_mem~629feeder (
// Equation(s):
// \data_ram0|data_mem~629feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~629feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~629feeder .extended_lut = "off";
defparam \data_ram0|data_mem~629feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~629feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y22_N31
dffeas \data_ram0|data_mem~629 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~629feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~629 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~629 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y25_N3
dffeas \data_ram0|data_mem~533 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~533 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~533 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y25_N37
dffeas \data_ram0|data_mem~549 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~549 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~549 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y25_N19
dffeas \data_ram0|data_mem~517 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~517 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~517 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~2545 (
// Equation(s):
// \data_ram0|data_mem~2545_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~517_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~533_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~549_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~565_q ) )

	.dataa(!\data_ram0|data_mem~565_q ),
	.datab(!\data_ram0|data_mem~533_q ),
	.datac(!\data_ram0|data_mem~549_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2545 .extended_lut = "on";
defparam \data_ram0|data_mem~2545 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2545 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y25_N32
stratixiii_lcell_comb \data_ram0|data_mem~581feeder (
// Equation(s):
// \data_ram0|data_mem~581feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~581feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~581feeder .extended_lut = "off";
defparam \data_ram0|data_mem~581feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~581feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y25_N33
dffeas \data_ram0|data_mem~581 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~581feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~581 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~581 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N32
stratixiii_lcell_comb \data_ram0|data_mem~2549 (
// Equation(s):
// \data_ram0|data_mem~2549_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2545_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2545_combout  & 
// (\data_ram0|data_mem~581_q ) # \data_ram0|data_mem~2545_combout  & \data_ram0|data_mem~597_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2545_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2545_combout  & \data_ram0|data_mem~613_q  # \data_ram0|data_mem~2545_combout  & (\data_ram0|data_mem~629_q )) )

	.dataa(!\data_ram0|data_mem~597_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~613_q ),
	.datad(!\data_ram0|data_mem~629_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2545_combout ),
	.datag(!\data_ram0|data_mem~581_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2549 .extended_lut = "on";
defparam \data_ram0|data_mem~2549 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2549 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~2569 (
// Equation(s):
// \data_ram0|data_mem~2569_combout  = \data_ram0|data_mem~2541_combout  & \data_ram0|data_mem~2549_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2557_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2565_combout ) ) # !\data_ram0|data_mem~2541_combout  & \data_ram0|data_mem~2549_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2557_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2565_combout )) ) # \data_ram0|data_mem~2541_combout  & 
// !\data_ram0|data_mem~2549_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2557_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2565_combout )) ) # !\data_ram0|data_mem~2541_combout  & !\data_ram0|data_mem~2549_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2557_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2565_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~2557_combout ),
	.datad(!\data_ram0|data_mem~2565_combout ),
	.datae(!\data_ram0|data_mem~2541_combout ),
	.dataf(!\data_ram0|data_mem~2549_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2569 .extended_lut = "off";
defparam \data_ram0|data_mem~2569 .lut_mask = 64'h04158C9D2637AEBF;
defparam \data_ram0|data_mem~2569 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N24
stratixiii_lcell_comb \data_ram0|data_mem~1141feeder (
// Equation(s):
// \data_ram0|data_mem~1141feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1141feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1141feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N25
dffeas \data_ram0|data_mem~1141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1141 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1141 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y25_N1
dffeas \data_ram0|data_mem~1125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1125 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1125 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y26_N27
dffeas \data_ram0|data_mem~1109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1109 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1109 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N22
stratixiii_lcell_comb \data_ram0|data_mem~1077feeder (
// Equation(s):
// \data_ram0|data_mem~1077feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1077feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1077feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1077feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1077feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N23
dffeas \data_ram0|data_mem~1077 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1077feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1077_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1077 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1077 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y25_N5
dffeas \data_ram0|data_mem~1061 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1061 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1061 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N6
stratixiii_lcell_comb \data_ram0|data_mem~1029feeder (
// Equation(s):
// \data_ram0|data_mem~1029feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1029feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1029feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1029feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1029feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N7
dffeas \data_ram0|data_mem~1029 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1029feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1029 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1029 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y25_N4
stratixiii_lcell_comb \data_ram0|data_mem~2603 (
// Equation(s):
// \data_ram0|data_mem~2603_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1029_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1045_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1061_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1077_q ) )

	.dataa(!\data_ram0|data_mem~1045_q ),
	.datab(!\data_ram0|data_mem~1077_q ),
	.datac(!\data_ram0|data_mem~1061_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1029_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2603 .extended_lut = "on";
defparam \data_ram0|data_mem~2603 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2603 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y25_N3
dffeas \data_ram0|data_mem~1093 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1093_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1093 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1093 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y25_N0
stratixiii_lcell_comb \data_ram0|data_mem~2607 (
// Equation(s):
// \data_ram0|data_mem~2607_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2603_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2603_combout  & 
// \data_ram0|data_mem~1093_q  # \data_ram0|data_mem~2603_combout  & (\data_ram0|data_mem~1109_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2603_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2603_combout  & (\data_ram0|data_mem~1125_q ) # \data_ram0|data_mem~2603_combout  & \data_ram0|data_mem~1141_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1141_q ),
	.datac(!\data_ram0|data_mem~1125_q ),
	.datad(!\data_ram0|data_mem~1109_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2603_combout ),
	.datag(!\data_ram0|data_mem~1093_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2607 .extended_lut = "on";
defparam \data_ram0|data_mem~2607 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~2607 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N13
dffeas \data_ram0|data_mem~1637 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1637 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1637 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N29
dffeas \data_ram0|data_mem~1589 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1589 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1589 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y24_N29
dffeas \data_ram0|data_mem~1573 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1573 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1573 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N33
dffeas \data_ram0|data_mem~1541 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1541 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1541 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N28
stratixiii_lcell_comb \data_ram0|data_mem~2611 (
// Equation(s):
// \data_ram0|data_mem~2611_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1541_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1557_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1573_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1589_q ) )

	.dataa(!\data_ram0|data_mem~1557_q ),
	.datab(!\data_ram0|data_mem~1589_q ),
	.datac(!\data_ram0|data_mem~1573_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2611 .extended_lut = "on";
defparam \data_ram0|data_mem~2611 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2611 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y24_N31
dffeas \data_ram0|data_mem~1653 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1653 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1653 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~1605feeder (
// Equation(s):
// \data_ram0|data_mem~1605feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1605feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1605feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1605feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1605feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y24_N21
dffeas \data_ram0|data_mem~1605 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1605 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1605 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N12
stratixiii_lcell_comb \data_ram0|data_mem~2615 (
// Equation(s):
// \data_ram0|data_mem~2615_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2611_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2611_combout  & 
// (\data_ram0|data_mem~1605_q ) # \data_ram0|data_mem~2611_combout  & \data_ram0|data_mem~1621_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2611_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2611_combout  & \data_ram0|data_mem~1637_q  # \data_ram0|data_mem~2611_combout  & (\data_ram0|data_mem~1653_q )) )

	.dataa(!\data_ram0|data_mem~1621_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1637_q ),
	.datad(!\data_ram0|data_mem~2611_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1653_q ),
	.datag(!\data_ram0|data_mem~1605_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2615 .extended_lut = "on";
defparam \data_ram0|data_mem~2615 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data_ram0|data_mem~2615 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N18
stratixiii_lcell_comb \data_ram0|data_mem~1877feeder (
// Equation(s):
// \data_ram0|data_mem~1877feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1877feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1877feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1877feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1877feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N19
dffeas \data_ram0|data_mem~1877 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1877 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1877 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y27_N1
dffeas \data_ram0|data_mem~1893 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1893 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1893 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N19
dffeas \data_ram0|data_mem~1845 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1845 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1845 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y27_N17
dffeas \data_ram0|data_mem~1829 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1829 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1829 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N39
dffeas \data_ram0|data_mem~1813 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1813 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1813 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N21
dffeas \data_ram0|data_mem~1797 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1797 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1797 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~2627 (
// Equation(s):
// \data_ram0|data_mem~2627_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1797_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1813_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1829_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1845_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1845_q ),
	.datac(!\data_ram0|data_mem~1829_q ),
	.datad(!\data_ram0|data_mem~1813_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1797_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2627 .extended_lut = "on";
defparam \data_ram0|data_mem~2627 .lut_mask = 64'h0A5F1B1B55555555;
defparam \data_ram0|data_mem~2627 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y27_N35
dffeas \data_ram0|data_mem~1861 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1861 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1861 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~2631 (
// Equation(s):
// \data_ram0|data_mem~2631_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2627_combout  & (\data_ram0|data_mem~1861_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2627_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1877_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2627_combout  & (\data_ram0|data_mem~1893_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2627_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1909_q ) )

	.dataa(!\data_ram0|data_mem~1909_q ),
	.datab(!\data_ram0|data_mem~1877_q ),
	.datac(!\data_ram0|data_mem~1893_q ),
	.datad(!\data_ram0|data_mem~2627_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1861_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2631 .extended_lut = "on";
defparam \data_ram0|data_mem~2631 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~2631 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y28_N31
dffeas \data_ram0|data_mem~1397 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1397 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1397 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y28_N33
dffeas \data_ram0|data_mem~1381 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1381 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1381 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y31_N18
stratixiii_lcell_comb \data_ram0|data_mem~4197 (
// Equation(s):
// \data_ram0|data_mem~4197_combout  = !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4089_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4089_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4197 .extended_lut = "off";
defparam \data_ram0|data_mem~4197 .lut_mask = 64'h000F0000000F0000;
defparam \data_ram0|data_mem~4197 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N21
dffeas \data_ram0|data_mem~1333 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1333 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1333 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N13
dffeas \data_ram0|data_mem~1317 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1317 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1317 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N30
stratixiii_lcell_comb \data_ram0|data_mem~1285feeder (
// Equation(s):
// \data_ram0|data_mem~1285feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1285feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1285feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y28_N31
dffeas \data_ram0|data_mem~1285 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1285 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1285 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N12
stratixiii_lcell_comb \data_ram0|data_mem~2619 (
// Equation(s):
// \data_ram0|data_mem~2619_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1285_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1301_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1317_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1333_q ) )

	.dataa(!\data_ram0|data_mem~1301_q ),
	.datab(!\data_ram0|data_mem~1333_q ),
	.datac(!\data_ram0|data_mem~1317_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1285_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2619 .extended_lut = "on";
defparam \data_ram0|data_mem~2619 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2619 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N20
stratixiii_lcell_comb \data_ram0|data_mem~1349feeder (
// Equation(s):
// \data_ram0|data_mem~1349feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1349feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1349feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1349feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1349feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y32_N21
dffeas \data_ram0|data_mem~1349 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1349 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1349 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y28_N32
stratixiii_lcell_comb \data_ram0|data_mem~2623 (
// Equation(s):
// \data_ram0|data_mem~2623_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2619_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2619_combout  & 
// (\data_ram0|data_mem~1349_q ) # \data_ram0|data_mem~2619_combout  & \data_ram0|data_mem~1365_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2619_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2619_combout  & (\data_ram0|data_mem~1381_q ) # \data_ram0|data_mem~2619_combout  & \data_ram0|data_mem~1397_q ) )

	.dataa(!\data_ram0|data_mem~1365_q ),
	.datab(!\data_ram0|data_mem~1397_q ),
	.datac(!\data_ram0|data_mem~1381_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2619_combout ),
	.datag(!\data_ram0|data_mem~1349_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2623 .extended_lut = "on";
defparam \data_ram0|data_mem~2623 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2623 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y26_N34
stratixiii_lcell_comb \data_ram0|data_mem~2635 (
// Equation(s):
// \data_ram0|data_mem~2635_combout  = \data_ram0|data_mem~2631_combout  & \data_ram0|data_mem~2623_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2607_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2615_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  ) # !\data_ram0|data_mem~2631_combout  & \data_ram0|data_mem~2623_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2607_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2615_combout )) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  ) # \data_ram0|data_mem~2631_combout  & 
// !\data_ram0|data_mem~2623_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2607_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2615_combout )) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  ) # !\data_ram0|data_mem~2631_combout  & !\data_ram0|data_mem~2623_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  
// & \data_ram0|data_mem~2607_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2615_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~2607_combout ),
	.datad(!\data_ram0|data_mem~2615_combout ),
	.datae(!\data_ram0|data_mem~2631_combout ),
	.dataf(!\data_ram0|data_mem~2623_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2635 .extended_lut = "off";
defparam \data_ram0|data_mem~2635 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \data_ram0|data_mem~2635 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y22_N33
dffeas \data_ram0|data_mem~2005 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2005 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2005 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y22_N9
dffeas \data_ram0|data_mem~2021 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2021 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2021 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y22_N2
stratixiii_lcell_comb \data_ram0|data_mem~1973feeder (
// Equation(s):
// \data_ram0|data_mem~1973feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1973feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1973feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1973feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1973feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y22_N3
dffeas \data_ram0|data_mem~1973 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1973feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1973 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1973 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N10
stratixiii_lcell_comb \data_ram0|data_mem~1941feeder (
// Equation(s):
// \data_ram0|data_mem~1941feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1941feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1941feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1941feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1941feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y22_N11
dffeas \data_ram0|data_mem~1941 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1941 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1941 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N27
dffeas \data_ram0|data_mem~1957 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1957 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1957 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N26
stratixiii_lcell_comb \data_ram0|data_mem~2660 (
// Equation(s):
// \data_ram0|data_mem~2660_combout  = \data_ram0|data_mem~1957_q  & \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  # \data_ram0|data_mem~1973_q  ) # !\data_ram0|data_mem~1957_q  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & ( \data_ram0|data_mem~1973_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  ) # \data_ram0|data_mem~1957_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1925_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1941_q ) ) # !\data_ram0|data_mem~1957_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1925_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1941_q ) )

	.dataa(!\data_ram0|data_mem~1925_q ),
	.datab(!\data_ram0|data_mem~1973_q ),
	.datac(!\data_ram0|data_mem~1941_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\data_ram0|data_mem~1957_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2660 .extended_lut = "off";
defparam \data_ram0|data_mem~2660 .lut_mask = 64'h550F550F0033FF33;
defparam \data_ram0|data_mem~2660 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y22_N11
dffeas \data_ram0|data_mem~1989 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1989 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1989 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y22_N8
stratixiii_lcell_comb \data_ram0|data_mem~4284 (
// Equation(s):
// \data_ram0|data_mem~4284_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2660_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1989_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2005_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2660_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2021_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~2005_q ),
	.datac(!\data_ram0|data_mem~2021_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2660_combout ),
	.datag(!\data_ram0|data_mem~1989_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4284 .extended_lut = "on";
defparam \data_ram0|data_mem~4284 .lut_mask = 64'h001B000AFF1BFF0A;
defparam \data_ram0|data_mem~4284 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y26_N9
dffeas \data_ram0|data_mem~1525 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1525 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1525 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y26_N17
dffeas \data_ram0|data_mem~1509 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1509 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1509 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N25
dffeas \data_ram0|data_mem~1461 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1461 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1461 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y25_N1
dffeas \data_ram0|data_mem~1445 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1445 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1445 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N18
stratixiii_lcell_comb \data_ram0|data_mem~1413feeder (
// Equation(s):
// \data_ram0|data_mem~1413feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1413feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1413feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1413feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1413feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y26_N19
dffeas \data_ram0|data_mem~1413 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1413 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1413 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N0
stratixiii_lcell_comb \data_ram0|data_mem~2652 (
// Equation(s):
// \data_ram0|data_mem~2652_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1413_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1429_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1445_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1461_q ) )

	.dataa(!\data_ram0|data_mem~1429_q ),
	.datab(!\data_ram0|data_mem~1461_q ),
	.datac(!\data_ram0|data_mem~1445_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1413_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2652 .extended_lut = "on";
defparam \data_ram0|data_mem~2652 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2652 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y27_N25
dffeas \data_ram0|data_mem~1477 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1477 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1477 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~2656 (
// Equation(s):
// \data_ram0|data_mem~2656_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2652_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2652_combout  & 
// (\data_ram0|data_mem~1477_q ) # \data_ram0|data_mem~2652_combout  & \data_ram0|data_mem~1493_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2652_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2652_combout  & (\data_ram0|data_mem~1509_q ) # \data_ram0|data_mem~2652_combout  & \data_ram0|data_mem~1525_q ) )

	.dataa(!\data_ram0|data_mem~1493_q ),
	.datab(!\data_ram0|data_mem~1525_q ),
	.datac(!\data_ram0|data_mem~1509_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2652_combout ),
	.datag(!\data_ram0|data_mem~1477_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2656 .extended_lut = "on";
defparam \data_ram0|data_mem~2656 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2656 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N5
dffeas \data_ram0|data_mem~1765 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1765 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1765 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N16
stratixiii_lcell_comb \data_ram0|data_mem~1685feeder (
// Equation(s):
// \data_ram0|data_mem~1685feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1685feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1685feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1685feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1685feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y23_N17
dffeas \data_ram0|data_mem~1685 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1685 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1685 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y23_N5
dffeas \data_ram0|data_mem~1701 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1701 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1701 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N22
stratixiii_lcell_comb \data_ram0|data_mem~1669feeder (
// Equation(s):
// \data_ram0|data_mem~1669feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1669feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1669feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1669feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1669feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y23_N23
dffeas \data_ram0|data_mem~1669 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1669 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1669 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N4
stratixiii_lcell_comb \data_ram0|data_mem~2644 (
// Equation(s):
// \data_ram0|data_mem~2644_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1669_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1685_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1701_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1717_q ) )

	.dataa(!\data_ram0|data_mem~1717_q ),
	.datab(!\data_ram0|data_mem~1685_q ),
	.datac(!\data_ram0|data_mem~1701_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2644 .extended_lut = "on";
defparam \data_ram0|data_mem~2644 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2644 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N8
stratixiii_lcell_comb \data_ram0|data_mem~1781feeder (
// Equation(s):
// \data_ram0|data_mem~1781feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1781feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1781feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1781feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1781feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y32_N9
dffeas \data_ram0|data_mem~1781 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1781 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1781 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y29_N25
dffeas \data_ram0|data_mem~1733 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1733 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1733 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~2648 (
// Equation(s):
// \data_ram0|data_mem~2648_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2644_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2644_combout  & 
// (\data_ram0|data_mem~1733_q ) # \data_ram0|data_mem~2644_combout  & \data_ram0|data_mem~1749_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2644_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2644_combout  & \data_ram0|data_mem~1765_q  # \data_ram0|data_mem~2644_combout  & (\data_ram0|data_mem~1781_q )) )

	.dataa(!\data_ram0|data_mem~1749_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1765_q ),
	.datad(!\data_ram0|data_mem~2644_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1781_q ),
	.datag(!\data_ram0|data_mem~1733_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2648 .extended_lut = "on";
defparam \data_ram0|data_mem~2648 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data_ram0|data_mem~2648 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y29_N25
dffeas \data_ram0|data_mem~1253 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1253 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1253 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N36
stratixiii_lcell_comb \data_ram0|data_mem~1237feeder (
// Equation(s):
// \data_ram0|data_mem~1237feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1237feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1237feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1237feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1237feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N37
dffeas \data_ram0|data_mem~1237 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1237 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1237 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N30
stratixiii_lcell_comb \data_ram0|data_mem~1205feeder (
// Equation(s):
// \data_ram0|data_mem~1205feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1205feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1205feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1205feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1205feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N31
dffeas \data_ram0|data_mem~1205 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1205 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1205 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y30_N9
dffeas \data_ram0|data_mem~1189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1189 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1189 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N20
stratixiii_lcell_comb \data_ram0|data_mem~1157feeder (
// Equation(s):
// \data_ram0|data_mem~1157feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1157feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1157feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1157feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1157feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N21
dffeas \data_ram0|data_mem~1157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1157 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1157 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y30_N8
stratixiii_lcell_comb \data_ram0|data_mem~2636 (
// Equation(s):
// \data_ram0|data_mem~2636_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1157_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1173_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1189_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1205_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1173_q ),
	.datab(!\data_ram0|data_mem~1205_q ),
	.datac(!\data_ram0|data_mem~1189_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2636 .extended_lut = "on";
defparam \data_ram0|data_mem~2636 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~2636 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y30_N24
stratixiii_lcell_comb \data_ram0|data_mem~1221feeder (
// Equation(s):
// \data_ram0|data_mem~1221feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1221feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1221feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1221feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1221feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y30_N25
dffeas \data_ram0|data_mem~1221 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1221feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1221 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1221 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y29_N24
stratixiii_lcell_comb \data_ram0|data_mem~2640 (
// Equation(s):
// \data_ram0|data_mem~2640_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2636_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2636_combout  & 
// \data_ram0|data_mem~1221_q  # \data_ram0|data_mem~2636_combout  & (\data_ram0|data_mem~1237_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2636_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2636_combout  & (\data_ram0|data_mem~1253_q ) # \data_ram0|data_mem~2636_combout  & \data_ram0|data_mem~1269_q ) )

	.dataa(!\data_ram0|data_mem~1269_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1253_q ),
	.datad(!\data_ram0|data_mem~1237_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2636_combout ),
	.datag(!\data_ram0|data_mem~1221_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2640 .extended_lut = "on";
defparam \data_ram0|data_mem~2640 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~2640 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y26_N26
stratixiii_lcell_comb \data_ram0|data_mem~2661 (
// Equation(s):
// \data_ram0|data_mem~2661_combout  = \data_ram0|data_mem~2648_combout  & \data_ram0|data_mem~2640_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2656_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~4284_combout  ) # !\data_ram0|data_mem~2648_combout  & \data_ram0|data_mem~2640_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2656_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~4284_combout ) ) # \data_ram0|data_mem~2648_combout  & 
// !\data_ram0|data_mem~2640_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\openmips0|mem0|mem_addr_o[5]~37_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2656_combout ) 
// # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~4284_combout ) ) # !\data_ram0|data_mem~2648_combout  & !\data_ram0|data_mem~2640_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2656_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~4284_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\data_ram0|data_mem~4284_combout ),
	.datac(!\data_ram0|data_mem~2656_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datae(!\data_ram0|data_mem~2648_combout ),
	.dataf(!\data_ram0|data_mem~2640_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2661 .extended_lut = "off";
defparam \data_ram0|data_mem~2661 .lut_mask = 64'h051105BBAF11AFBB;
defparam \data_ram0|data_mem~2661 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N27
dffeas \data_ram0|data_mem~245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~245 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~245 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y34_N1
dffeas \data_ram0|data_mem~229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~229 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~229 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N31
dffeas \data_ram0|data_mem~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~149 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~149 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y34_N25
dffeas \data_ram0|data_mem~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~165 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~165 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N2
stratixiii_lcell_comb \data_ram0|data_mem~133feeder (
// Equation(s):
// \data_ram0|data_mem~133feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~133feeder .extended_lut = "off";
defparam \data_ram0|data_mem~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~133feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N3
dffeas \data_ram0|data_mem~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~133 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~133 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y34_N24
stratixiii_lcell_comb \data_ram0|data_mem~2570 (
// Equation(s):
// \data_ram0|data_mem~2570_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~133_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~149_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~165_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~181_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~181_q ),
	.datab(!\data_ram0|data_mem~149_q ),
	.datac(!\data_ram0|data_mem~165_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2570 .extended_lut = "on";
defparam \data_ram0|data_mem~2570 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2570 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y34_N3
dffeas \data_ram0|data_mem~197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~197 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~197 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y34_N0
stratixiii_lcell_comb \data_ram0|data_mem~2574 (
// Equation(s):
// \data_ram0|data_mem~2574_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2570_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2570_combout  & 
// (\data_ram0|data_mem~197_q ) # \data_ram0|data_mem~2570_combout  & \data_ram0|data_mem~213_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2570_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2570_combout  & (\data_ram0|data_mem~229_q ) # \data_ram0|data_mem~2570_combout  & \data_ram0|data_mem~245_q ) )

	.dataa(!\data_ram0|data_mem~213_q ),
	.datab(!\data_ram0|data_mem~245_q ),
	.datac(!\data_ram0|data_mem~229_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2570_combout ),
	.datag(!\data_ram0|data_mem~197_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2574 .extended_lut = "on";
defparam \data_ram0|data_mem~2574 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2574 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y29_N1
dffeas \data_ram0|data_mem~741 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~741 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~741 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y30_N15
dffeas \data_ram0|data_mem~757 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~757 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~757 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N38
stratixiii_lcell_comb \data_ram0|data_mem~661feeder (
// Equation(s):
// \data_ram0|data_mem~661feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~661feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~661feeder .extended_lut = "off";
defparam \data_ram0|data_mem~661feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~661feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y29_N39
dffeas \data_ram0|data_mem~661 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~661 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~661 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y29_N5
dffeas \data_ram0|data_mem~677 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~677 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~677 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N0
stratixiii_lcell_comb \data_ram0|data_mem~645feeder (
// Equation(s):
// \data_ram0|data_mem~645feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~645feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~645feeder .extended_lut = "off";
defparam \data_ram0|data_mem~645feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~645feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y29_N1
dffeas \data_ram0|data_mem~645 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~645feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~645 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~645 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y29_N4
stratixiii_lcell_comb \data_ram0|data_mem~2578 (
// Equation(s):
// \data_ram0|data_mem~2578_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~645_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~661_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~677_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~693_q ) )

	.dataa(!\data_ram0|data_mem~693_q ),
	.datab(!\data_ram0|data_mem~661_q ),
	.datac(!\data_ram0|data_mem~677_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2578 .extended_lut = "on";
defparam \data_ram0|data_mem~2578 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2578 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y29_N3
dffeas \data_ram0|data_mem~709 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~709 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~709 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y29_N0
stratixiii_lcell_comb \data_ram0|data_mem~2582 (
// Equation(s):
// \data_ram0|data_mem~2582_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2578_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2578_combout  & 
// (\data_ram0|data_mem~709_q ) # \data_ram0|data_mem~2578_combout  & \data_ram0|data_mem~725_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2578_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2578_combout  & \data_ram0|data_mem~741_q  # \data_ram0|data_mem~2578_combout  & (\data_ram0|data_mem~757_q )) )

	.dataa(!\data_ram0|data_mem~725_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~741_q ),
	.datad(!\data_ram0|data_mem~757_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2578_combout ),
	.datag(!\data_ram0|data_mem~709_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2582 .extended_lut = "on";
defparam \data_ram0|data_mem~2582 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2582 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y21_N1
dffeas \data_ram0|data_mem~997 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~997 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~997 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y23_N25
dffeas \data_ram0|data_mem~981 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~981 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~981 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y21_N28
stratixiii_lcell_comb \data_ram0|data_mem~4168 (
// Equation(s):
// \data_ram0|data_mem~4168_combout  = !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_data_o[8]~32_combout  & ( \data_ram0|data_mem~4167_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_ram0|data_mem~4167_combout ),
	.datad(gnd),
	.datae(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.dataf(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4168 .extended_lut = "off";
defparam \data_ram0|data_mem~4168 .lut_mask = 64'h0F0F000000000000;
defparam \data_ram0|data_mem~4168 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y21_N17
dffeas \data_ram0|data_mem~917 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~917 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~917 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y21_N25
dffeas \data_ram0|data_mem~933 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~933 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~933 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N38
stratixiii_lcell_comb \data_ram0|data_mem~901feeder (
// Equation(s):
// \data_ram0|data_mem~901feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~901feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~901feeder .extended_lut = "off";
defparam \data_ram0|data_mem~901feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~901feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N39
dffeas \data_ram0|data_mem~901 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~901feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~901 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~901 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y21_N24
stratixiii_lcell_comb \data_ram0|data_mem~2594 (
// Equation(s):
// \data_ram0|data_mem~2594_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~901_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~917_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~933_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~949_q ) )

	.dataa(!\data_ram0|data_mem~949_q ),
	.datab(!\data_ram0|data_mem~917_q ),
	.datac(!\data_ram0|data_mem~933_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~901_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2594 .extended_lut = "on";
defparam \data_ram0|data_mem~2594 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2594 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y21_N3
dffeas \data_ram0|data_mem~965 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~965 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~965 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y21_N0
stratixiii_lcell_comb \data_ram0|data_mem~2598 (
// Equation(s):
// \data_ram0|data_mem~2598_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2594_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2594_combout  & 
// \data_ram0|data_mem~965_q  # \data_ram0|data_mem~2594_combout  & (\data_ram0|data_mem~981_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2594_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2594_combout  & (\data_ram0|data_mem~997_q ) # \data_ram0|data_mem~2594_combout  & \data_ram0|data_mem~1013_q ) )

	.dataa(!\data_ram0|data_mem~1013_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~997_q ),
	.datad(!\data_ram0|data_mem~981_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2594_combout ),
	.datag(!\data_ram0|data_mem~965_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2598 .extended_lut = "on";
defparam \data_ram0|data_mem~2598 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~2598 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N37
dffeas \data_ram0|data_mem~469 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~469 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~469 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y30_N21
dffeas \data_ram0|data_mem~485 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~485 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~485 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N38
stratixiii_lcell_comb \data_ram0|data_mem~501feeder (
// Equation(s):
// \data_ram0|data_mem~501feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~501feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~501feeder .extended_lut = "off";
defparam \data_ram0|data_mem~501feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~501feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N39
dffeas \data_ram0|data_mem~501 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~501 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~501 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N2
stratixiii_lcell_comb \data_ram0|data_mem~405feeder (
// Equation(s):
// \data_ram0|data_mem~405feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~405feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~405feeder .extended_lut = "off";
defparam \data_ram0|data_mem~405feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~405feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N3
dffeas \data_ram0|data_mem~405 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~405 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~405 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y31_N37
dffeas \data_ram0|data_mem~421 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~421 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~421 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~389feeder (
// Equation(s):
// \data_ram0|data_mem~389feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~389feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~389feeder .extended_lut = "off";
defparam \data_ram0|data_mem~389feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~389feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N21
dffeas \data_ram0|data_mem~389 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~389feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~389 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~389 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y31_N36
stratixiii_lcell_comb \data_ram0|data_mem~2586 (
// Equation(s):
// \data_ram0|data_mem~2586_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~389_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~405_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~421_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~437_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~437_q ),
	.datab(!\data_ram0|data_mem~405_q ),
	.datac(!\data_ram0|data_mem~421_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~389_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2586 .extended_lut = "on";
defparam \data_ram0|data_mem~2586 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2586 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y31_N32
stratixiii_lcell_comb \data_ram0|data_mem~453feeder (
// Equation(s):
// \data_ram0|data_mem~453feeder_combout  = \openmips0|ex_mem0|mem_reg2 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~453feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~453feeder .extended_lut = "off";
defparam \data_ram0|data_mem~453feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~453feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y31_N33
dffeas \data_ram0|data_mem~453 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~453feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~453 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~453 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y30_N20
stratixiii_lcell_comb \data_ram0|data_mem~2590 (
// Equation(s):
// \data_ram0|data_mem~2590_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2586_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2586_combout  & 
// (\data_ram0|data_mem~453_q ) # \data_ram0|data_mem~2586_combout  & \data_ram0|data_mem~469_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2586_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2586_combout  & \data_ram0|data_mem~485_q  # \data_ram0|data_mem~2586_combout  & (\data_ram0|data_mem~501_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~469_q ),
	.datac(!\data_ram0|data_mem~485_q ),
	.datad(!\data_ram0|data_mem~501_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2586_combout ),
	.datag(!\data_ram0|data_mem~453_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2590 .extended_lut = "on";
defparam \data_ram0|data_mem~2590 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~2590 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y26_N10
stratixiii_lcell_comb \data_ram0|data_mem~2602 (
// Equation(s):
// \data_ram0|data_mem~2602_combout  = \data_ram0|data_mem~2598_combout  & \data_ram0|data_mem~2590_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2574_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2582_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  ) # !\data_ram0|data_mem~2598_combout  & \data_ram0|data_mem~2590_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2574_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2582_combout )) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  ) # \data_ram0|data_mem~2598_combout  & 
// !\data_ram0|data_mem~2590_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2574_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2582_combout )) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  ) # !\data_ram0|data_mem~2598_combout  & !\data_ram0|data_mem~2590_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  
// & \data_ram0|data_mem~2574_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2582_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~2574_combout ),
	.datad(!\data_ram0|data_mem~2582_combout ),
	.datae(!\data_ram0|data_mem~2598_combout ),
	.dataf(!\data_ram0|data_mem~2590_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2602 .extended_lut = "off";
defparam \data_ram0|data_mem~2602 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \data_ram0|data_mem~2602 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y26_N0
stratixiii_lcell_comb \data_ram0|data_mem~2662 (
// Equation(s):
// \data_ram0|data_mem~2662_combout  = \data_ram0|data_mem~2661_combout  & \data_ram0|data_mem~2602_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~2569_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & 
// (\data_ram0|data_mem~2635_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~2661_combout  & \data_ram0|data_mem~2602_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  & 
// \data_ram0|data_mem~2569_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~2635_combout )) # \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  ) # \data_ram0|data_mem~2661_combout  & 
// !\data_ram0|data_mem~2602_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~2569_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~2635_combout )) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  ) # !\data_ram0|data_mem~2661_combout  & !\data_ram0|data_mem~2602_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  
// & \data_ram0|data_mem~2569_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~2635_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\data_ram0|data_mem~2569_combout ),
	.datad(!\data_ram0|data_mem~2635_combout ),
	.datae(!\data_ram0|data_mem~2661_combout ),
	.dataf(!\data_ram0|data_mem~2602_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2662 .extended_lut = "off";
defparam \data_ram0|data_mem~2662 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \data_ram0|data_mem~2662 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N20
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~52 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~52_combout  = \data_ram0|data_mem~2662_combout  & ( \rst~input_o  & (!\openmips0|ex_mem0|mem_aluop [3] & \openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_wdata [4]) ) # !\data_ram0|data_mem~2662_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [4] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|ex_mem0|mem_aluop [3]),
	.datac(!\openmips0|ex_mem0|mem_wdata [4]),
	.datad(!\openmips0|mem0|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~2662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~52 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~52 .lut_mask = 64'h0501050105450545;
defparam \openmips0|mem_wb0|wb_wdata~52 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y27_N21
dffeas \openmips0|mem_wb0|wb_wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[4] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[4] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N38
stratixiii_lcell_comb \openmips0|regfile1|regs~389 (
// Equation(s):
// \openmips0|regfile1|regs~389_combout  = \rst~input_o  & \openmips0|mem_wb0|wb_wdata [4]

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\openmips0|mem_wb0|wb_wdata [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~389 .extended_lut = "off";
defparam \openmips0|regfile1|regs~389 .lut_mask = 64'h0505050505050505;
defparam \openmips0|regfile1|regs~389 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y31_N7
dffeas \openmips0|regfile1|regs[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~389_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][4] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][4] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N22
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~69 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~69_combout  = \openmips0|regfile1|regs[6][4]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[1][4]~q ) # \openmips0|id0|reg1_addr_o[1]~4_combout  & 
// (!\openmips0|id0|reg1_addr_o[0]~3_combout  # \openmips0|regfile1|regs[7][4]~q ) ) # !\openmips0|regfile1|regs[6][4]~q  & ( \openmips0|id0|reg1_addr_o[0]~3_combout  & (!\openmips0|id0|reg1_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[1][4]~q ) # 
// \openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][4]~q ) )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(!\openmips0|regfile1|regs[7][4]~q ),
	.datad(!\openmips0|regfile1|regs[1][4]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~69 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~69 .lut_mask = 64'h0123012345674567;
defparam \openmips0|id_ex0|ex_reg1~69 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N12
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~70 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~70_combout  = \openmips0|mem_wb0|wb_wdata [4] & \openmips0|id_ex0|ex_reg1[5]~53_combout  & ( \openmips0|id_ex0|ex_reg1~69_combout  & !\openmips0|id_ex0|ex_reg1[5]~54_combout  ) # !\openmips0|mem_wb0|wb_wdata [4] & 
// \openmips0|id_ex0|ex_reg1[5]~53_combout  & ( \openmips0|id_ex0|ex_reg1~69_combout  & !\openmips0|id_ex0|ex_reg1[5]~54_combout  ) # \openmips0|mem_wb0|wb_wdata [4] & !\openmips0|id_ex0|ex_reg1[5]~53_combout  & ( \openmips0|if_id0|id_inst [4] & 
// \openmips0|id0|imm[0]~8_combout  # \openmips0|id_ex0|ex_reg1[5]~54_combout  ) # !\openmips0|mem_wb0|wb_wdata [4] & !\openmips0|id_ex0|ex_reg1[5]~53_combout  & ( \openmips0|if_id0|id_inst [4] & \openmips0|id0|imm[0]~8_combout  & 
// !\openmips0|id_ex0|ex_reg1[5]~54_combout  )

	.dataa(!\openmips0|if_id0|id_inst [4]),
	.datab(!\openmips0|id_ex0|ex_reg1~69_combout ),
	.datac(!\openmips0|id0|imm[0]~8_combout ),
	.datad(!\openmips0|id_ex0|ex_reg1[5]~54_combout ),
	.datae(!\openmips0|mem_wb0|wb_wdata [4]),
	.dataf(!\openmips0|id_ex0|ex_reg1[5]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~70 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~70 .lut_mask = 64'h050005FF33003300;
defparam \openmips0|id_ex0|ex_reg1~70 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N30
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~71 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~71_combout  = \openmips0|id_ex0|ex_reg1[5]~50_combout  & \openmips0|mem_wb0|wb_wdata~52_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~51_combout  # \openmips0|ex0|Mux11~0_combout  ) # !\openmips0|id_ex0|ex_reg1[5]~50_combout  & 
// \openmips0|mem_wb0|wb_wdata~52_combout  & ( \openmips0|id_ex0|ex_reg1[5]~51_combout  & \openmips0|id_ex0|ex_reg1~70_combout  ) # \openmips0|id_ex0|ex_reg1[5]~50_combout  & !\openmips0|mem_wb0|wb_wdata~52_combout  & ( \openmips0|ex0|Mux11~0_combout  & 
// \openmips0|id_ex0|ex_reg1[5]~51_combout  ) # !\openmips0|id_ex0|ex_reg1[5]~50_combout  & !\openmips0|mem_wb0|wb_wdata~52_combout  & ( \openmips0|id_ex0|ex_reg1[5]~51_combout  & \openmips0|id_ex0|ex_reg1~70_combout  )

	.dataa(!\openmips0|ex0|Mux11~0_combout ),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~51_combout ),
	.datad(!\openmips0|id_ex0|ex_reg1~70_combout ),
	.datae(!\openmips0|id_ex0|ex_reg1[5]~50_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~71 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~71 .lut_mask = 64'h000F0505000FF5F5;
defparam \openmips0|id_ex0|ex_reg1~71 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X41_Y27_N31
dffeas \openmips0|id_ex0|ex_reg1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[4] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[4] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N8
stratixiii_lcell_comb \openmips0|ex0|Add0~17 (
// Equation(s):
// \openmips0|ex0|Add0~17_sumout  = SUM(( \openmips0|id_ex0|ex_reg1 [4] ) + ( \openmips0|id_ex0|ex_inst [4] ) + ( \openmips0|ex0|Add0~14  ))
// \openmips0|ex0|Add0~18  = CARRY(( \openmips0|id_ex0|ex_reg1 [4] ) + ( \openmips0|id_ex0|ex_inst [4] ) + ( \openmips0|ex0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|id_ex0|ex_reg1 [4]),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_inst [4]),
	.datag(gnd),
	.cin(\openmips0|ex0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|ex0|Add0~17_sumout ),
	.cout(\openmips0|ex0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Add0~17 .extended_lut = "off";
defparam \openmips0|ex0|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \openmips0|ex0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y26_N9
dffeas \openmips0|ex_mem0|mem_mem_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_mem_addr[4] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_mem_addr[4] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N22
stratixiii_lcell_comb \openmips0|mem0|mem_addr_o[4]~36 (
// Equation(s):
// \openmips0|mem0|mem_addr_o[4]~36_combout  = \openmips0|mem0|Equal0~0_combout  & ( \rst~input_o  & \openmips0|ex_mem0|mem_mem_addr [4] )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\openmips0|ex_mem0|mem_mem_addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem0|mem_addr_o[4]~36 .extended_lut = "off";
defparam \openmips0|mem0|mem_addr_o[4]~36 .lut_mask = 64'h0000000005050505;
defparam \openmips0|mem0|mem_addr_o[4]~36 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N9
dffeas \openmips0|ex_mem0|mem_reg2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[5] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[5] .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y26_N21
dffeas \data_ram0|data_mem~1510 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1510 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1510 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N7
dffeas \data_ram0|data_mem~1526 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1526 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1526 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N24
stratixiii_lcell_comb \data_ram0|data_mem~1430feeder (
// Equation(s):
// \data_ram0|data_mem~1430feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1430feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1430feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1430feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1430feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y26_N25
dffeas \data_ram0|data_mem~1430 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1430feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1430 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1430 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y26_N17
dffeas \data_ram0|data_mem~1446 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1446 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1446 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N0
stratixiii_lcell_comb \data_ram0|data_mem~1414feeder (
// Equation(s):
// \data_ram0|data_mem~1414feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1414feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1414feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1414feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1414feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y26_N1
dffeas \data_ram0|data_mem~1414 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1414 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1414 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~2778 (
// Equation(s):
// \data_ram0|data_mem~2778_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1414_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1430_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1446_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1462_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1462_q ),
	.datab(!\data_ram0|data_mem~1430_q ),
	.datac(!\data_ram0|data_mem~1446_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1414_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2778 .extended_lut = "on";
defparam \data_ram0|data_mem~2778 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2778 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y28_N3
dffeas \data_ram0|data_mem~1478 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1478 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1478 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~2782 (
// Equation(s):
// \data_ram0|data_mem~2782_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2778_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2778_combout  & 
// (\data_ram0|data_mem~1478_q ) # \data_ram0|data_mem~2778_combout  & \data_ram0|data_mem~1494_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2778_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2778_combout  & \data_ram0|data_mem~1510_q  # \data_ram0|data_mem~2778_combout  & (\data_ram0|data_mem~1526_q )) )

	.dataa(!\data_ram0|data_mem~1494_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1510_q ),
	.datad(!\data_ram0|data_mem~1526_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2778_combout ),
	.datag(!\data_ram0|data_mem~1478_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2782 .extended_lut = "on";
defparam \data_ram0|data_mem~2782 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2782 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y27_N10
stratixiii_lcell_comb \data_ram0|data_mem~1910feeder (
// Equation(s):
// \data_ram0|data_mem~1910feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1910feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1910feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1910feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1910feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y27_N11
dffeas \data_ram0|data_mem~1910 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1910feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1910 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1910 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y27_N13
dffeas \data_ram0|data_mem~1894 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1894 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1894 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y29_N2
stratixiii_lcell_comb \data_ram0|data_mem~1846feeder (
// Equation(s):
// \data_ram0|data_mem~1846feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1846feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1846feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1846feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1846feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y29_N3
dffeas \data_ram0|data_mem~1846 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1846feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1846 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1846 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y27_N25
dffeas \data_ram0|data_mem~1830 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1830 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1830 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~1798feeder (
// Equation(s):
// \data_ram0|data_mem~1798feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1798feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1798feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1798feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1798feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y27_N5
dffeas \data_ram0|data_mem~1798 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1798 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1798 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y27_N24
stratixiii_lcell_comb \data_ram0|data_mem~2770 (
// Equation(s):
// \data_ram0|data_mem~2770_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1798_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1814_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1830_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1846_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1814_q ),
	.datab(!\data_ram0|data_mem~1846_q ),
	.datac(!\data_ram0|data_mem~1830_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1798_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2770 .extended_lut = "on";
defparam \data_ram0|data_mem~2770 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~2770 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y27_N20
stratixiii_lcell_comb \data_ram0|data_mem~1862feeder (
// Equation(s):
// \data_ram0|data_mem~1862feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1862feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1862feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1862feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1862feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y27_N21
dffeas \data_ram0|data_mem~1862 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1862feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1862 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1862 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y27_N12
stratixiii_lcell_comb \data_ram0|data_mem~2774 (
// Equation(s):
// \data_ram0|data_mem~2774_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2770_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2770_combout  & 
// (\data_ram0|data_mem~1862_q ) # \data_ram0|data_mem~2770_combout  & \data_ram0|data_mem~1878_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2770_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2770_combout  & (\data_ram0|data_mem~1894_q ) # \data_ram0|data_mem~2770_combout  & \data_ram0|data_mem~1910_q ) )

	.dataa(!\data_ram0|data_mem~1878_q ),
	.datab(!\data_ram0|data_mem~1910_q ),
	.datac(!\data_ram0|data_mem~1894_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2770_combout ),
	.datag(!\data_ram0|data_mem~1862_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2774 .extended_lut = "on";
defparam \data_ram0|data_mem~2774 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2774 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y22_N13
dffeas \data_ram0|data_mem~2022 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2022 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2022 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N33
dffeas \data_ram0|data_mem~1926 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1926 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1926 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y22_N27
dffeas \data_ram0|data_mem~1974 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1974 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1974 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N35
dffeas \data_ram0|data_mem~1958 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1958 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1958 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N34
stratixiii_lcell_comb \data_ram0|data_mem~2786 (
// Equation(s):
// \data_ram0|data_mem~2786_combout  = \data_ram0|data_mem~1958_q  & \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  # \data_ram0|data_mem~1974_q  ) # !\data_ram0|data_mem~1958_q  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & ( \data_ram0|data_mem~1974_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  ) # \data_ram0|data_mem~1958_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1926_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1942_q  ) # !\data_ram0|data_mem~1958_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1926_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1942_q  )

	.dataa(!\data_ram0|data_mem~1942_q ),
	.datab(!\data_ram0|data_mem~1926_q ),
	.datac(!\data_ram0|data_mem~1974_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\data_ram0|data_mem~1958_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2786 .extended_lut = "off";
defparam \data_ram0|data_mem~2786 .lut_mask = 64'h33553355000FFF0F;
defparam \data_ram0|data_mem~2786 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y22_N38
stratixiii_lcell_comb \data_ram0|data_mem~2006feeder (
// Equation(s):
// \data_ram0|data_mem~2006feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2006feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2006feeder .extended_lut = "off";
defparam \data_ram0|data_mem~2006feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~2006feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y22_N39
dffeas \data_ram0|data_mem~2006 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~2006feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2006 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2006 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y22_N15
dffeas \data_ram0|data_mem~1990 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1990 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1990 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y22_N12
stratixiii_lcell_comb \data_ram0|data_mem~4280 (
// Equation(s):
// \data_ram0|data_mem~4280_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2786_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1990_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~2006_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2786_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2022_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~2022_q ),
	.datad(!\data_ram0|data_mem~2786_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2006_q ),
	.datag(!\data_ram0|data_mem~1990_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4280 .extended_lut = "on";
defparam \data_ram0|data_mem~4280 .lut_mask = 64'h02CE02CE13DF02CE;
defparam \data_ram0|data_mem~4280 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y26_N33
dffeas \data_ram0|data_mem~1382 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1382 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1382 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~1366feeder (
// Equation(s):
// \data_ram0|data_mem~1366feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1366feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1366feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1366feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1366feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N33
dffeas \data_ram0|data_mem~1366 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1366 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1366 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N17
dffeas \data_ram0|data_mem~1302 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1302 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1302 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N21
dffeas \data_ram0|data_mem~1318 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1318 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1318 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N5
dffeas \data_ram0|data_mem~1286 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1286 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1286 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N20
stratixiii_lcell_comb \data_ram0|data_mem~2762 (
// Equation(s):
// \data_ram0|data_mem~2762_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1286_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1302_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1318_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1334_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1334_q ),
	.datab(!\data_ram0|data_mem~1302_q ),
	.datac(!\data_ram0|data_mem~1318_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1286_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2762 .extended_lut = "on";
defparam \data_ram0|data_mem~2762 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2762 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y32_N23
dffeas \data_ram0|data_mem~1350 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1350 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1350 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~2766 (
// Equation(s):
// \data_ram0|data_mem~2766_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2762_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2762_combout  & 
// \data_ram0|data_mem~1350_q  # \data_ram0|data_mem~2762_combout  & (\data_ram0|data_mem~1366_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2762_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2762_combout  & (\data_ram0|data_mem~1382_q ) # \data_ram0|data_mem~2762_combout  & \data_ram0|data_mem~1398_q ) )

	.dataa(!\data_ram0|data_mem~1398_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1382_q ),
	.datad(!\data_ram0|data_mem~1366_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2762_combout ),
	.datag(!\data_ram0|data_mem~1350_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2766 .extended_lut = "on";
defparam \data_ram0|data_mem~2766 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~2766 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N26
stratixiii_lcell_comb \data_ram0|data_mem~2787 (
// Equation(s):
// \data_ram0|data_mem~2787_combout  = \data_ram0|data_mem~4280_combout  & \data_ram0|data_mem~2766_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~2774_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~2782_combout ) ) # !\data_ram0|data_mem~4280_combout  & \data_ram0|data_mem~2766_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~2774_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2782_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  ) # \data_ram0|data_mem~4280_combout  & 
// !\data_ram0|data_mem~2766_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2774_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[5]~37_combout  # 
// \data_ram0|data_mem~2782_combout ) ) # !\data_ram0|data_mem~4280_combout  & !\data_ram0|data_mem~2766_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2774_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2782_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\data_ram0|data_mem~2782_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\data_ram0|data_mem~2774_combout ),
	.datae(!\data_ram0|data_mem~4280_combout ),
	.dataf(!\data_ram0|data_mem~2766_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2787_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2787 .extended_lut = "off";
defparam \data_ram0|data_mem~2787 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \data_ram0|data_mem~2787 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N28
stratixiii_lcell_comb \data_ram0|data_mem~598feeder (
// Equation(s):
// \data_ram0|data_mem~598feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~598feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~598feeder .extended_lut = "off";
defparam \data_ram0|data_mem~598feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~598feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N29
dffeas \data_ram0|data_mem~598 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~598feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~598 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~598 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y25_N21
dffeas \data_ram0|data_mem~614 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~614 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~614 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~534feeder (
// Equation(s):
// \data_ram0|data_mem~534feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~534feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~534feeder .extended_lut = "off";
defparam \data_ram0|data_mem~534feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~534feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N25
dffeas \data_ram0|data_mem~534 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~534feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~534 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~534 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y25_N5
dffeas \data_ram0|data_mem~550 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~550 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~550 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N0
stratixiii_lcell_comb \data_ram0|data_mem~518feeder (
// Equation(s):
// \data_ram0|data_mem~518feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~518feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~518feeder .extended_lut = "off";
defparam \data_ram0|data_mem~518feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~518feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N1
dffeas \data_ram0|data_mem~518 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~518feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~518 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~518 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y25_N4
stratixiii_lcell_comb \data_ram0|data_mem~2671 (
// Equation(s):
// \data_ram0|data_mem~2671_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~518_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~534_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~550_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~566_q ) )

	.dataa(!\data_ram0|data_mem~566_q ),
	.datab(!\data_ram0|data_mem~534_q ),
	.datac(!\data_ram0|data_mem~550_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~518_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2671 .extended_lut = "on";
defparam \data_ram0|data_mem~2671 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2671 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y25_N23
dffeas \data_ram0|data_mem~582 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~582 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~582 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y25_N20
stratixiii_lcell_comb \data_ram0|data_mem~2675 (
// Equation(s):
// \data_ram0|data_mem~2675_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2671_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2671_combout  & 
// (\data_ram0|data_mem~582_q ) # \data_ram0|data_mem~2671_combout  & \data_ram0|data_mem~598_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2671_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2671_combout  & (\data_ram0|data_mem~614_q ) # \data_ram0|data_mem~2671_combout  & \data_ram0|data_mem~630_q ) )

	.dataa(!\data_ram0|data_mem~630_q ),
	.datab(!\data_ram0|data_mem~598_q ),
	.datac(!\data_ram0|data_mem~614_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2671_combout ),
	.datag(!\data_ram0|data_mem~582_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2675 .extended_lut = "on";
defparam \data_ram0|data_mem~2675 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2675 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N9
dffeas \data_ram0|data_mem~214 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~214 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~214 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y34_N9
dffeas \data_ram0|data_mem~230 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~230 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~230 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N12
stratixiii_lcell_comb \data_ram0|data_mem~150feeder (
// Equation(s):
// \data_ram0|data_mem~150feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~150feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~150feeder .extended_lut = "off";
defparam \data_ram0|data_mem~150feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~150feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y33_N13
dffeas \data_ram0|data_mem~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~150 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~150 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y34_N13
dffeas \data_ram0|data_mem~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~166 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~166 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N0
stratixiii_lcell_comb \data_ram0|data_mem~182feeder (
// Equation(s):
// \data_ram0|data_mem~182feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~182feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~182feeder .extended_lut = "off";
defparam \data_ram0|data_mem~182feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~182feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N1
dffeas \data_ram0|data_mem~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~182 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~182 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N26
stratixiii_lcell_comb \data_ram0|data_mem~134feeder (
// Equation(s):
// \data_ram0|data_mem~134feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~134feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~134feeder .extended_lut = "off";
defparam \data_ram0|data_mem~134feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~134feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N27
dffeas \data_ram0|data_mem~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~134 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~134 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y34_N12
stratixiii_lcell_comb \data_ram0|data_mem~2679 (
// Equation(s):
// \data_ram0|data_mem~2679_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~134_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~150_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & \data_ram0|data_mem~166_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~182_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~150_q ),
	.datac(!\data_ram0|data_mem~166_q ),
	.datad(!\data_ram0|data_mem~182_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2679 .extended_lut = "on";
defparam \data_ram0|data_mem~2679 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \data_ram0|data_mem~2679 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y34_N11
dffeas \data_ram0|data_mem~198 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~198 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~198 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y34_N8
stratixiii_lcell_comb \data_ram0|data_mem~2683 (
// Equation(s):
// \data_ram0|data_mem~2683_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2679_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2679_combout  & 
// (\data_ram0|data_mem~198_q ) # \data_ram0|data_mem~2679_combout  & \data_ram0|data_mem~214_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2679_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2679_combout  & (\data_ram0|data_mem~230_q ) # \data_ram0|data_mem~2679_combout  & \data_ram0|data_mem~246_q ) )

	.dataa(!\data_ram0|data_mem~246_q ),
	.datab(!\data_ram0|data_mem~214_q ),
	.datac(!\data_ram0|data_mem~230_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2679_combout ),
	.datag(!\data_ram0|data_mem~198_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2683 .extended_lut = "on";
defparam \data_ram0|data_mem~2683 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2683 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~86feeder (
// Equation(s):
// \data_ram0|data_mem~86feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~86feeder .extended_lut = "off";
defparam \data_ram0|data_mem~86feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~86feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N29
dffeas \data_ram0|data_mem~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~86 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~86 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y31_N9
dffeas \data_ram0|data_mem~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~102 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~102 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N30
stratixiii_lcell_comb \data_ram0|data_mem~118feeder (
// Equation(s):
// \data_ram0|data_mem~118feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~118feeder .extended_lut = "off";
defparam \data_ram0|data_mem~118feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~118feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N31
dffeas \data_ram0|data_mem~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~118 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~118 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N0
stratixiii_lcell_comb \data_ram0|data_mem~22feeder (
// Equation(s):
// \data_ram0|data_mem~22feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~22feeder .extended_lut = "off";
defparam \data_ram0|data_mem~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~22feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N1
dffeas \data_ram0|data_mem~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~22 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~22 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y31_N13
dffeas \data_ram0|data_mem~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~38 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~38 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N26
stratixiii_lcell_comb \data_ram0|data_mem~6feeder (
// Equation(s):
// \data_ram0|data_mem~6feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~6feeder .extended_lut = "off";
defparam \data_ram0|data_mem~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~6feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N27
dffeas \data_ram0|data_mem~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~6 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~6 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y31_N12
stratixiii_lcell_comb \data_ram0|data_mem~2663 (
// Equation(s):
// \data_ram0|data_mem~2663_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~6_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~22_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~38_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~54_q ) )

	.dataa(!\data_ram0|data_mem~54_q ),
	.datab(!\data_ram0|data_mem~22_q ),
	.datac(!\data_ram0|data_mem~38_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2663 .extended_lut = "on";
defparam \data_ram0|data_mem~2663 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2663 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y31_N11
dffeas \data_ram0|data_mem~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~70 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~70 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y31_N8
stratixiii_lcell_comb \data_ram0|data_mem~2667 (
// Equation(s):
// \data_ram0|data_mem~2667_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2663_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2663_combout  & 
// (\data_ram0|data_mem~70_q ) # \data_ram0|data_mem~2663_combout  & \data_ram0|data_mem~86_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2663_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2663_combout  & \data_ram0|data_mem~102_q  # \data_ram0|data_mem~2663_combout  & (\data_ram0|data_mem~118_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~86_q ),
	.datac(!\data_ram0|data_mem~102_q ),
	.datad(!\data_ram0|data_mem~118_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2663_combout ),
	.datag(!\data_ram0|data_mem~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2667 .extended_lut = "on";
defparam \data_ram0|data_mem~2667 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~2667 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y29_N9
dffeas \data_ram0|data_mem~742 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~742 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~742 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y30_N36
stratixiii_lcell_comb \data_ram0|data_mem~758feeder (
// Equation(s):
// \data_ram0|data_mem~758feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~758feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~758feeder .extended_lut = "off";
defparam \data_ram0|data_mem~758feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~758feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y30_N37
dffeas \data_ram0|data_mem~758 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~758 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~758 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y26_N29
dffeas \data_ram0|data_mem~694 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~694 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~694 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y29_N33
dffeas \data_ram0|data_mem~678 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~678 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~678 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N24
stratixiii_lcell_comb \data_ram0|data_mem~646feeder (
// Equation(s):
// \data_ram0|data_mem~646feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~646feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~646feeder .extended_lut = "off";
defparam \data_ram0|data_mem~646feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~646feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y29_N25
dffeas \data_ram0|data_mem~646 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~646feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~646 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~646 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y29_N32
stratixiii_lcell_comb \data_ram0|data_mem~2687 (
// Equation(s):
// \data_ram0|data_mem~2687_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~646_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~662_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~678_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~694_q ) )

	.dataa(!\data_ram0|data_mem~662_q ),
	.datab(!\data_ram0|data_mem~694_q ),
	.datac(!\data_ram0|data_mem~678_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2687 .extended_lut = "on";
defparam \data_ram0|data_mem~2687 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2687 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y29_N11
dffeas \data_ram0|data_mem~710 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~710 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~710 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y29_N8
stratixiii_lcell_comb \data_ram0|data_mem~2691 (
// Equation(s):
// \data_ram0|data_mem~2691_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2687_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2687_combout  & 
// (\data_ram0|data_mem~710_q ) # \data_ram0|data_mem~2687_combout  & \data_ram0|data_mem~726_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2687_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2687_combout  & \data_ram0|data_mem~742_q  # \data_ram0|data_mem~2687_combout  & (\data_ram0|data_mem~758_q )) )

	.dataa(!\data_ram0|data_mem~726_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~742_q ),
	.datad(!\data_ram0|data_mem~758_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2687_combout ),
	.datag(!\data_ram0|data_mem~710_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2691 .extended_lut = "on";
defparam \data_ram0|data_mem~2691 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2691 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~2695 (
// Equation(s):
// \data_ram0|data_mem~2695_combout  = \data_ram0|data_mem~2667_combout  & \data_ram0|data_mem~2691_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~2675_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2683_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) ) # !\data_ram0|data_mem~2667_combout  & \data_ram0|data_mem~2691_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2675_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2683_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) ) # \data_ram0|data_mem~2667_combout  & 
// !\data_ram0|data_mem~2691_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~2675_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2683_combout ) ) # !\data_ram0|data_mem~2667_combout  & !\data_ram0|data_mem~2691_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2675_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2683_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~2675_combout ),
	.datad(!\data_ram0|data_mem~2683_combout ),
	.datae(!\data_ram0|data_mem~2667_combout ),
	.dataf(!\data_ram0|data_mem~2691_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2695 .extended_lut = "off";
defparam \data_ram0|data_mem~2695 .lut_mask = 64'h02468ACE13579BDF;
defparam \data_ram0|data_mem~2695 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y27_N5
dffeas \data_ram0|data_mem~1766 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1766 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1766 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N12
stratixiii_lcell_comb \data_ram0|data_mem~1782feeder (
// Equation(s):
// \data_ram0|data_mem~1782feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1782feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1782feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1782feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1782feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y32_N13
dffeas \data_ram0|data_mem~1782 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1782feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1782 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1782 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N12
stratixiii_lcell_comb \data_ram0|data_mem~1718feeder (
// Equation(s):
// \data_ram0|data_mem~1718feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1718feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1718feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1718feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1718feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N13
dffeas \data_ram0|data_mem~1718 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1718 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1718 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y27_N29
dffeas \data_ram0|data_mem~1702 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1702 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1702 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N10
stratixiii_lcell_comb \data_ram0|data_mem~1686feeder (
// Equation(s):
// \data_ram0|data_mem~1686feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1686feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1686feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1686feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1686feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N11
dffeas \data_ram0|data_mem~1686 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1686 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1686 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y24_N9
dffeas \data_ram0|data_mem~1670 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1670 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1670 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~2753 (
// Equation(s):
// \data_ram0|data_mem~2753_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1670_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1686_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1702_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1718_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1718_q ),
	.datac(!\data_ram0|data_mem~1702_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1686_q ),
	.datag(!\data_ram0|data_mem~1670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2753_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2753 .extended_lut = "on";
defparam \data_ram0|data_mem~2753 .lut_mask = 64'h0A551B555F551B55;
defparam \data_ram0|data_mem~2753 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y27_N7
dffeas \data_ram0|data_mem~1734 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1734 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1734 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~2757 (
// Equation(s):
// \data_ram0|data_mem~2757_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2753_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2753_combout  & 
// (\data_ram0|data_mem~1734_q ) # \data_ram0|data_mem~2753_combout  & \data_ram0|data_mem~1750_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2753_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2753_combout  & \data_ram0|data_mem~1766_q  # \data_ram0|data_mem~2753_combout  & (\data_ram0|data_mem~1782_q )) )

	.dataa(!\data_ram0|data_mem~1750_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1766_q ),
	.datad(!\data_ram0|data_mem~1782_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2753_combout ),
	.datag(!\data_ram0|data_mem~1734_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2757_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2757 .extended_lut = "on";
defparam \data_ram0|data_mem~2757 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2757 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N10
stratixiii_lcell_comb \data_ram0|data_mem~1110feeder (
// Equation(s):
// \data_ram0|data_mem~1110feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1110feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1110feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1110feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N11
dffeas \data_ram0|data_mem~1110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1110 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1110 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y26_N33
dffeas \data_ram0|data_mem~1126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1126 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1126 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y26_N37
dffeas \data_ram0|data_mem~1062 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1062 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1062 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N4
stratixiii_lcell_comb \data_ram0|data_mem~1078feeder (
// Equation(s):
// \data_ram0|data_mem~1078feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1078feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1078feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1078feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1078feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N5
dffeas \data_ram0|data_mem~1078 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1078feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1078_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1078 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1078 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N2
stratixiii_lcell_comb \data_ram0|data_mem~1030feeder (
// Equation(s):
// \data_ram0|data_mem~1030feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1030feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1030feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1030feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1030feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N3
dffeas \data_ram0|data_mem~1030 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1030feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1030 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1030 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~2729 (
// Equation(s):
// \data_ram0|data_mem~2729_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1030_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1046_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1062_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1078_q ) )

	.dataa(!\data_ram0|data_mem~1046_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~1062_q ),
	.datad(!\data_ram0|data_mem~1078_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1030_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2729 .extended_lut = "on";
defparam \data_ram0|data_mem~2729 .lut_mask = 64'h1D1D0C3F33333333;
defparam \data_ram0|data_mem~2729 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y26_N35
dffeas \data_ram0|data_mem~1094 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1094_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1094 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1094 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~2733 (
// Equation(s):
// \data_ram0|data_mem~2733_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2729_combout  & (\data_ram0|data_mem~1094_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2729_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1110_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2729_combout  & (\data_ram0|data_mem~1126_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2729_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1142_q ) )

	.dataa(!\data_ram0|data_mem~1142_q ),
	.datab(!\data_ram0|data_mem~1110_q ),
	.datac(!\data_ram0|data_mem~1126_q ),
	.datad(!\data_ram0|data_mem~2729_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1094_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2733 .extended_lut = "on";
defparam \data_ram0|data_mem~2733 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~2733 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N16
stratixiii_lcell_comb \data_ram0|data_mem~1622feeder (
// Equation(s):
// \data_ram0|data_mem~1622feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1622feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1622feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1622feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1622feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N17
dffeas \data_ram0|data_mem~1622 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1622feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1622 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1622 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y23_N5
dffeas \data_ram0|data_mem~1638 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1638 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1638 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y24_N3
dffeas \data_ram0|data_mem~1654 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1654 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1654 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~1590feeder (
// Equation(s):
// \data_ram0|data_mem~1590feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1590feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1590feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1590feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1590feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y24_N5
dffeas \data_ram0|data_mem~1590 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1590 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1590 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N13
dffeas \data_ram0|data_mem~1574 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1574 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1574 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N31
dffeas \data_ram0|data_mem~1542 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1542 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1542 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y24_N12
stratixiii_lcell_comb \data_ram0|data_mem~2737 (
// Equation(s):
// \data_ram0|data_mem~2737_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1542_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1558_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1574_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1590_q ) )

	.dataa(!\data_ram0|data_mem~1558_q ),
	.datab(!\data_ram0|data_mem~1590_q ),
	.datac(!\data_ram0|data_mem~1574_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2737 .extended_lut = "on";
defparam \data_ram0|data_mem~2737 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2737 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y23_N0
stratixiii_lcell_comb \data_ram0|data_mem~1606feeder (
// Equation(s):
// \data_ram0|data_mem~1606feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1606feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1606feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1606feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1606feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y23_N1
dffeas \data_ram0|data_mem~1606 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1606feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1606 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1606 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y23_N4
stratixiii_lcell_comb \data_ram0|data_mem~2741 (
// Equation(s):
// \data_ram0|data_mem~2741_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2737_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2737_combout  & 
// (\data_ram0|data_mem~1606_q ) # \data_ram0|data_mem~2737_combout  & \data_ram0|data_mem~1622_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2737_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2737_combout  & \data_ram0|data_mem~1638_q  # \data_ram0|data_mem~2737_combout  & (\data_ram0|data_mem~1654_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1622_q ),
	.datac(!\data_ram0|data_mem~1638_q ),
	.datad(!\data_ram0|data_mem~1654_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2737_combout ),
	.datag(!\data_ram0|data_mem~1606_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2741 .extended_lut = "on";
defparam \data_ram0|data_mem~2741 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~2741 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N23
dffeas \data_ram0|data_mem~1270 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1270 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1270 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y29_N13
dffeas \data_ram0|data_mem~1254 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1254 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1254 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N20
stratixiii_lcell_comb \data_ram0|data_mem~1238feeder (
// Equation(s):
// \data_ram0|data_mem~1238feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1238feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1238feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1238feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1238feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N21
dffeas \data_ram0|data_mem~1238 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1238 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1238 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y30_N35
dffeas \data_ram0|data_mem~1174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1174 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1174 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y29_N29
dffeas \data_ram0|data_mem~1190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1190 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1190 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N32
stratixiii_lcell_comb \data_ram0|data_mem~1158feeder (
// Equation(s):
// \data_ram0|data_mem~1158feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1158feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1158feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1158feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1158feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N33
dffeas \data_ram0|data_mem~1158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1158 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1158 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~2745 (
// Equation(s):
// \data_ram0|data_mem~2745_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1158_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1174_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1190_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1206_q ) )

	.dataa(!\data_ram0|data_mem~1206_q ),
	.datab(!\data_ram0|data_mem~1174_q ),
	.datac(!\data_ram0|data_mem~1190_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2745 .extended_lut = "on";
defparam \data_ram0|data_mem~2745 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2745 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N6
stratixiii_lcell_comb \data_ram0|data_mem~1222feeder (
// Equation(s):
// \data_ram0|data_mem~1222feeder_combout  = \openmips0|ex_mem0|mem_reg2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1222feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1222feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1222feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1222feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N7
dffeas \data_ram0|data_mem~1222 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1222 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1222 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~2749 (
// Equation(s):
// \data_ram0|data_mem~2749_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2745_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2745_combout  & 
// \data_ram0|data_mem~1222_q  # \data_ram0|data_mem~2745_combout  & (\data_ram0|data_mem~1238_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2745_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2745_combout  & (\data_ram0|data_mem~1254_q ) # \data_ram0|data_mem~2745_combout  & \data_ram0|data_mem~1270_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1270_q ),
	.datac(!\data_ram0|data_mem~1254_q ),
	.datad(!\data_ram0|data_mem~1238_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2745_combout ),
	.datag(!\data_ram0|data_mem~1222_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2749 .extended_lut = "on";
defparam \data_ram0|data_mem~2749 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~2749 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N38
stratixiii_lcell_comb \data_ram0|data_mem~2761 (
// Equation(s):
// \data_ram0|data_mem~2761_combout  = \data_ram0|data_mem~2741_combout  & \data_ram0|data_mem~2749_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2733_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~2757_combout ) ) # !\data_ram0|data_mem~2741_combout  & \data_ram0|data_mem~2749_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2733_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2757_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  ) # \data_ram0|data_mem~2741_combout  & 
// !\data_ram0|data_mem~2749_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2733_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  
// # \data_ram0|data_mem~2757_combout ) ) # !\data_ram0|data_mem~2741_combout  & !\data_ram0|data_mem~2749_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2733_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2757_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\data_ram0|data_mem~2757_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datad(!\data_ram0|data_mem~2733_combout ),
	.datae(!\data_ram0|data_mem~2741_combout ),
	.dataf(!\data_ram0|data_mem~2749_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2761_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2761 .extended_lut = "off";
defparam \data_ram0|data_mem~2761 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \data_ram0|data_mem~2761 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N2
stratixiii_lcell_comb \data_ram0|data_mem~2788 (
// Equation(s):
// \data_ram0|data_mem~2788_combout  = \data_ram0|data_mem~2695_combout  & \data_ram0|data_mem~2761_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  # !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~2728_combout  # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~2787_combout ) ) # !\data_ram0|data_mem~2695_combout  & \data_ram0|data_mem~2761_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~2728_combout  & 
// \openmips0|mem0|mem_addr_o[4]~36_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~2787_combout ) ) # \data_ram0|data_mem~2695_combout  & !\data_ram0|data_mem~2761_combout  & ( 
// !\openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~2728_combout ) # \openmips0|mem0|mem_addr_o[6]~38_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2787_combout ) ) # 
// !\data_ram0|data_mem~2695_combout  & !\data_ram0|data_mem~2761_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~2728_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & 
// (\data_ram0|data_mem~2787_combout )) )

	.dataa(!\data_ram0|data_mem~2728_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\data_ram0|data_mem~2787_combout ),
	.datae(!\data_ram0|data_mem~2695_combout ),
	.dataf(!\data_ram0|data_mem~2761_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2788 .extended_lut = "off";
defparam \data_ram0|data_mem~2788 .lut_mask = 64'h0407C4C73437F4F7;
defparam \data_ram0|data_mem~2788 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N6
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~53 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~53_combout  = \data_ram0|data_mem~2788_combout  & ( \rst~input_o  & (!\openmips0|ex_mem0|mem_aluop [3] & \openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_wdata [5]) ) # !\data_ram0|data_mem~2788_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [5] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|ex_mem0|mem_aluop [3]),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|mem0|Equal0~0_combout ),
	.datad(!\openmips0|ex_mem0|mem_wdata [5]),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~2788_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~53 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~53 .lut_mask = 64'h0031003102330233;
defparam \openmips0|mem_wb0|wb_wdata~53 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y29_N7
dffeas \openmips0|mem_wb0|wb_wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[5] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[5] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N0
stratixiii_lcell_comb \openmips0|regfile1|regs~390 (
// Equation(s):
// \openmips0|regfile1|regs~390_combout  = \rst~input_o  & ( \openmips0|mem_wb0|wb_wdata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem_wb0|wb_wdata [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~390 .extended_lut = "off";
defparam \openmips0|regfile1|regs~390 .lut_mask = 64'h000000000F0F0F0F;
defparam \openmips0|regfile1|regs~390 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N1
dffeas \openmips0|regfile1|regs[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][5] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][5] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N18
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~72 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~72_combout  = \openmips0|regfile1|regs[6][5]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|regfile1|regs[1][5]~q  & \openmips0|id0|reg1_addr_o[0]~3_combout  # \openmips0|id0|reg1_addr_o[1]~4_combout  & 
// (!\openmips0|id0|reg1_addr_o[0]~3_combout  # \openmips0|regfile1|regs[7][5]~q ) ) # !\openmips0|regfile1|regs[6][5]~q  & ( \openmips0|id0|reg1_addr_o[0]~3_combout  & (!\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|regfile1|regs[1][5]~q  # 
// \openmips0|id0|reg1_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[7][5]~q )) )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|regfile1|regs[1][5]~q ),
	.datac(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datad(!\openmips0|regfile1|regs[7][5]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~72 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~72 .lut_mask = 64'h0207020752575257;
defparam \openmips0|id_ex0|ex_reg1~72 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N38
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~73 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~73_combout  = \openmips0|id0|imm[0]~8_combout  & \openmips0|id_ex0|ex_reg1[5]~53_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  & \openmips0|id_ex0|ex_reg1~72_combout  ) # !\openmips0|id0|imm[0]~8_combout  & 
// \openmips0|id_ex0|ex_reg1[5]~53_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  & \openmips0|id_ex0|ex_reg1~72_combout  ) # \openmips0|id0|imm[0]~8_combout  & !\openmips0|id_ex0|ex_reg1[5]~53_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  & 
// (\openmips0|if_id0|id_inst [5]) # \openmips0|id_ex0|ex_reg1[5]~54_combout  & \openmips0|mem_wb0|wb_wdata [5] ) # !\openmips0|id0|imm[0]~8_combout  & !\openmips0|id_ex0|ex_reg1[5]~53_combout  & ( \openmips0|mem_wb0|wb_wdata [5] & 
// \openmips0|id_ex0|ex_reg1[5]~54_combout  )

	.dataa(!\openmips0|mem_wb0|wb_wdata [5]),
	.datab(!\openmips0|if_id0|id_inst [5]),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~54_combout ),
	.datad(!\openmips0|id_ex0|ex_reg1~72_combout ),
	.datae(!\openmips0|id0|imm[0]~8_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg1[5]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~73 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~73 .lut_mask = 64'h0505353500F000F0;
defparam \openmips0|id_ex0|ex_reg1~73 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y29_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~74 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~74_combout  = \openmips0|mem_wb0|wb_wdata~53_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~51_combout  & (\openmips0|id_ex0|ex_reg1[5]~50_combout ) # \openmips0|id_ex0|ex_reg1[5]~51_combout  & 
// (!\openmips0|id_ex0|ex_reg1[5]~50_combout  & (\openmips0|id_ex0|ex_reg1~73_combout ) # \openmips0|id_ex0|ex_reg1[5]~50_combout  & \openmips0|ex0|Mux10~0_combout ) ) # !\openmips0|mem_wb0|wb_wdata~53_combout  & ( \openmips0|id_ex0|ex_reg1[5]~51_combout  & 
// (!\openmips0|id_ex0|ex_reg1[5]~50_combout  & (\openmips0|id_ex0|ex_reg1~73_combout ) # \openmips0|id_ex0|ex_reg1[5]~50_combout  & \openmips0|ex0|Mux10~0_combout ) )

	.dataa(!\openmips0|ex0|Mux10~0_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1[5]~51_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1~73_combout ),
	.datad(!\openmips0|id_ex0|ex_reg1[5]~50_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~74 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~74 .lut_mask = 64'h0311031103DD03DD;
defparam \openmips0|id_ex0|ex_reg1~74 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y29_N9
dffeas \openmips0|id_ex0|ex_reg1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[5] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[5] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N10
stratixiii_lcell_comb \openmips0|ex0|Add0~21 (
// Equation(s):
// \openmips0|ex0|Add0~21_sumout  = SUM(( \openmips0|id_ex0|ex_reg1 [5] ) + ( \openmips0|id_ex0|ex_inst [4] ) + ( \openmips0|ex0|Add0~18  ))
// \openmips0|ex0|Add0~22  = CARRY(( \openmips0|id_ex0|ex_reg1 [5] ) + ( \openmips0|id_ex0|ex_inst [4] ) + ( \openmips0|ex0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_reg1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_inst [4]),
	.datag(gnd),
	.cin(\openmips0|ex0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|ex0|Add0~21_sumout ),
	.cout(\openmips0|ex0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Add0~21 .extended_lut = "off";
defparam \openmips0|ex0|Add0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \openmips0|ex0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y26_N11
dffeas \openmips0|ex_mem0|mem_mem_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_mem_addr[5] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_mem_addr[5] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N36
stratixiii_lcell_comb \openmips0|mem0|mem_addr_o[5]~37 (
// Equation(s):
// \openmips0|mem0|mem_addr_o[5]~37_combout  = \openmips0|ex_mem0|mem_mem_addr [5] & ( \rst~input_o  & \openmips0|mem0|Equal0~0_combout  )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\openmips0|mem0|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_mem_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem0|mem_addr_o[5]~37 .extended_lut = "off";
defparam \openmips0|mem0|mem_addr_o[5]~37 .lut_mask = 64'h0000000005050505;
defparam \openmips0|mem0|mem_addr_o[5]~37 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y27_N29
dffeas \openmips0|ex_mem0|mem_reg2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[6] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[6] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N8
stratixiii_lcell_comb \data_ram0|data_mem~1239feeder (
// Equation(s):
// \data_ram0|data_mem~1239feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1239feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1239feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N9
dffeas \data_ram0|data_mem~1239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1239 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1239 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y29_N1
dffeas \data_ram0|data_mem~1255 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1255 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1255 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N24
stratixiii_lcell_comb \data_ram0|data_mem~1175feeder (
// Equation(s):
// \data_ram0|data_mem~1175feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1175feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1175feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1175feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1175feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N25
dffeas \data_ram0|data_mem~1175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1175 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1175 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y29_N5
dffeas \data_ram0|data_mem~1191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1191 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1191 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N26
stratixiii_lcell_comb \data_ram0|data_mem~1159feeder (
// Equation(s):
// \data_ram0|data_mem~1159feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1159feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1159feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1159feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1159feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N27
dffeas \data_ram0|data_mem~1159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1159 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1159 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y29_N4
stratixiii_lcell_comb \data_ram0|data_mem~2863 (
// Equation(s):
// \data_ram0|data_mem~2863_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1159_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1175_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1191_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1207_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1207_q ),
	.datab(!\data_ram0|data_mem~1175_q ),
	.datac(!\data_ram0|data_mem~1191_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2863_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2863 .extended_lut = "on";
defparam \data_ram0|data_mem~2863 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2863 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y29_N3
dffeas \data_ram0|data_mem~1223 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1223 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1223 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y29_N0
stratixiii_lcell_comb \data_ram0|data_mem~2867 (
// Equation(s):
// \data_ram0|data_mem~2867_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2863_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2863_combout  & 
// (\data_ram0|data_mem~1223_q ) # \data_ram0|data_mem~2863_combout  & \data_ram0|data_mem~1239_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2863_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2863_combout  & (\data_ram0|data_mem~1255_q ) # \data_ram0|data_mem~2863_combout  & \data_ram0|data_mem~1271_q ) )

	.dataa(!\data_ram0|data_mem~1271_q ),
	.datab(!\data_ram0|data_mem~1239_q ),
	.datac(!\data_ram0|data_mem~1255_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2863_combout ),
	.datag(!\data_ram0|data_mem~1223_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2867_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2867 .extended_lut = "on";
defparam \data_ram0|data_mem~2867 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2867 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~1367feeder (
// Equation(s):
// \data_ram0|data_mem~1367feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1367feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1367feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1367feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1367feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N37
dffeas \data_ram0|data_mem~1367 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1367 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1367 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y28_N13
dffeas \data_ram0|data_mem~1383 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1383 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1383 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N17
dffeas \data_ram0|data_mem~1303 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1303 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1303 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y28_N37
dffeas \data_ram0|data_mem~1319 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1319 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1319 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N2
stratixiii_lcell_comb \data_ram0|data_mem~1287feeder (
// Equation(s):
// \data_ram0|data_mem~1287feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1287feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1287feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N3
dffeas \data_ram0|data_mem~1287 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1287 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1287 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y28_N36
stratixiii_lcell_comb \data_ram0|data_mem~2871 (
// Equation(s):
// \data_ram0|data_mem~2871_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1287_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1303_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1319_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1335_q ) )

	.dataa(!\data_ram0|data_mem~1335_q ),
	.datab(!\data_ram0|data_mem~1303_q ),
	.datac(!\data_ram0|data_mem~1319_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1287_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2871_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2871 .extended_lut = "on";
defparam \data_ram0|data_mem~2871 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2871 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y28_N15
dffeas \data_ram0|data_mem~1351 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1351 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1351 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y28_N12
stratixiii_lcell_comb \data_ram0|data_mem~2875 (
// Equation(s):
// \data_ram0|data_mem~2875_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2871_combout  & (\data_ram0|data_mem~1351_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2871_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1367_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2871_combout  & (\data_ram0|data_mem~1383_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2871_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1399_q ) )

	.dataa(!\data_ram0|data_mem~1399_q ),
	.datab(!\data_ram0|data_mem~1367_q ),
	.datac(!\data_ram0|data_mem~1383_q ),
	.datad(!\data_ram0|data_mem~2871_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1351_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2875_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2875 .extended_lut = "on";
defparam \data_ram0|data_mem~2875 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~2875 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y25_N9
dffeas \data_ram0|data_mem~1127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1127 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1127 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~1143feeder (
// Equation(s):
// \data_ram0|data_mem~1143feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1143feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1143feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1143feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1143feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N33
dffeas \data_ram0|data_mem~1143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1143 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1143 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~1047feeder (
// Equation(s):
// \data_ram0|data_mem~1047feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1047feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1047feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1047feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1047feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y26_N37
dffeas \data_ram0|data_mem~1047 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1047feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1047 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1047 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y25_N33
dffeas \data_ram0|data_mem~1063 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1063 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1063 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y25_N9
dffeas \data_ram0|data_mem~1031 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1031 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1031 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y25_N32
stratixiii_lcell_comb \data_ram0|data_mem~2855 (
// Equation(s):
// \data_ram0|data_mem~2855_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1031_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1047_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1063_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1079_q ) )

	.dataa(!\data_ram0|data_mem~1079_q ),
	.datab(!\data_ram0|data_mem~1047_q ),
	.datac(!\data_ram0|data_mem~1063_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1031_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2855_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2855 .extended_lut = "on";
defparam \data_ram0|data_mem~2855 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2855 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y25_N11
dffeas \data_ram0|data_mem~1095 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1095_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1095 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1095 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~2859 (
// Equation(s):
// \data_ram0|data_mem~2859_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2855_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2855_combout  & 
// (\data_ram0|data_mem~1095_q ) # \data_ram0|data_mem~2855_combout  & \data_ram0|data_mem~1111_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2855_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2855_combout  & \data_ram0|data_mem~1127_q  # \data_ram0|data_mem~2855_combout  & (\data_ram0|data_mem~1143_q )) )

	.dataa(!\data_ram0|data_mem~1111_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1127_q ),
	.datad(!\data_ram0|data_mem~1143_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2855_combout ),
	.datag(!\data_ram0|data_mem~1095_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2859_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2859 .extended_lut = "on";
defparam \data_ram0|data_mem~2859 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2859 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~2887 (
// Equation(s):
// \data_ram0|data_mem~2887_combout  = \data_ram0|data_mem~2875_combout  & \data_ram0|data_mem~2859_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  # !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2867_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2883_combout  ) # !\data_ram0|data_mem~2875_combout  & \data_ram0|data_mem~2859_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2867_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2883_combout ) ) # \data_ram0|data_mem~2875_combout  & 
// !\data_ram0|data_mem~2859_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2867_combout ) 
// # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2883_combout ) ) # !\data_ram0|data_mem~2875_combout  & !\data_ram0|data_mem~2859_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~2867_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2883_combout ) )

	.dataa(!\data_ram0|data_mem~2883_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\data_ram0|data_mem~2867_combout ),
	.datae(!\data_ram0|data_mem~2875_combout ),
	.dataf(!\data_ram0|data_mem~2859_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2887_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2887 .extended_lut = "off";
defparam \data_ram0|data_mem~2887 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \data_ram0|data_mem~2887 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N34
stratixiii_lcell_comb \data_ram0|data_mem~631feeder (
// Equation(s):
// \data_ram0|data_mem~631feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~631feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~631feeder .extended_lut = "off";
defparam \data_ram0|data_mem~631feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~631feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N35
dffeas \data_ram0|data_mem~631 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~631feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~631 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~631 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y25_N9
dffeas \data_ram0|data_mem~615 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~615 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~615 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N37
dffeas \data_ram0|data_mem~567 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~567 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~567 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y25_N33
dffeas \data_ram0|data_mem~551 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~551 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~551 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N26
stratixiii_lcell_comb \data_ram0|data_mem~519feeder (
// Equation(s):
// \data_ram0|data_mem~519feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~519feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~519feeder .extended_lut = "off";
defparam \data_ram0|data_mem~519feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~519feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N27
dffeas \data_ram0|data_mem~519 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~519feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~519 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~519 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y25_N32
stratixiii_lcell_comb \data_ram0|data_mem~2822 (
// Equation(s):
// \data_ram0|data_mem~2822_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~519_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~535_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~551_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~567_q ) )

	.dataa(!\data_ram0|data_mem~535_q ),
	.datab(!\data_ram0|data_mem~567_q ),
	.datac(!\data_ram0|data_mem~551_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~519_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2822 .extended_lut = "on";
defparam \data_ram0|data_mem~2822 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2822 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y25_N11
dffeas \data_ram0|data_mem~583 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~583 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~583 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~2826 (
// Equation(s):
// \data_ram0|data_mem~2826_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2822_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2822_combout  & 
// (\data_ram0|data_mem~583_q ) # \data_ram0|data_mem~2822_combout  & \data_ram0|data_mem~599_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2822_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2822_combout  & (\data_ram0|data_mem~615_q ) # \data_ram0|data_mem~2822_combout  & \data_ram0|data_mem~631_q ) )

	.dataa(!\data_ram0|data_mem~599_q ),
	.datab(!\data_ram0|data_mem~631_q ),
	.datac(!\data_ram0|data_mem~615_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2822_combout ),
	.datag(!\data_ram0|data_mem~583_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2826_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2826 .extended_lut = "on";
defparam \data_ram0|data_mem~2826 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2826 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y25_N1
dffeas \data_ram0|data_mem~887 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~887 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~887 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y23_N37
dffeas \data_ram0|data_mem~871 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~871 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~871 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N39
dffeas \data_ram0|data_mem~791 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~791 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~791 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y23_N21
dffeas \data_ram0|data_mem~807 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~807 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~807 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~775feeder (
// Equation(s):
// \data_ram0|data_mem~775feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~775feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~775feeder .extended_lut = "off";
defparam \data_ram0|data_mem~775feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~775feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y23_N9
dffeas \data_ram0|data_mem~775 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~775feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~775 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~775 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y23_N20
stratixiii_lcell_comb \data_ram0|data_mem~2838 (
// Equation(s):
// \data_ram0|data_mem~2838_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~775_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~791_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~807_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~823_q ) )

	.dataa(!\data_ram0|data_mem~823_q ),
	.datab(!\data_ram0|data_mem~791_q ),
	.datac(!\data_ram0|data_mem~807_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~775_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2838_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2838 .extended_lut = "on";
defparam \data_ram0|data_mem~2838 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2838 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y23_N39
dffeas \data_ram0|data_mem~839 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~839 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~839 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y23_N36
stratixiii_lcell_comb \data_ram0|data_mem~2842 (
// Equation(s):
// \data_ram0|data_mem~2842_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2838_combout  & (\data_ram0|data_mem~839_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2838_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~855_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2838_combout  & (\data_ram0|data_mem~871_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2838_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~887_q ) )

	.dataa(!\data_ram0|data_mem~855_q ),
	.datab(!\data_ram0|data_mem~887_q ),
	.datac(!\data_ram0|data_mem~871_q ),
	.datad(!\data_ram0|data_mem~2838_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~839_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2842_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2842 .extended_lut = "on";
defparam \data_ram0|data_mem~2842 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~2842 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N19
dffeas \data_ram0|data_mem~1015 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1015 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1015 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y21_N9
dffeas \data_ram0|data_mem~999 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~999 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~999 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N3
dffeas \data_ram0|data_mem~919 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~919 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~919 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y21_N33
dffeas \data_ram0|data_mem~935 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~935 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~935 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N6
stratixiii_lcell_comb \data_ram0|data_mem~903feeder (
// Equation(s):
// \data_ram0|data_mem~903feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~903feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~903feeder .extended_lut = "off";
defparam \data_ram0|data_mem~903feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~903feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N7
dffeas \data_ram0|data_mem~903 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~903feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~903 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~903 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y21_N32
stratixiii_lcell_comb \data_ram0|data_mem~2846 (
// Equation(s):
// \data_ram0|data_mem~2846_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~903_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~919_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~935_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~951_q ) )

	.dataa(!\data_ram0|data_mem~951_q ),
	.datab(!\data_ram0|data_mem~919_q ),
	.datac(!\data_ram0|data_mem~935_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~903_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2846_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2846 .extended_lut = "on";
defparam \data_ram0|data_mem~2846 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2846 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y21_N11
dffeas \data_ram0|data_mem~967 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~967 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~967 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y21_N8
stratixiii_lcell_comb \data_ram0|data_mem~2850 (
// Equation(s):
// \data_ram0|data_mem~2850_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2846_combout  & (\data_ram0|data_mem~967_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2846_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~983_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2846_combout  & (\data_ram0|data_mem~999_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2846_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1015_q ) )

	.dataa(!\data_ram0|data_mem~983_q ),
	.datab(!\data_ram0|data_mem~1015_q ),
	.datac(!\data_ram0|data_mem~999_q ),
	.datad(!\data_ram0|data_mem~2846_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~967_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2850_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2850 .extended_lut = "on";
defparam \data_ram0|data_mem~2850 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~2850 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y30_N39
dffeas \data_ram0|data_mem~727 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~727 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~727 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y29_N37
dffeas \data_ram0|data_mem~743 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~743 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~743 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N26
stratixiii_lcell_comb \data_ram0|data_mem~663feeder (
// Equation(s):
// \data_ram0|data_mem~663feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~663feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~663feeder .extended_lut = "off";
defparam \data_ram0|data_mem~663feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~663feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y29_N27
dffeas \data_ram0|data_mem~663 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~663 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~663 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y29_N21
dffeas \data_ram0|data_mem~679 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~679 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~679 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N8
stratixiii_lcell_comb \data_ram0|data_mem~647feeder (
// Equation(s):
// \data_ram0|data_mem~647feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~647feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~647feeder .extended_lut = "off";
defparam \data_ram0|data_mem~647feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~647feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y29_N9
dffeas \data_ram0|data_mem~647 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~647 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~647 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y29_N20
stratixiii_lcell_comb \data_ram0|data_mem~2830 (
// Equation(s):
// \data_ram0|data_mem~2830_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~647_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~663_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~679_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~695_q ) )

	.dataa(!\data_ram0|data_mem~695_q ),
	.datab(!\data_ram0|data_mem~663_q ),
	.datac(!\data_ram0|data_mem~679_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2830_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2830 .extended_lut = "on";
defparam \data_ram0|data_mem~2830 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2830 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y29_N39
dffeas \data_ram0|data_mem~711 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~711 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~711 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y29_N36
stratixiii_lcell_comb \data_ram0|data_mem~2834 (
// Equation(s):
// \data_ram0|data_mem~2834_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2830_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2830_combout  & 
// (\data_ram0|data_mem~711_q ) # \data_ram0|data_mem~2830_combout  & \data_ram0|data_mem~727_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2830_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2830_combout  & (\data_ram0|data_mem~743_q ) # \data_ram0|data_mem~2830_combout  & \data_ram0|data_mem~759_q ) )

	.dataa(!\data_ram0|data_mem~759_q ),
	.datab(!\data_ram0|data_mem~727_q ),
	.datac(!\data_ram0|data_mem~743_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2830_combout ),
	.datag(!\data_ram0|data_mem~711_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2834_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2834 .extended_lut = "on";
defparam \data_ram0|data_mem~2834 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2834 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N20
stratixiii_lcell_comb \data_ram0|data_mem~2854 (
// Equation(s):
// \data_ram0|data_mem~2854_combout  = \data_ram0|data_mem~2850_combout  & \data_ram0|data_mem~2834_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2826_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~2842_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~2850_combout  & \data_ram0|data_mem~2834_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2826_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2842_combout ) ) # \data_ram0|data_mem~2850_combout  & !\data_ram0|data_mem~2834_combout  & ( 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2826_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2842_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # 
// !\data_ram0|data_mem~2850_combout  & !\data_ram0|data_mem~2834_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2826_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~2842_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~2826_combout ),
	.datad(!\data_ram0|data_mem~2842_combout ),
	.datae(!\data_ram0|data_mem~2850_combout ),
	.dataf(!\data_ram0|data_mem~2834_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2854_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2854 .extended_lut = "off";
defparam \data_ram0|data_mem~2854 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \data_ram0|data_mem~2854 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y22_N17
dffeas \data_ram0|data_mem~2023 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2023 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2023 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N1
dffeas \data_ram0|data_mem~1943 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1943 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1943 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y22_N24
stratixiii_lcell_comb \data_ram0|data_mem~1975feeder (
// Equation(s):
// \data_ram0|data_mem~1975feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1975feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1975feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1975feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1975feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y22_N25
dffeas \data_ram0|data_mem~1975 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1975feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1975 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1975 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N37
dffeas \data_ram0|data_mem~1959 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1959 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1959 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N36
stratixiii_lcell_comb \data_ram0|data_mem~2912 (
// Equation(s):
// \data_ram0|data_mem~2912_combout  = \data_ram0|data_mem~1959_q  & \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  # \data_ram0|data_mem~1975_q  ) # !\data_ram0|data_mem~1959_q  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1975_q  ) # \data_ram0|data_mem~1959_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1927_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1943_q ) ) # !\data_ram0|data_mem~1959_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1927_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1943_q ) )

	.dataa(!\data_ram0|data_mem~1927_q ),
	.datab(!\data_ram0|data_mem~1943_q ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\data_ram0|data_mem~1975_q ),
	.datae(!\data_ram0|data_mem~1959_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2912 .extended_lut = "off";
defparam \data_ram0|data_mem~2912 .lut_mask = 64'h53535353000FF0FF;
defparam \data_ram0|data_mem~2912 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y22_N36
stratixiii_lcell_comb \data_ram0|data_mem~2007feeder (
// Equation(s):
// \data_ram0|data_mem~2007feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2007feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2007feeder .extended_lut = "off";
defparam \data_ram0|data_mem~2007feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~2007feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y22_N37
dffeas \data_ram0|data_mem~2007 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~2007feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2007 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2007 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y22_N19
dffeas \data_ram0|data_mem~1991 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1991 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1991 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y22_N16
stratixiii_lcell_comb \data_ram0|data_mem~4276 (
// Equation(s):
// \data_ram0|data_mem~4276_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2912_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1991_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~2007_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2912_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2023_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~2023_q ),
	.datad(!\data_ram0|data_mem~2912_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2007_q ),
	.datag(!\data_ram0|data_mem~1991_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4276 .extended_lut = "on";
defparam \data_ram0|data_mem~4276 .lut_mask = 64'h02CE02CE13DF02CE;
defparam \data_ram0|data_mem~4276 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y25_N13
dffeas \data_ram0|data_mem~1895 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1895 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1895 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N22
stratixiii_lcell_comb \data_ram0|data_mem~1879feeder (
// Equation(s):
// \data_ram0|data_mem~1879feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1879feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1879feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1879feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1879feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N23
dffeas \data_ram0|data_mem~1879 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1879feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1879 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1879 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N7
dffeas \data_ram0|data_mem~1815 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1815 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1815 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y25_N9
dffeas \data_ram0|data_mem~1831 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1831 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1831 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N1
dffeas \data_ram0|data_mem~1847 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1847 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1847 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N27
dffeas \data_ram0|data_mem~1799 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1799 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1799 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~2904 (
// Equation(s):
// \data_ram0|data_mem~2904_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1799_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1815_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1831_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1847_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1815_q ),
	.datac(!\data_ram0|data_mem~1831_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1847_q ),
	.datag(!\data_ram0|data_mem~1799_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2904_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2904 .extended_lut = "on";
defparam \data_ram0|data_mem~2904 .lut_mask = 64'h1B550A551B555F55;
defparam \data_ram0|data_mem~2904 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y28_N23
dffeas \data_ram0|data_mem~1863 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1863 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1863 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N12
stratixiii_lcell_comb \data_ram0|data_mem~2908 (
// Equation(s):
// \data_ram0|data_mem~2908_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2904_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2904_combout  & 
// \data_ram0|data_mem~1863_q  # \data_ram0|data_mem~2904_combout  & (\data_ram0|data_mem~1879_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2904_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2904_combout  & (\data_ram0|data_mem~1895_q ) # \data_ram0|data_mem~2904_combout  & \data_ram0|data_mem~1911_q ) )

	.dataa(!\data_ram0|data_mem~1911_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1895_q ),
	.datad(!\data_ram0|data_mem~1879_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2904_combout ),
	.datag(!\data_ram0|data_mem~1863_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2908 .extended_lut = "on";
defparam \data_ram0|data_mem~2908 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~2908 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N19
dffeas \data_ram0|data_mem~1623 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1623 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1623 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y25_N5
dffeas \data_ram0|data_mem~1639 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1639 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1639 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N35
dffeas \data_ram0|data_mem~1591 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1591 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1591 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N17
dffeas \data_ram0|data_mem~1575 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1575 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1575 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N19
dffeas \data_ram0|data_mem~1543 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1543 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1543 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y24_N16
stratixiii_lcell_comb \data_ram0|data_mem~2888 (
// Equation(s):
// \data_ram0|data_mem~2888_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1543_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1559_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1575_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1591_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1559_q ),
	.datab(!\data_ram0|data_mem~1591_q ),
	.datac(!\data_ram0|data_mem~1575_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2888_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2888 .extended_lut = "on";
defparam \data_ram0|data_mem~2888 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~2888 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N1
dffeas \data_ram0|data_mem~1607 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1607 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1607 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N4
stratixiii_lcell_comb \data_ram0|data_mem~2892 (
// Equation(s):
// \data_ram0|data_mem~2892_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2888_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2888_combout  & 
// (\data_ram0|data_mem~1607_q ) # \data_ram0|data_mem~2888_combout  & \data_ram0|data_mem~1623_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2888_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2888_combout  & (\data_ram0|data_mem~1639_q ) # \data_ram0|data_mem~2888_combout  & \data_ram0|data_mem~1655_q ) )

	.dataa(!\data_ram0|data_mem~1655_q ),
	.datab(!\data_ram0|data_mem~1623_q ),
	.datac(!\data_ram0|data_mem~1639_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2888_combout ),
	.datag(!\data_ram0|data_mem~1607_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2892_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2892 .extended_lut = "on";
defparam \data_ram0|data_mem~2892 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2892 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N29
dffeas \data_ram0|data_mem~1767 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1767 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1767 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N16
stratixiii_lcell_comb \data_ram0|data_mem~1751feeder (
// Equation(s):
// \data_ram0|data_mem~1751feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1751feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1751feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1751feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1751feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y32_N17
dffeas \data_ram0|data_mem~1751 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1751 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1751 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N10
stratixiii_lcell_comb \data_ram0|data_mem~1687feeder (
// Equation(s):
// \data_ram0|data_mem~1687feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1687feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1687feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1687feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1687feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y23_N11
dffeas \data_ram0|data_mem~1687 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1687feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1687 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1687 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y23_N33
dffeas \data_ram0|data_mem~1703 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1703 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1703 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N18
stratixiii_lcell_comb \data_ram0|data_mem~1671feeder (
// Equation(s):
// \data_ram0|data_mem~1671feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1671feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1671feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1671feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1671feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y23_N19
dffeas \data_ram0|data_mem~1671 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1671 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1671 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N32
stratixiii_lcell_comb \data_ram0|data_mem~2896 (
// Equation(s):
// \data_ram0|data_mem~2896_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1671_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1687_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1703_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1719_q ) )

	.dataa(!\data_ram0|data_mem~1719_q ),
	.datab(!\data_ram0|data_mem~1687_q ),
	.datac(!\data_ram0|data_mem~1703_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2896_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2896 .extended_lut = "on";
defparam \data_ram0|data_mem~2896 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2896 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N31
dffeas \data_ram0|data_mem~1735 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1735 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1735 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y24_N28
stratixiii_lcell_comb \data_ram0|data_mem~2900 (
// Equation(s):
// \data_ram0|data_mem~2900_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2896_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2896_combout  & 
// \data_ram0|data_mem~1735_q  # \data_ram0|data_mem~2896_combout  & (\data_ram0|data_mem~1751_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2896_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2896_combout  & (\data_ram0|data_mem~1767_q ) # \data_ram0|data_mem~2896_combout  & \data_ram0|data_mem~1783_q ) )

	.dataa(!\data_ram0|data_mem~1783_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1767_q ),
	.datad(!\data_ram0|data_mem~1751_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2896_combout ),
	.datag(!\data_ram0|data_mem~1735_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2900 .extended_lut = "on";
defparam \data_ram0|data_mem~2900 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~2900 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N38
stratixiii_lcell_comb \data_ram0|data_mem~2913 (
// Equation(s):
// \data_ram0|data_mem~2913_combout  = \data_ram0|data_mem~2892_combout  & \data_ram0|data_mem~2900_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  # !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2908_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~4276_combout  ) # !\data_ram0|data_mem~2892_combout  & \data_ram0|data_mem~2900_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2908_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~4276_combout ) ) # \data_ram0|data_mem~2892_combout  & 
// !\data_ram0|data_mem~2900_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2908_combout ) 
// # \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~4276_combout ) ) # !\data_ram0|data_mem~2892_combout  & !\data_ram0|data_mem~2900_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~2908_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~4276_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~4276_combout ),
	.datad(!\data_ram0|data_mem~2908_combout ),
	.datae(!\data_ram0|data_mem~2892_combout ),
	.dataf(!\data_ram0|data_mem~2900_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2913_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2913 .extended_lut = "off";
defparam \data_ram0|data_mem~2913 .lut_mask = 64'h014589CD2367ABEF;
defparam \data_ram0|data_mem~2913 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N32
stratixiii_lcell_comb \data_ram0|data_mem~247feeder (
// Equation(s):
// \data_ram0|data_mem~247feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~247feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~247feeder .extended_lut = "off";
defparam \data_ram0|data_mem~247feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~247feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N33
dffeas \data_ram0|data_mem~247 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~247 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~247 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y34_N17
dffeas \data_ram0|data_mem~231 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~231 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~231 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N15
dffeas \data_ram0|data_mem~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~151 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~151 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y34_N21
dffeas \data_ram0|data_mem~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~167 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~167 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y31_N31
dffeas \data_ram0|data_mem~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~135 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~135 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y34_N20
stratixiii_lcell_comb \data_ram0|data_mem~2797 (
// Equation(s):
// \data_ram0|data_mem~2797_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~135_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~151_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~167_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~183_q ) )

	.dataa(!\data_ram0|data_mem~183_q ),
	.datab(!\data_ram0|data_mem~151_q ),
	.datac(!\data_ram0|data_mem~167_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2797 .extended_lut = "on";
defparam \data_ram0|data_mem~2797 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2797 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y34_N19
dffeas \data_ram0|data_mem~199 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~199 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~199 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y34_N16
stratixiii_lcell_comb \data_ram0|data_mem~2801 (
// Equation(s):
// \data_ram0|data_mem~2801_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2797_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2797_combout  & 
// (\data_ram0|data_mem~199_q ) # \data_ram0|data_mem~2797_combout  & \data_ram0|data_mem~215_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2797_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2797_combout  & (\data_ram0|data_mem~231_q ) # \data_ram0|data_mem~2797_combout  & \data_ram0|data_mem~247_q ) )

	.dataa(!\data_ram0|data_mem~215_q ),
	.datab(!\data_ram0|data_mem~247_q ),
	.datac(!\data_ram0|data_mem~231_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2797_combout ),
	.datag(!\data_ram0|data_mem~199_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2801 .extended_lut = "on";
defparam \data_ram0|data_mem~2801 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2801 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y26_N1
dffeas \data_ram0|data_mem~359 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~359 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~359 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N8
stratixiii_lcell_comb \data_ram0|data_mem~343feeder (
// Equation(s):
// \data_ram0|data_mem~343feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~343feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~343feeder .extended_lut = "off";
defparam \data_ram0|data_mem~343feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~343feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N9
dffeas \data_ram0|data_mem~343 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~343 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~343 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~279feeder (
// Equation(s):
// \data_ram0|data_mem~279feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~279feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~279feeder .extended_lut = "off";
defparam \data_ram0|data_mem~279feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~279feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X22_Y26_N21
dffeas \data_ram0|data_mem~279 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~279 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~279 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y26_N21
dffeas \data_ram0|data_mem~295 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~295 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~295 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~263feeder (
// Equation(s):
// \data_ram0|data_mem~263feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~263feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~263feeder .extended_lut = "off";
defparam \data_ram0|data_mem~263feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~263feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y26_N17
dffeas \data_ram0|data_mem~263 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~263 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~263 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~2805 (
// Equation(s):
// \data_ram0|data_mem~2805_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~263_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~279_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~295_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~311_q ) )

	.dataa(!\data_ram0|data_mem~311_q ),
	.datab(!\data_ram0|data_mem~279_q ),
	.datac(!\data_ram0|data_mem~295_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~263_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2805_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2805 .extended_lut = "on";
defparam \data_ram0|data_mem~2805 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2805 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y26_N3
dffeas \data_ram0|data_mem~327 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~327 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~327 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y26_N0
stratixiii_lcell_comb \data_ram0|data_mem~2809 (
// Equation(s):
// \data_ram0|data_mem~2809_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2805_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2805_combout  & 
// \data_ram0|data_mem~327_q  # \data_ram0|data_mem~2805_combout  & (\data_ram0|data_mem~343_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2805_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2805_combout  & (\data_ram0|data_mem~359_q ) # \data_ram0|data_mem~2805_combout  & \data_ram0|data_mem~375_q ) )

	.dataa(!\data_ram0|data_mem~375_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~359_q ),
	.datad(!\data_ram0|data_mem~343_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2805_combout ),
	.datag(!\data_ram0|data_mem~327_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2809_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2809 .extended_lut = "on";
defparam \data_ram0|data_mem~2809 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~2809 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y30_N17
dffeas \data_ram0|data_mem~423 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~423 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~423 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N16
stratixiii_lcell_comb \data_ram0|data_mem~407feeder (
// Equation(s):
// \data_ram0|data_mem~407feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~407feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~407feeder .extended_lut = "off";
defparam \data_ram0|data_mem~407feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~407feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N17
dffeas \data_ram0|data_mem~407 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~407 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~407 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N18
stratixiii_lcell_comb \data_ram0|data_mem~391feeder (
// Equation(s):
// \data_ram0|data_mem~391feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~391feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~391feeder .extended_lut = "off";
defparam \data_ram0|data_mem~391feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~391feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N19
dffeas \data_ram0|data_mem~391 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~391feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~391 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~391 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y30_N16
stratixiii_lcell_comb \data_ram0|data_mem~2813 (
// Equation(s):
// \data_ram0|data_mem~2813_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~391_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~407_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~423_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~439_q ) )

	.dataa(!\data_ram0|data_mem~439_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~423_q ),
	.datad(!\data_ram0|data_mem~407_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~391_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2813_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2813 .extended_lut = "on";
defparam \data_ram0|data_mem~2813 .lut_mask = 64'h0C3F1D1D33333333;
defparam \data_ram0|data_mem~2813 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y30_N13
dffeas \data_ram0|data_mem~487 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~487 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~487 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N6
stratixiii_lcell_comb \data_ram0|data_mem~471feeder (
// Equation(s):
// \data_ram0|data_mem~471feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~471feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~471feeder .extended_lut = "off";
defparam \data_ram0|data_mem~471feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~471feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N7
dffeas \data_ram0|data_mem~471 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~471 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~471 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y30_N15
dffeas \data_ram0|data_mem~455 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~455 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~455 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~2817 (
// Equation(s):
// \data_ram0|data_mem~2817_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2813_combout  & \data_ram0|data_mem~455_q  & (\openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2813_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~471_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2813_combout  & (\data_ram0|data_mem~487_q  & (\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \data_ram0|data_mem~2813_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~503_q ) )

	.dataa(!\data_ram0|data_mem~503_q ),
	.datab(!\data_ram0|data_mem~2813_combout ),
	.datac(!\data_ram0|data_mem~487_q ),
	.datad(!\data_ram0|data_mem~471_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~455_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2817_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2817 .extended_lut = "on";
defparam \data_ram0|data_mem~2817 .lut_mask = 64'h333333330C3F1D1D;
defparam \data_ram0|data_mem~2817 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N32
stratixiii_lcell_comb \data_ram0|data_mem~87feeder (
// Equation(s):
// \data_ram0|data_mem~87feeder_combout  = \openmips0|ex_mem0|mem_reg2 [6]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~87feeder .extended_lut = "off";
defparam \data_ram0|data_mem~87feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~87feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N33
dffeas \data_ram0|data_mem~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~87 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~87 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y31_N17
dffeas \data_ram0|data_mem~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~103 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~103 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y28_N25
dffeas \data_ram0|data_mem~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~23 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~23 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y31_N21
dffeas \data_ram0|data_mem~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~39 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~39 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y28_N11
dffeas \data_ram0|data_mem~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~7 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~7 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~2789 (
// Equation(s):
// \data_ram0|data_mem~2789_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~7_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~23_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  
// & (\data_ram0|data_mem~39_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~55_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~55_q ),
	.datab(!\data_ram0|data_mem~23_q ),
	.datac(!\data_ram0|data_mem~39_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2789_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2789 .extended_lut = "on";
defparam \data_ram0|data_mem~2789 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2789 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y31_N19
dffeas \data_ram0|data_mem~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~71 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~71 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y31_N16
stratixiii_lcell_comb \data_ram0|data_mem~2793 (
// Equation(s):
// \data_ram0|data_mem~2793_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2789_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2789_combout  & 
// (\data_ram0|data_mem~71_q ) # \data_ram0|data_mem~2789_combout  & \data_ram0|data_mem~87_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2789_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2789_combout  & (\data_ram0|data_mem~103_q ) # \data_ram0|data_mem~2789_combout  & \data_ram0|data_mem~119_q ) )

	.dataa(!\data_ram0|data_mem~119_q ),
	.datab(!\data_ram0|data_mem~87_q ),
	.datac(!\data_ram0|data_mem~103_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2789_combout ),
	.datag(!\data_ram0|data_mem~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2793 .extended_lut = "on";
defparam \data_ram0|data_mem~2793 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2793 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N6
stratixiii_lcell_comb \data_ram0|data_mem~2821 (
// Equation(s):
// \data_ram0|data_mem~2821_combout  = \data_ram0|data_mem~2817_combout  & \data_ram0|data_mem~2793_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~2801_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2809_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # !\data_ram0|data_mem~2817_combout  & \data_ram0|data_mem~2793_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~2801_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2809_combout ) ) # \data_ram0|data_mem~2817_combout  & 
// !\data_ram0|data_mem~2793_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2801_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2809_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # !\data_ram0|data_mem~2817_combout  & !\data_ram0|data_mem~2793_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2801_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2809_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~2801_combout ),
	.datad(!\data_ram0|data_mem~2809_combout ),
	.datae(!\data_ram0|data_mem~2817_combout ),
	.dataf(!\data_ram0|data_mem~2793_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2821_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2821 .extended_lut = "off";
defparam \data_ram0|data_mem~2821 .lut_mask = 64'h024613578ACE9BDF;
defparam \data_ram0|data_mem~2821 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N22
stratixiii_lcell_comb \data_ram0|data_mem~2914 (
// Equation(s):
// \data_ram0|data_mem~2914_combout  = \data_ram0|data_mem~2913_combout  & \data_ram0|data_mem~2821_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~2854_combout ) # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~2887_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) ) # !\data_ram0|data_mem~2913_combout  & \data_ram0|data_mem~2821_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & 
// (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~2854_combout ) # \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2887_combout  ) # \data_ram0|data_mem~2913_combout  & 
// !\data_ram0|data_mem~2821_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2854_combout ) # \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~2887_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout ) ) # !\data_ram0|data_mem~2913_combout  & !\data_ram0|data_mem~2821_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2854_combout ) # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2887_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~2887_combout ),
	.datad(!\data_ram0|data_mem~2854_combout ),
	.datae(!\data_ram0|data_mem~2913_combout ),
	.dataf(!\data_ram0|data_mem~2821_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2914_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2914 .extended_lut = "off";
defparam \data_ram0|data_mem~2914 .lut_mask = 64'h042615378CAE9DBF;
defparam \data_ram0|data_mem~2914 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N2
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~54 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~54_combout  = \data_ram0|data_mem~2914_combout  & ( \rst~input_o  & (\openmips0|mem0|Equal0~0_combout  & !\openmips0|ex_mem0|mem_aluop [3] # \openmips0|ex_mem0|mem_wdata [6]) ) # !\data_ram0|data_mem~2914_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [6] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|ex_mem0|mem_wdata [6]),
	.datac(!\openmips0|mem0|Equal0~0_combout ),
	.datad(!\openmips0|ex_mem0|mem_aluop [3]),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~2914_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~54 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~54 .lut_mask = 64'h1011101115111511;
defparam \openmips0|mem_wb0|wb_wdata~54 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N16
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~94 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~94_combout  = \openmips0|mem_wb0|wb_wdata~54_combout  & ( \openmips0|id_ex0|ex_reg2~92_combout  & \openmips0|id_ex0|ex_reg2~61_combout  # \openmips0|id_ex0|ex_reg2~62_combout  # \openmips0|id_ex0|ex_reg2~93_combout  ) # 
// !\openmips0|mem_wb0|wb_wdata~54_combout  & ( \openmips0|id_ex0|ex_reg2~92_combout  & \openmips0|id_ex0|ex_reg2~61_combout  # \openmips0|id_ex0|ex_reg2~93_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~92_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2~61_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~93_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~62_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~94 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~94 .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \openmips0|id_ex0|ex_reg2~94 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y27_N17
dffeas \openmips0|id_ex0|ex_reg2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[6] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[6] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N30
stratixiii_lcell_comb \openmips0|ex0|Mux9~0 (
// Equation(s):
// \openmips0|ex0|Mux9~0_combout  = \openmips0|id_ex0|ex_reg2 [6] & ( \openmips0|ex0|Mux0~1_combout  ) # !\openmips0|id_ex0|ex_reg2 [6] & ( \openmips0|id_ex0|ex_reg1 [6] & !\openmips0|id_ex0|ex_alusel [1] & \openmips0|ex0|Mux0~1_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg1 [6]),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_alusel [1]),
	.datad(!\openmips0|ex0|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux9~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux9~0 .lut_mask = 64'h0050005000FF00FF;
defparam \openmips0|ex0|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N32
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~77 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~77_combout  = \openmips0|mem_wb0|wb_wdata~54_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~50_combout  & \openmips0|id_ex0|ex_reg1~76_combout  & (\openmips0|id_ex0|ex_reg1[5]~51_combout ) # \openmips0|id_ex0|ex_reg1[5]~50_combout  & 
// (!\openmips0|id_ex0|ex_reg1[5]~51_combout  # \openmips0|ex0|Mux9~0_combout ) ) # !\openmips0|mem_wb0|wb_wdata~54_combout  & ( \openmips0|id_ex0|ex_reg1[5]~51_combout  & (!\openmips0|id_ex0|ex_reg1[5]~50_combout  & \openmips0|id_ex0|ex_reg1~76_combout  # 
// \openmips0|id_ex0|ex_reg1[5]~50_combout  & (\openmips0|ex0|Mux9~0_combout )) )

	.dataa(!\openmips0|id_ex0|ex_reg1~76_combout ),
	.datab(!\openmips0|ex0|Mux9~0_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~50_combout ),
	.datad(!\openmips0|id_ex0|ex_reg1[5]~51_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~77 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~77 .lut_mask = 64'h005300530F530F53;
defparam \openmips0|id_ex0|ex_reg1~77 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y27_N33
dffeas \openmips0|id_ex0|ex_reg1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[6] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[6] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N12
stratixiii_lcell_comb \openmips0|ex0|Add0~25 (
// Equation(s):
// \openmips0|ex0|Add0~25_sumout  = SUM(( \openmips0|id_ex0|ex_inst [4] ) + ( \openmips0|id_ex0|ex_reg1 [6] ) + ( \openmips0|ex0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_inst [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1 [6]),
	.datag(gnd),
	.cin(\openmips0|ex0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\openmips0|ex0|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Add0~25 .extended_lut = "off";
defparam \openmips0|ex0|Add0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \openmips0|ex0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y26_N13
dffeas \openmips0|ex_mem0|mem_mem_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_mem_addr[6] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_mem_addr[6] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y26_N38
stratixiii_lcell_comb \openmips0|mem0|mem_addr_o[6]~38 (
// Equation(s):
// \openmips0|mem0|mem_addr_o[6]~38_combout  = \openmips0|ex_mem0|mem_mem_addr [6] & ( \rst~input_o  & \openmips0|mem0|Equal0~0_combout  )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\openmips0|mem0|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_mem_addr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem0|mem_addr_o[6]~38 .extended_lut = "off";
defparam \openmips0|mem0|mem_addr_o[6]~38 .lut_mask = 64'h0000000005050505;
defparam \openmips0|mem0|mem_addr_o[6]~38 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N1
dffeas \openmips0|ex_mem0|mem_reg2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[0] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[0] .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y26_N3
dffeas \data_ram0|data_mem~1489 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1489 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1489 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y26_N29
dffeas \data_ram0|data_mem~1505 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1505 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1505 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y26_N25
dffeas \data_ram0|data_mem~1521 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1521 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1521 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N29
dffeas \data_ram0|data_mem~1457 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1457 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1457 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y26_N13
dffeas \data_ram0|data_mem~1441 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1441 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1441 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N7
dffeas \data_ram0|data_mem~1409 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1409 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1409 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y26_N12
stratixiii_lcell_comb \data_ram0|data_mem~2123 (
// Equation(s):
// \data_ram0|data_mem~2123_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1409_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1425_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1441_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1457_q ) )

	.dataa(!\data_ram0|data_mem~1425_q ),
	.datab(!\data_ram0|data_mem~1457_q ),
	.datac(!\data_ram0|data_mem~1441_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1409_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2123 .extended_lut = "on";
defparam \data_ram0|data_mem~2123 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2123 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y26_N31
dffeas \data_ram0|data_mem~1473 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1473 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1473 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y26_N28
stratixiii_lcell_comb \data_ram0|data_mem~2127 (
// Equation(s):
// \data_ram0|data_mem~2127_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2123_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2123_combout  & 
// (\data_ram0|data_mem~1473_q ) # \data_ram0|data_mem~2123_combout  & \data_ram0|data_mem~1489_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2123_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2123_combout  & \data_ram0|data_mem~1505_q  # \data_ram0|data_mem~2123_combout  & (\data_ram0|data_mem~1521_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1489_q ),
	.datac(!\data_ram0|data_mem~1505_q ),
	.datad(!\data_ram0|data_mem~1521_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2123_combout ),
	.datag(!\data_ram0|data_mem~1473_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2127 .extended_lut = "on";
defparam \data_ram0|data_mem~2127 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~2127 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y30_N1
dffeas \data_ram0|data_mem~1249 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1249 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1249 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y29_N1
dffeas \data_ram0|data_mem~1265 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1265 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1265 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N26
stratixiii_lcell_comb \data_ram0|data_mem~1201feeder (
// Equation(s):
// \data_ram0|data_mem~1201feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1201feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1201feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1201feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N27
dffeas \data_ram0|data_mem~1201 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1201 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1201 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y30_N5
dffeas \data_ram0|data_mem~1185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1185 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1185 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N24
stratixiii_lcell_comb \data_ram0|data_mem~1153feeder (
// Equation(s):
// \data_ram0|data_mem~1153feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1153feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1153feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1153feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1153feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N25
dffeas \data_ram0|data_mem~1153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1153feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1153 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1153 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y30_N4
stratixiii_lcell_comb \data_ram0|data_mem~2107 (
// Equation(s):
// \data_ram0|data_mem~2107_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1153_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1169_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1185_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1201_q ) )

	.dataa(!\data_ram0|data_mem~1169_q ),
	.datab(!\data_ram0|data_mem~1201_q ),
	.datac(!\data_ram0|data_mem~1185_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2107 .extended_lut = "on";
defparam \data_ram0|data_mem~2107 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2107 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y30_N3
dffeas \data_ram0|data_mem~1217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1217 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1217 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y30_N0
stratixiii_lcell_comb \data_ram0|data_mem~2111 (
// Equation(s):
// \data_ram0|data_mem~2111_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2107_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2107_combout  & 
// (\data_ram0|data_mem~1217_q ) # \data_ram0|data_mem~2107_combout  & \data_ram0|data_mem~1233_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2107_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2107_combout  & \data_ram0|data_mem~1249_q  # \data_ram0|data_mem~2107_combout  & (\data_ram0|data_mem~1265_q )) )

	.dataa(!\data_ram0|data_mem~1233_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1249_q ),
	.datad(!\data_ram0|data_mem~1265_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2107_combout ),
	.datag(!\data_ram0|data_mem~1217_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2111 .extended_lut = "on";
defparam \data_ram0|data_mem~2111 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2111 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y24_N2
stratixiii_lcell_comb \data_ram0|data_mem~1137feeder (
// Equation(s):
// \data_ram0|data_mem~1137feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1137feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1137feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1137feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y24_N3
dffeas \data_ram0|data_mem~1137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1137 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1137 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y26_N1
dffeas \data_ram0|data_mem~1121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1121 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1121 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N0
stratixiii_lcell_comb \data_ram0|data_mem~1073feeder (
// Equation(s):
// \data_ram0|data_mem~1073feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1073feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1073feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1073feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1073feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N1
dffeas \data_ram0|data_mem~1073 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1073feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1073_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1073 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1073 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y26_N25
dffeas \data_ram0|data_mem~1057 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1057 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1057 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~1025feeder (
// Equation(s):
// \data_ram0|data_mem~1025feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1025feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1025feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1025feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1025feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N25
dffeas \data_ram0|data_mem~1025 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1025feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1025 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1025 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y26_N24
stratixiii_lcell_comb \data_ram0|data_mem~2099 (
// Equation(s):
// \data_ram0|data_mem~2099_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1025_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1041_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1057_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1073_q ) )

	.dataa(!\data_ram0|data_mem~1041_q ),
	.datab(!\data_ram0|data_mem~1073_q ),
	.datac(!\data_ram0|data_mem~1057_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1025_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2099 .extended_lut = "on";
defparam \data_ram0|data_mem~2099 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2099 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y26_N3
dffeas \data_ram0|data_mem~1089 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1089_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1089 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1089 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y26_N0
stratixiii_lcell_comb \data_ram0|data_mem~2103 (
// Equation(s):
// \data_ram0|data_mem~2103_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2099_combout  & (\data_ram0|data_mem~1089_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2099_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1105_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2099_combout  & (\data_ram0|data_mem~1121_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2099_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1137_q ) )

	.dataa(!\data_ram0|data_mem~1105_q ),
	.datab(!\data_ram0|data_mem~1137_q ),
	.datac(!\data_ram0|data_mem~1121_q ),
	.datad(!\data_ram0|data_mem~2099_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1089_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2103 .extended_lut = "on";
defparam \data_ram0|data_mem~2103 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~2103 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N3
dffeas \data_ram0|data_mem~1361 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1361 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1361 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y28_N1
dffeas \data_ram0|data_mem~1377 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1377 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1377 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N1
dffeas \data_ram0|data_mem~1297 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1297 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1297 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y28_N25
dffeas \data_ram0|data_mem~1313 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1313 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1313 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N26
stratixiii_lcell_comb \data_ram0|data_mem~1281feeder (
// Equation(s):
// \data_ram0|data_mem~1281feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1281feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1281feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N27
dffeas \data_ram0|data_mem~1281 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1281 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1281 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y28_N24
stratixiii_lcell_comb \data_ram0|data_mem~2115 (
// Equation(s):
// \data_ram0|data_mem~2115_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1281_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1297_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1313_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1329_q ) )

	.dataa(!\data_ram0|data_mem~1329_q ),
	.datab(!\data_ram0|data_mem~1297_q ),
	.datac(!\data_ram0|data_mem~1313_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1281_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2115 .extended_lut = "on";
defparam \data_ram0|data_mem~2115 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2115 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y28_N3
dffeas \data_ram0|data_mem~1345 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1345 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1345 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y28_N0
stratixiii_lcell_comb \data_ram0|data_mem~2119 (
// Equation(s):
// \data_ram0|data_mem~2119_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2115_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2115_combout  & 
// (\data_ram0|data_mem~1345_q ) # \data_ram0|data_mem~2115_combout  & \data_ram0|data_mem~1361_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2115_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2115_combout  & (\data_ram0|data_mem~1377_q ) # \data_ram0|data_mem~2115_combout  & \data_ram0|data_mem~1393_q ) )

	.dataa(!\data_ram0|data_mem~1393_q ),
	.datab(!\data_ram0|data_mem~1361_q ),
	.datac(!\data_ram0|data_mem~1377_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2115_combout ),
	.datag(!\data_ram0|data_mem~1345_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2119 .extended_lut = "on";
defparam \data_ram0|data_mem~2119 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2119 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~2131 (
// Equation(s):
// \data_ram0|data_mem~2131_combout  = \data_ram0|data_mem~2103_combout  & \data_ram0|data_mem~2119_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  # !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2111_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2127_combout  ) # !\data_ram0|data_mem~2103_combout  & \data_ram0|data_mem~2119_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~2111_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~2127_combout ) ) # \data_ram0|data_mem~2103_combout  & !\data_ram0|data_mem~2119_combout  & ( 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~2111_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2127_combout  ) # 
// !\data_ram0|data_mem~2103_combout  & !\data_ram0|data_mem~2119_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2111_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2127_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~2127_combout ),
	.datad(!\data_ram0|data_mem~2111_combout ),
	.datae(!\data_ram0|data_mem~2103_combout ),
	.dataf(!\data_ram0|data_mem~2119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2131 .extended_lut = "off";
defparam \data_ram0|data_mem~2131 .lut_mask = 64'h012389AB4567CDEF;
defparam \data_ram0|data_mem~2131 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~1617feeder (
// Equation(s):
// \data_ram0|data_mem~1617feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1617feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1617feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1617feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1617feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N21
dffeas \data_ram0|data_mem~1617 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1617 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1617 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y24_N5
dffeas \data_ram0|data_mem~1633 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1633 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1633 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N7
dffeas \data_ram0|data_mem~1585 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1585 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1585 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y24_N21
dffeas \data_ram0|data_mem~1569 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1569 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1569 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~1537feeder (
// Equation(s):
// \data_ram0|data_mem~1537feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1537feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1537feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1537feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1537feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y24_N21
dffeas \data_ram0|data_mem~1537 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1537feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1537 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1537 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~2132 (
// Equation(s):
// \data_ram0|data_mem~2132_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1537_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1553_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1569_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1585_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1553_q ),
	.datab(!\data_ram0|data_mem~1585_q ),
	.datac(!\data_ram0|data_mem~1569_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2132 .extended_lut = "on";
defparam \data_ram0|data_mem~2132 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~2132 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N22
stratixiii_lcell_comb \data_ram0|data_mem~1601feeder (
// Equation(s):
// \data_ram0|data_mem~1601feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1601feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1601feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1601feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1601feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y24_N23
dffeas \data_ram0|data_mem~1601 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1601feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1601 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1601 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~2136 (
// Equation(s):
// \data_ram0|data_mem~2136_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2132_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2132_combout  & 
// (\data_ram0|data_mem~1601_q ) # \data_ram0|data_mem~2132_combout  & \data_ram0|data_mem~1617_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2132_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2132_combout  & (\data_ram0|data_mem~1633_q ) # \data_ram0|data_mem~2132_combout  & \data_ram0|data_mem~1649_q ) )

	.dataa(!\data_ram0|data_mem~1649_q ),
	.datab(!\data_ram0|data_mem~1617_q ),
	.datac(!\data_ram0|data_mem~1633_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2132_combout ),
	.datag(!\data_ram0|data_mem~1601_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2136 .extended_lut = "on";
defparam \data_ram0|data_mem~2136 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2136 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y27_N1
dffeas \data_ram0|data_mem~1761 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1761 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1761 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N20
stratixiii_lcell_comb \data_ram0|data_mem~1745feeder (
// Equation(s):
// \data_ram0|data_mem~1745feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1745feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1745feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1745feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1745feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y32_N21
dffeas \data_ram0|data_mem~1745 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1745 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1745 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y24_N1
dffeas \data_ram0|data_mem~1777 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1777 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1777 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y27_N3
dffeas \data_ram0|data_mem~1729 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1729 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1729 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~2144 (
// Equation(s):
// \data_ram0|data_mem~2144_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2140_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  & \data_ram0|data_mem~1729_q  # \data_ram0|data_mem~2140_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1745_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2140_combout  & \openmips0|mem0|mem_addr_o[2]~32_combout  & \data_ram0|data_mem~1761_q  # 
// \data_ram0|data_mem~2140_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1777_q ) )

	.dataa(!\data_ram0|data_mem~2140_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1761_q ),
	.datad(!\data_ram0|data_mem~1745_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1777_q ),
	.datag(!\data_ram0|data_mem~1729_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2144 .extended_lut = "on";
defparam \data_ram0|data_mem~2144 .lut_mask = 64'h4657464646575757;
defparam \data_ram0|data_mem~2144 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y27_N29
dffeas \data_ram0|data_mem~1889 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1889 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1889 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y25_N5
dffeas \data_ram0|data_mem~1905 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1905 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1905 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y27_N25
dffeas \data_ram0|data_mem~1825 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1825 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1825 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N23
dffeas \data_ram0|data_mem~1841 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1841 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1841 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N24
stratixiii_lcell_comb \data_ram0|data_mem~1793feeder (
// Equation(s):
// \data_ram0|data_mem~1793feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1793feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1793feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1793feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1793feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y27_N25
dffeas \data_ram0|data_mem~1793 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1793feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1793 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1793 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N24
stratixiii_lcell_comb \data_ram0|data_mem~2148 (
// Equation(s):
// \data_ram0|data_mem~2148_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1793_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1809_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1825_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1841_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1809_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1825_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1841_q ),
	.datag(!\data_ram0|data_mem~1793_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2148 .extended_lut = "on";
defparam \data_ram0|data_mem~2148 .lut_mask = 64'h0C770C330C770CFF;
defparam \data_ram0|data_mem~2148 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y27_N22
stratixiii_lcell_comb \data_ram0|data_mem~1857feeder (
// Equation(s):
// \data_ram0|data_mem~1857feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1857feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1857feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1857feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1857feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y27_N23
dffeas \data_ram0|data_mem~1857 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1857feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1857 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1857 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~2152 (
// Equation(s):
// \data_ram0|data_mem~2152_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2148_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2148_combout  & 
// (\data_ram0|data_mem~1857_q ) # \data_ram0|data_mem~2148_combout  & \data_ram0|data_mem~1873_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2148_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2148_combout  & \data_ram0|data_mem~1889_q  # \data_ram0|data_mem~2148_combout  & (\data_ram0|data_mem~1905_q )) )

	.dataa(!\data_ram0|data_mem~1873_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1889_q ),
	.datad(!\data_ram0|data_mem~1905_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2148_combout ),
	.datag(!\data_ram0|data_mem~1857_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2152 .extended_lut = "on";
defparam \data_ram0|data_mem~2152 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2152 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y22_N5
dffeas \data_ram0|data_mem~2017 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2017 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2017 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y22_N7
dffeas \data_ram0|data_mem~2001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2001 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2001 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y22_N23
dffeas \data_ram0|data_mem~1937 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1937 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1937 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y22_N3
dffeas \data_ram0|data_mem~1969 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1969 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1969 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y22_N20
stratixiii_lcell_comb \data_ram0|data_mem~1921feeder (
// Equation(s):
// \data_ram0|data_mem~1921feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1921feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1921feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1921feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1921feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y22_N21
dffeas \data_ram0|data_mem~1921 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1921feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1921 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1921 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y22_N2
stratixiii_lcell_comb \data_ram0|data_mem~2156 (
// Equation(s):
// \data_ram0|data_mem~2156_combout  = \data_ram0|data_mem~1969_q  & \data_ram0|data_mem~1921_q  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  # \data_ram0|data_mem~1937_q ) # 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout  # \data_ram0|data_mem~1953_q ) ) # !\data_ram0|data_mem~1969_q  & \data_ram0|data_mem~1921_q  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  # \data_ram0|data_mem~1937_q ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & \data_ram0|data_mem~1953_q  & (!\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \data_ram0|data_mem~1969_q  & 
// !\data_ram0|data_mem~1921_q  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1937_q  & \openmips0|mem0|mem_addr_o[0]~34_combout ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout  # 
// \data_ram0|data_mem~1953_q ) ) # !\data_ram0|data_mem~1969_q  & !\data_ram0|data_mem~1921_q  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1937_q  & \openmips0|mem0|mem_addr_o[0]~34_combout ) # 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & \data_ram0|data_mem~1953_q  & (!\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1953_q ),
	.datab(!\data_ram0|data_mem~1937_q ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\data_ram0|data_mem~1969_q ),
	.dataf(!\data_ram0|data_mem~1921_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2156 .extended_lut = "off";
defparam \data_ram0|data_mem~2156 .lut_mask = 64'h0530053FF530F53F;
defparam \data_ram0|data_mem~2156 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y22_N31
dffeas \data_ram0|data_mem~1985 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1985 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1985 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y22_N4
stratixiii_lcell_comb \data_ram0|data_mem~4300 (
// Equation(s):
// \data_ram0|data_mem~4300_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2156_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1985_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~2001_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2156_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2017_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~2017_q ),
	.datad(!\data_ram0|data_mem~2001_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2156_combout ),
	.datag(!\data_ram0|data_mem~1985_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4300 .extended_lut = "on";
defparam \data_ram0|data_mem~4300 .lut_mask = 64'h02130202CEDFCECE;
defparam \data_ram0|data_mem~4300 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N14
stratixiii_lcell_comb \data_ram0|data_mem~2157 (
// Equation(s):
// \data_ram0|data_mem~2157_combout  = \data_ram0|data_mem~2152_combout  & \data_ram0|data_mem~4300_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2136_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~2144_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  ) # !\data_ram0|data_mem~2152_combout  & \data_ram0|data_mem~4300_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2136_combout  & 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2144_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # \data_ram0|data_mem~2152_combout  & !\data_ram0|data_mem~4300_combout  & ( 
// !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~2136_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2144_combout ) ) # 
// !\data_ram0|data_mem~2152_combout  & !\data_ram0|data_mem~4300_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2136_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~2144_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\data_ram0|data_mem~2136_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\data_ram0|data_mem~2144_combout ),
	.datae(!\data_ram0|data_mem~2152_combout ),
	.dataf(!\data_ram0|data_mem~4300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2157 .extended_lut = "off";
defparam \data_ram0|data_mem~2157 .lut_mask = 64'h20702A7A25752F7F;
defparam \data_ram0|data_mem~2157 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N22
stratixiii_lcell_comb \data_ram0|data_mem~625feeder (
// Equation(s):
// \data_ram0|data_mem~625feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~625feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~625feeder .extended_lut = "off";
defparam \data_ram0|data_mem~625feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~625feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y22_N23
dffeas \data_ram0|data_mem~625 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~625 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~625 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y25_N1
dffeas \data_ram0|data_mem~609 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~609 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~609 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N20
stratixiii_lcell_comb \data_ram0|data_mem~529feeder (
// Equation(s):
// \data_ram0|data_mem~529feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~529feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~529feeder .extended_lut = "off";
defparam \data_ram0|data_mem~529feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~529feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N21
dffeas \data_ram0|data_mem~529 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~529feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~529 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~529 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y25_N25
dffeas \data_ram0|data_mem~545 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~545 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~545 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N6
stratixiii_lcell_comb \data_ram0|data_mem~513feeder (
// Equation(s):
// \data_ram0|data_mem~513feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~513feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~513feeder .extended_lut = "off";
defparam \data_ram0|data_mem~513feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~513feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N7
dffeas \data_ram0|data_mem~513 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~513feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~513 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~513 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~2066 (
// Equation(s):
// \data_ram0|data_mem~2066_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~513_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~529_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~545_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~561_q ) )

	.dataa(!\data_ram0|data_mem~561_q ),
	.datab(!\data_ram0|data_mem~529_q ),
	.datac(!\data_ram0|data_mem~545_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2066 .extended_lut = "on";
defparam \data_ram0|data_mem~2066 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2066 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y25_N3
dffeas \data_ram0|data_mem~577 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~577 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~577 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y25_N0
stratixiii_lcell_comb \data_ram0|data_mem~2070 (
// Equation(s):
// \data_ram0|data_mem~2070_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2066_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2066_combout  & 
// (\data_ram0|data_mem~577_q ) # \data_ram0|data_mem~2066_combout  & \data_ram0|data_mem~593_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2066_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2066_combout  & (\data_ram0|data_mem~609_q ) # \data_ram0|data_mem~2066_combout  & \data_ram0|data_mem~625_q ) )

	.dataa(!\data_ram0|data_mem~593_q ),
	.datab(!\data_ram0|data_mem~625_q ),
	.datac(!\data_ram0|data_mem~609_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2066_combout ),
	.datag(!\data_ram0|data_mem~577_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2070 .extended_lut = "on";
defparam \data_ram0|data_mem~2070 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2070 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N20
stratixiii_lcell_comb \data_ram0|data_mem~753feeder (
// Equation(s):
// \data_ram0|data_mem~753feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~753feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~753feeder .extended_lut = "off";
defparam \data_ram0|data_mem~753feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~753feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y29_N21
dffeas \data_ram0|data_mem~753 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~753 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~753 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y29_N21
dffeas \data_ram0|data_mem~737 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~737 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~737 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N21
dffeas \data_ram0|data_mem~689 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~689 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~689 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y29_N5
dffeas \data_ram0|data_mem~673 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~673 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~673 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N4
stratixiii_lcell_comb \data_ram0|data_mem~641feeder (
// Equation(s):
// \data_ram0|data_mem~641feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~641feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~641feeder .extended_lut = "off";
defparam \data_ram0|data_mem~641feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~641feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y29_N5
dffeas \data_ram0|data_mem~641 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~641 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~641 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y29_N4
stratixiii_lcell_comb \data_ram0|data_mem~2074 (
// Equation(s):
// \data_ram0|data_mem~2074_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~641_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~657_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~673_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~689_q ) )

	.dataa(!\data_ram0|data_mem~657_q ),
	.datab(!\data_ram0|data_mem~689_q ),
	.datac(!\data_ram0|data_mem~673_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2074 .extended_lut = "on";
defparam \data_ram0|data_mem~2074 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2074 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y29_N23
dffeas \data_ram0|data_mem~705 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~705 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~705 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y29_N20
stratixiii_lcell_comb \data_ram0|data_mem~2078 (
// Equation(s):
// \data_ram0|data_mem~2078_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2074_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2074_combout  & 
// (\data_ram0|data_mem~705_q ) # \data_ram0|data_mem~2074_combout  & \data_ram0|data_mem~721_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2074_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2074_combout  & (\data_ram0|data_mem~737_q ) # \data_ram0|data_mem~2074_combout  & \data_ram0|data_mem~753_q ) )

	.dataa(!\data_ram0|data_mem~721_q ),
	.datab(!\data_ram0|data_mem~753_q ),
	.datac(!\data_ram0|data_mem~737_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2074_combout ),
	.datag(!\data_ram0|data_mem~705_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2078 .extended_lut = "on";
defparam \data_ram0|data_mem~2078 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2078 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y23_N21
dffeas \data_ram0|data_mem~849 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~849 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~849 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y23_N1
dffeas \data_ram0|data_mem~865 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~865 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~865 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N3
dffeas \data_ram0|data_mem~785 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~785 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~785 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y23_N5
dffeas \data_ram0|data_mem~801 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~801 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~801 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N27
dffeas \data_ram0|data_mem~769 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~769 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~769 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y23_N4
stratixiii_lcell_comb \data_ram0|data_mem~2082 (
// Equation(s):
// \data_ram0|data_mem~2082_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~769_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~785_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~801_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~817_q ) )

	.dataa(!\data_ram0|data_mem~817_q ),
	.datab(!\data_ram0|data_mem~785_q ),
	.datac(!\data_ram0|data_mem~801_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~769_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2082 .extended_lut = "on";
defparam \data_ram0|data_mem~2082 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2082 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y23_N3
dffeas \data_ram0|data_mem~833 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~833 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~833 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y23_N0
stratixiii_lcell_comb \data_ram0|data_mem~2086 (
// Equation(s):
// \data_ram0|data_mem~2086_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2082_combout  & (\data_ram0|data_mem~833_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~2082_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~849_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~2082_combout  & (\data_ram0|data_mem~865_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~2082_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~881_q ) )

	.dataa(!\data_ram0|data_mem~881_q ),
	.datab(!\data_ram0|data_mem~849_q ),
	.datac(!\data_ram0|data_mem~865_q ),
	.datad(!\data_ram0|data_mem~2082_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~833_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2086 .extended_lut = "on";
defparam \data_ram0|data_mem~2086 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~2086 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y21_N23
dffeas \data_ram0|data_mem~977 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~977 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~977 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y21_N1
dffeas \data_ram0|data_mem~993 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~993 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~993 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N0
stratixiii_lcell_comb \data_ram0|data_mem~945feeder (
// Equation(s):
// \data_ram0|data_mem~945feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~945feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~945feeder .extended_lut = "off";
defparam \data_ram0|data_mem~945feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~945feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N1
dffeas \data_ram0|data_mem~945 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~945 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~945 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y21_N5
dffeas \data_ram0|data_mem~929 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~929 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~929 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N24
stratixiii_lcell_comb \data_ram0|data_mem~897feeder (
// Equation(s):
// \data_ram0|data_mem~897feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~897feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~897feeder .extended_lut = "off";
defparam \data_ram0|data_mem~897feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~897feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N25
dffeas \data_ram0|data_mem~897 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~897feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~897 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~897 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y21_N4
stratixiii_lcell_comb \data_ram0|data_mem~2090 (
// Equation(s):
// \data_ram0|data_mem~2090_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~897_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~913_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~929_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~945_q ) )

	.dataa(!\data_ram0|data_mem~913_q ),
	.datab(!\data_ram0|data_mem~945_q ),
	.datac(!\data_ram0|data_mem~929_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~897_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2090 .extended_lut = "on";
defparam \data_ram0|data_mem~2090 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2090 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y21_N3
dffeas \data_ram0|data_mem~961 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~961 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~961 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y21_N0
stratixiii_lcell_comb \data_ram0|data_mem~2094 (
// Equation(s):
// \data_ram0|data_mem~2094_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2090_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2090_combout  & 
// (\data_ram0|data_mem~961_q ) # \data_ram0|data_mem~2090_combout  & \data_ram0|data_mem~977_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2090_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2090_combout  & (\data_ram0|data_mem~993_q ) # \data_ram0|data_mem~2090_combout  & \data_ram0|data_mem~1009_q ) )

	.dataa(!\data_ram0|data_mem~1009_q ),
	.datab(!\data_ram0|data_mem~977_q ),
	.datac(!\data_ram0|data_mem~993_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2090_combout ),
	.datag(!\data_ram0|data_mem~961_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2094 .extended_lut = "on";
defparam \data_ram0|data_mem~2094 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2094 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y26_N26
stratixiii_lcell_comb \data_ram0|data_mem~2098 (
// Equation(s):
// \data_ram0|data_mem~2098_combout  = \data_ram0|data_mem~2086_combout  & \data_ram0|data_mem~2094_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2070_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~2078_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  ) # !\data_ram0|data_mem~2086_combout  & \data_ram0|data_mem~2094_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~2070_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2078_combout )) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  ) # \data_ram0|data_mem~2086_combout  & 
// !\data_ram0|data_mem~2094_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~2070_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2078_combout )) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~2086_combout  & !\data_ram0|data_mem~2094_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  
// & \data_ram0|data_mem~2070_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~2078_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~2070_combout ),
	.datad(!\data_ram0|data_mem~2078_combout ),
	.datae(!\data_ram0|data_mem~2086_combout ),
	.dataf(!\data_ram0|data_mem~2094_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2098 .extended_lut = "off";
defparam \data_ram0|data_mem~2098 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \data_ram0|data_mem~2098 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y24_N23
dffeas \data_ram0|data_mem~369 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~369 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~369 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y26_N1
dffeas \data_ram0|data_mem~353 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~353 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~353 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y26_N25
dffeas \data_ram0|data_mem~289 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~289 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~289 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N5
dffeas \data_ram0|data_mem~305 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~305 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~305 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y26_N21
dffeas \data_ram0|data_mem~257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~257 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~257 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y26_N24
stratixiii_lcell_comb \data_ram0|data_mem~2049 (
// Equation(s):
// \data_ram0|data_mem~2049_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~257_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~273_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~289_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout  # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~305_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\data_ram0|data_mem~273_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~289_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~305_q ),
	.datag(!\data_ram0|data_mem~257_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2049_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2049 .extended_lut = "on";
defparam \data_ram0|data_mem~2049 .lut_mask = 64'h1D330C331D333F33;
defparam \data_ram0|data_mem~2049 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y26_N3
dffeas \data_ram0|data_mem~321 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~321 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~321 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y26_N0
stratixiii_lcell_comb \data_ram0|data_mem~2053 (
// Equation(s):
// \data_ram0|data_mem~2053_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2049_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2049_combout  & 
// (\data_ram0|data_mem~321_q ) # \data_ram0|data_mem~2049_combout  & \data_ram0|data_mem~337_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2049_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2049_combout  & (\data_ram0|data_mem~353_q ) # \data_ram0|data_mem~2049_combout  & \data_ram0|data_mem~369_q ) )

	.dataa(!\data_ram0|data_mem~337_q ),
	.datab(!\data_ram0|data_mem~369_q ),
	.datac(!\data_ram0|data_mem~353_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2049_combout ),
	.datag(!\data_ram0|data_mem~321_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2053_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2053 .extended_lut = "on";
defparam \data_ram0|data_mem~2053 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2053 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N20
stratixiii_lcell_comb \data_ram0|data_mem~81feeder (
// Equation(s):
// \data_ram0|data_mem~81feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~81feeder .extended_lut = "off";
defparam \data_ram0|data_mem~81feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~81feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y30_N21
dffeas \data_ram0|data_mem~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~81 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~81 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y30_N1
dffeas \data_ram0|data_mem~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~97 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~97 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N22
stratixiii_lcell_comb \data_ram0|data_mem~17feeder (
// Equation(s):
// \data_ram0|data_mem~17feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~17feeder .extended_lut = "off";
defparam \data_ram0|data_mem~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~17feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N23
dffeas \data_ram0|data_mem~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~17 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~17 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y30_N25
dffeas \data_ram0|data_mem~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~33 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~33 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~1feeder (
// Equation(s):
// \data_ram0|data_mem~1feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N5
dffeas \data_ram0|data_mem~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y30_N24
stratixiii_lcell_comb \data_ram0|data_mem~2033 (
// Equation(s):
// \data_ram0|data_mem~2033_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~17_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~33_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~49_q ) )

	.dataa(!\data_ram0|data_mem~49_q ),
	.datab(!\data_ram0|data_mem~17_q ),
	.datac(!\data_ram0|data_mem~33_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2033_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2033 .extended_lut = "on";
defparam \data_ram0|data_mem~2033 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2033 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y30_N3
dffeas \data_ram0|data_mem~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~65 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~65 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y30_N0
stratixiii_lcell_comb \data_ram0|data_mem~2037 (
// Equation(s):
// \data_ram0|data_mem~2037_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2033_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2033_combout  & 
// (\data_ram0|data_mem~65_q ) # \data_ram0|data_mem~2033_combout  & \data_ram0|data_mem~81_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2033_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2033_combout  & (\data_ram0|data_mem~97_q ) # \data_ram0|data_mem~2033_combout  & \data_ram0|data_mem~113_q ) )

	.dataa(!\data_ram0|data_mem~113_q ),
	.datab(!\data_ram0|data_mem~81_q ),
	.datac(!\data_ram0|data_mem~97_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2033_combout ),
	.datag(!\data_ram0|data_mem~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2037_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2037 .extended_lut = "on";
defparam \data_ram0|data_mem~2037 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2037 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N22
stratixiii_lcell_comb \data_ram0|data_mem~241feeder (
// Equation(s):
// \data_ram0|data_mem~241feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~241feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~241feeder .extended_lut = "off";
defparam \data_ram0|data_mem~241feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~241feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y31_N23
dffeas \data_ram0|data_mem~241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~241 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~241 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y31_N1
dffeas \data_ram0|data_mem~225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~225 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~225 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y31_N21
dffeas \data_ram0|data_mem~209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~209 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~209 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~177feeder (
// Equation(s):
// \data_ram0|data_mem~177feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~177feeder .extended_lut = "off";
defparam \data_ram0|data_mem~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~177feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N21
dffeas \data_ram0|data_mem~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~177 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~177 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y31_N25
dffeas \data_ram0|data_mem~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~161 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~161 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N4
stratixiii_lcell_comb \data_ram0|data_mem~129feeder (
// Equation(s):
// \data_ram0|data_mem~129feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~129feeder .extended_lut = "off";
defparam \data_ram0|data_mem~129feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~129feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N5
dffeas \data_ram0|data_mem~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~129 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~129 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~2041 (
// Equation(s):
// \data_ram0|data_mem~2041_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~129_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~145_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~161_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~177_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~145_q ),
	.datab(!\data_ram0|data_mem~177_q ),
	.datac(!\data_ram0|data_mem~161_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2041 .extended_lut = "on";
defparam \data_ram0|data_mem~2041 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~2041 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y31_N3
dffeas \data_ram0|data_mem~193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~193 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~193 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y31_N0
stratixiii_lcell_comb \data_ram0|data_mem~2045 (
// Equation(s):
// \data_ram0|data_mem~2045_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2041_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2041_combout  & 
// \data_ram0|data_mem~193_q  # \data_ram0|data_mem~2041_combout  & (\data_ram0|data_mem~209_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2041_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2041_combout  & (\data_ram0|data_mem~225_q ) # \data_ram0|data_mem~2041_combout  & \data_ram0|data_mem~241_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~241_q ),
	.datac(!\data_ram0|data_mem~225_q ),
	.datad(!\data_ram0|data_mem~209_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2041_combout ),
	.datag(!\data_ram0|data_mem~193_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2045_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2045 .extended_lut = "on";
defparam \data_ram0|data_mem~2045 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~2045 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N0
stratixiii_lcell_comb \data_ram0|data_mem~497feeder (
// Equation(s):
// \data_ram0|data_mem~497feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~497feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~497feeder .extended_lut = "off";
defparam \data_ram0|data_mem~497feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~497feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N1
dffeas \data_ram0|data_mem~497 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~497feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~497 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~497 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y31_N1
dffeas \data_ram0|data_mem~481 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~481 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~481 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y31_N1
dffeas \data_ram0|data_mem~401 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~401 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~401 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y31_N25
dffeas \data_ram0|data_mem~417 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~417 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~417 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~385feeder (
// Equation(s):
// \data_ram0|data_mem~385feeder_combout  = \openmips0|ex_mem0|mem_reg2 [0]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~385feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~385feeder .extended_lut = "off";
defparam \data_ram0|data_mem~385feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~385feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y31_N25
dffeas \data_ram0|data_mem~385 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~385feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~385 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~385 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~2057 (
// Equation(s):
// \data_ram0|data_mem~2057_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~385_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~401_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~417_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~433_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~433_q ),
	.datab(!\data_ram0|data_mem~401_q ),
	.datac(!\data_ram0|data_mem~417_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~385_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2057 .extended_lut = "on";
defparam \data_ram0|data_mem~2057 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2057 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y31_N3
dffeas \data_ram0|data_mem~449 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~449 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~449 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y31_N0
stratixiii_lcell_comb \data_ram0|data_mem~2061 (
// Equation(s):
// \data_ram0|data_mem~2061_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2057_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2057_combout  & 
// (\data_ram0|data_mem~449_q ) # \data_ram0|data_mem~2057_combout  & \data_ram0|data_mem~465_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2057_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2057_combout  & (\data_ram0|data_mem~481_q ) # \data_ram0|data_mem~2057_combout  & \data_ram0|data_mem~497_q ) )

	.dataa(!\data_ram0|data_mem~465_q ),
	.datab(!\data_ram0|data_mem~497_q ),
	.datac(!\data_ram0|data_mem~481_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2057_combout ),
	.datag(!\data_ram0|data_mem~449_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2061 .extended_lut = "on";
defparam \data_ram0|data_mem~2061 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2061 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~2065 (
// Equation(s):
// \data_ram0|data_mem~2065_combout  = \data_ram0|data_mem~2045_combout  & \data_ram0|data_mem~2061_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2037_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2053_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~2045_combout  & \data_ram0|data_mem~2061_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2037_combout  & 
// !\openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~2053_combout ) ) # \data_ram0|data_mem~2045_combout  & !\data_ram0|data_mem~2061_combout  & ( 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~2037_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2053_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout ) ) # 
// !\data_ram0|data_mem~2045_combout  & !\data_ram0|data_mem~2061_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2037_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2053_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\data_ram0|data_mem~2053_combout ),
	.datac(!\data_ram0|data_mem~2037_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\data_ram0|data_mem~2045_combout ),
	.dataf(!\data_ram0|data_mem~2061_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2065 .extended_lut = "off";
defparam \data_ram0|data_mem~2065 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \data_ram0|data_mem~2065 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~2158 (
// Equation(s):
// \data_ram0|data_mem~2158_combout  = \data_ram0|data_mem~2098_combout  & \data_ram0|data_mem~2065_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2131_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2157_combout ) ) # !\data_ram0|data_mem~2098_combout  & \data_ram0|data_mem~2065_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  # 
// \data_ram0|data_mem~2131_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~2157_combout ) ) # \data_ram0|data_mem~2098_combout  & !\data_ram0|data_mem~2065_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~2131_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  # \data_ram0|data_mem~2157_combout ) ) # 
// !\data_ram0|data_mem~2098_combout  & !\data_ram0|data_mem~2065_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2131_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2157_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\data_ram0|data_mem~2131_combout ),
	.datad(!\data_ram0|data_mem~2157_combout ),
	.datae(!\data_ram0|data_mem~2098_combout ),
	.dataf(!\data_ram0|data_mem~2065_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2158 .extended_lut = "off";
defparam \data_ram0|data_mem~2158 .lut_mask = 64'h021346578A9BCEDF;
defparam \data_ram0|data_mem~2158 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y27_N20
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~48 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~48_combout  = \data_ram0|data_mem~2158_combout  & ( \rst~input_o  & (!\openmips0|ex_mem0|mem_aluop [3] & \openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_wdata [0]) ) # !\data_ram0|data_mem~2158_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [0] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|ex_mem0|mem_aluop [3]),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|ex_mem0|mem_wdata [0]),
	.datad(!\openmips0|mem0|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~2158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~48 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~48 .lut_mask = 64'h0301030103230323;
defparam \openmips0|mem_wb0|wb_wdata~48 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y27_N21
dffeas \openmips0|mem_wb0|wb_wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[0] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[0] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y27_N0
stratixiii_lcell_comb \openmips0|regfile1|regs~384 (
// Equation(s):
// \openmips0|regfile1|regs~384_combout  = \openmips0|mem_wb0|wb_wdata [0] # !\openmips0|mem_wb0|wb_wdata [0] & ( !\rst~input_o  )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~384 .extended_lut = "off";
defparam \openmips0|regfile1|regs~384 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \openmips0|regfile1|regs~384 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y27_N1
dffeas \openmips0|regfile1|regs[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~384_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][0] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][0] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y30_N17
dffeas \openmips0|regfile1|regs[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~386_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][1] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][1] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y27_N3
dffeas \openmips0|mem_wb0|wb_wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[6] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[6] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N20
stratixiii_lcell_comb \openmips0|regfile1|regs~391 (
// Equation(s):
// \openmips0|regfile1|regs~391_combout  = \rst~input_o  & ( \openmips0|mem_wb0|wb_wdata [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem_wb0|wb_wdata [6]),
	.datad(gnd),
	.datae(!\rst~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~391 .extended_lut = "off";
defparam \openmips0|regfile1|regs~391 .lut_mask = 64'h00000F0F00000F0F;
defparam \openmips0|regfile1|regs~391 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y27_N5
dffeas \openmips0|regfile1|regs[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~391_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][6] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][6] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N26
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~98 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~98_combout  = \openmips0|id_ex0|ex_reg2~53_combout  & \openmips0|id_ex0|ex_reg2~52_combout  & ( \openmips0|id_ex0|ex_reg2[6]~49_combout  & \openmips0|ex0|Mux8~0_combout  # \openmips0|if_id0|id_inst [7] ) # 
// !\openmips0|id_ex0|ex_reg2~53_combout  & \openmips0|id_ex0|ex_reg2~52_combout  & ( \openmips0|id_ex0|ex_reg2[6]~49_combout  & \openmips0|ex0|Mux8~0_combout  ) # \openmips0|id_ex0|ex_reg2~53_combout  & !\openmips0|id_ex0|ex_reg2~52_combout  & ( 
// \openmips0|if_id0|id_inst [7] )

	.dataa(gnd),
	.datab(!\openmips0|id_ex0|ex_reg2[6]~49_combout ),
	.datac(!\openmips0|ex0|Mux8~0_combout ),
	.datad(!\openmips0|if_id0|id_inst [7]),
	.datae(!\openmips0|id_ex0|ex_reg2~53_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg2~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~98 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~98 .lut_mask = 64'h000000FF030303FF;
defparam \openmips0|id_ex0|ex_reg2~98 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N36
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~99 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~99_combout  = \openmips0|mem_wb0|wb_wdata~55_combout  & ( \openmips0|id_ex0|ex_reg2~97_combout  & \openmips0|id_ex0|ex_reg2~61_combout  # \openmips0|id_ex0|ex_reg2~98_combout  # \openmips0|id_ex0|ex_reg2~62_combout  ) # 
// !\openmips0|mem_wb0|wb_wdata~55_combout  & ( \openmips0|id_ex0|ex_reg2~97_combout  & \openmips0|id_ex0|ex_reg2~61_combout  # \openmips0|id_ex0|ex_reg2~98_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~97_combout ),
	.datab(!\openmips0|id_ex0|ex_reg2~61_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~62_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~98_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~99 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~99 .lut_mask = 64'h11FF11FF1FFF1FFF;
defparam \openmips0|id_ex0|ex_reg2~99 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y29_N37
dffeas \openmips0|id_ex0|ex_reg2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[7] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[7] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y28_N25
dffeas \openmips0|regfile1|regs[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~392_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][7] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][7] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y30_N23
dffeas \openmips0|regfile1|regs[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~392_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][7] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][7] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N20
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~78 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~78_combout  = \openmips0|regfile1|regs[6][7]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[1][7]~q ) # \openmips0|id0|reg1_addr_o[1]~4_combout  & 
// (!\openmips0|id0|reg1_addr_o[0]~3_combout  # \openmips0|regfile1|regs[7][7]~q ) ) # !\openmips0|regfile1|regs[6][7]~q  & ( \openmips0|id0|reg1_addr_o[0]~3_combout  & (!\openmips0|id0|reg1_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[1][7]~q ) # 
// \openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][7]~q ) )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(!\openmips0|regfile1|regs[7][7]~q ),
	.datad(!\openmips0|regfile1|regs[1][7]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~78 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~78 .lut_mask = 64'h0123012345674567;
defparam \openmips0|id_ex0|ex_reg1~78 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y27_N16
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~79 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~79_combout  = \openmips0|id0|imm[0]~8_combout  & \openmips0|id_ex0|ex_reg1[5]~53_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  & \openmips0|id_ex0|ex_reg1~78_combout  ) # !\openmips0|id0|imm[0]~8_combout  & 
// \openmips0|id_ex0|ex_reg1[5]~53_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  & \openmips0|id_ex0|ex_reg1~78_combout  ) # \openmips0|id0|imm[0]~8_combout  & !\openmips0|id_ex0|ex_reg1[5]~53_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~54_combout  & 
// \openmips0|if_id0|id_inst [7] # \openmips0|id_ex0|ex_reg1[5]~54_combout  & (\openmips0|mem_wb0|wb_wdata [7]) ) # !\openmips0|id0|imm[0]~8_combout  & !\openmips0|id_ex0|ex_reg1[5]~53_combout  & ( \openmips0|id_ex0|ex_reg1[5]~54_combout  & 
// \openmips0|mem_wb0|wb_wdata [7] )

	.dataa(!\openmips0|if_id0|id_inst [7]),
	.datab(!\openmips0|id_ex0|ex_reg1[5]~54_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1~78_combout ),
	.datad(!\openmips0|mem_wb0|wb_wdata [7]),
	.datae(!\openmips0|id0|imm[0]~8_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg1[5]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~79 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~79 .lut_mask = 64'h003344770C0C0C0C;
defparam \openmips0|id_ex0|ex_reg1~79 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N10
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~80 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~80_combout  = \openmips0|mem_wb0|wb_wdata~55_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~50_combout  & (\openmips0|id_ex0|ex_reg1[5]~51_combout  & \openmips0|id_ex0|ex_reg1~79_combout ) # \openmips0|id_ex0|ex_reg1[5]~50_combout  & 
// (!\openmips0|id_ex0|ex_reg1[5]~51_combout  # \openmips0|ex0|Mux8~0_combout ) ) # !\openmips0|mem_wb0|wb_wdata~55_combout  & ( \openmips0|id_ex0|ex_reg1[5]~51_combout  & (!\openmips0|id_ex0|ex_reg1[5]~50_combout  & (\openmips0|id_ex0|ex_reg1~79_combout ) # 
// \openmips0|id_ex0|ex_reg1[5]~50_combout  & \openmips0|ex0|Mux8~0_combout ) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~50_combout ),
	.datab(!\openmips0|ex0|Mux8~0_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~51_combout ),
	.datad(!\openmips0|id_ex0|ex_reg1~79_combout ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~80 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~80 .lut_mask = 64'h010B010B515B515B;
defparam \openmips0|id_ex0|ex_reg1~80 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y29_N11
dffeas \openmips0|id_ex0|ex_reg1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[7] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[7] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y29_N22
stratixiii_lcell_comb \openmips0|ex0|Mux8~0 (
// Equation(s):
// \openmips0|ex0|Mux8~0_combout  = \openmips0|id_ex0|ex_alusel [1] & ( \openmips0|id_ex0|ex_reg2 [7] & \openmips0|ex0|Mux0~1_combout  ) # !\openmips0|id_ex0|ex_alusel [1] & ( \openmips0|ex0|Mux0~1_combout  & (\openmips0|id_ex0|ex_reg1 [7] # 
// \openmips0|id_ex0|ex_reg2 [7]) )

	.dataa(gnd),
	.datab(!\openmips0|id_ex0|ex_reg2 [7]),
	.datac(!\openmips0|id_ex0|ex_reg1 [7]),
	.datad(!\openmips0|ex0|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_alusel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux8~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux8~0 .lut_mask = 64'h003F003F00330033;
defparam \openmips0|ex0|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X40_Y29_N23
dffeas \openmips0|ex_mem0|mem_wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[7] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[7] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y29_N25
dffeas \openmips0|ex_mem0|mem_reg2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[7] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[7] .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y26_N9
dffeas \data_ram0|data_mem~360 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~360 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~360 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y24_N17
dffeas \data_ram0|data_mem~376 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~376 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~376 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N31
dffeas \data_ram0|data_mem~312 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~312 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~312 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y26_N25
dffeas \data_ram0|data_mem~296 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~296 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~296 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N13
dffeas \data_ram0|data_mem~280 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~280 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~280 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y26_N10
stratixiii_lcell_comb \data_ram0|data_mem~264feeder (
// Equation(s):
// \data_ram0|data_mem~264feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~264feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~264feeder .extended_lut = "off";
defparam \data_ram0|data_mem~264feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~264feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y26_N11
dffeas \data_ram0|data_mem~264 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~264 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~264 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y26_N24
stratixiii_lcell_comb \data_ram0|data_mem~2931 (
// Equation(s):
// \data_ram0|data_mem~2931_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~264_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~280_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~296_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~312_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~312_q ),
	.datac(!\data_ram0|data_mem~296_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~280_q ),
	.datag(!\data_ram0|data_mem~264_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2931_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2931 .extended_lut = "on";
defparam \data_ram0|data_mem~2931 .lut_mask = 64'h0A550A770AFF0A77;
defparam \data_ram0|data_mem~2931 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y26_N24
stratixiii_lcell_comb \data_ram0|data_mem~328feeder (
// Equation(s):
// \data_ram0|data_mem~328feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~328feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~328feeder .extended_lut = "off";
defparam \data_ram0|data_mem~328feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~328feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y26_N25
dffeas \data_ram0|data_mem~328 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~328 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~328 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~2935 (
// Equation(s):
// \data_ram0|data_mem~2935_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2931_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2931_combout  & 
// (\data_ram0|data_mem~328_q ) # \data_ram0|data_mem~2931_combout  & \data_ram0|data_mem~344_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2931_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2931_combout  & \data_ram0|data_mem~360_q  # \data_ram0|data_mem~2931_combout  & (\data_ram0|data_mem~376_q )) )

	.dataa(!\data_ram0|data_mem~344_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~360_q ),
	.datad(!\data_ram0|data_mem~376_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2931_combout ),
	.datag(!\data_ram0|data_mem~328_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2935_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2935 .extended_lut = "on";
defparam \data_ram0|data_mem~2935 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~2935 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y23_N37
dffeas \data_ram0|data_mem~888 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~888 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~888 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y23_N1
dffeas \data_ram0|data_mem~872 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~872 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~872 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N21
dffeas \data_ram0|data_mem~792 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~792 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~792 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y23_N29
dffeas \data_ram0|data_mem~808 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~808 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~808 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N33
dffeas \data_ram0|data_mem~776 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~776 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~776 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~2939 (
// Equation(s):
// \data_ram0|data_mem~2939_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~776_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~792_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~808_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~824_q ) )

	.dataa(!\data_ram0|data_mem~824_q ),
	.datab(!\data_ram0|data_mem~792_q ),
	.datac(!\data_ram0|data_mem~808_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~776_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2939_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2939 .extended_lut = "on";
defparam \data_ram0|data_mem~2939 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2939 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y23_N4
stratixiii_lcell_comb \data_ram0|data_mem~840feeder (
// Equation(s):
// \data_ram0|data_mem~840feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~840feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~840feeder .extended_lut = "off";
defparam \data_ram0|data_mem~840feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~840feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y23_N5
dffeas \data_ram0|data_mem~840 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~840 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~840 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y23_N0
stratixiii_lcell_comb \data_ram0|data_mem~2943 (
// Equation(s):
// \data_ram0|data_mem~2943_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2939_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2939_combout  & 
// (\data_ram0|data_mem~840_q ) # \data_ram0|data_mem~2939_combout  & \data_ram0|data_mem~856_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2939_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2939_combout  & (\data_ram0|data_mem~872_q ) # \data_ram0|data_mem~2939_combout  & \data_ram0|data_mem~888_q ) )

	.dataa(!\data_ram0|data_mem~856_q ),
	.datab(!\data_ram0|data_mem~888_q ),
	.datac(!\data_ram0|data_mem~872_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2939_combout ),
	.datag(!\data_ram0|data_mem~840_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2943_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2943 .extended_lut = "on";
defparam \data_ram0|data_mem~2943 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2943 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N36
stratixiii_lcell_comb \data_ram0|data_mem~120feeder (
// Equation(s):
// \data_ram0|data_mem~120feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~120feeder .extended_lut = "off";
defparam \data_ram0|data_mem~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~120feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N37
dffeas \data_ram0|data_mem~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~120 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~120 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y31_N5
dffeas \data_ram0|data_mem~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~104 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~104 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y31_N39
dffeas \data_ram0|data_mem~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~88 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~88 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N8
stratixiii_lcell_comb \data_ram0|data_mem~4058 (
// Equation(s):
// \data_ram0|data_mem~4058_combout  = \data_ram0|data_mem~4057_combout  & ( !\openmips0|mem0|mem_data_o[8]~32_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem0|mem_data_o[8]~32_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4057_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4058_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4058 .extended_lut = "off";
defparam \data_ram0|data_mem~4058 .lut_mask = 64'h00000000F000F000;
defparam \data_ram0|data_mem~4058 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y31_N15
dffeas \data_ram0|data_mem~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~56 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~56 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y31_N29
dffeas \data_ram0|data_mem~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~40 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~40 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N12
stratixiii_lcell_comb \data_ram0|data_mem~8feeder (
// Equation(s):
// \data_ram0|data_mem~8feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~8feeder .extended_lut = "off";
defparam \data_ram0|data_mem~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~8feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y28_N13
dffeas \data_ram0|data_mem~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~8 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~8 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~2915 (
// Equation(s):
// \data_ram0|data_mem~2915_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~8_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~24_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~40_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~56_q ) )

	.dataa(!\data_ram0|data_mem~24_q ),
	.datab(!\data_ram0|data_mem~56_q ),
	.datac(!\data_ram0|data_mem~40_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2915_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2915 .extended_lut = "on";
defparam \data_ram0|data_mem~2915 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2915 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y31_N7
dffeas \data_ram0|data_mem~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~72 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~72 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y31_N4
stratixiii_lcell_comb \data_ram0|data_mem~2919 (
// Equation(s):
// \data_ram0|data_mem~2919_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2915_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2915_combout  & 
// \data_ram0|data_mem~72_q  # \data_ram0|data_mem~2915_combout  & (\data_ram0|data_mem~88_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2915_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2915_combout  & (\data_ram0|data_mem~104_q ) # \data_ram0|data_mem~2915_combout  & \data_ram0|data_mem~120_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~120_q ),
	.datac(!\data_ram0|data_mem~104_q ),
	.datad(!\data_ram0|data_mem~88_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2915_combout ),
	.datag(!\data_ram0|data_mem~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2919_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2919 .extended_lut = "on";
defparam \data_ram0|data_mem~2919 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~2919 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N38
stratixiii_lcell_comb \data_ram0|data_mem~600feeder (
// Equation(s):
// \data_ram0|data_mem~600feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~600feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~600feeder .extended_lut = "off";
defparam \data_ram0|data_mem~600feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~600feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N39
dffeas \data_ram0|data_mem~600 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~600 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~600 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y25_N37
dffeas \data_ram0|data_mem~616 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~616 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~616 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N32
stratixiii_lcell_comb \data_ram0|data_mem~536feeder (
// Equation(s):
// \data_ram0|data_mem~536feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~536feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~536feeder .extended_lut = "off";
defparam \data_ram0|data_mem~536feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~536feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N33
dffeas \data_ram0|data_mem~536 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~536 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~536 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y25_N1
dffeas \data_ram0|data_mem~552 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~552 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~552 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N10
stratixiii_lcell_comb \data_ram0|data_mem~520feeder (
// Equation(s):
// \data_ram0|data_mem~520feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~520feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~520feeder .extended_lut = "off";
defparam \data_ram0|data_mem~520feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~520feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N11
dffeas \data_ram0|data_mem~520 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~520feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~520 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~520 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y25_N0
stratixiii_lcell_comb \data_ram0|data_mem~2923 (
// Equation(s):
// \data_ram0|data_mem~2923_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~520_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~536_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~552_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~568_q ) )

	.dataa(!\data_ram0|data_mem~568_q ),
	.datab(!\data_ram0|data_mem~536_q ),
	.datac(!\data_ram0|data_mem~552_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2923_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2923 .extended_lut = "on";
defparam \data_ram0|data_mem~2923 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~2923 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y25_N39
dffeas \data_ram0|data_mem~584 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~584 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~584 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~2927 (
// Equation(s):
// \data_ram0|data_mem~2927_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2923_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2923_combout  & 
// (\data_ram0|data_mem~584_q ) # \data_ram0|data_mem~2923_combout  & \data_ram0|data_mem~600_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2923_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2923_combout  & (\data_ram0|data_mem~616_q ) # \data_ram0|data_mem~2923_combout  & \data_ram0|data_mem~632_q ) )

	.dataa(!\data_ram0|data_mem~632_q ),
	.datab(!\data_ram0|data_mem~600_q ),
	.datac(!\data_ram0|data_mem~616_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2923_combout ),
	.datag(!\data_ram0|data_mem~584_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2927_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2927 .extended_lut = "on";
defparam \data_ram0|data_mem~2927 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2927 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~2947 (
// Equation(s):
// \data_ram0|data_mem~2947_combout  = \data_ram0|data_mem~2919_combout  & \data_ram0|data_mem~2927_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2935_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2943_combout ) ) # !\data_ram0|data_mem~2919_combout  & \data_ram0|data_mem~2927_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~2935_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~2943_combout ) ) # \data_ram0|data_mem~2919_combout  & !\data_ram0|data_mem~2927_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~2935_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2943_combout ) ) # 
// !\data_ram0|data_mem~2919_combout  & !\data_ram0|data_mem~2927_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2935_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~2943_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~2935_combout ),
	.datad(!\data_ram0|data_mem~2943_combout ),
	.datae(!\data_ram0|data_mem~2919_combout ),
	.dataf(!\data_ram0|data_mem~2927_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2947_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2947 .extended_lut = "off";
defparam \data_ram0|data_mem~2947 .lut_mask = 64'h02138A9B4657CEDF;
defparam \data_ram0|data_mem~2947 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N38
stratixiii_lcell_comb \data_ram0|data_mem~1144feeder (
// Equation(s):
// \data_ram0|data_mem~1144feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1144feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1144feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1144feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1144feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N39
dffeas \data_ram0|data_mem~1144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1144 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1144 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y25_N17
dffeas \data_ram0|data_mem~1128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1128 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1128 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N38
stratixiii_lcell_comb \data_ram0|data_mem~1048feeder (
// Equation(s):
// \data_ram0|data_mem~1048feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1048feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1048feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1048feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1048feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y26_N39
dffeas \data_ram0|data_mem~1048 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1048feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1048 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1048 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y25_N21
dffeas \data_ram0|data_mem~1064 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1064 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1064 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N10
stratixiii_lcell_comb \data_ram0|data_mem~1080feeder (
// Equation(s):
// \data_ram0|data_mem~1080feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1080feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1080feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1080feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1080feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N11
dffeas \data_ram0|data_mem~1080 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1080feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1080_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1080 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1080 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N32
stratixiii_lcell_comb \data_ram0|data_mem~1032feeder (
// Equation(s):
// \data_ram0|data_mem~1032feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1032feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1032feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1032feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1032feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N33
dffeas \data_ram0|data_mem~1032 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1032feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1032 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1032 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y25_N20
stratixiii_lcell_comb \data_ram0|data_mem~2981 (
// Equation(s):
// \data_ram0|data_mem~2981_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1032_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1048_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1064_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1080_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1048_q ),
	.datac(!\data_ram0|data_mem~1064_q ),
	.datad(!\data_ram0|data_mem~1080_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1032_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2981_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2981 .extended_lut = "on";
defparam \data_ram0|data_mem~2981 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \data_ram0|data_mem~2981 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N37
dffeas \data_ram0|data_mem~1112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1112 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1112 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y25_N19
dffeas \data_ram0|data_mem~1096 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1096_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1096 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1096 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~2985 (
// Equation(s):
// \data_ram0|data_mem~2985_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2981_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2981_combout  & 
// \data_ram0|data_mem~1096_q  # \data_ram0|data_mem~2981_combout  & (\data_ram0|data_mem~1112_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2981_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2981_combout  & (\data_ram0|data_mem~1128_q ) # \data_ram0|data_mem~2981_combout  & \data_ram0|data_mem~1144_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1144_q ),
	.datac(!\data_ram0|data_mem~1128_q ),
	.datad(!\data_ram0|data_mem~2981_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1112_q ),
	.datag(!\data_ram0|data_mem~1096_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2985_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2985 .extended_lut = "on";
defparam \data_ram0|data_mem~2985 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \data_ram0|data_mem~2985 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y25_N25
dffeas \data_ram0|data_mem~1896 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1896 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1896 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N26
stratixiii_lcell_comb \data_ram0|data_mem~1880feeder (
// Equation(s):
// \data_ram0|data_mem~1880feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1880feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1880feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1880feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1880feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N27
dffeas \data_ram0|data_mem~1880 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1880 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1880 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N7
dffeas \data_ram0|data_mem~1848 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1848 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1848 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y25_N1
dffeas \data_ram0|data_mem~1832 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1832 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1832 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N23
dffeas \data_ram0|data_mem~1816 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1816 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1816 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N29
dffeas \data_ram0|data_mem~1800 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1800 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1800 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N0
stratixiii_lcell_comb \data_ram0|data_mem~3005 (
// Equation(s):
// \data_ram0|data_mem~3005_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1800_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1816_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1832_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1848_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1848_q ),
	.datac(!\data_ram0|data_mem~1832_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1816_q ),
	.datag(!\data_ram0|data_mem~1800_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3005_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3005 .extended_lut = "on";
defparam \data_ram0|data_mem~3005 .lut_mask = 64'h0A551B555F551B55;
defparam \data_ram0|data_mem~3005 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N10
stratixiii_lcell_comb \data_ram0|data_mem~1864feeder (
// Equation(s):
// \data_ram0|data_mem~1864feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1864feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1864feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1864feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1864feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N11
dffeas \data_ram0|data_mem~1864 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1864 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1864 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~3009 (
// Equation(s):
// \data_ram0|data_mem~3009_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3005_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3005_combout  & 
// \data_ram0|data_mem~1864_q  # \data_ram0|data_mem~3005_combout  & (\data_ram0|data_mem~1880_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3005_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3005_combout  & (\data_ram0|data_mem~1896_q ) # \data_ram0|data_mem~3005_combout  & \data_ram0|data_mem~1912_q ) )

	.dataa(!\data_ram0|data_mem~1912_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1896_q ),
	.datad(!\data_ram0|data_mem~1880_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3005_combout ),
	.datag(!\data_ram0|data_mem~1864_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3009_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3009 .extended_lut = "on";
defparam \data_ram0|data_mem~3009 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~3009 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N11
dffeas \data_ram0|data_mem~1624 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1624 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1624 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y24_N5
dffeas \data_ram0|data_mem~1640 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1640 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1640 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y24_N18
stratixiii_lcell_comb \data_ram0|data_mem~1592feeder (
// Equation(s):
// \data_ram0|data_mem~1592feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1592feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1592feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1592feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1592feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y24_N19
dffeas \data_ram0|data_mem~1592 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1592feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1592 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1592 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N5
dffeas \data_ram0|data_mem~1576 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1576 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1576 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y24_N2
stratixiii_lcell_comb \data_ram0|data_mem~1560feeder (
// Equation(s):
// \data_ram0|data_mem~1560feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1560feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1560feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1560feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1560feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y24_N3
dffeas \data_ram0|data_mem~1560 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1560 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1560 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y24_N26
stratixiii_lcell_comb \data_ram0|data_mem~1544feeder (
// Equation(s):
// \data_ram0|data_mem~1544feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1544feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1544feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1544feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1544feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y24_N27
dffeas \data_ram0|data_mem~1544 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1544feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1544 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1544 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~2989 (
// Equation(s):
// \data_ram0|data_mem~2989_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1544_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1560_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1576_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1592_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1592_q ),
	.datac(!\data_ram0|data_mem~1576_q ),
	.datad(!\data_ram0|data_mem~1560_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1544_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2989_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2989 .extended_lut = "on";
defparam \data_ram0|data_mem~2989 .lut_mask = 64'h0A5F1B1B55555555;
defparam \data_ram0|data_mem~2989 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N7
dffeas \data_ram0|data_mem~1608 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1608 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1608 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N4
stratixiii_lcell_comb \data_ram0|data_mem~2993 (
// Equation(s):
// \data_ram0|data_mem~2993_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2989_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2989_combout  & 
// (\data_ram0|data_mem~1608_q ) # \data_ram0|data_mem~2989_combout  & \data_ram0|data_mem~1624_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2989_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2989_combout  & (\data_ram0|data_mem~1640_q ) # \data_ram0|data_mem~2989_combout  & \data_ram0|data_mem~1656_q ) )

	.dataa(!\data_ram0|data_mem~1656_q ),
	.datab(!\data_ram0|data_mem~1624_q ),
	.datac(!\data_ram0|data_mem~1640_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2989_combout ),
	.datag(!\data_ram0|data_mem~1608_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2993_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2993 .extended_lut = "on";
defparam \data_ram0|data_mem~2993 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2993 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N16
stratixiii_lcell_comb \data_ram0|data_mem~3013 (
// Equation(s):
// \data_ram0|data_mem~3013_combout  = \data_ram0|data_mem~3009_combout  & \data_ram0|data_mem~2993_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2985_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3001_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  ) # !\data_ram0|data_mem~3009_combout  & \data_ram0|data_mem~2993_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~2985_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3001_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout ) ) # \data_ram0|data_mem~3009_combout  & 
// !\data_ram0|data_mem~2993_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~2985_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3001_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout ) ) # !\data_ram0|data_mem~3009_combout  & !\data_ram0|data_mem~2993_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout 
//  & (\data_ram0|data_mem~2985_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3001_combout ) )

	.dataa(!\data_ram0|data_mem~3001_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\data_ram0|data_mem~2985_combout ),
	.datae(!\data_ram0|data_mem~3009_combout ),
	.dataf(!\data_ram0|data_mem~2993_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3013_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3013 .extended_lut = "off";
defparam \data_ram0|data_mem~3013 .lut_mask = 64'h04C407C734F437F7;
defparam \data_ram0|data_mem~3013 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N2
stratixiii_lcell_comb \data_ram0|data_mem~984feeder (
// Equation(s):
// \data_ram0|data_mem~984feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~984feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~984feeder .extended_lut = "off";
defparam \data_ram0|data_mem~984feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~984feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N3
dffeas \data_ram0|data_mem~984 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~984 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~984 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y21_N37
dffeas \data_ram0|data_mem~1000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1000 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1000 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N6
stratixiii_lcell_comb \data_ram0|data_mem~1016feeder (
// Equation(s):
// \data_ram0|data_mem~1016feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1016feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1016feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1016feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1016feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N7
dffeas \data_ram0|data_mem~1016 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1016feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1016 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1016 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y21_N15
dffeas \data_ram0|data_mem~952 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~952 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~952 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y21_N21
dffeas \data_ram0|data_mem~936 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~936 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~936 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y21_N11
dffeas \data_ram0|data_mem~904 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~904 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~904 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y21_N20
stratixiii_lcell_comb \data_ram0|data_mem~2972 (
// Equation(s):
// \data_ram0|data_mem~2972_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~904_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~920_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~936_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~952_q ) )

	.dataa(!\data_ram0|data_mem~920_q ),
	.datab(!\data_ram0|data_mem~952_q ),
	.datac(!\data_ram0|data_mem~936_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~904_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2972_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2972 .extended_lut = "on";
defparam \data_ram0|data_mem~2972 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2972 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y21_N39
dffeas \data_ram0|data_mem~968 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~968 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~968 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y21_N36
stratixiii_lcell_comb \data_ram0|data_mem~2976 (
// Equation(s):
// \data_ram0|data_mem~2976_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2972_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2972_combout  & 
// (\data_ram0|data_mem~968_q ) # \data_ram0|data_mem~2972_combout  & \data_ram0|data_mem~984_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2972_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2972_combout  & \data_ram0|data_mem~1000_q  # \data_ram0|data_mem~2972_combout  & (\data_ram0|data_mem~1016_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~984_q ),
	.datac(!\data_ram0|data_mem~1000_q ),
	.datad(!\data_ram0|data_mem~1016_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2972_combout ),
	.datag(!\data_ram0|data_mem~968_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2976_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2976 .extended_lut = "on";
defparam \data_ram0|data_mem~2976 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~2976 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N10
stratixiii_lcell_comb \data_ram0|data_mem~472feeder (
// Equation(s):
// \data_ram0|data_mem~472feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~472feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~472feeder .extended_lut = "off";
defparam \data_ram0|data_mem~472feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~472feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N11
dffeas \data_ram0|data_mem~472 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~472 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~472 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y30_N1
dffeas \data_ram0|data_mem~488 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~488 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~488 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N8
stratixiii_lcell_comb \data_ram0|data_mem~504feeder (
// Equation(s):
// \data_ram0|data_mem~504feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~504feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~504feeder .extended_lut = "off";
defparam \data_ram0|data_mem~504feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~504feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N9
dffeas \data_ram0|data_mem~504 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~504 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~504 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y30_N1
dffeas \data_ram0|data_mem~424 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~424 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~424 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y30_N3
dffeas \data_ram0|data_mem~440 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~440 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~440 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y30_N25
dffeas \data_ram0|data_mem~392 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~392 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~392 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y30_N0
stratixiii_lcell_comb \data_ram0|data_mem~2964 (
// Equation(s):
// \data_ram0|data_mem~2964_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~392_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~408_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & \data_ram0|data_mem~424_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~440_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~408_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~424_q ),
	.datad(!\data_ram0|data_mem~440_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~392_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2964_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2964 .extended_lut = "on";
defparam \data_ram0|data_mem~2964 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \data_ram0|data_mem~2964 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y30_N3
dffeas \data_ram0|data_mem~456 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~456 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~456 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y30_N0
stratixiii_lcell_comb \data_ram0|data_mem~2968 (
// Equation(s):
// \data_ram0|data_mem~2968_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2964_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2964_combout  & 
// (\data_ram0|data_mem~456_q ) # \data_ram0|data_mem~2964_combout  & \data_ram0|data_mem~472_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2964_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2964_combout  & \data_ram0|data_mem~488_q  # \data_ram0|data_mem~2964_combout  & (\data_ram0|data_mem~504_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~472_q ),
	.datac(!\data_ram0|data_mem~488_q ),
	.datad(!\data_ram0|data_mem~504_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2964_combout ),
	.datag(!\data_ram0|data_mem~456_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2968_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2968 .extended_lut = "on";
defparam \data_ram0|data_mem~2968 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~2968 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N18
stratixiii_lcell_comb \data_ram0|data_mem~248feeder (
// Equation(s):
// \data_ram0|data_mem~248feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~248feeder .extended_lut = "off";
defparam \data_ram0|data_mem~248feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~248feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N19
dffeas \data_ram0|data_mem~248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~248 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~248 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y34_N5
dffeas \data_ram0|data_mem~232 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~232 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~232 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N18
stratixiii_lcell_comb \data_ram0|data_mem~152feeder (
// Equation(s):
// \data_ram0|data_mem~152feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~152feeder .extended_lut = "off";
defparam \data_ram0|data_mem~152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~152feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y33_N19
dffeas \data_ram0|data_mem~152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~152 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~152 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y34_N29
dffeas \data_ram0|data_mem~168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~168 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~168 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N32
stratixiii_lcell_comb \data_ram0|data_mem~136feeder (
// Equation(s):
// \data_ram0|data_mem~136feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~136feeder .extended_lut = "off";
defparam \data_ram0|data_mem~136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~136feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N33
dffeas \data_ram0|data_mem~136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~136 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~136 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y34_N28
stratixiii_lcell_comb \data_ram0|data_mem~2948 (
// Equation(s):
// \data_ram0|data_mem~2948_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~136_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~152_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~168_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~184_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~184_q ),
	.datab(!\data_ram0|data_mem~152_q ),
	.datac(!\data_ram0|data_mem~168_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2948_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2948 .extended_lut = "on";
defparam \data_ram0|data_mem~2948 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~2948 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y34_N7
dffeas \data_ram0|data_mem~200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~200 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~200 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y34_N4
stratixiii_lcell_comb \data_ram0|data_mem~2952 (
// Equation(s):
// \data_ram0|data_mem~2952_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2948_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2948_combout  & 
// (\data_ram0|data_mem~200_q ) # \data_ram0|data_mem~2948_combout  & \data_ram0|data_mem~216_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2948_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2948_combout  & (\data_ram0|data_mem~232_q ) # \data_ram0|data_mem~2948_combout  & \data_ram0|data_mem~248_q ) )

	.dataa(!\data_ram0|data_mem~216_q ),
	.datab(!\data_ram0|data_mem~248_q ),
	.datac(!\data_ram0|data_mem~232_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2948_combout ),
	.datag(!\data_ram0|data_mem~200_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2952_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2952 .extended_lut = "on";
defparam \data_ram0|data_mem~2952 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~2952 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N36
stratixiii_lcell_comb \data_ram0|data_mem~728feeder (
// Equation(s):
// \data_ram0|data_mem~728feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~728feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~728feeder .extended_lut = "off";
defparam \data_ram0|data_mem~728feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~728feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y29_N37
dffeas \data_ram0|data_mem~728 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~728 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~728 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y29_N1
dffeas \data_ram0|data_mem~744 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~744 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~744 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y26_N0
stratixiii_lcell_comb \data_ram0|data_mem~696feeder (
// Equation(s):
// \data_ram0|data_mem~696feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~696feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~696feeder .extended_lut = "off";
defparam \data_ram0|data_mem~696feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~696feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y26_N1
dffeas \data_ram0|data_mem~696 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~696 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~696 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y29_N29
dffeas \data_ram0|data_mem~680 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~680 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~680 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y29_N33
dffeas \data_ram0|data_mem~648 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~648 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~648 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~2956 (
// Equation(s):
// \data_ram0|data_mem~2956_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~648_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~664_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~680_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~696_q ) )

	.dataa(!\data_ram0|data_mem~664_q ),
	.datab(!\data_ram0|data_mem~696_q ),
	.datac(!\data_ram0|data_mem~680_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2956_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2956 .extended_lut = "on";
defparam \data_ram0|data_mem~2956 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~2956 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y29_N24
stratixiii_lcell_comb \data_ram0|data_mem~712feeder (
// Equation(s):
// \data_ram0|data_mem~712feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~712feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~712feeder .extended_lut = "off";
defparam \data_ram0|data_mem~712feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~712feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y29_N25
dffeas \data_ram0|data_mem~712 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~712 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~712 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N0
stratixiii_lcell_comb \data_ram0|data_mem~2960 (
// Equation(s):
// \data_ram0|data_mem~2960_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2956_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2956_combout  & 
// (\data_ram0|data_mem~712_q ) # \data_ram0|data_mem~2956_combout  & \data_ram0|data_mem~728_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~2956_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~2956_combout  & (\data_ram0|data_mem~744_q ) # \data_ram0|data_mem~2956_combout  & \data_ram0|data_mem~760_q ) )

	.dataa(!\data_ram0|data_mem~760_q ),
	.datab(!\data_ram0|data_mem~728_q ),
	.datac(!\data_ram0|data_mem~744_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~2956_combout ),
	.datag(!\data_ram0|data_mem~712_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2960_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2960 .extended_lut = "on";
defparam \data_ram0|data_mem~2960 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~2960 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y26_N26
stratixiii_lcell_comb \data_ram0|data_mem~2980 (
// Equation(s):
// \data_ram0|data_mem~2980_combout  = \data_ram0|data_mem~2952_combout  & \data_ram0|data_mem~2960_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2968_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~2976_combout  ) # !\data_ram0|data_mem~2952_combout  & \data_ram0|data_mem~2960_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~2968_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~2976_combout ) ) # \data_ram0|data_mem~2952_combout  & !\data_ram0|data_mem~2960_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~2968_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~2976_combout  ) # 
// !\data_ram0|data_mem~2952_combout  & !\data_ram0|data_mem~2960_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~2968_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~2976_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~2976_combout ),
	.datad(!\data_ram0|data_mem~2968_combout ),
	.datae(!\data_ram0|data_mem~2952_combout ),
	.dataf(!\data_ram0|data_mem~2960_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2980 .extended_lut = "off";
defparam \data_ram0|data_mem~2980 .lut_mask = 64'h012389AB4567CDEF;
defparam \data_ram0|data_mem~2980 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y26_N29
dffeas \data_ram0|data_mem~1512 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1512 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1512 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N14
stratixiii_lcell_comb \data_ram0|data_mem~1496feeder (
// Equation(s):
// \data_ram0|data_mem~1496feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1496feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1496feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1496feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1496feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y28_N15
dffeas \data_ram0|data_mem~1496 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1496 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1496 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~1432feeder (
// Equation(s):
// \data_ram0|data_mem~1432feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1432feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1432feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1432feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1432feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y26_N33
dffeas \data_ram0|data_mem~1432 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1432 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1432 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y26_N33
dffeas \data_ram0|data_mem~1448 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1448 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1448 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~1416feeder (
// Equation(s):
// \data_ram0|data_mem~1416feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1416feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1416feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1416feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1416feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y26_N9
dffeas \data_ram0|data_mem~1416 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1416 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1416 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~3030 (
// Equation(s):
// \data_ram0|data_mem~3030_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1416_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1432_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1448_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1464_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1464_q ),
	.datab(!\data_ram0|data_mem~1432_q ),
	.datac(!\data_ram0|data_mem~1448_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1416_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3030 .extended_lut = "on";
defparam \data_ram0|data_mem~3030 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3030 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y26_N31
dffeas \data_ram0|data_mem~1480 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1480 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1480 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y26_N28
stratixiii_lcell_comb \data_ram0|data_mem~3034 (
// Equation(s):
// \data_ram0|data_mem~3034_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3030_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3030_combout  & 
// \data_ram0|data_mem~1480_q  # \data_ram0|data_mem~3030_combout  & (\data_ram0|data_mem~1496_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3030_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3030_combout  & (\data_ram0|data_mem~1512_q ) # \data_ram0|data_mem~3030_combout  & \data_ram0|data_mem~1528_q ) )

	.dataa(!\data_ram0|data_mem~1528_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1512_q ),
	.datad(!\data_ram0|data_mem~1496_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3030_combout ),
	.datag(!\data_ram0|data_mem~1480_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3034 .extended_lut = "on";
defparam \data_ram0|data_mem~3034 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~3034 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~1240feeder (
// Equation(s):
// \data_ram0|data_mem~1240feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1240feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1240feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1240feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1240feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N13
dffeas \data_ram0|data_mem~1240 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1240 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1240 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y29_N29
dffeas \data_ram0|data_mem~1256 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1256 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1256 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N8
stratixiii_lcell_comb \data_ram0|data_mem~1176feeder (
// Equation(s):
// \data_ram0|data_mem~1176feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1176feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1176feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1176feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1176feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N9
dffeas \data_ram0|data_mem~1176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1176 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1176 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y29_N33
dffeas \data_ram0|data_mem~1192 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1192 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1192 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N12
stratixiii_lcell_comb \data_ram0|data_mem~1160feeder (
// Equation(s):
// \data_ram0|data_mem~1160feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1160feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1160feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1160feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1160feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N13
dffeas \data_ram0|data_mem~1160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1160 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1160 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y29_N32
stratixiii_lcell_comb \data_ram0|data_mem~3014 (
// Equation(s):
// \data_ram0|data_mem~3014_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1160_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1176_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1192_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1208_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1208_q ),
	.datab(!\data_ram0|data_mem~1176_q ),
	.datac(!\data_ram0|data_mem~1192_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1160_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3014_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3014 .extended_lut = "on";
defparam \data_ram0|data_mem~3014 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3014 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y29_N31
dffeas \data_ram0|data_mem~1224 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1224 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1224 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~3018 (
// Equation(s):
// \data_ram0|data_mem~3018_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3014_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3014_combout  & 
// (\data_ram0|data_mem~1224_q ) # \data_ram0|data_mem~3014_combout  & \data_ram0|data_mem~1240_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3014_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3014_combout  & (\data_ram0|data_mem~1256_q ) # \data_ram0|data_mem~3014_combout  & \data_ram0|data_mem~1272_q ) )

	.dataa(!\data_ram0|data_mem~1272_q ),
	.datab(!\data_ram0|data_mem~1240_q ),
	.datac(!\data_ram0|data_mem~1256_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3014_combout ),
	.datag(!\data_ram0|data_mem~1224_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3018_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3018 .extended_lut = "on";
defparam \data_ram0|data_mem~3018 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3018 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y22_N20
stratixiii_lcell_comb \data_ram0|data_mem~2008feeder (
// Equation(s):
// \data_ram0|data_mem~2008feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2008feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2008feeder .extended_lut = "off";
defparam \data_ram0|data_mem~2008feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~2008feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y22_N21
dffeas \data_ram0|data_mem~2008 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~2008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2008 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2008 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y22_N5
dffeas \data_ram0|data_mem~2024 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2024 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2024 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y22_N28
stratixiii_lcell_comb \data_ram0|data_mem~1976feeder (
// Equation(s):
// \data_ram0|data_mem~1976feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1976feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1976feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1976feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1976feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y22_N29
dffeas \data_ram0|data_mem~1976 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1976 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1976 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N29
dffeas \data_ram0|data_mem~1944 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1944 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1944 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y22_N3
dffeas \data_ram0|data_mem~1960 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1960 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1960 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y22_N2
stratixiii_lcell_comb \data_ram0|data_mem~3038 (
// Equation(s):
// \data_ram0|data_mem~3038_combout  = \data_ram0|data_mem~1960_q  & \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  # \data_ram0|data_mem~1976_q  ) # !\data_ram0|data_mem~1960_q  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & ( \data_ram0|data_mem~1976_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  ) # \data_ram0|data_mem~1960_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1928_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1944_q ) ) # !\data_ram0|data_mem~1960_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1928_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1944_q ) )

	.dataa(!\data_ram0|data_mem~1928_q ),
	.datab(!\data_ram0|data_mem~1976_q ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\data_ram0|data_mem~1944_q ),
	.datae(!\data_ram0|data_mem~1960_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3038 .extended_lut = "off";
defparam \data_ram0|data_mem~3038 .lut_mask = 64'h505F505F0303F3F3;
defparam \data_ram0|data_mem~3038 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y22_N9
dffeas \data_ram0|data_mem~1992 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1992 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1992 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y22_N4
stratixiii_lcell_comb \data_ram0|data_mem~4272 (
// Equation(s):
// \data_ram0|data_mem~4272_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3038_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1992_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2008_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3038_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2024_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~2008_q ),
	.datac(!\data_ram0|data_mem~2024_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3038_combout ),
	.datag(!\data_ram0|data_mem~1992_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4272 .extended_lut = "on";
defparam \data_ram0|data_mem~4272 .lut_mask = 64'h001B000AFF1BFF0A;
defparam \data_ram0|data_mem~4272 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N0
stratixiii_lcell_comb \data_ram0|data_mem~1784feeder (
// Equation(s):
// \data_ram0|data_mem~1784feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1784feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1784feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1784feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1784feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y32_N1
dffeas \data_ram0|data_mem~1784 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1784 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1784 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y24_N13
dffeas \data_ram0|data_mem~1768 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1768 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1768 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N18
stratixiii_lcell_comb \data_ram0|data_mem~1720feeder (
// Equation(s):
// \data_ram0|data_mem~1720feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1720feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1720feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1720feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1720feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y25_N19
dffeas \data_ram0|data_mem~1720 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1720 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1720 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y23_N37
dffeas \data_ram0|data_mem~1704 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1704 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1704 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~1672feeder (
// Equation(s):
// \data_ram0|data_mem~1672feeder_combout  = \openmips0|ex_mem0|mem_reg2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1672feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1672feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1672feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1672feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y23_N9
dffeas \data_ram0|data_mem~1672 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1672feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1672 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1672 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y23_N36
stratixiii_lcell_comb \data_ram0|data_mem~3022 (
// Equation(s):
// \data_ram0|data_mem~3022_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1672_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1688_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1704_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1720_q ) )

	.dataa(!\data_ram0|data_mem~1688_q ),
	.datab(!\data_ram0|data_mem~1720_q ),
	.datac(!\data_ram0|data_mem~1704_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1672_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3022_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3022 .extended_lut = "on";
defparam \data_ram0|data_mem~3022 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3022 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N15
dffeas \data_ram0|data_mem~1736 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1736 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1736 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y24_N12
stratixiii_lcell_comb \data_ram0|data_mem~3026 (
// Equation(s):
// \data_ram0|data_mem~3026_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3022_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3022_combout  & 
// (\data_ram0|data_mem~1736_q ) # \data_ram0|data_mem~3022_combout  & \data_ram0|data_mem~1752_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3022_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3022_combout  & (\data_ram0|data_mem~1768_q ) # \data_ram0|data_mem~3022_combout  & \data_ram0|data_mem~1784_q ) )

	.dataa(!\data_ram0|data_mem~1752_q ),
	.datab(!\data_ram0|data_mem~1784_q ),
	.datac(!\data_ram0|data_mem~1768_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3022_combout ),
	.datag(!\data_ram0|data_mem~1736_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3026 .extended_lut = "on";
defparam \data_ram0|data_mem~3026 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3026 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~3039 (
// Equation(s):
// \data_ram0|data_mem~3039_combout  = \data_ram0|data_mem~4272_combout  & \data_ram0|data_mem~3026_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3018_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3034_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  ) # !\data_ram0|data_mem~4272_combout  & \data_ram0|data_mem~3026_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~3018_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3034_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout ) ) # \data_ram0|data_mem~4272_combout  & 
// !\data_ram0|data_mem~3026_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3018_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3034_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout ) ) # !\data_ram0|data_mem~4272_combout  & !\data_ram0|data_mem~3026_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout 
//  & (\data_ram0|data_mem~3018_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3034_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\data_ram0|data_mem~3034_combout ),
	.datac(!\data_ram0|data_mem~3018_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\data_ram0|data_mem~4272_combout ),
	.dataf(!\data_ram0|data_mem~3026_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3039_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3039 .extended_lut = "off";
defparam \data_ram0|data_mem~3039 .lut_mask = 64'h0A220A775F225F77;
defparam \data_ram0|data_mem~3039 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N20
stratixiii_lcell_comb \data_ram0|data_mem~3040 (
// Equation(s):
// \data_ram0|data_mem~3040_combout  = \data_ram0|data_mem~2980_combout  & \data_ram0|data_mem~3039_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~2947_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & 
// (\data_ram0|data_mem~3013_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~2980_combout  & \data_ram0|data_mem~3039_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~2947_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~3013_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # \data_ram0|data_mem~2980_combout  & !\data_ram0|data_mem~3039_combout  & ( 
// !\openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~2947_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3013_combout ) ) # 
// !\data_ram0|data_mem~2980_combout  & !\data_ram0|data_mem~3039_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~2947_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & 
// (\data_ram0|data_mem~3013_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~2947_combout ),
	.datad(!\data_ram0|data_mem~3013_combout ),
	.datae(!\data_ram0|data_mem~2980_combout ),
	.dataf(!\data_ram0|data_mem~3039_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3040 .extended_lut = "off";
defparam \data_ram0|data_mem~3040 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \data_ram0|data_mem~3040 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N2
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~55 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~55_combout  = \data_ram0|data_mem~3040_combout  & ( \rst~input_o  & (!\openmips0|ex_mem0|mem_aluop [3] & \openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_wdata [7]) ) # !\data_ram0|data_mem~3040_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [7] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|ex_mem0|mem_aluop [3]),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|mem0|Equal0~0_combout ),
	.datad(!\openmips0|ex_mem0|mem_wdata [7]),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~3040_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~55 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~55 .lut_mask = 64'h0031003102330233;
defparam \openmips0|mem_wb0|wb_wdata~55 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y29_N3
dffeas \openmips0|mem_wb0|wb_wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[7] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[7] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N20
stratixiii_lcell_comb \openmips0|regfile1|regs~392 (
// Equation(s):
// \openmips0|regfile1|regs~392_combout  = \openmips0|mem_wb0|wb_wdata [7] & ( \rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~392 .extended_lut = "off";
defparam \openmips0|regfile1|regs~392 .lut_mask = 64'h0000000000FF00FF;
defparam \openmips0|regfile1|regs~392 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X41_Y27_N21
dffeas \openmips0|regfile1|regs[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~392_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][7] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][7] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N16
stratixiii_lcell_comb \openmips0|regfile1|regs~414 (
// Equation(s):
// \openmips0|regfile1|regs~414_combout  = \rst~input_o  & \openmips0|mem_wb0|wb_wdata [8]

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\openmips0|mem_wb0|wb_wdata [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~414 .extended_lut = "off";
defparam \openmips0|regfile1|regs~414 .lut_mask = 64'h0033003300330033;
defparam \openmips0|regfile1|regs~414 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y30_N17
dffeas \openmips0|regfile1|regs[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~414_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][8] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][8] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y29_N25
dffeas \openmips0|regfile1|regs[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~414_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][8] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][8] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N24
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~81 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~81_combout  = \openmips0|regfile1|regs[1][8]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  # \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & 
// \openmips0|regfile1|regs[6][8]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[7][8]~q )) ) # !\openmips0|regfile1|regs[1][8]~q  & ( \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & 
// \openmips0|regfile1|regs[6][8]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[7][8]~q )) )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(!\openmips0|regfile1|regs[6][8]~q ),
	.datad(!\openmips0|regfile1|regs[7][8]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~81 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~81 .lut_mask = 64'h0415041526372637;
defparam \openmips0|id_ex0|ex_reg1~81 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N12
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~82 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~82_combout  = \openmips0|id_ex0|ex_reg1[8]~60_combout  & \openmips0|mem_wb0|wb_wdata~56_combout  & ( \openmips0|mem_wb0|wb_wdata [8] # \openmips0|id_ex0|ex_reg1[5]~49_combout  ) # !\openmips0|id_ex0|ex_reg1[8]~60_combout  & 
// \openmips0|mem_wb0|wb_wdata~56_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|id_ex0|ex_reg1~81_combout ) # \openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|ex0|Mux7~0_combout  ) # \openmips0|id_ex0|ex_reg1[8]~60_combout  & 
// !\openmips0|mem_wb0|wb_wdata~56_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|mem_wb0|wb_wdata [8] ) # !\openmips0|id_ex0|ex_reg1[8]~60_combout  & !\openmips0|mem_wb0|wb_wdata~56_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  
// & (\openmips0|id_ex0|ex_reg1~81_combout ) # \openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|ex0|Mux7~0_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.datab(!\openmips0|ex0|Mux7~0_combout ),
	.datac(!\openmips0|mem_wb0|wb_wdata [8]),
	.datad(!\openmips0|id_ex0|ex_reg1~81_combout ),
	.datae(!\openmips0|id_ex0|ex_reg1[8]~60_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~82 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~82 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \openmips0|id_ex0|ex_reg1~82 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y29_N13
dffeas \openmips0|id_ex0|ex_reg1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[8]~62_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[8] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[8] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y29_N13
dffeas \openmips0|regfile1|regs[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~414_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][8] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][8] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N12
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~101 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~101_combout  = \openmips0|regfile1|regs[3][8]~q  & \openmips0|regfile1|regs[7][8]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[1][8]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & 
// \openmips0|regfile1|regs[5][8]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  ) # !\openmips0|regfile1|regs[3][8]~q  & \openmips0|regfile1|regs[7][8]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[1][8]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][8]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|id0|reg2_addr_o[2]~5_combout ) ) # \openmips0|regfile1|regs[3][8]~q  & 
// !\openmips0|regfile1|regs[7][8]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[1][8]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][8]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout ) ) # !\openmips0|regfile1|regs[3][8]~q  & !\openmips0|regfile1|regs[7][8]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[1][8]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][8]~q ) )

	.dataa(!\openmips0|regfile1|regs[5][8]~q ),
	.datab(!\openmips0|regfile1|regs[1][8]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datad(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datae(!\openmips0|regfile1|regs[3][8]~q ),
	.dataf(!\openmips0|regfile1|regs[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~101 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~101 .lut_mask = 64'h30503F50305F3F5F;
defparam \openmips0|id_ex0|ex_reg2~101 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y31_N11
dffeas \openmips0|regfile1|regs[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~414_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][8] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][8] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N17
dffeas \openmips0|regfile1|regs[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~414_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][8] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][8] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N10
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~100 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~100_combout  = \openmips0|regfile1|regs[4][8]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[2][8]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[6][8]~q ) ) # !\openmips0|regfile1|regs[4][8]~q  & ( \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[2][8]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[6][8]~q ) )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datac(!\openmips0|regfile1|regs[6][8]~q ),
	.datad(!\openmips0|regfile1|regs[2][8]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~100 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~100 .lut_mask = 64'h0145014523672367;
defparam \openmips0|id_ex0|ex_reg2~100 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N32
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~102 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~102_combout  = \openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|mem_wb0|wb_wdata~56_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata [8] # \openmips0|id_ex0|ex_reg2[12]~67_combout  & 
// (\openmips0|id_ex0|ex_reg2~101_combout ) ) # !\openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|mem_wb0|wb_wdata~56_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  # \openmips0|id_ex0|ex_reg2~100_combout  ) # 
// \openmips0|id_ex0|ex_reg2[12]~66_combout  & !\openmips0|mem_wb0|wb_wdata~56_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata [8] # \openmips0|id_ex0|ex_reg2[12]~67_combout  & (\openmips0|id_ex0|ex_reg2~101_combout ) ) 
// # !\openmips0|id_ex0|ex_reg2[12]~66_combout  & !\openmips0|mem_wb0|wb_wdata~56_combout  & ( \openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|id_ex0|ex_reg2~100_combout  )

	.dataa(!\openmips0|mem_wb0|wb_wdata [8]),
	.datab(!\openmips0|id_ex0|ex_reg2[12]~67_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~101_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~100_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2[12]~66_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~102 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~102 .lut_mask = 64'h00334747CCFF4747;
defparam \openmips0|id_ex0|ex_reg2~102 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y29_N33
dffeas \openmips0|id_ex0|ex_reg2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~102_combout ),
	.asdata(\openmips0|ex0|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg2[12]~69_combout ),
	.sload(\openmips0|id0|always2~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[8] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[8] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N34
stratixiii_lcell_comb \openmips0|ex0|Mux7~0 (
// Equation(s):
// \openmips0|ex0|Mux7~0_combout  = \openmips0|id_ex0|ex_reg2 [8] & ( \openmips0|ex0|Mux0~1_combout  ) # !\openmips0|id_ex0|ex_reg2 [8] & ( \openmips0|id_ex0|ex_reg1 [8] & !\openmips0|id_ex0|ex_alusel [1] & \openmips0|ex0|Mux0~1_combout  )

	.dataa(gnd),
	.datab(!\openmips0|id_ex0|ex_reg1 [8]),
	.datac(!\openmips0|id_ex0|ex_alusel [1]),
	.datad(!\openmips0|ex0|Mux0~1_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2 [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux7~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux7~0 .lut_mask = 64'h003000FF003000FF;
defparam \openmips0|ex0|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N35
dffeas \openmips0|ex_mem0|mem_wdata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[8] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[8] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y30_N33
dffeas \openmips0|ex_mem0|mem_reg2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[8] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[8] .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y25_N25
dffeas \data_ram0|data_mem~889 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~889 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~889 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y23_N33
dffeas \data_ram0|data_mem~873 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~873 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~873 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N35
dffeas \data_ram0|data_mem~825 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~825 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~825 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y23_N17
dffeas \data_ram0|data_mem~809 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~809 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~809 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y25_N3
dffeas \data_ram0|data_mem~777 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~777 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~777 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y23_N16
stratixiii_lcell_comb \data_ram0|data_mem~3082 (
// Equation(s):
// \data_ram0|data_mem~3082_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~777_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~793_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~809_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~825_q ) )

	.dataa(!\data_ram0|data_mem~793_q ),
	.datab(!\data_ram0|data_mem~825_q ),
	.datac(!\data_ram0|data_mem~809_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~777_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3082 .extended_lut = "on";
defparam \data_ram0|data_mem~3082 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3082 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y23_N35
dffeas \data_ram0|data_mem~841 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~841 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~841 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y23_N32
stratixiii_lcell_comb \data_ram0|data_mem~3086 (
// Equation(s):
// \data_ram0|data_mem~3086_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3082_combout  & (\data_ram0|data_mem~841_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3082_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~857_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3082_combout  & (\data_ram0|data_mem~873_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3082_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~889_q ) )

	.dataa(!\data_ram0|data_mem~857_q ),
	.datab(!\data_ram0|data_mem~889_q ),
	.datac(!\data_ram0|data_mem~873_q ),
	.datad(!\data_ram0|data_mem~3082_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~841_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3086 .extended_lut = "on";
defparam \data_ram0|data_mem~3086 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~3086 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N15
dffeas \data_ram0|data_mem~505 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~505 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~505 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y30_N29
dffeas \data_ram0|data_mem~489 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~489 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~489 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N12
stratixiii_lcell_comb \data_ram0|data_mem~473feeder (
// Equation(s):
// \data_ram0|data_mem~473feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~473feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~473feeder .extended_lut = "off";
defparam \data_ram0|data_mem~473feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~473feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N13
dffeas \data_ram0|data_mem~473 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~473 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~473 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N11
dffeas \data_ram0|data_mem~441 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~441 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~441 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y30_N25
dffeas \data_ram0|data_mem~425 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~425 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~425 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y27_N3
dffeas \data_ram0|data_mem~409 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~409 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~409 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y30_N31
dffeas \data_ram0|data_mem~393 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~393 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~393 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y30_N24
stratixiii_lcell_comb \data_ram0|data_mem~3090 (
// Equation(s):
// \data_ram0|data_mem~3090_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~393_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~409_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~425_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~441_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~441_q ),
	.datac(!\data_ram0|data_mem~425_q ),
	.datad(!\data_ram0|data_mem~409_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~393_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3090 .extended_lut = "on";
defparam \data_ram0|data_mem~3090 .lut_mask = 64'h0A5F1B1B55555555;
defparam \data_ram0|data_mem~3090 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y30_N4
stratixiii_lcell_comb \data_ram0|data_mem~457feeder (
// Equation(s):
// \data_ram0|data_mem~457feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~457feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~457feeder .extended_lut = "off";
defparam \data_ram0|data_mem~457feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~457feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y30_N5
dffeas \data_ram0|data_mem~457 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~457 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~457 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y30_N28
stratixiii_lcell_comb \data_ram0|data_mem~3094 (
// Equation(s):
// \data_ram0|data_mem~3094_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3090_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3090_combout  & 
// \data_ram0|data_mem~457_q  # \data_ram0|data_mem~3090_combout  & (\data_ram0|data_mem~473_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3090_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3090_combout  & (\data_ram0|data_mem~489_q ) # \data_ram0|data_mem~3090_combout  & \data_ram0|data_mem~505_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~505_q ),
	.datac(!\data_ram0|data_mem~489_q ),
	.datad(!\data_ram0|data_mem~473_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3090_combout ),
	.datag(!\data_ram0|data_mem~457_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3094 .extended_lut = "on";
defparam \data_ram0|data_mem~3094 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~3094 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y26_N9
dffeas \data_ram0|data_mem~361 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~361 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~361 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y24_N18
stratixiii_lcell_comb \data_ram0|data_mem~377feeder (
// Equation(s):
// \data_ram0|data_mem~377feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~377feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~377feeder .extended_lut = "off";
defparam \data_ram0|data_mem~377feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~377feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y24_N19
dffeas \data_ram0|data_mem~377 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~377 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~377 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~281feeder (
// Equation(s):
// \data_ram0|data_mem~281feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~281feeder .extended_lut = "off";
defparam \data_ram0|data_mem~281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~281feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X22_Y26_N17
dffeas \data_ram0|data_mem~281 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~281 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~281 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y26_N33
dffeas \data_ram0|data_mem~297 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~297 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~297 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N14
stratixiii_lcell_comb \data_ram0|data_mem~313feeder (
// Equation(s):
// \data_ram0|data_mem~313feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~313feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~313feeder .extended_lut = "off";
defparam \data_ram0|data_mem~313feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~313feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X22_Y26_N15
dffeas \data_ram0|data_mem~313 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~313 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~313 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y26_N27
dffeas \data_ram0|data_mem~265 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~265 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~265 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~3074 (
// Equation(s):
// \data_ram0|data_mem~3074_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~265_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~281_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~297_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~313_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~281_q ),
	.datac(!\data_ram0|data_mem~297_q ),
	.datad(!\data_ram0|data_mem~313_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~265_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3074 .extended_lut = "on";
defparam \data_ram0|data_mem~3074 .lut_mask = 64'h1B1B0A5F55555555;
defparam \data_ram0|data_mem~3074 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y26_N11
dffeas \data_ram0|data_mem~329 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~329 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~329 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~3078 (
// Equation(s):
// \data_ram0|data_mem~3078_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3074_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3074_combout  & 
// (\data_ram0|data_mem~329_q ) # \data_ram0|data_mem~3074_combout  & \data_ram0|data_mem~345_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3074_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3074_combout  & \data_ram0|data_mem~361_q  # \data_ram0|data_mem~3074_combout  & (\data_ram0|data_mem~377_q )) )

	.dataa(!\data_ram0|data_mem~345_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~361_q ),
	.datad(!\data_ram0|data_mem~377_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3074_combout ),
	.datag(!\data_ram0|data_mem~329_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3078 .extended_lut = "on";
defparam \data_ram0|data_mem~3078 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~3078 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y21_N17
dffeas \data_ram0|data_mem~985 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~985 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~985 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y21_N1
dffeas \data_ram0|data_mem~1001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1001 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1001 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N33
dffeas \data_ram0|data_mem~921 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~921 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~921 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y21_N29
dffeas \data_ram0|data_mem~937 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~937 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~937 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y21_N13
dffeas \data_ram0|data_mem~905 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~905 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~905 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y21_N28
stratixiii_lcell_comb \data_ram0|data_mem~3098 (
// Equation(s):
// \data_ram0|data_mem~3098_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~905_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~921_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~937_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~953_q ) )

	.dataa(!\data_ram0|data_mem~953_q ),
	.datab(!\data_ram0|data_mem~921_q ),
	.datac(!\data_ram0|data_mem~937_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~905_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3098 .extended_lut = "on";
defparam \data_ram0|data_mem~3098 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3098 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y21_N4
stratixiii_lcell_comb \data_ram0|data_mem~969feeder (
// Equation(s):
// \data_ram0|data_mem~969feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~969feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~969feeder .extended_lut = "off";
defparam \data_ram0|data_mem~969feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~969feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y21_N5
dffeas \data_ram0|data_mem~969 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~969feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~969 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~969 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N0
stratixiii_lcell_comb \data_ram0|data_mem~3102 (
// Equation(s):
// \data_ram0|data_mem~3102_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3098_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3098_combout  & 
// (\data_ram0|data_mem~969_q ) # \data_ram0|data_mem~3098_combout  & \data_ram0|data_mem~985_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3098_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3098_combout  & (\data_ram0|data_mem~1001_q ) # \data_ram0|data_mem~3098_combout  & \data_ram0|data_mem~1017_q ) )

	.dataa(!\data_ram0|data_mem~1017_q ),
	.datab(!\data_ram0|data_mem~985_q ),
	.datac(!\data_ram0|data_mem~1001_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3098_combout ),
	.datag(!\data_ram0|data_mem~969_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3102 .extended_lut = "on";
defparam \data_ram0|data_mem~3102 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3102 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N0
stratixiii_lcell_comb \data_ram0|data_mem~3106 (
// Equation(s):
// \data_ram0|data_mem~3106_combout  = \data_ram0|data_mem~3078_combout  & \data_ram0|data_mem~3102_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~3086_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3094_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) ) # !\data_ram0|data_mem~3078_combout  & \data_ram0|data_mem~3102_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3086_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3094_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) ) # \data_ram0|data_mem~3078_combout  & 
// !\data_ram0|data_mem~3102_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~3086_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~3094_combout ) ) # !\data_ram0|data_mem~3078_combout  & !\data_ram0|data_mem~3102_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3086_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3094_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~3086_combout ),
	.datad(!\data_ram0|data_mem~3094_combout ),
	.datae(!\data_ram0|data_mem~3078_combout ),
	.dataf(!\data_ram0|data_mem~3102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3106 .extended_lut = "off";
defparam \data_ram0|data_mem~3106 .lut_mask = 64'h02468ACE13579BDF;
defparam \data_ram0|data_mem~3106 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y28_N37
dffeas \data_ram0|data_mem~1369 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1369 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1369 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y28_N1
dffeas \data_ram0|data_mem~1385 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1385 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1385 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N24
stratixiii_lcell_comb \data_ram0|data_mem~1305feeder (
// Equation(s):
// \data_ram0|data_mem~1305feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1305feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1305feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1305feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1305feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y28_N25
dffeas \data_ram0|data_mem~1305 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1305 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1305 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N9
dffeas \data_ram0|data_mem~1321 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1321 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1321 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N18
stratixiii_lcell_comb \data_ram0|data_mem~1289feeder (
// Equation(s):
// \data_ram0|data_mem~1289feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1289feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1289feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1289feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1289feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y28_N19
dffeas \data_ram0|data_mem~1289 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1289 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1289 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N8
stratixiii_lcell_comb \data_ram0|data_mem~3140 (
// Equation(s):
// \data_ram0|data_mem~3140_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1289_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1305_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1321_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1337_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1337_q ),
	.datab(!\data_ram0|data_mem~1305_q ),
	.datac(!\data_ram0|data_mem~1321_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1289_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3140 .extended_lut = "on";
defparam \data_ram0|data_mem~3140 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3140 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N6
stratixiii_lcell_comb \data_ram0|data_mem~1353feeder (
// Equation(s):
// \data_ram0|data_mem~1353feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1353feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1353feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1353feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1353feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y32_N7
dffeas \data_ram0|data_mem~1353 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1353 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1353 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y28_N0
stratixiii_lcell_comb \data_ram0|data_mem~3144 (
// Equation(s):
// \data_ram0|data_mem~3144_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3140_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3140_combout  & 
// (\data_ram0|data_mem~1353_q ) # \data_ram0|data_mem~3140_combout  & \data_ram0|data_mem~1369_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3140_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3140_combout  & (\data_ram0|data_mem~1385_q ) # \data_ram0|data_mem~3140_combout  & \data_ram0|data_mem~1401_q ) )

	.dataa(!\data_ram0|data_mem~1401_q ),
	.datab(!\data_ram0|data_mem~1369_q ),
	.datac(!\data_ram0|data_mem~1385_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3140_combout ),
	.datag(!\data_ram0|data_mem~1353_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3144 .extended_lut = "on";
defparam \data_ram0|data_mem~3144 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3144 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N14
stratixiii_lcell_comb \data_ram0|data_mem~1881feeder (
// Equation(s):
// \data_ram0|data_mem~1881feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1881feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1881feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1881feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1881feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N15
dffeas \data_ram0|data_mem~1881 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1881 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1881 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y28_N25
dffeas \data_ram0|data_mem~1897 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1897 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1897 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N33
dffeas \data_ram0|data_mem~1817 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1817 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1817 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y28_N9
dffeas \data_ram0|data_mem~1833 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1833 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1833 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N39
dffeas \data_ram0|data_mem~1849 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1849 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1849 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N3
dffeas \data_ram0|data_mem~1801 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1801 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1801 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y28_N8
stratixiii_lcell_comb \data_ram0|data_mem~3148 (
// Equation(s):
// \data_ram0|data_mem~3148_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1801_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1817_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1833_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1849_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1817_q ),
	.datac(!\data_ram0|data_mem~1833_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1849_q ),
	.datag(!\data_ram0|data_mem~1801_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3148 .extended_lut = "on";
defparam \data_ram0|data_mem~3148 .lut_mask = 64'h1B550A551B555F55;
defparam \data_ram0|data_mem~3148 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y28_N27
dffeas \data_ram0|data_mem~1865 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1865 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1865 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y28_N24
stratixiii_lcell_comb \data_ram0|data_mem~3152 (
// Equation(s):
// \data_ram0|data_mem~3152_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3148_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3148_combout  & 
// (\data_ram0|data_mem~1865_q ) # \data_ram0|data_mem~3148_combout  & \data_ram0|data_mem~1881_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3148_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3148_combout  & (\data_ram0|data_mem~1897_q ) # \data_ram0|data_mem~3148_combout  & \data_ram0|data_mem~1913_q ) )

	.dataa(!\data_ram0|data_mem~1913_q ),
	.datab(!\data_ram0|data_mem~1881_q ),
	.datac(!\data_ram0|data_mem~1897_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3148_combout ),
	.datag(!\data_ram0|data_mem~1865_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3152 .extended_lut = "on";
defparam \data_ram0|data_mem~3152 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3152 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N36
stratixiii_lcell_comb \data_ram0|data_mem~1529feeder (
// Equation(s):
// \data_ram0|data_mem~1529feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1529feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1529feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1529feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1529feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y28_N37
dffeas \data_ram0|data_mem~1529 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1529feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1529 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1529 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N21
dffeas \data_ram0|data_mem~1513 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1513 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1513 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N0
stratixiii_lcell_comb \data_ram0|data_mem~1433feeder (
// Equation(s):
// \data_ram0|data_mem~1433feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1433feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1433feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1433feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1433feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N1
dffeas \data_ram0|data_mem~1433 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1433 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1433 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y26_N1
dffeas \data_ram0|data_mem~1449 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1449 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1449 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N24
stratixiii_lcell_comb \data_ram0|data_mem~1465feeder (
// Equation(s):
// \data_ram0|data_mem~1465feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1465feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1465feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1465feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1465feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N25
dffeas \data_ram0|data_mem~1465 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1465 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1465 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N35
dffeas \data_ram0|data_mem~1417 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1417 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1417 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y26_N0
stratixiii_lcell_comb \data_ram0|data_mem~3156 (
// Equation(s):
// \data_ram0|data_mem~3156_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1417_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1433_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1449_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1465_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1433_q ),
	.datac(!\data_ram0|data_mem~1449_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1465_q ),
	.datag(!\data_ram0|data_mem~1417_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3156 .extended_lut = "on";
defparam \data_ram0|data_mem~3156 .lut_mask = 64'h1B550A551B555F55;
defparam \data_ram0|data_mem~3156 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y26_N23
dffeas \data_ram0|data_mem~1481 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1481 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1481 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N20
stratixiii_lcell_comb \data_ram0|data_mem~3160 (
// Equation(s):
// \data_ram0|data_mem~3160_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3156_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3156_combout  & 
// (\data_ram0|data_mem~1481_q ) # \data_ram0|data_mem~3156_combout  & \data_ram0|data_mem~1497_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3156_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3156_combout  & (\data_ram0|data_mem~1513_q ) # \data_ram0|data_mem~3156_combout  & \data_ram0|data_mem~1529_q ) )

	.dataa(!\data_ram0|data_mem~1497_q ),
	.datab(!\data_ram0|data_mem~1529_q ),
	.datac(!\data_ram0|data_mem~1513_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3156_combout ),
	.datag(!\data_ram0|data_mem~1481_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3160 .extended_lut = "on";
defparam \data_ram0|data_mem~3160 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3160 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y22_N23
dffeas \data_ram0|data_mem~2009 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2009 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2009 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y22_N37
dffeas \data_ram0|data_mem~2025 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2025 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2025 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y22_N31
dffeas \data_ram0|data_mem~1977 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1977 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1977 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N36
stratixiii_lcell_comb \data_ram0|data_mem~1945feeder (
// Equation(s):
// \data_ram0|data_mem~1945feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1945feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1945feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1945feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1945feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y22_N37
dffeas \data_ram0|data_mem~1945 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1945 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1945 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y22_N15
dffeas \data_ram0|data_mem~1961 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1961 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1961 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y22_N14
stratixiii_lcell_comb \data_ram0|data_mem~3164 (
// Equation(s):
// \data_ram0|data_mem~3164_combout  = \data_ram0|data_mem~1961_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1945_q ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \data_ram0|data_mem~1977_q  ) # !\data_ram0|data_mem~1961_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1945_q ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \data_ram0|data_mem~1977_q  ) # \data_ram0|data_mem~1961_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  # \data_ram0|data_mem~1929_q  ) # !\data_ram0|data_mem~1961_q  & 
// !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \data_ram0|data_mem~1929_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\data_ram0|data_mem~1929_q ),
	.datab(!\data_ram0|data_mem~1977_q ),
	.datac(!\data_ram0|data_mem~1945_q ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\data_ram0|data_mem~1961_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3164 .extended_lut = "off";
defparam \data_ram0|data_mem~3164 .lut_mask = 64'h550055FF0F330F33;
defparam \data_ram0|data_mem~3164 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y22_N1
dffeas \data_ram0|data_mem~1993 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1993 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1993 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y22_N36
stratixiii_lcell_comb \data_ram0|data_mem~4268 (
// Equation(s):
// \data_ram0|data_mem~4268_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3164_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1993_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2009_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3164_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2025_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~2009_q ),
	.datac(!\data_ram0|data_mem~2025_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3164_combout ),
	.datag(!\data_ram0|data_mem~1993_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4268 .extended_lut = "on";
defparam \data_ram0|data_mem~4268 .lut_mask = 64'h001B000AFF1BFF0A;
defparam \data_ram0|data_mem~4268 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y28_N14
stratixiii_lcell_comb \data_ram0|data_mem~3165 (
// Equation(s):
// \data_ram0|data_mem~3165_combout  = \data_ram0|data_mem~3160_combout  & \data_ram0|data_mem~4268_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3144_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~3152_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~3160_combout  & \data_ram0|data_mem~4268_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~3144_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3152_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # \data_ram0|data_mem~3160_combout  & !\data_ram0|data_mem~4268_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3144_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3152_combout ) ) # 
// !\data_ram0|data_mem~3160_combout  & !\data_ram0|data_mem~4268_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3144_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~3152_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~3144_combout ),
	.datad(!\data_ram0|data_mem~3152_combout ),
	.datae(!\data_ram0|data_mem~3160_combout ),
	.dataf(!\data_ram0|data_mem~4268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3165 .extended_lut = "off";
defparam \data_ram0|data_mem~3165 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \data_ram0|data_mem~3165 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N36
stratixiii_lcell_comb \data_ram0|data_mem~249feeder (
// Equation(s):
// \data_ram0|data_mem~249feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~249feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~249feeder .extended_lut = "off";
defparam \data_ram0|data_mem~249feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~249feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y31_N37
dffeas \data_ram0|data_mem~249 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~249 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~249 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y31_N1
dffeas \data_ram0|data_mem~233 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~233 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~233 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N17
dffeas \data_ram0|data_mem~153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~153 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~153 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y34_N37
dffeas \data_ram0|data_mem~169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~169 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~169 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y33_N1
dffeas \data_ram0|data_mem~137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~137 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~137 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y34_N36
stratixiii_lcell_comb \data_ram0|data_mem~3057 (
// Equation(s):
// \data_ram0|data_mem~3057_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~137_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~153_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~169_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~185_q ) )

	.dataa(!\data_ram0|data_mem~185_q ),
	.datab(!\data_ram0|data_mem~153_q ),
	.datac(!\data_ram0|data_mem~169_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3057 .extended_lut = "on";
defparam \data_ram0|data_mem~3057 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3057 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y34_N32
stratixiii_lcell_comb \data_ram0|data_mem~201feeder (
// Equation(s):
// \data_ram0|data_mem~201feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~201feeder .extended_lut = "off";
defparam \data_ram0|data_mem~201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~201feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y34_N33
dffeas \data_ram0|data_mem~201 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~201 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~201 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N0
stratixiii_lcell_comb \data_ram0|data_mem~3061 (
// Equation(s):
// \data_ram0|data_mem~3061_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3057_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3057_combout  & 
// (\data_ram0|data_mem~201_q ) # \data_ram0|data_mem~3057_combout  & \data_ram0|data_mem~217_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3057_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3057_combout  & (\data_ram0|data_mem~233_q ) # \data_ram0|data_mem~3057_combout  & \data_ram0|data_mem~249_q ) )

	.dataa(!\data_ram0|data_mem~217_q ),
	.datab(!\data_ram0|data_mem~249_q ),
	.datac(!\data_ram0|data_mem~233_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3057_combout ),
	.datag(!\data_ram0|data_mem~201_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3061 .extended_lut = "on";
defparam \data_ram0|data_mem~3061 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3061 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y27_N1
dffeas \data_ram0|data_mem~745 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~745 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~745 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y30_N0
stratixiii_lcell_comb \data_ram0|data_mem~729feeder (
// Equation(s):
// \data_ram0|data_mem~729feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~729feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~729feeder .extended_lut = "off";
defparam \data_ram0|data_mem~729feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~729feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y30_N1
dffeas \data_ram0|data_mem~729 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~729 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~729 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N34
stratixiii_lcell_comb \data_ram0|data_mem~665feeder (
// Equation(s):
// \data_ram0|data_mem~665feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~665feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~665feeder .extended_lut = "off";
defparam \data_ram0|data_mem~665feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~665feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y29_N35
dffeas \data_ram0|data_mem~665 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~665 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~665 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y27_N5
dffeas \data_ram0|data_mem~681 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~681 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~681 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~649feeder (
// Equation(s):
// \data_ram0|data_mem~649feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~649feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~649feeder .extended_lut = "off";
defparam \data_ram0|data_mem~649feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~649feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y26_N33
dffeas \data_ram0|data_mem~649 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~649feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~649 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~649 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~3065 (
// Equation(s):
// \data_ram0|data_mem~3065_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~649_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~665_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~681_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~697_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~697_q ),
	.datab(!\data_ram0|data_mem~665_q ),
	.datac(!\data_ram0|data_mem~681_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3065 .extended_lut = "on";
defparam \data_ram0|data_mem~3065 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3065 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y27_N3
dffeas \data_ram0|data_mem~713 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~713 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~713 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~3069 (
// Equation(s):
// \data_ram0|data_mem~3069_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3065_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3065_combout  & 
// \data_ram0|data_mem~713_q  # \data_ram0|data_mem~3065_combout  & (\data_ram0|data_mem~729_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3065_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3065_combout  & (\data_ram0|data_mem~745_q ) # \data_ram0|data_mem~3065_combout  & \data_ram0|data_mem~761_q ) )

	.dataa(!\data_ram0|data_mem~761_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~745_q ),
	.datad(!\data_ram0|data_mem~729_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3065_combout ),
	.datag(!\data_ram0|data_mem~713_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3069 .extended_lut = "on";
defparam \data_ram0|data_mem~3069 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~3069 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y22_N1
dffeas \data_ram0|data_mem~617 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~617 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~617 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N36
stratixiii_lcell_comb \data_ram0|data_mem~633feeder (
// Equation(s):
// \data_ram0|data_mem~633feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~633feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~633feeder .extended_lut = "off";
defparam \data_ram0|data_mem~633feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~633feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y22_N37
dffeas \data_ram0|data_mem~633 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~633feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~633 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~633 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y25_N3
dffeas \data_ram0|data_mem~537 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~537 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~537 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y25_N29
dffeas \data_ram0|data_mem~553 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~553 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~553 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N34
stratixiii_lcell_comb \data_ram0|data_mem~521feeder (
// Equation(s):
// \data_ram0|data_mem~521feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~521feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~521feeder .extended_lut = "off";
defparam \data_ram0|data_mem~521feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~521feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y25_N35
dffeas \data_ram0|data_mem~521 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~521 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~521 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y25_N28
stratixiii_lcell_comb \data_ram0|data_mem~3049 (
// Equation(s):
// \data_ram0|data_mem~3049_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~521_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~537_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~553_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~569_q ) )

	.dataa(!\data_ram0|data_mem~569_q ),
	.datab(!\data_ram0|data_mem~537_q ),
	.datac(!\data_ram0|data_mem~553_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3049_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3049 .extended_lut = "on";
defparam \data_ram0|data_mem~3049 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3049 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~585feeder (
// Equation(s):
// \data_ram0|data_mem~585feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~585feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~585feeder .extended_lut = "off";
defparam \data_ram0|data_mem~585feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~585feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y25_N25
dffeas \data_ram0|data_mem~585 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~585feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~585 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~585 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N0
stratixiii_lcell_comb \data_ram0|data_mem~3053 (
// Equation(s):
// \data_ram0|data_mem~3053_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3049_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3049_combout  & 
// (\data_ram0|data_mem~585_q ) # \data_ram0|data_mem~3049_combout  & \data_ram0|data_mem~601_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3049_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3049_combout  & \data_ram0|data_mem~617_q  # \data_ram0|data_mem~3049_combout  & (\data_ram0|data_mem~633_q )) )

	.dataa(!\data_ram0|data_mem~601_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~617_q ),
	.datad(!\data_ram0|data_mem~633_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3049_combout ),
	.datag(!\data_ram0|data_mem~585_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3053_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3053 .extended_lut = "on";
defparam \data_ram0|data_mem~3053 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~3053 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N16
stratixiii_lcell_comb \data_ram0|data_mem~89feeder (
// Equation(s):
// \data_ram0|data_mem~89feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~89feeder .extended_lut = "off";
defparam \data_ram0|data_mem~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~89feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y30_N17
dffeas \data_ram0|data_mem~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~89 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~89 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y30_N1
dffeas \data_ram0|data_mem~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~105 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~105 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y28_N15
dffeas \data_ram0|data_mem~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4056_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~25 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~25 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y31_N37
dffeas \data_ram0|data_mem~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~41 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~41 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N18
stratixiii_lcell_comb \data_ram0|data_mem~9feeder (
// Equation(s):
// \data_ram0|data_mem~9feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~9feeder .extended_lut = "off";
defparam \data_ram0|data_mem~9feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~9feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y31_N19
dffeas \data_ram0|data_mem~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~9 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~9 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y31_N36
stratixiii_lcell_comb \data_ram0|data_mem~3041 (
// Equation(s):
// \data_ram0|data_mem~3041_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~9_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~25_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~41_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~57_q ) )

	.dataa(!\data_ram0|data_mem~57_q ),
	.datab(!\data_ram0|data_mem~25_q ),
	.datac(!\data_ram0|data_mem~41_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3041 .extended_lut = "on";
defparam \data_ram0|data_mem~3041 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3041 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y31_N32
stratixiii_lcell_comb \data_ram0|data_mem~73feeder (
// Equation(s):
// \data_ram0|data_mem~73feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~73feeder .extended_lut = "off";
defparam \data_ram0|data_mem~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~73feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y31_N33
dffeas \data_ram0|data_mem~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~73 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~73 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N0
stratixiii_lcell_comb \data_ram0|data_mem~3045 (
// Equation(s):
// \data_ram0|data_mem~3045_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3041_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3041_combout  & 
// (\data_ram0|data_mem~73_q ) # \data_ram0|data_mem~3041_combout  & \data_ram0|data_mem~89_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3041_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3041_combout  & (\data_ram0|data_mem~105_q ) # \data_ram0|data_mem~3041_combout  & \data_ram0|data_mem~121_q ) )

	.dataa(!\data_ram0|data_mem~121_q ),
	.datab(!\data_ram0|data_mem~89_q ),
	.datac(!\data_ram0|data_mem~105_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3041_combout ),
	.datag(!\data_ram0|data_mem~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3045_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3045 .extended_lut = "on";
defparam \data_ram0|data_mem~3045 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3045 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N26
stratixiii_lcell_comb \data_ram0|data_mem~3073 (
// Equation(s):
// \data_ram0|data_mem~3073_combout  = \data_ram0|data_mem~3053_combout  & \data_ram0|data_mem~3045_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3061_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3069_combout ) ) # !\data_ram0|data_mem~3053_combout  & \data_ram0|data_mem~3045_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3061_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3069_combout )) ) # \data_ram0|data_mem~3053_combout  & 
// !\data_ram0|data_mem~3045_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3061_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3069_combout )) ) # !\data_ram0|data_mem~3053_combout  & !\data_ram0|data_mem~3045_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~3061_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3069_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~3061_combout ),
	.datad(!\data_ram0|data_mem~3069_combout ),
	.datae(!\data_ram0|data_mem~3053_combout ),
	.dataf(!\data_ram0|data_mem~3045_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3073 .extended_lut = "off";
defparam \data_ram0|data_mem~3073 .lut_mask = 64'h041526378C9DAEBF;
defparam \data_ram0|data_mem~3073 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N6
stratixiii_lcell_comb \data_ram0|data_mem~1785feeder (
// Equation(s):
// \data_ram0|data_mem~1785feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1785feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1785feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1785feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1785feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y32_N7
dffeas \data_ram0|data_mem~1785 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1785 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1785 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y29_N37
dffeas \data_ram0|data_mem~1769 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1769 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1769 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y29_N13
dffeas \data_ram0|data_mem~1705 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1705 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1705 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y24_N39
dffeas \data_ram0|data_mem~1721 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1721 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1721 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N14
stratixiii_lcell_comb \data_ram0|data_mem~1689feeder (
// Equation(s):
// \data_ram0|data_mem~1689feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1689feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1689feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1689feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1689feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N15
dffeas \data_ram0|data_mem~1689 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1689 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1689 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~1673feeder (
// Equation(s):
// \data_ram0|data_mem~1673feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1673feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1673feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1673feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1673feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N37
dffeas \data_ram0|data_mem~1673 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1673 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1673 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~3131 (
// Equation(s):
// \data_ram0|data_mem~3131_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & \data_ram0|data_mem~1673_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1689_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & !\openmips0|mem0|mem_addr_o[2]~32_combout  & \data_ram0|data_mem~1705_q  # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1721_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1705_q ),
	.datad(!\data_ram0|data_mem~1721_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1689_q ),
	.datag(!\data_ram0|data_mem~1673_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3131 .extended_lut = "on";
defparam \data_ram0|data_mem~3131 .lut_mask = 64'h1919195D5D5D195D;
defparam \data_ram0|data_mem~3131 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y29_N9
dffeas \data_ram0|data_mem~1737 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1737 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1737 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N36
stratixiii_lcell_comb \data_ram0|data_mem~3135 (
// Equation(s):
// \data_ram0|data_mem~3135_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3131_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3131_combout  & 
// (\data_ram0|data_mem~1737_q ) # \data_ram0|data_mem~3131_combout  & \data_ram0|data_mem~1753_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3131_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3131_combout  & (\data_ram0|data_mem~1769_q ) # \data_ram0|data_mem~3131_combout  & \data_ram0|data_mem~1785_q ) )

	.dataa(!\data_ram0|data_mem~1753_q ),
	.datab(!\data_ram0|data_mem~1785_q ),
	.datac(!\data_ram0|data_mem~1769_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3131_combout ),
	.datag(!\data_ram0|data_mem~1737_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3135 .extended_lut = "on";
defparam \data_ram0|data_mem~3135 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3135 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y29_N3
dffeas \data_ram0|data_mem~1273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1273 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1273 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y30_N13
dffeas \data_ram0|data_mem~1257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1257 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1257 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N14
stratixiii_lcell_comb \data_ram0|data_mem~1209feeder (
// Equation(s):
// \data_ram0|data_mem~1209feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1209feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1209feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1209feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1209feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N15
dffeas \data_ram0|data_mem~1209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1209 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1209 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y30_N17
dffeas \data_ram0|data_mem~1193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1193 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1193 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y32_N19
dffeas \data_ram0|data_mem~1177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1177 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1177 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N16
stratixiii_lcell_comb \data_ram0|data_mem~1161feeder (
// Equation(s):
// \data_ram0|data_mem~1161feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1161feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1161feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1161feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1161feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N17
dffeas \data_ram0|data_mem~1161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1161 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1161 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y30_N16
stratixiii_lcell_comb \data_ram0|data_mem~3123 (
// Equation(s):
// \data_ram0|data_mem~3123_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1161_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1177_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1193_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1209_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1209_q ),
	.datac(!\data_ram0|data_mem~1193_q ),
	.datad(!\data_ram0|data_mem~1177_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1161_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3123 .extended_lut = "on";
defparam \data_ram0|data_mem~3123 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \data_ram0|data_mem~3123 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y30_N15
dffeas \data_ram0|data_mem~1225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1225 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1225 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~3127 (
// Equation(s):
// \data_ram0|data_mem~3127_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3123_combout  & (\data_ram0|data_mem~1225_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3123_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1241_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3123_combout  & (\data_ram0|data_mem~1257_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3123_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1273_q ) )

	.dataa(!\data_ram0|data_mem~1241_q ),
	.datab(!\data_ram0|data_mem~1273_q ),
	.datac(!\data_ram0|data_mem~1257_q ),
	.datad(!\data_ram0|data_mem~3123_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1225_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3127 .extended_lut = "on";
defparam \data_ram0|data_mem~3127 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~3127 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N30
stratixiii_lcell_comb \data_ram0|data_mem~1625feeder (
// Equation(s):
// \data_ram0|data_mem~1625feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1625feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1625feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1625feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1625feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N31
dffeas \data_ram0|data_mem~1625 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1625 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1625 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y24_N33
dffeas \data_ram0|data_mem~1641 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1641 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1641 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N11
dffeas \data_ram0|data_mem~1561 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1561 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1561 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N33
dffeas \data_ram0|data_mem~1577 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1577 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1577 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N1
dffeas \data_ram0|data_mem~1545 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1545 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1545 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~3115 (
// Equation(s):
// \data_ram0|data_mem~3115_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1545_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1561_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1577_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1593_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1593_q ),
	.datab(!\data_ram0|data_mem~1561_q ),
	.datac(!\data_ram0|data_mem~1577_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1545_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3115 .extended_lut = "on";
defparam \data_ram0|data_mem~3115 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3115 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N35
dffeas \data_ram0|data_mem~1609 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1609 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1609 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~3119 (
// Equation(s):
// \data_ram0|data_mem~3119_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3115_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3115_combout  & 
// (\data_ram0|data_mem~1609_q ) # \data_ram0|data_mem~3115_combout  & \data_ram0|data_mem~1625_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3115_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3115_combout  & (\data_ram0|data_mem~1641_q ) # \data_ram0|data_mem~3115_combout  & \data_ram0|data_mem~1657_q ) )

	.dataa(!\data_ram0|data_mem~1657_q ),
	.datab(!\data_ram0|data_mem~1625_q ),
	.datac(!\data_ram0|data_mem~1641_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3115_combout ),
	.datag(!\data_ram0|data_mem~1609_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3119 .extended_lut = "on";
defparam \data_ram0|data_mem~3119 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3119 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y24_N17
dffeas \data_ram0|data_mem~1113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1113 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1113 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y24_N21
dffeas \data_ram0|data_mem~1129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1129 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1129 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N34
stratixiii_lcell_comb \data_ram0|data_mem~1081feeder (
// Equation(s):
// \data_ram0|data_mem~1081feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1081feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1081feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1081feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1081feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y25_N35
dffeas \data_ram0|data_mem~1081 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1081feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1081 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1081 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y25_N29
dffeas \data_ram0|data_mem~1065 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1065 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1065 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y26_N11
dffeas \data_ram0|data_mem~1033 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1033 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1033 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y25_N28
stratixiii_lcell_comb \data_ram0|data_mem~3107 (
// Equation(s):
// \data_ram0|data_mem~3107_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1033_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1049_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1065_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1081_q ) )

	.dataa(!\data_ram0|data_mem~1049_q ),
	.datab(!\data_ram0|data_mem~1081_q ),
	.datac(!\data_ram0|data_mem~1065_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1033_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3107 .extended_lut = "on";
defparam \data_ram0|data_mem~3107 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3107 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~1097feeder (
// Equation(s):
// \data_ram0|data_mem~1097feeder_combout  = \openmips0|ex_mem0|mem_reg2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1097feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1097feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1097feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1097feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y25_N25
dffeas \data_ram0|data_mem~1097 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1097feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1097_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1097 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1097 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~3111 (
// Equation(s):
// \data_ram0|data_mem~3111_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3107_combout  & (\data_ram0|data_mem~1097_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3107_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1113_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3107_combout  & (\data_ram0|data_mem~1129_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3107_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1145_q ) )

	.dataa(!\data_ram0|data_mem~1145_q ),
	.datab(!\data_ram0|data_mem~1113_q ),
	.datac(!\data_ram0|data_mem~1129_q ),
	.datad(!\data_ram0|data_mem~3107_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1097_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3111 .extended_lut = "on";
defparam \data_ram0|data_mem~3111 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~3111 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N20
stratixiii_lcell_comb \data_ram0|data_mem~3139 (
// Equation(s):
// \data_ram0|data_mem~3139_combout  = \data_ram0|data_mem~3119_combout  & \data_ram0|data_mem~3111_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3127_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3135_combout  ) # !\data_ram0|data_mem~3119_combout  & \data_ram0|data_mem~3111_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # 
// \data_ram0|data_mem~3127_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3135_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout ) ) # \data_ram0|data_mem~3119_combout  & !\data_ram0|data_mem~3111_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3127_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3135_combout ) ) # 
// !\data_ram0|data_mem~3119_combout  & !\data_ram0|data_mem~3111_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3127_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~3135_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\data_ram0|data_mem~3135_combout ),
	.datac(!\data_ram0|data_mem~3127_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\data_ram0|data_mem~3119_combout ),
	.dataf(!\data_ram0|data_mem~3111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3139 .extended_lut = "off";
defparam \data_ram0|data_mem~3139 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \data_ram0|data_mem~3139 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N10
stratixiii_lcell_comb \data_ram0|data_mem~3166 (
// Equation(s):
// \data_ram0|data_mem~3166_combout  = \data_ram0|data_mem~3073_combout  & \data_ram0|data_mem~3139_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  # !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~3106_combout  # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~3165_combout ) ) # !\data_ram0|data_mem~3073_combout  & \data_ram0|data_mem~3139_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~3106_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~3165_combout )) ) # \data_ram0|data_mem~3073_combout  & 
// !\data_ram0|data_mem~3139_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~3106_combout  # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~3165_combout )) ) # !\data_ram0|data_mem~3073_combout  & !\data_ram0|data_mem~3139_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  & 
// \data_ram0|data_mem~3106_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~3165_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\data_ram0|data_mem~3106_combout ),
	.datad(!\data_ram0|data_mem~3165_combout ),
	.datae(!\data_ram0|data_mem~3073_combout ),
	.dataf(!\data_ram0|data_mem~3139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3166 .extended_lut = "off";
defparam \data_ram0|data_mem~3166 .lut_mask = 64'h04158C9D2637AEBF;
defparam \data_ram0|data_mem~3166 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y29_N26
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~56 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~56_combout  = \data_ram0|data_mem~3166_combout  & ( \rst~input_o  & (!\openmips0|ex_mem0|mem_aluop [3] & \openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_wdata [8]) ) # !\data_ram0|data_mem~3166_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [8] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|ex_mem0|mem_aluop [3]),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|mem0|Equal0~0_combout ),
	.datad(!\openmips0|ex_mem0|mem_wdata [8]),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~3166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~56 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~56 .lut_mask = 64'h0031003102330233;
defparam \openmips0|mem_wb0|wb_wdata~56 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y29_N27
dffeas \openmips0|mem_wb0|wb_wdata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[8] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[8] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N26
stratixiii_lcell_comb \openmips0|regfile1|regs~393 (
// Equation(s):
// \openmips0|regfile1|regs~393_combout  = \openmips0|mem_wb0|wb_wdata [8] # !\openmips0|mem_wb0|wb_wdata [8] & ( !\rst~input_o  )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~393 .extended_lut = "off";
defparam \openmips0|regfile1|regs~393 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \openmips0|regfile1|regs~393 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y30_N27
dffeas \openmips0|regfile1|regs[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][8] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][8] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y29_N27
dffeas \openmips0|regfile1|regs[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][9] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][9] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y29_N35
dffeas \openmips0|regfile1|regs[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][9] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][9] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N34
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~83 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~83_combout  = \openmips0|regfile1|regs[1][9]~q  & ( !\openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|regfile1|regs[6][9]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout  & 
// (!\openmips0|id0|reg1_addr_o[1]~4_combout  # \openmips0|regfile1|regs[7][9]~q ) ) # !\openmips0|regfile1|regs[1][9]~q  & ( \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[6][9]~q  # 
// \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[7][9]~q )) )

	.dataa(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datac(!\openmips0|regfile1|regs[6][9]~q ),
	.datad(!\openmips0|regfile1|regs[7][9]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~83 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~83 .lut_mask = 64'h0213021346574657;
defparam \openmips0|id_ex0|ex_reg1~83 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N16
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~84 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~84_combout  = \openmips0|id_ex0|ex_reg1[8]~60_combout  & \openmips0|mem_wb0|wb_wdata~57_combout  & ( \openmips0|id_ex0|ex_reg1[5]~49_combout  # \openmips0|mem_wb0|wb_wdata [9] ) # !\openmips0|id_ex0|ex_reg1[8]~60_combout  & 
// \openmips0|mem_wb0|wb_wdata~57_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|id_ex0|ex_reg1~83_combout ) # \openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|ex0|Mux6~0_combout  ) # \openmips0|id_ex0|ex_reg1[8]~60_combout  & 
// !\openmips0|mem_wb0|wb_wdata~57_combout  & ( \openmips0|mem_wb0|wb_wdata [9] & !\openmips0|id_ex0|ex_reg1[5]~49_combout  ) # !\openmips0|id_ex0|ex_reg1[8]~60_combout  & !\openmips0|mem_wb0|wb_wdata~57_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  
// & (\openmips0|id_ex0|ex_reg1~83_combout ) # \openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|ex0|Mux6~0_combout  )

	.dataa(!\openmips0|ex0|Mux6~0_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [9]),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.datad(!\openmips0|id_ex0|ex_reg1~83_combout ),
	.datae(!\openmips0|id_ex0|ex_reg1[8]~60_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~84 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~84 .lut_mask = 64'h05F5303005F53F3F;
defparam \openmips0|id_ex0|ex_reg1~84 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y29_N17
dffeas \openmips0|id_ex0|ex_reg1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[8]~62_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[9] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[9] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N18
stratixiii_lcell_comb \openmips0|regfile1|regs~415 (
// Equation(s):
// \openmips0|regfile1|regs~415_combout  = \openmips0|mem_wb0|wb_wdata [9] # !\openmips0|mem_wb0|wb_wdata [9] & ( !\rst~input_o  )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~415_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~415 .extended_lut = "off";
defparam \openmips0|regfile1|regs~415 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \openmips0|regfile1|regs~415 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y31_N19
dffeas \openmips0|regfile1|regs[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][9] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][9] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N23
dffeas \openmips0|regfile1|regs[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][9] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][9] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N22
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~103 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~103_combout  = \openmips0|regfile1|regs[6][9]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[4][9]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[2][9]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout ) ) # !\openmips0|regfile1|regs[6][9]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[4][9]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[2][9]~q  )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datac(!\openmips0|regfile1|regs[2][9]~q ),
	.datad(!\openmips0|regfile1|regs[4][9]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[6][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~103 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~103 .lut_mask = 64'h0426042615371537;
defparam \openmips0|id_ex0|ex_reg2~103 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y29_N37
dffeas \openmips0|regfile1|regs[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][9] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][9] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y29_N17
dffeas \openmips0|regfile1|regs[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~394_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][9] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][9] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N16
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~104 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~104_combout  = \openmips0|regfile1|regs[3][9]~q  & \openmips0|regfile1|regs[1][9]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  # !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][9]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][9]~q  ) # !\openmips0|regfile1|regs[3][9]~q  & \openmips0|regfile1|regs[1][9]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout ) # 
// \openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][9]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][9]~q ) ) # \openmips0|regfile1|regs[3][9]~q  & 
// !\openmips0|regfile1|regs[1][9]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|id0|reg2_addr_o[1]~4_combout ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[5][9]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][9]~q ) ) # !\openmips0|regfile1|regs[3][9]~q  & !\openmips0|regfile1|regs[1][9]~q  & ( \openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[5][9]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[7][9]~q ) )

	.dataa(!\openmips0|regfile1|regs[7][9]~q ),
	.datab(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datac(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datad(!\openmips0|regfile1|regs[5][9]~q ),
	.datae(!\openmips0|regfile1|regs[3][9]~q ),
	.dataf(!\openmips0|regfile1|regs[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~104 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~104 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \openmips0|id_ex0|ex_reg2~104 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N38
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~105 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~105_combout  = \openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata~57_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|id_ex0|ex_reg2~103_combout  # \openmips0|id_ex0|ex_reg2[12]~66_combout 
//  & (\openmips0|id_ex0|ex_reg2~104_combout ) ) # !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata~57_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  # \openmips0|mem_wb0|wb_wdata [9] ) # 
// \openmips0|id_ex0|ex_reg2[12]~67_combout  & !\openmips0|mem_wb0|wb_wdata~57_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|id_ex0|ex_reg2~103_combout  # \openmips0|id_ex0|ex_reg2[12]~66_combout  & 
// (\openmips0|id_ex0|ex_reg2~104_combout ) ) # !\openmips0|id_ex0|ex_reg2[12]~67_combout  & !\openmips0|mem_wb0|wb_wdata~57_combout  & ( \openmips0|mem_wb0|wb_wdata [9] & \openmips0|id_ex0|ex_reg2[12]~66_combout  )

	.dataa(!\openmips0|mem_wb0|wb_wdata [9]),
	.datab(!\openmips0|id_ex0|ex_reg2~103_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2[12]~66_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~104_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2[12]~67_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~105 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~105 .lut_mask = 64'h0505303FF5F5303F;
defparam \openmips0|id_ex0|ex_reg2~105 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y29_N39
dffeas \openmips0|id_ex0|ex_reg2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~105_combout ),
	.asdata(\openmips0|ex0|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg2[12]~69_combout ),
	.sload(\openmips0|id0|always2~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[9] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[9] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N18
stratixiii_lcell_comb \openmips0|ex0|Mux6~0 (
// Equation(s):
// \openmips0|ex0|Mux6~0_combout  = \openmips0|id_ex0|ex_reg1 [9] & \openmips0|id_ex0|ex_reg2 [9] & ( \openmips0|ex0|Mux0~1_combout  ) # !\openmips0|id_ex0|ex_reg1 [9] & \openmips0|id_ex0|ex_reg2 [9] & ( \openmips0|ex0|Mux0~1_combout  ) # 
// \openmips0|id_ex0|ex_reg1 [9] & !\openmips0|id_ex0|ex_reg2 [9] & ( !\openmips0|id_ex0|ex_alusel [1] & \openmips0|ex0|Mux0~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_alusel [1]),
	.datad(!\openmips0|ex0|Mux0~1_combout ),
	.datae(!\openmips0|id_ex0|ex_reg1 [9]),
	.dataf(!\openmips0|id_ex0|ex_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux6~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux6~0 .lut_mask = 64'h000000F000FF00FF;
defparam \openmips0|ex0|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N19
dffeas \openmips0|ex_mem0|mem_wdata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[9] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[9] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y30_N17
dffeas \openmips0|ex_mem0|mem_reg2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[9] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[9] .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y28_N13
dffeas \data_ram0|data_mem~1450 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1450 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1450 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N30
stratixiii_lcell_comb \data_ram0|data_mem~1466feeder (
// Equation(s):
// \data_ram0|data_mem~1466feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1466feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1466feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1466feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1466feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N31
dffeas \data_ram0|data_mem~1466 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1466 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1466 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~1418feeder (
// Equation(s):
// \data_ram0|data_mem~1418feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1418feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1418feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1418feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1418feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N29
dffeas \data_ram0|data_mem~1418 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1418 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1418 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N12
stratixiii_lcell_comb \data_ram0|data_mem~3257 (
// Equation(s):
// \data_ram0|data_mem~3257_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1418_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1434_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1450_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1466_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1434_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1450_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1466_q ),
	.datag(!\data_ram0|data_mem~1418_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3257 .extended_lut = "on";
defparam \data_ram0|data_mem~3257 .lut_mask = 64'h0C770C330C770CFF;
defparam \data_ram0|data_mem~3257 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y28_N17
dffeas \data_ram0|data_mem~1514 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1514 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1514 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N24
stratixiii_lcell_comb \data_ram0|data_mem~1530feeder (
// Equation(s):
// \data_ram0|data_mem~1530feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1530feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1530feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1530feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1530feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y28_N25
dffeas \data_ram0|data_mem~1530 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1530feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1530 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1530 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y28_N9
dffeas \data_ram0|data_mem~1482 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1482 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1482 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N16
stratixiii_lcell_comb \data_ram0|data_mem~3261 (
// Equation(s):
// \data_ram0|data_mem~3261_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3257_combout  & (\data_ram0|data_mem~1482_q  & (\openmips0|mem0|mem_addr_o[2]~32_combout )) # \data_ram0|data_mem~3257_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1498_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3257_combout  & \data_ram0|data_mem~1514_q  & (\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3257_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1530_q ) )

	.dataa(!\data_ram0|data_mem~1498_q ),
	.datab(!\data_ram0|data_mem~3257_combout ),
	.datac(!\data_ram0|data_mem~1514_q ),
	.datad(!\data_ram0|data_mem~1530_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1482_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3261 .extended_lut = "on";
defparam \data_ram0|data_mem~3261 .lut_mask = 64'h333333331D1D0C3F;
defparam \data_ram0|data_mem~3261 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y28_N7
dffeas \data_ram0|data_mem~1370 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1370 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1370 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y28_N9
dffeas \data_ram0|data_mem~1386 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1386 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1386 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y28_N7
dffeas \data_ram0|data_mem~1338 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1338 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1338 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N33
dffeas \data_ram0|data_mem~1322 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1322 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1322 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N35
dffeas \data_ram0|data_mem~1290 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1290 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1290 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N32
stratixiii_lcell_comb \data_ram0|data_mem~3249 (
// Equation(s):
// \data_ram0|data_mem~3249_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1290_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1306_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1322_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1338_q ) )

	.dataa(!\data_ram0|data_mem~1306_q ),
	.datab(!\data_ram0|data_mem~1338_q ),
	.datac(!\data_ram0|data_mem~1322_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1290_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3249 .extended_lut = "on";
defparam \data_ram0|data_mem~3249 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3249 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N28
stratixiii_lcell_comb \data_ram0|data_mem~1354feeder (
// Equation(s):
// \data_ram0|data_mem~1354feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1354feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1354feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1354feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1354feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y32_N29
dffeas \data_ram0|data_mem~1354 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1354 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1354 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y28_N8
stratixiii_lcell_comb \data_ram0|data_mem~3253 (
// Equation(s):
// \data_ram0|data_mem~3253_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3249_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3249_combout  & 
// (\data_ram0|data_mem~1354_q ) # \data_ram0|data_mem~3249_combout  & \data_ram0|data_mem~1370_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3249_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3249_combout  & (\data_ram0|data_mem~1386_q ) # \data_ram0|data_mem~3249_combout  & \data_ram0|data_mem~1402_q ) )

	.dataa(!\data_ram0|data_mem~1402_q ),
	.datab(!\data_ram0|data_mem~1370_q ),
	.datac(!\data_ram0|data_mem~1386_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3249_combout ),
	.datag(!\data_ram0|data_mem~1354_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3253 .extended_lut = "on";
defparam \data_ram0|data_mem~3253 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3253 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N1
dffeas \data_ram0|data_mem~1114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1114 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1114 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y26_N1
dffeas \data_ram0|data_mem~1130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1130 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1130 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y26_N21
dffeas \data_ram0|data_mem~1050 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1050 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1050 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y26_N25
dffeas \data_ram0|data_mem~1066 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1066_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1066 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1066 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N22
stratixiii_lcell_comb \data_ram0|data_mem~1034feeder (
// Equation(s):
// \data_ram0|data_mem~1034feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1034feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1034feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1034feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1034feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y26_N23
dffeas \data_ram0|data_mem~1034 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1034feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1034 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1034 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y26_N24
stratixiii_lcell_comb \data_ram0|data_mem~3233 (
// Equation(s):
// \data_ram0|data_mem~3233_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1034_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1050_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1066_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1082_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1082_q ),
	.datab(!\data_ram0|data_mem~1050_q ),
	.datac(!\data_ram0|data_mem~1066_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1034_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3233 .extended_lut = "on";
defparam \data_ram0|data_mem~3233 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3233 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y26_N3
dffeas \data_ram0|data_mem~1098 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1098_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1098 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1098 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y26_N0
stratixiii_lcell_comb \data_ram0|data_mem~3237 (
// Equation(s):
// \data_ram0|data_mem~3237_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3233_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3233_combout  & 
// (\data_ram0|data_mem~1098_q ) # \data_ram0|data_mem~3233_combout  & \data_ram0|data_mem~1114_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3233_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3233_combout  & (\data_ram0|data_mem~1130_q ) # \data_ram0|data_mem~3233_combout  & \data_ram0|data_mem~1146_q ) )

	.dataa(!\data_ram0|data_mem~1146_q ),
	.datab(!\data_ram0|data_mem~1114_q ),
	.datac(!\data_ram0|data_mem~1130_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3233_combout ),
	.datag(!\data_ram0|data_mem~1098_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3237 .extended_lut = "on";
defparam \data_ram0|data_mem~3237 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3237 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y29_N7
dffeas \data_ram0|data_mem~1242 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1242 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1242 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y29_N37
dffeas \data_ram0|data_mem~1258 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1258 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1258 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N2
stratixiii_lcell_comb \data_ram0|data_mem~1178feeder (
// Equation(s):
// \data_ram0|data_mem~1178feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1178feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1178feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1178feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1178feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N3
dffeas \data_ram0|data_mem~1178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1178 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1178 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y29_N21
dffeas \data_ram0|data_mem~1194 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1194 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1194 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N4
stratixiii_lcell_comb \data_ram0|data_mem~1162feeder (
// Equation(s):
// \data_ram0|data_mem~1162feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1162feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1162feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1162feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1162feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N5
dffeas \data_ram0|data_mem~1162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1162 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1162 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y29_N20
stratixiii_lcell_comb \data_ram0|data_mem~3241 (
// Equation(s):
// \data_ram0|data_mem~3241_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1162_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1178_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1194_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1210_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1210_q ),
	.datab(!\data_ram0|data_mem~1178_q ),
	.datac(!\data_ram0|data_mem~1194_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1162_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3241 .extended_lut = "on";
defparam \data_ram0|data_mem~3241 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3241 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y29_N39
dffeas \data_ram0|data_mem~1226 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1226 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1226 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y29_N36
stratixiii_lcell_comb \data_ram0|data_mem~3245 (
// Equation(s):
// \data_ram0|data_mem~3245_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3241_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3241_combout  & 
// (\data_ram0|data_mem~1226_q ) # \data_ram0|data_mem~3241_combout  & \data_ram0|data_mem~1242_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3241_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3241_combout  & (\data_ram0|data_mem~1258_q ) # \data_ram0|data_mem~3241_combout  & \data_ram0|data_mem~1274_q ) )

	.dataa(!\data_ram0|data_mem~1274_q ),
	.datab(!\data_ram0|data_mem~1242_q ),
	.datac(!\data_ram0|data_mem~1258_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3241_combout ),
	.datag(!\data_ram0|data_mem~1226_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3245 .extended_lut = "on";
defparam \data_ram0|data_mem~3245 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3245 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N22
stratixiii_lcell_comb \data_ram0|data_mem~3265 (
// Equation(s):
// \data_ram0|data_mem~3265_combout  = \data_ram0|data_mem~3237_combout  & \data_ram0|data_mem~3245_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  # !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3253_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3261_combout  ) # !\data_ram0|data_mem~3237_combout  & \data_ram0|data_mem~3245_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~3253_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3261_combout ) ) # \data_ram0|data_mem~3237_combout  & !\data_ram0|data_mem~3245_combout  & ( 
// !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3253_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3261_combout  ) # 
// !\data_ram0|data_mem~3237_combout  & !\data_ram0|data_mem~3245_combout  & ( \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3253_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~3261_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~3261_combout ),
	.datad(!\data_ram0|data_mem~3253_combout ),
	.datae(!\data_ram0|data_mem~3237_combout ),
	.dataf(!\data_ram0|data_mem~3245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3265 .extended_lut = "off";
defparam \data_ram0|data_mem~3265 .lut_mask = 64'h012389AB4567CDEF;
defparam \data_ram0|data_mem~3265 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y28_N1
dffeas \data_ram0|data_mem~618 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~618 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~618 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N22
stratixiii_lcell_comb \data_ram0|data_mem~634feeder (
// Equation(s):
// \data_ram0|data_mem~634feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~634feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~634feeder .extended_lut = "off";
defparam \data_ram0|data_mem~634feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~634feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N23
dffeas \data_ram0|data_mem~634 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~634feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~634 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~634 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N21
dffeas \data_ram0|data_mem~538 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~538 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~538 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y28_N25
dffeas \data_ram0|data_mem~554 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~554 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~554 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N27
dffeas \data_ram0|data_mem~570 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~570 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~570 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N31
dffeas \data_ram0|data_mem~522 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~522 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~522 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y28_N24
stratixiii_lcell_comb \data_ram0|data_mem~3200 (
// Equation(s):
// \data_ram0|data_mem~3200_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~522_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~538_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~554_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~570_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~538_q ),
	.datac(!\data_ram0|data_mem~554_q ),
	.datad(!\data_ram0|data_mem~570_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3200 .extended_lut = "on";
defparam \data_ram0|data_mem~3200 .lut_mask = 64'h1B1B0A5F55555555;
defparam \data_ram0|data_mem~3200 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y28_N3
dffeas \data_ram0|data_mem~586 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~586 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~586 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y28_N0
stratixiii_lcell_comb \data_ram0|data_mem~3204 (
// Equation(s):
// \data_ram0|data_mem~3204_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3200_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3200_combout  & 
// (\data_ram0|data_mem~586_q ) # \data_ram0|data_mem~3200_combout  & \data_ram0|data_mem~602_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3200_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3200_combout  & \data_ram0|data_mem~618_q  # \data_ram0|data_mem~3200_combout  & (\data_ram0|data_mem~634_q )) )

	.dataa(!\data_ram0|data_mem~602_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~618_q ),
	.datad(!\data_ram0|data_mem~634_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3200_combout ),
	.datag(!\data_ram0|data_mem~586_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3204 .extended_lut = "on";
defparam \data_ram0|data_mem~3204 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~3204 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~986feeder (
// Equation(s):
// \data_ram0|data_mem~986feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~986feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~986feeder .extended_lut = "off";
defparam \data_ram0|data_mem~986feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~986feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N13
dffeas \data_ram0|data_mem~986 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~986feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~986 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~986 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y20_N1
dffeas \data_ram0|data_mem~1002 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1002 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1002 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N10
stratixiii_lcell_comb \data_ram0|data_mem~1018feeder (
// Equation(s):
// \data_ram0|data_mem~1018feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1018feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1018feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1018feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1018feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N11
dffeas \data_ram0|data_mem~1018 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1018feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1018 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1018 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N21
dffeas \data_ram0|data_mem~922 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~922 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~922 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y20_N5
dffeas \data_ram0|data_mem~938 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~938 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~938 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N31
dffeas \data_ram0|data_mem~906 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~906 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~906 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y20_N4
stratixiii_lcell_comb \data_ram0|data_mem~3224 (
// Equation(s):
// \data_ram0|data_mem~3224_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~906_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~922_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~938_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~954_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~954_q ),
	.datab(!\data_ram0|data_mem~922_q ),
	.datac(!\data_ram0|data_mem~938_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~906_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3224 .extended_lut = "on";
defparam \data_ram0|data_mem~3224 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3224 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y20_N3
dffeas \data_ram0|data_mem~970 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~970 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~970 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y20_N0
stratixiii_lcell_comb \data_ram0|data_mem~3228 (
// Equation(s):
// \data_ram0|data_mem~3228_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3224_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3224_combout  & 
// (\data_ram0|data_mem~970_q ) # \data_ram0|data_mem~3224_combout  & \data_ram0|data_mem~986_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3224_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3224_combout  & \data_ram0|data_mem~1002_q  # \data_ram0|data_mem~3224_combout  & (\data_ram0|data_mem~1018_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~986_q ),
	.datac(!\data_ram0|data_mem~1002_q ),
	.datad(!\data_ram0|data_mem~1018_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3224_combout ),
	.datag(!\data_ram0|data_mem~970_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3228 .extended_lut = "on";
defparam \data_ram0|data_mem~3228 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3228 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y25_N27
dffeas \data_ram0|data_mem~858 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~858 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~858 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y25_N21
dffeas \data_ram0|data_mem~874 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~874 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~874 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y25_N29
dffeas \data_ram0|data_mem~890 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~890 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~890 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y23_N31
dffeas \data_ram0|data_mem~794 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~794 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~794 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y25_N25
dffeas \data_ram0|data_mem~810 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~810 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~810 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y25_N7
dffeas \data_ram0|data_mem~778 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~778 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~778 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~3216 (
// Equation(s):
// \data_ram0|data_mem~3216_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~778_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~794_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~810_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~826_q ) )

	.dataa(!\data_ram0|data_mem~826_q ),
	.datab(!\data_ram0|data_mem~794_q ),
	.datac(!\data_ram0|data_mem~810_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~778_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3216 .extended_lut = "on";
defparam \data_ram0|data_mem~3216 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3216 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y25_N23
dffeas \data_ram0|data_mem~842 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~842 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~842 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y25_N20
stratixiii_lcell_comb \data_ram0|data_mem~3220 (
// Equation(s):
// \data_ram0|data_mem~3220_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3216_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3216_combout  & 
// (\data_ram0|data_mem~842_q ) # \data_ram0|data_mem~3216_combout  & \data_ram0|data_mem~858_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3216_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3216_combout  & \data_ram0|data_mem~874_q  # \data_ram0|data_mem~3216_combout  & (\data_ram0|data_mem~890_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~858_q ),
	.datac(!\data_ram0|data_mem~874_q ),
	.datad(!\data_ram0|data_mem~890_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3216_combout ),
	.datag(!\data_ram0|data_mem~842_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3220 .extended_lut = "on";
defparam \data_ram0|data_mem~3220 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3220 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y30_N8
stratixiii_lcell_comb \data_ram0|data_mem~762feeder (
// Equation(s):
// \data_ram0|data_mem~762feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~762feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~762feeder .extended_lut = "off";
defparam \data_ram0|data_mem~762feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~762feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y30_N9
dffeas \data_ram0|data_mem~762 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~762 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~762 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y27_N29
dffeas \data_ram0|data_mem~746 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~746 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~746 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N25
dffeas \data_ram0|data_mem~666 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~666 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~666 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y27_N33
dffeas \data_ram0|data_mem~682 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~682 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~682 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N13
dffeas \data_ram0|data_mem~650 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~650 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~650 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y27_N32
stratixiii_lcell_comb \data_ram0|data_mem~3208 (
// Equation(s):
// \data_ram0|data_mem~3208_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~650_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~666_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~682_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~698_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~698_q ),
	.datab(!\data_ram0|data_mem~666_q ),
	.datac(!\data_ram0|data_mem~682_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3208 .extended_lut = "on";
defparam \data_ram0|data_mem~3208 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3208 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y27_N31
dffeas \data_ram0|data_mem~714 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~714 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~714 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~3212 (
// Equation(s):
// \data_ram0|data_mem~3212_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3208_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3208_combout  & 
// (\data_ram0|data_mem~714_q ) # \data_ram0|data_mem~3208_combout  & \data_ram0|data_mem~730_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3208_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3208_combout  & (\data_ram0|data_mem~746_q ) # \data_ram0|data_mem~3208_combout  & \data_ram0|data_mem~762_q ) )

	.dataa(!\data_ram0|data_mem~730_q ),
	.datab(!\data_ram0|data_mem~762_q ),
	.datac(!\data_ram0|data_mem~746_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3208_combout ),
	.datag(!\data_ram0|data_mem~714_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3212 .extended_lut = "on";
defparam \data_ram0|data_mem~3212 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3212 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N0
stratixiii_lcell_comb \data_ram0|data_mem~3232 (
// Equation(s):
// \data_ram0|data_mem~3232_combout  = \data_ram0|data_mem~3220_combout  & \data_ram0|data_mem~3212_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3204_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3228_combout ) ) # !\data_ram0|data_mem~3220_combout  & \data_ram0|data_mem~3212_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~3204_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3228_combout ) ) # \data_ram0|data_mem~3220_combout  & 
// !\data_ram0|data_mem~3212_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3204_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3228_combout  & 
// \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # !\data_ram0|data_mem~3220_combout  & !\data_ram0|data_mem~3212_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3204_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3228_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\data_ram0|data_mem~3204_combout ),
	.datac(!\data_ram0|data_mem~3228_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\data_ram0|data_mem~3220_combout ),
	.dataf(!\data_ram0|data_mem~3212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3232 .extended_lut = "off";
defparam \data_ram0|data_mem~3232 .lut_mask = 64'h220522AF770577AF;
defparam \data_ram0|data_mem~3232 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N16
stratixiii_lcell_comb \data_ram0|data_mem~474feeder (
// Equation(s):
// \data_ram0|data_mem~474feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~474feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~474feeder .extended_lut = "off";
defparam \data_ram0|data_mem~474feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~474feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N17
dffeas \data_ram0|data_mem~474 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~474 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~474 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y30_N37
dffeas \data_ram0|data_mem~490 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~490 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~490 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y32_N18
stratixiii_lcell_comb \data_ram0|data_mem~506feeder (
// Equation(s):
// \data_ram0|data_mem~506feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~506feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~506feeder .extended_lut = "off";
defparam \data_ram0|data_mem~506feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~506feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y32_N19
dffeas \data_ram0|data_mem~506 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~506feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~506 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~506 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y27_N9
dffeas \data_ram0|data_mem~410 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~410 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~410 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y30_N13
dffeas \data_ram0|data_mem~426 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~426 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~426 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N32
stratixiii_lcell_comb \data_ram0|data_mem~442feeder (
// Equation(s):
// \data_ram0|data_mem~442feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~442feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~442feeder .extended_lut = "off";
defparam \data_ram0|data_mem~442feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~442feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y30_N33
dffeas \data_ram0|data_mem~442 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~442 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~442 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y30_N19
dffeas \data_ram0|data_mem~394 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~394 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~394 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~3191 (
// Equation(s):
// \data_ram0|data_mem~3191_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~394_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~410_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~426_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~442_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~410_q ),
	.datac(!\data_ram0|data_mem~426_q ),
	.datad(!\data_ram0|data_mem~442_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~394_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3191 .extended_lut = "on";
defparam \data_ram0|data_mem~3191 .lut_mask = 64'h1B1B0A5F55555555;
defparam \data_ram0|data_mem~3191 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y30_N6
stratixiii_lcell_comb \data_ram0|data_mem~458feeder (
// Equation(s):
// \data_ram0|data_mem~458feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~458feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~458feeder .extended_lut = "off";
defparam \data_ram0|data_mem~458feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~458feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y30_N7
dffeas \data_ram0|data_mem~458 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~458 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~458 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y30_N36
stratixiii_lcell_comb \data_ram0|data_mem~3195 (
// Equation(s):
// \data_ram0|data_mem~3195_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3191_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3191_combout  & 
// (\data_ram0|data_mem~458_q ) # \data_ram0|data_mem~3191_combout  & \data_ram0|data_mem~474_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3191_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3191_combout  & \data_ram0|data_mem~490_q  # \data_ram0|data_mem~3191_combout  & (\data_ram0|data_mem~506_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~474_q ),
	.datac(!\data_ram0|data_mem~490_q ),
	.datad(!\data_ram0|data_mem~506_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3191_combout ),
	.datag(!\data_ram0|data_mem~458_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3195 .extended_lut = "on";
defparam \data_ram0|data_mem~3195 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3195 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N23
dffeas \data_ram0|data_mem~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~90 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~90 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y31_N1
dffeas \data_ram0|data_mem~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~106 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~106 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~122feeder (
// Equation(s):
// \data_ram0|data_mem~122feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~122feeder .extended_lut = "off";
defparam \data_ram0|data_mem~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~122feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N21
dffeas \data_ram0|data_mem~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~122 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~122 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N0
stratixiii_lcell_comb \data_ram0|data_mem~58feeder (
// Equation(s):
// \data_ram0|data_mem~58feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~58feeder .extended_lut = "off";
defparam \data_ram0|data_mem~58feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~58feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y31_N1
dffeas \data_ram0|data_mem~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~58 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~58 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y31_N25
dffeas \data_ram0|data_mem~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~42 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~42 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N2
stratixiii_lcell_comb \data_ram0|data_mem~10feeder (
// Equation(s):
// \data_ram0|data_mem~10feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~10feeder .extended_lut = "off";
defparam \data_ram0|data_mem~10feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~10feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y31_N3
dffeas \data_ram0|data_mem~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~10 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~10 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~3167 (
// Equation(s):
// \data_ram0|data_mem~3167_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~10_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~26_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~42_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~58_q ) )

	.dataa(!\data_ram0|data_mem~26_q ),
	.datab(!\data_ram0|data_mem~58_q ),
	.datac(!\data_ram0|data_mem~42_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3167 .extended_lut = "on";
defparam \data_ram0|data_mem~3167 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3167 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y31_N3
dffeas \data_ram0|data_mem~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~74 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~74 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y31_N0
stratixiii_lcell_comb \data_ram0|data_mem~3171 (
// Equation(s):
// \data_ram0|data_mem~3171_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3167_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3167_combout  & 
// (\data_ram0|data_mem~74_q ) # \data_ram0|data_mem~3167_combout  & \data_ram0|data_mem~90_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3167_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3167_combout  & \data_ram0|data_mem~106_q  # \data_ram0|data_mem~3167_combout  & (\data_ram0|data_mem~122_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~90_q ),
	.datac(!\data_ram0|data_mem~106_q ),
	.datad(!\data_ram0|data_mem~122_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3167_combout ),
	.datag(!\data_ram0|data_mem~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3171 .extended_lut = "on";
defparam \data_ram0|data_mem~3171 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3171 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~378feeder (
// Equation(s):
// \data_ram0|data_mem~378feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~378feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~378feeder .extended_lut = "off";
defparam \data_ram0|data_mem~378feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~378feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N37
dffeas \data_ram0|data_mem~378 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~378 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~378 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y26_N37
dffeas \data_ram0|data_mem~362 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~362 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~362 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N38
stratixiii_lcell_comb \data_ram0|data_mem~346feeder (
// Equation(s):
// \data_ram0|data_mem~346feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~346feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~346feeder .extended_lut = "off";
defparam \data_ram0|data_mem~346feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~346feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N39
dffeas \data_ram0|data_mem~346 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~346 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~346 .power_up = "low";
// synopsys translate_on

// atom is at FF_X22_Y26_N1
dffeas \data_ram0|data_mem~282 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~282 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~282 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y26_N13
dffeas \data_ram0|data_mem~298 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~298 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~298 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y27_N27
dffeas \data_ram0|data_mem~266 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~266 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~266 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y26_N12
stratixiii_lcell_comb \data_ram0|data_mem~3183 (
// Equation(s):
// \data_ram0|data_mem~3183_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~266_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~282_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~298_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~314_q ) )

	.dataa(!\data_ram0|data_mem~314_q ),
	.datab(!\data_ram0|data_mem~282_q ),
	.datac(!\data_ram0|data_mem~298_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~266_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3183 .extended_lut = "on";
defparam \data_ram0|data_mem~3183 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3183 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y26_N27
dffeas \data_ram0|data_mem~330 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~330 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~330 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~3187 (
// Equation(s):
// \data_ram0|data_mem~3187_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3183_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3183_combout  & 
// \data_ram0|data_mem~330_q  # \data_ram0|data_mem~3183_combout  & (\data_ram0|data_mem~346_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3183_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3183_combout  & (\data_ram0|data_mem~362_q ) # \data_ram0|data_mem~3183_combout  & \data_ram0|data_mem~378_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~378_q ),
	.datac(!\data_ram0|data_mem~362_q ),
	.datad(!\data_ram0|data_mem~346_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3183_combout ),
	.datag(!\data_ram0|data_mem~330_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3187 .extended_lut = "on";
defparam \data_ram0|data_mem~3187 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~3187 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N22
stratixiii_lcell_comb \data_ram0|data_mem~218feeder (
// Equation(s):
// \data_ram0|data_mem~218feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~218feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~218feeder .extended_lut = "off";
defparam \data_ram0|data_mem~218feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~218feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N23
dffeas \data_ram0|data_mem~218 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~218 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~218 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y33_N1
dffeas \data_ram0|data_mem~234 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~234 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~234 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N20
stratixiii_lcell_comb \data_ram0|data_mem~250feeder (
// Equation(s):
// \data_ram0|data_mem~250feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~250feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~250feeder .extended_lut = "off";
defparam \data_ram0|data_mem~250feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~250feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N21
dffeas \data_ram0|data_mem~250 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~250 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~250 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N2
stratixiii_lcell_comb \data_ram0|data_mem~154feeder (
// Equation(s):
// \data_ram0|data_mem~154feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~154feeder .extended_lut = "off";
defparam \data_ram0|data_mem~154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~154feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y33_N3
dffeas \data_ram0|data_mem~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~154 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~154 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y33_N25
dffeas \data_ram0|data_mem~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~170 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~170 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N6
stratixiii_lcell_comb \data_ram0|data_mem~138feeder (
// Equation(s):
// \data_ram0|data_mem~138feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~138feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~138feeder .extended_lut = "off";
defparam \data_ram0|data_mem~138feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~138feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y33_N7
dffeas \data_ram0|data_mem~138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~138 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~138 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y33_N24
stratixiii_lcell_comb \data_ram0|data_mem~3175 (
// Equation(s):
// \data_ram0|data_mem~3175_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~138_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~154_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~170_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~186_q ) )

	.dataa(!\data_ram0|data_mem~186_q ),
	.datab(!\data_ram0|data_mem~154_q ),
	.datac(!\data_ram0|data_mem~170_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3175 .extended_lut = "on";
defparam \data_ram0|data_mem~3175 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3175 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y33_N3
dffeas \data_ram0|data_mem~202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~202 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~202 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y33_N0
stratixiii_lcell_comb \data_ram0|data_mem~3179 (
// Equation(s):
// \data_ram0|data_mem~3179_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3175_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3175_combout  & 
// (\data_ram0|data_mem~202_q ) # \data_ram0|data_mem~3175_combout  & \data_ram0|data_mem~218_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3175_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3175_combout  & \data_ram0|data_mem~234_q  # \data_ram0|data_mem~3175_combout  & (\data_ram0|data_mem~250_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~218_q ),
	.datac(!\data_ram0|data_mem~234_q ),
	.datad(!\data_ram0|data_mem~250_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3175_combout ),
	.datag(!\data_ram0|data_mem~202_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3179 .extended_lut = "on";
defparam \data_ram0|data_mem~3179 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3179 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~3199 (
// Equation(s):
// \data_ram0|data_mem~3199_combout  = \data_ram0|data_mem~3187_combout  & \data_ram0|data_mem~3179_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3171_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3195_combout ) ) # !\data_ram0|data_mem~3187_combout  & \data_ram0|data_mem~3179_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3171_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3195_combout ) ) # \data_ram0|data_mem~3187_combout  & 
// !\data_ram0|data_mem~3179_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3171_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3195_combout  ) # !\data_ram0|data_mem~3187_combout  & !\data_ram0|data_mem~3179_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3171_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3195_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~3195_combout ),
	.datad(!\data_ram0|data_mem~3171_combout ),
	.datae(!\data_ram0|data_mem~3187_combout ),
	.dataf(!\data_ram0|data_mem~3179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3199 .extended_lut = "off";
defparam \data_ram0|data_mem~3199 .lut_mask = 64'h018923AB45CD67EF;
defparam \data_ram0|data_mem~3199 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N2
stratixiii_lcell_comb \data_ram0|data_mem~1626feeder (
// Equation(s):
// \data_ram0|data_mem~1626feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1626feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1626feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1626feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1626feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N3
dffeas \data_ram0|data_mem~1626 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1626feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1626 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1626 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y24_N17
dffeas \data_ram0|data_mem~1642 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1642 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1642 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y24_N31
dffeas \data_ram0|data_mem~1562 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1562 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1562 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y24_N13
dffeas \data_ram0|data_mem~1578 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1578 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1578 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N1
dffeas \data_ram0|data_mem~1546 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1546 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1546 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N12
stratixiii_lcell_comb \data_ram0|data_mem~3266 (
// Equation(s):
// \data_ram0|data_mem~3266_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1546_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1562_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1578_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1594_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1594_q ),
	.datab(!\data_ram0|data_mem~1562_q ),
	.datac(!\data_ram0|data_mem~1578_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1546_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3266 .extended_lut = "on";
defparam \data_ram0|data_mem~3266 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3266 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N22
stratixiii_lcell_comb \data_ram0|data_mem~1610feeder (
// Equation(s):
// \data_ram0|data_mem~1610feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1610feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1610feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1610feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1610feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y24_N23
dffeas \data_ram0|data_mem~1610 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1610 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1610 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N16
stratixiii_lcell_comb \data_ram0|data_mem~3270 (
// Equation(s):
// \data_ram0|data_mem~3270_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3266_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3266_combout  & 
// (\data_ram0|data_mem~1610_q ) # \data_ram0|data_mem~3266_combout  & \data_ram0|data_mem~1626_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3266_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3266_combout  & (\data_ram0|data_mem~1642_q ) # \data_ram0|data_mem~3266_combout  & \data_ram0|data_mem~1658_q ) )

	.dataa(!\data_ram0|data_mem~1658_q ),
	.datab(!\data_ram0|data_mem~1626_q ),
	.datac(!\data_ram0|data_mem~1642_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3266_combout ),
	.datag(!\data_ram0|data_mem~1610_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3270 .extended_lut = "on";
defparam \data_ram0|data_mem~3270 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3270 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y28_N7
dffeas \data_ram0|data_mem~1914 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1914 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1914 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y28_N1
dffeas \data_ram0|data_mem~1898 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1898 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1898 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N25
dffeas \data_ram0|data_mem~1850 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1850 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1850 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y28_N17
dffeas \data_ram0|data_mem~1834 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1834 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1834 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N34
stratixiii_lcell_comb \data_ram0|data_mem~1802feeder (
// Equation(s):
// \data_ram0|data_mem~1802feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1802feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1802feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1802feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1802feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y28_N35
dffeas \data_ram0|data_mem~1802 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1802 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1802 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y28_N16
stratixiii_lcell_comb \data_ram0|data_mem~3282 (
// Equation(s):
// \data_ram0|data_mem~3282_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1802_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1818_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1834_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1850_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1818_q ),
	.datab(!\data_ram0|data_mem~1850_q ),
	.datac(!\data_ram0|data_mem~1834_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1802_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3282 .extended_lut = "on";
defparam \data_ram0|data_mem~3282 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3282 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y28_N13
dffeas \data_ram0|data_mem~1866 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1866 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1866 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y28_N0
stratixiii_lcell_comb \data_ram0|data_mem~3286 (
// Equation(s):
// \data_ram0|data_mem~3286_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3282_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3282_combout  & 
// (\data_ram0|data_mem~1866_q ) # \data_ram0|data_mem~3282_combout  & \data_ram0|data_mem~1882_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3282_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3282_combout  & (\data_ram0|data_mem~1898_q ) # \data_ram0|data_mem~3282_combout  & \data_ram0|data_mem~1914_q ) )

	.dataa(!\data_ram0|data_mem~1882_q ),
	.datab(!\data_ram0|data_mem~1914_q ),
	.datac(!\data_ram0|data_mem~1898_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3282_combout ),
	.datag(!\data_ram0|data_mem~1866_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3286 .extended_lut = "on";
defparam \data_ram0|data_mem~3286 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3286 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y24_N1
dffeas \data_ram0|data_mem~1770 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1770 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1770 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y28_N22
stratixiii_lcell_comb \data_ram0|data_mem~1754feeder (
// Equation(s):
// \data_ram0|data_mem~1754feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1754feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1754feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1754feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1754feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y28_N23
dffeas \data_ram0|data_mem~1754 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1754 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1754 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N2
stratixiii_lcell_comb \data_ram0|data_mem~1690feeder (
// Equation(s):
// \data_ram0|data_mem~1690feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1690feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1690feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1690feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1690feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N3
dffeas \data_ram0|data_mem~1690 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1690 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1690 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y24_N33
dffeas \data_ram0|data_mem~1706 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1706 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1706 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N0
stratixiii_lcell_comb \data_ram0|data_mem~1674feeder (
// Equation(s):
// \data_ram0|data_mem~1674feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1674feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1674feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1674feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1674feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N1
dffeas \data_ram0|data_mem~1674 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1674 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1674 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~3274 (
// Equation(s):
// \data_ram0|data_mem~3274_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1674_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1690_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1706_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1722_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1722_q ),
	.datab(!\data_ram0|data_mem~1690_q ),
	.datac(!\data_ram0|data_mem~1706_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1674_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3274 .extended_lut = "on";
defparam \data_ram0|data_mem~3274 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3274 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N37
dffeas \data_ram0|data_mem~1738 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1738 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1738 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N0
stratixiii_lcell_comb \data_ram0|data_mem~3278 (
// Equation(s):
// \data_ram0|data_mem~3278_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3274_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3274_combout  & 
// \data_ram0|data_mem~1738_q  # \data_ram0|data_mem~3274_combout  & (\data_ram0|data_mem~1754_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3274_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3274_combout  & (\data_ram0|data_mem~1770_q ) # \data_ram0|data_mem~3274_combout  & \data_ram0|data_mem~1786_q ) )

	.dataa(!\data_ram0|data_mem~1786_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1770_q ),
	.datad(!\data_ram0|data_mem~1754_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3274_combout ),
	.datag(!\data_ram0|data_mem~1738_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3278 .extended_lut = "on";
defparam \data_ram0|data_mem~3278 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~3278 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y22_N25
dffeas \data_ram0|data_mem~2026 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2026 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2026 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y22_N13
dffeas \data_ram0|data_mem~1978 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1978 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1978 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N26
stratixiii_lcell_comb \data_ram0|data_mem~1946feeder (
// Equation(s):
// \data_ram0|data_mem~1946feeder_combout  = \openmips0|ex_mem0|mem_reg2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1946feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1946feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1946feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1946feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y22_N27
dffeas \data_ram0|data_mem~1946 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1946feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1946 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1946 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y22_N21
dffeas \data_ram0|data_mem~1962 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1962 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1962 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y22_N20
stratixiii_lcell_comb \data_ram0|data_mem~3290 (
// Equation(s):
// \data_ram0|data_mem~3290_combout  = \data_ram0|data_mem~1962_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1946_q ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \data_ram0|data_mem~1978_q  ) # !\data_ram0|data_mem~1962_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1946_q ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \data_ram0|data_mem~1978_q  ) # \data_ram0|data_mem~1962_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  # \data_ram0|data_mem~1930_q  ) # !\data_ram0|data_mem~1962_q  & 
// !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \data_ram0|data_mem~1930_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\data_ram0|data_mem~1930_q ),
	.datab(!\data_ram0|data_mem~1978_q ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\data_ram0|data_mem~1946_q ),
	.datae(!\data_ram0|data_mem~1962_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3290 .extended_lut = "off";
defparam \data_ram0|data_mem~3290 .lut_mask = 64'h50505F5F03F303F3;
defparam \data_ram0|data_mem~3290 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y22_N13
dffeas \data_ram0|data_mem~1994 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1994 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1994 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y22_N24
stratixiii_lcell_comb \data_ram0|data_mem~4264 (
// Equation(s):
// \data_ram0|data_mem~4264_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3290_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1994_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2010_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3290_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2026_q  )

	.dataa(!\data_ram0|data_mem~2010_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~2026_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3290_combout ),
	.datag(!\data_ram0|data_mem~1994_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4264 .extended_lut = "on";
defparam \data_ram0|data_mem~4264 .lut_mask = 64'h001D000CFF1DFF0C;
defparam \data_ram0|data_mem~4264 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y24_N26
stratixiii_lcell_comb \data_ram0|data_mem~3291 (
// Equation(s):
// \data_ram0|data_mem~3291_combout  = \data_ram0|data_mem~3278_combout  & \data_ram0|data_mem~4264_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3270_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~3286_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~3278_combout  & \data_ram0|data_mem~4264_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3270_combout  & 
// (!\openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3286_combout ) ) # \data_ram0|data_mem~3278_combout  & !\data_ram0|data_mem~4264_combout  & ( 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3270_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3286_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout ) ) # 
// !\data_ram0|data_mem~3278_combout  & !\data_ram0|data_mem~4264_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3270_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~3286_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\data_ram0|data_mem~3270_combout ),
	.datac(!\data_ram0|data_mem~3286_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\data_ram0|data_mem~3278_combout ),
	.dataf(!\data_ram0|data_mem~4264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3291 .extended_lut = "off";
defparam \data_ram0|data_mem~3291 .lut_mask = 64'h270027AA275527FF;
defparam \data_ram0|data_mem~3291 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N10
stratixiii_lcell_comb \data_ram0|data_mem~3292 (
// Equation(s):
// \data_ram0|data_mem~3292_combout  = \data_ram0|data_mem~3199_combout  & \data_ram0|data_mem~3291_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  # \data_ram0|data_mem~3265_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3232_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout ) ) # !\data_ram0|data_mem~3199_combout  & \data_ram0|data_mem~3291_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~3265_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3232_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout ) ) # \data_ram0|data_mem~3199_combout  & 
// !\data_ram0|data_mem~3291_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[6]~38_combout  # \data_ram0|data_mem~3265_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  & 
// (\data_ram0|data_mem~3232_combout ) ) # !\data_ram0|data_mem~3199_combout  & !\data_ram0|data_mem~3291_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~3265_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[6]~38_combout  & (\data_ram0|data_mem~3232_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\data_ram0|data_mem~3265_combout ),
	.datad(!\data_ram0|data_mem~3232_combout ),
	.datae(!\data_ram0|data_mem~3199_combout ),
	.dataf(!\data_ram0|data_mem~3291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3292 .extended_lut = "off";
defparam \data_ram0|data_mem~3292 .lut_mask = 64'h02468ACE13579BDF;
defparam \data_ram0|data_mem~3292 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N20
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~57 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~57_combout  = \openmips0|ex_mem0|mem_wdata [9] & \data_ram0|data_mem~3292_combout  & ( \rst~input_o  ) # !\openmips0|ex_mem0|mem_wdata [9] & \data_ram0|data_mem~3292_combout  & ( !\openmips0|ex_mem0|mem_aluop [3] & \rst~input_o 
//  & \openmips0|mem0|Equal0~0_combout  ) # \openmips0|ex_mem0|mem_wdata [9] & !\data_ram0|data_mem~3292_combout  & ( \rst~input_o  & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|ex_mem0|mem_aluop [3]),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\openmips0|mem0|Equal0~0_combout ),
	.datae(!\openmips0|ex_mem0|mem_wdata [9]),
	.dataf(!\data_ram0|data_mem~3292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~57 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~57 .lut_mask = 64'h0000331100223333;
defparam \openmips0|mem_wb0|wb_wdata~57 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y29_N21
dffeas \openmips0|mem_wb0|wb_wdata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[9] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[9] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N14
stratixiii_lcell_comb \openmips0|regfile1|regs~394 (
// Equation(s):
// \openmips0|regfile1|regs~394_combout  = \rst~input_o  & \openmips0|mem_wb0|wb_wdata [9]

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\openmips0|mem_wb0|wb_wdata [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~394 .extended_lut = "off";
defparam \openmips0|regfile1|regs~394 .lut_mask = 64'h0505050505050505;
defparam \openmips0|regfile1|regs~394 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y30_N15
dffeas \openmips0|regfile1|regs[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~394_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][9] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][9] .power_up = "low";
// synopsys translate_on

// atom is at FF_X40_Y28_N17
dffeas \openmips0|regfile1|regs[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~395_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][10] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][10] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N25
dffeas \openmips0|regfile1|regs[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~395_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][10] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][10] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X40_Y28_N16
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~107 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~107_combout  = \openmips0|regfile1|regs[5][10]~q  & \openmips0|regfile1|regs[7][10]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[1][10]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// \openmips0|regfile1|regs[3][10]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout  ) # !\openmips0|regfile1|regs[5][10]~q  & \openmips0|regfile1|regs[7][10]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[1][10]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[3][10]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|id0|reg2_addr_o[1]~4_combout ) ) # \openmips0|regfile1|regs[5][10]~q  & 
// !\openmips0|regfile1|regs[7][10]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[1][10]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[3][10]~q ) # 
// \openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout ) ) # !\openmips0|regfile1|regs[5][10]~q  & !\openmips0|regfile1|regs[7][10]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (!\openmips0|id0|reg2_addr_o[1]~4_combout  
// & (\openmips0|regfile1|regs[1][10]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[3][10]~q ) )

	.dataa(!\openmips0|regfile1|regs[3][10]~q ),
	.datab(!\openmips0|regfile1|regs[1][10]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datad(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datae(!\openmips0|regfile1|regs[5][10]~q ),
	.dataf(!\openmips0|regfile1|regs[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~107 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~107 .lut_mask = 64'h30503F50305F3F5F;
defparam \openmips0|id_ex0|ex_reg2~107 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y31_N27
dffeas \openmips0|regfile1|regs[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~395_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][10] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][10] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N21
dffeas \openmips0|regfile1|regs[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~395_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][10] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][10] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N18
stratixiii_lcell_comb \openmips0|regfile1|regs[6][10]~feeder (
// Equation(s):
// \openmips0|regfile1|regs[6][10]~feeder_combout  = \openmips0|regfile1|regs~395_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs~395_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][10]~feeder .extended_lut = "off";
defparam \openmips0|regfile1|regs[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \openmips0|regfile1|regs[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y30_N19
dffeas \openmips0|regfile1|regs[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][10] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][10] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N20
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~106 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~106_combout  = \openmips0|regfile1|regs[6][10]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[4][10]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[2][10]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout ) ) # !\openmips0|regfile1|regs[6][10]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[4][10]~q  # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & !\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[2][10]~q ) )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datac(!\openmips0|regfile1|regs[4][10]~q ),
	.datad(!\openmips0|regfile1|regs[2][10]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~106 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~106 .lut_mask = 64'h0246024613571357;
defparam \openmips0|id_ex0|ex_reg2~106 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N0
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~108 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~108_combout  = \openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata~58_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  & (\openmips0|id_ex0|ex_reg2~106_combout ) # 
// \openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|id_ex0|ex_reg2~107_combout  ) # !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata~58_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  # \openmips0|mem_wb0|wb_wdata [10] ) 
// # \openmips0|id_ex0|ex_reg2[12]~67_combout  & !\openmips0|mem_wb0|wb_wdata~58_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  & (\openmips0|id_ex0|ex_reg2~106_combout ) # \openmips0|id_ex0|ex_reg2[12]~66_combout  & 
// \openmips0|id_ex0|ex_reg2~107_combout  ) # !\openmips0|id_ex0|ex_reg2[12]~67_combout  & !\openmips0|mem_wb0|wb_wdata~58_combout  & ( \openmips0|mem_wb0|wb_wdata [10] & \openmips0|id_ex0|ex_reg2[12]~66_combout  )

	.dataa(!\openmips0|mem_wb0|wb_wdata [10]),
	.datab(!\openmips0|id_ex0|ex_reg2[12]~66_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2~107_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~106_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2[12]~67_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~108 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~108 .lut_mask = 64'h111103CFDDDD03CF;
defparam \openmips0|id_ex0|ex_reg2~108 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N24
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~85 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~85_combout  = \openmips0|regfile1|regs[7][10]~q  & \openmips0|id0|reg1_addr_o[0]~3_combout  & ( \openmips0|id0|reg1_addr_o[1]~4_combout  # \openmips0|regfile1|regs[1][10]~q  ) # !\openmips0|regfile1|regs[7][10]~q  & 
// \openmips0|id0|reg1_addr_o[0]~3_combout  & ( \openmips0|regfile1|regs[1][10]~q  & !\openmips0|id0|reg1_addr_o[1]~4_combout  ) # \openmips0|regfile1|regs[7][10]~q  & !\openmips0|id0|reg1_addr_o[0]~3_combout  & ( \openmips0|regfile1|regs[6][10]~q  & 
// \openmips0|id0|reg1_addr_o[1]~4_combout  ) # !\openmips0|regfile1|regs[7][10]~q  & !\openmips0|id0|reg1_addr_o[0]~3_combout  & ( \openmips0|regfile1|regs[6][10]~q  & \openmips0|id0|reg1_addr_o[1]~4_combout  )

	.dataa(!\openmips0|regfile1|regs[1][10]~q ),
	.datab(!\openmips0|regfile1|regs[6][10]~q ),
	.datac(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datad(gnd),
	.datae(!\openmips0|regfile1|regs[7][10]~q ),
	.dataf(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~85 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~85 .lut_mask = 64'h0303030350505F5F;
defparam \openmips0|id_ex0|ex_reg1~85 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N0
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~86 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~86_combout  = \openmips0|id_ex0|ex_reg1~85_combout  & \openmips0|mem_wb0|wb_wdata~58_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & (!\openmips0|id_ex0|ex_reg1[8]~60_combout  # \openmips0|mem_wb0|wb_wdata [10]) # 
// \openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|ex0|Mux5~0_combout  # \openmips0|id_ex0|ex_reg1[8]~60_combout ) ) # !\openmips0|id_ex0|ex_reg1~85_combout  & \openmips0|mem_wb0|wb_wdata~58_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & 
// \openmips0|id_ex0|ex_reg1[8]~60_combout  & \openmips0|mem_wb0|wb_wdata [10] # \openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|ex0|Mux5~0_combout  # \openmips0|id_ex0|ex_reg1[8]~60_combout ) ) # \openmips0|id_ex0|ex_reg1~85_combout  & 
// !\openmips0|mem_wb0|wb_wdata~58_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & (!\openmips0|id_ex0|ex_reg1[8]~60_combout  # \openmips0|mem_wb0|wb_wdata [10]) # \openmips0|id_ex0|ex_reg1[5]~49_combout  & !\openmips0|id_ex0|ex_reg1[8]~60_combout  
// & (\openmips0|ex0|Mux5~0_combout ) ) # !\openmips0|id_ex0|ex_reg1~85_combout  & !\openmips0|mem_wb0|wb_wdata~58_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|id_ex0|ex_reg1[8]~60_combout  & \openmips0|mem_wb0|wb_wdata [10] # 
// \openmips0|id_ex0|ex_reg1[5]~49_combout  & !\openmips0|id_ex0|ex_reg1[8]~60_combout  & (\openmips0|ex0|Mux5~0_combout ) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1[8]~60_combout ),
	.datac(!\openmips0|mem_wb0|wb_wdata [10]),
	.datad(!\openmips0|ex0|Mux5~0_combout ),
	.datae(!\openmips0|id_ex0|ex_reg1~85_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~86 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~86 .lut_mask = 64'h02468ACE13579BDF;
defparam \openmips0|id_ex0|ex_reg1~86 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y29_N1
dffeas \openmips0|id_ex0|ex_reg1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[8]~62_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[10] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[10] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N22
stratixiii_lcell_comb \openmips0|ex0|Mux5~0 (
// Equation(s):
// \openmips0|ex0|Mux5~0_combout  = \openmips0|id_ex0|ex_reg2 [10] & ( \openmips0|ex0|Mux0~1_combout  ) # !\openmips0|id_ex0|ex_reg2 [10] & ( \openmips0|id_ex0|ex_reg1 [10] & !\openmips0|id_ex0|ex_alusel [1] & \openmips0|ex0|Mux0~1_combout  )

	.dataa(gnd),
	.datab(!\openmips0|id_ex0|ex_reg1 [10]),
	.datac(!\openmips0|id_ex0|ex_alusel [1]),
	.datad(!\openmips0|ex0|Mux0~1_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2 [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux5~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux5~0 .lut_mask = 64'h003000FF003000FF;
defparam \openmips0|ex0|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y29_N1
dffeas \openmips0|id_ex0|ex_reg2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~108_combout ),
	.asdata(\openmips0|ex0|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg2[12]~69_combout ),
	.sload(\openmips0|id0|always2~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[10] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[10] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y30_N21
dffeas \openmips0|ex_mem0|mem_reg2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[10] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[10] .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N11
dffeas \data_ram0|data_mem~1531 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1531 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1531 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y28_N17
dffeas \data_ram0|data_mem~1515 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1515 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1515 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y23_N19
dffeas \data_ram0|data_mem~1467 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1467 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1467 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N37
dffeas \data_ram0|data_mem~1451 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1451 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1451 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y26_N39
dffeas \data_ram0|data_mem~1419 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1419 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1419 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~3408 (
// Equation(s):
// \data_ram0|data_mem~3408_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1419_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1435_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1451_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1467_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1435_q ),
	.datab(!\data_ram0|data_mem~1467_q ),
	.datac(!\data_ram0|data_mem~1451_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1419_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3408 .extended_lut = "on";
defparam \data_ram0|data_mem~3408 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3408 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y23_N25
dffeas \data_ram0|data_mem~1483 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1483 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1483 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N16
stratixiii_lcell_comb \data_ram0|data_mem~3412 (
// Equation(s):
// \data_ram0|data_mem~3412_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3408_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3408_combout  & 
// (\data_ram0|data_mem~1483_q ) # \data_ram0|data_mem~3408_combout  & \data_ram0|data_mem~1499_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3408_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3408_combout  & (\data_ram0|data_mem~1515_q ) # \data_ram0|data_mem~3408_combout  & \data_ram0|data_mem~1531_q ) )

	.dataa(!\data_ram0|data_mem~1499_q ),
	.datab(!\data_ram0|data_mem~1531_q ),
	.datac(!\data_ram0|data_mem~1515_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3408_combout ),
	.datag(!\data_ram0|data_mem~1483_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3412 .extended_lut = "on";
defparam \data_ram0|data_mem~3412 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3412 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~1275feeder (
// Equation(s):
// \data_ram0|data_mem~1275feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1275feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1275feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1275feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1275feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y29_N29
dffeas \data_ram0|data_mem~1275 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1275 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1275 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y29_N29
dffeas \data_ram0|data_mem~1259 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1259 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1259 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y32_N29
dffeas \data_ram0|data_mem~1179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1179 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1179 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y29_N9
dffeas \data_ram0|data_mem~1195 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1195 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1195 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N6
stratixiii_lcell_comb \data_ram0|data_mem~1211feeder (
// Equation(s):
// \data_ram0|data_mem~1211feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1211feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1211feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N7
dffeas \data_ram0|data_mem~1211 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1211 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1211 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N30
stratixiii_lcell_comb \data_ram0|data_mem~1163feeder (
// Equation(s):
// \data_ram0|data_mem~1163feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1163feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1163feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N31
dffeas \data_ram0|data_mem~1163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1163 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1163 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y29_N8
stratixiii_lcell_comb \data_ram0|data_mem~3392 (
// Equation(s):
// \data_ram0|data_mem~3392_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1163_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1179_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1195_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1211_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1179_q ),
	.datac(!\data_ram0|data_mem~1195_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1211_q ),
	.datag(!\data_ram0|data_mem~1163_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3392 .extended_lut = "on";
defparam \data_ram0|data_mem~3392 .lut_mask = 64'h1B550A551B555F55;
defparam \data_ram0|data_mem~3392 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y29_N24
stratixiii_lcell_comb \data_ram0|data_mem~1227feeder (
// Equation(s):
// \data_ram0|data_mem~1227feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1227feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1227feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1227feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1227feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y29_N25
dffeas \data_ram0|data_mem~1227 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1227 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1227 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~3396 (
// Equation(s):
// \data_ram0|data_mem~3396_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3392_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3392_combout  & 
// (\data_ram0|data_mem~1227_q ) # \data_ram0|data_mem~3392_combout  & \data_ram0|data_mem~1243_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3392_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3392_combout  & (\data_ram0|data_mem~1259_q ) # \data_ram0|data_mem~3392_combout  & \data_ram0|data_mem~1275_q ) )

	.dataa(!\data_ram0|data_mem~1243_q ),
	.datab(!\data_ram0|data_mem~1275_q ),
	.datac(!\data_ram0|data_mem~1259_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3392_combout ),
	.datag(!\data_ram0|data_mem~1227_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3396 .extended_lut = "on";
defparam \data_ram0|data_mem~3396 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3396 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N21
dffeas \data_ram0|data_mem~1771 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1771 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1771 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y28_N5
dffeas \data_ram0|data_mem~1755 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1755 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1755 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N6
stratixiii_lcell_comb \data_ram0|data_mem~1691feeder (
// Equation(s):
// \data_ram0|data_mem~1691feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1691feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1691feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1691feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1691feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N7
dffeas \data_ram0|data_mem~1691 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1691feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1691 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1691 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y24_N21
dffeas \data_ram0|data_mem~1707 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1707 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1707 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y24_N29
dffeas \data_ram0|data_mem~1675 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1675 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1675 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~3400 (
// Equation(s):
// \data_ram0|data_mem~3400_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1675_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1691_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1707_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1723_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1723_q ),
	.datab(!\data_ram0|data_mem~1691_q ),
	.datac(!\data_ram0|data_mem~1707_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1675_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3400 .extended_lut = "on";
defparam \data_ram0|data_mem~3400 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3400 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N23
dffeas \data_ram0|data_mem~1739 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1739 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1739 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~3404 (
// Equation(s):
// \data_ram0|data_mem~3404_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3400_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3400_combout  & 
// \data_ram0|data_mem~1739_q  # \data_ram0|data_mem~3400_combout  & (\data_ram0|data_mem~1755_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3400_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3400_combout  & (\data_ram0|data_mem~1771_q ) # \data_ram0|data_mem~3400_combout  & \data_ram0|data_mem~1787_q ) )

	.dataa(!\data_ram0|data_mem~1787_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1771_q ),
	.datad(!\data_ram0|data_mem~1755_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3400_combout ),
	.datag(!\data_ram0|data_mem~1739_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3404 .extended_lut = "on";
defparam \data_ram0|data_mem~3404 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~3404 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y22_N37
dffeas \data_ram0|data_mem~2027 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2027 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2027 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y22_N31
dffeas \data_ram0|data_mem~1963 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1963 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1963 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N38
stratixiii_lcell_comb \data_ram0|data_mem~1931feeder (
// Equation(s):
// \data_ram0|data_mem~1931feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1931feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1931feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1931feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1931feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y22_N39
dffeas \data_ram0|data_mem~1931 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1931 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1931 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y22_N15
dffeas \data_ram0|data_mem~1979 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1979 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1979 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y22_N14
stratixiii_lcell_comb \data_ram0|data_mem~3416 (
// Equation(s):
// \data_ram0|data_mem~3416_combout  = \data_ram0|data_mem~1979_q  & \openmips0|mem0|mem_addr_o[1]~33_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  # \data_ram0|data_mem~1963_q  ) # !\data_ram0|data_mem~1979_q  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & ( \data_ram0|data_mem~1963_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  ) # \data_ram0|data_mem~1979_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1931_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1947_q  ) # !\data_ram0|data_mem~1979_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1931_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1947_q  )

	.dataa(!\data_ram0|data_mem~1947_q ),
	.datab(!\data_ram0|data_mem~1963_q ),
	.datac(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datad(!\data_ram0|data_mem~1931_q ),
	.datae(!\data_ram0|data_mem~1979_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3416 .extended_lut = "off";
defparam \data_ram0|data_mem~3416 .lut_mask = 64'h05F505F530303F3F;
defparam \data_ram0|data_mem~3416 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y22_N39
dffeas \data_ram0|data_mem~1995 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1995 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1995 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y22_N36
stratixiii_lcell_comb \data_ram0|data_mem~4260 (
// Equation(s):
// \data_ram0|data_mem~4260_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3416_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1995_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2011_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3416_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2027_q  )

	.dataa(!\data_ram0|data_mem~2011_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~2027_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3416_combout ),
	.datag(!\data_ram0|data_mem~1995_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4260 .extended_lut = "on";
defparam \data_ram0|data_mem~4260 .lut_mask = 64'h001D000CFF1DFF0C;
defparam \data_ram0|data_mem~4260 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N0
stratixiii_lcell_comb \data_ram0|data_mem~3417 (
// Equation(s):
// \data_ram0|data_mem~3417_combout  = \data_ram0|data_mem~3404_combout  & \data_ram0|data_mem~4260_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3396_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3412_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  ) # !\data_ram0|data_mem~3404_combout  & \data_ram0|data_mem~4260_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~3396_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3412_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout ) ) # \data_ram0|data_mem~3404_combout  & 
// !\data_ram0|data_mem~4260_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3396_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3412_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout ) ) # !\data_ram0|data_mem~3404_combout  & !\data_ram0|data_mem~4260_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (!\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3396_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3412_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\data_ram0|data_mem~3412_combout ),
	.datac(!\data_ram0|data_mem~3396_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\data_ram0|data_mem~3404_combout ),
	.dataf(!\data_ram0|data_mem~4260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3417 .extended_lut = "off";
defparam \data_ram0|data_mem~3417 .lut_mask = 64'h0A225F220A775F77;
defparam \data_ram0|data_mem~3417 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y30_N21
dffeas \data_ram0|data_mem~491 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~491 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~491 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N20
stratixiii_lcell_comb \data_ram0|data_mem~443feeder (
// Equation(s):
// \data_ram0|data_mem~443feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~443feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~443feeder .extended_lut = "off";
defparam \data_ram0|data_mem~443feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~443feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y30_N21
dffeas \data_ram0|data_mem~443 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~443 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~443 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y30_N5
dffeas \data_ram0|data_mem~427 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~427 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~427 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N34
stratixiii_lcell_comb \data_ram0|data_mem~395feeder (
// Equation(s):
// \data_ram0|data_mem~395feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~395feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~395feeder .extended_lut = "off";
defparam \data_ram0|data_mem~395feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~395feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y30_N35
dffeas \data_ram0|data_mem~395 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~395feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~395 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~395 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y30_N4
stratixiii_lcell_comb \data_ram0|data_mem~3342 (
// Equation(s):
// \data_ram0|data_mem~3342_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~395_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~411_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~427_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~443_q ) )

	.dataa(!\data_ram0|data_mem~411_q ),
	.datab(!\data_ram0|data_mem~443_q ),
	.datac(!\data_ram0|data_mem~427_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~395_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3342 .extended_lut = "on";
defparam \data_ram0|data_mem~3342 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3342 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N34
stratixiii_lcell_comb \data_ram0|data_mem~507feeder (
// Equation(s):
// \data_ram0|data_mem~507feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~507feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~507feeder .extended_lut = "off";
defparam \data_ram0|data_mem~507feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~507feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y31_N35
dffeas \data_ram0|data_mem~507 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~507feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~507 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~507 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y30_N20
stratixiii_lcell_comb \data_ram0|data_mem~459feeder (
// Equation(s):
// \data_ram0|data_mem~459feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~459feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~459feeder .extended_lut = "off";
defparam \data_ram0|data_mem~459feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~459feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y30_N21
dffeas \data_ram0|data_mem~459 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~459 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~459 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N20
stratixiii_lcell_comb \data_ram0|data_mem~3346 (
// Equation(s):
// \data_ram0|data_mem~3346_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3342_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3342_combout  & 
// (\data_ram0|data_mem~459_q ) # \data_ram0|data_mem~3342_combout  & \data_ram0|data_mem~475_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3342_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3342_combout  & \data_ram0|data_mem~491_q  # \data_ram0|data_mem~3342_combout  & (\data_ram0|data_mem~507_q )) )

	.dataa(!\data_ram0|data_mem~475_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~491_q ),
	.datad(!\data_ram0|data_mem~3342_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~507_q ),
	.datag(!\data_ram0|data_mem~459_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3346 .extended_lut = "on";
defparam \data_ram0|data_mem~3346 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data_ram0|data_mem~3346 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y30_N35
dffeas \data_ram0|data_mem~763 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~763 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~763 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y27_N37
dffeas \data_ram0|data_mem~747 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~747 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~747 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N36
stratixiii_lcell_comb \data_ram0|data_mem~667feeder (
// Equation(s):
// \data_ram0|data_mem~667feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~667feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~667feeder .extended_lut = "off";
defparam \data_ram0|data_mem~667feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~667feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y27_N37
dffeas \data_ram0|data_mem~667 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~667 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~667 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y27_N21
dffeas \data_ram0|data_mem~683 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~683 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~683 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N6
stratixiii_lcell_comb \data_ram0|data_mem~651feeder (
// Equation(s):
// \data_ram0|data_mem~651feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~651feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~651feeder .extended_lut = "off";
defparam \data_ram0|data_mem~651feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~651feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y27_N7
dffeas \data_ram0|data_mem~651 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~651 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~651 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y27_N20
stratixiii_lcell_comb \data_ram0|data_mem~3334 (
// Equation(s):
// \data_ram0|data_mem~3334_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~651_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~667_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~683_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~699_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~699_q ),
	.datab(!\data_ram0|data_mem~667_q ),
	.datac(!\data_ram0|data_mem~683_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~651_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3334 .extended_lut = "on";
defparam \data_ram0|data_mem~3334 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3334 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y27_N39
dffeas \data_ram0|data_mem~715 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~715 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~715 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y27_N36
stratixiii_lcell_comb \data_ram0|data_mem~3338 (
// Equation(s):
// \data_ram0|data_mem~3338_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3334_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3334_combout  & 
// (\data_ram0|data_mem~715_q ) # \data_ram0|data_mem~3334_combout  & \data_ram0|data_mem~731_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3334_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3334_combout  & (\data_ram0|data_mem~747_q ) # \data_ram0|data_mem~3334_combout  & \data_ram0|data_mem~763_q ) )

	.dataa(!\data_ram0|data_mem~731_q ),
	.datab(!\data_ram0|data_mem~763_q ),
	.datac(!\data_ram0|data_mem~747_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3334_combout ),
	.datag(!\data_ram0|data_mem~715_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3338 .extended_lut = "on";
defparam \data_ram0|data_mem~3338 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3338 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~987feeder (
// Equation(s):
// \data_ram0|data_mem~987feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~987feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~987feeder .extended_lut = "off";
defparam \data_ram0|data_mem~987feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~987feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N29
dffeas \data_ram0|data_mem~987 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~987feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~987 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~987 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y20_N9
dffeas \data_ram0|data_mem~1003 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1003 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1003 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N16
stratixiii_lcell_comb \data_ram0|data_mem~955feeder (
// Equation(s):
// \data_ram0|data_mem~955feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~955feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~955feeder .extended_lut = "off";
defparam \data_ram0|data_mem~955feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~955feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y20_N17
dffeas \data_ram0|data_mem~955 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~955feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~955 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~955 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y20_N33
dffeas \data_ram0|data_mem~939 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~939 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~939 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N13
dffeas \data_ram0|data_mem~907 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~907 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~907 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y20_N32
stratixiii_lcell_comb \data_ram0|data_mem~3350 (
// Equation(s):
// \data_ram0|data_mem~3350_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~907_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~923_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~939_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~955_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~923_q ),
	.datab(!\data_ram0|data_mem~955_q ),
	.datac(!\data_ram0|data_mem~939_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~907_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3350 .extended_lut = "on";
defparam \data_ram0|data_mem~3350 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3350 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y20_N11
dffeas \data_ram0|data_mem~971 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~971 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~971 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y20_N8
stratixiii_lcell_comb \data_ram0|data_mem~3354 (
// Equation(s):
// \data_ram0|data_mem~3354_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3350_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3350_combout  & 
// (\data_ram0|data_mem~971_q ) # \data_ram0|data_mem~3350_combout  & \data_ram0|data_mem~987_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3350_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3350_combout  & (\data_ram0|data_mem~1003_q ) # \data_ram0|data_mem~3350_combout  & \data_ram0|data_mem~1019_q ) )

	.dataa(!\data_ram0|data_mem~1019_q ),
	.datab(!\data_ram0|data_mem~987_q ),
	.datac(!\data_ram0|data_mem~1003_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3350_combout ),
	.datag(!\data_ram0|data_mem~971_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3354 .extended_lut = "on";
defparam \data_ram0|data_mem~3354 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3354 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N7
dffeas \data_ram0|data_mem~219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~219 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~219 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y33_N9
dffeas \data_ram0|data_mem~235 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~235 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~235 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N4
stratixiii_lcell_comb \data_ram0|data_mem~251feeder (
// Equation(s):
// \data_ram0|data_mem~251feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~251feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~251feeder .extended_lut = "off";
defparam \data_ram0|data_mem~251feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~251feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N5
dffeas \data_ram0|data_mem~251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~251 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~251 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N34
stratixiii_lcell_comb \data_ram0|data_mem~187feeder (
// Equation(s):
// \data_ram0|data_mem~187feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~187feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~187feeder .extended_lut = "off";
defparam \data_ram0|data_mem~187feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~187feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y33_N35
dffeas \data_ram0|data_mem~187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~187 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~187 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y33_N33
dffeas \data_ram0|data_mem~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~171 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~171 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N10
stratixiii_lcell_comb \data_ram0|data_mem~139feeder (
// Equation(s):
// \data_ram0|data_mem~139feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~139feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~139feeder .extended_lut = "off";
defparam \data_ram0|data_mem~139feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~139feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y33_N11
dffeas \data_ram0|data_mem~139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~139 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~139 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y33_N32
stratixiii_lcell_comb \data_ram0|data_mem~3326 (
// Equation(s):
// \data_ram0|data_mem~3326_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~139_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~155_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~171_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~187_q ) )

	.dataa(!\data_ram0|data_mem~155_q ),
	.datab(!\data_ram0|data_mem~187_q ),
	.datac(!\data_ram0|data_mem~171_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3326 .extended_lut = "on";
defparam \data_ram0|data_mem~3326 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3326 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y33_N11
dffeas \data_ram0|data_mem~203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~203 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~203 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y33_N8
stratixiii_lcell_comb \data_ram0|data_mem~3330 (
// Equation(s):
// \data_ram0|data_mem~3330_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3326_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3326_combout  & 
// (\data_ram0|data_mem~203_q ) # \data_ram0|data_mem~3326_combout  & \data_ram0|data_mem~219_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3326_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3326_combout  & \data_ram0|data_mem~235_q  # \data_ram0|data_mem~3326_combout  & (\data_ram0|data_mem~251_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~219_q ),
	.datac(!\data_ram0|data_mem~235_q ),
	.datad(!\data_ram0|data_mem~251_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3326_combout ),
	.datag(!\data_ram0|data_mem~203_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3330 .extended_lut = "on";
defparam \data_ram0|data_mem~3330 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3330 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N8
stratixiii_lcell_comb \data_ram0|data_mem~3358 (
// Equation(s):
// \data_ram0|data_mem~3358_combout  = \data_ram0|data_mem~3354_combout  & \data_ram0|data_mem~3330_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3346_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3338_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # !\data_ram0|data_mem~3354_combout  & \data_ram0|data_mem~3330_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3346_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3338_combout ) ) # \data_ram0|data_mem~3354_combout  & 
// !\data_ram0|data_mem~3330_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3346_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3338_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # !\data_ram0|data_mem~3354_combout  & !\data_ram0|data_mem~3330_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3346_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3338_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~3346_combout ),
	.datad(!\data_ram0|data_mem~3338_combout ),
	.datae(!\data_ram0|data_mem~3354_combout ),
	.dataf(!\data_ram0|data_mem~3330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3358 .extended_lut = "off";
defparam \data_ram0|data_mem~3358 .lut_mask = 64'h024613578ACE9BDF;
defparam \data_ram0|data_mem~3358 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N6
stratixiii_lcell_comb \data_ram0|data_mem~1147feeder (
// Equation(s):
// \data_ram0|data_mem~1147feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1147feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1147feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1147feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1147feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N7
dffeas \data_ram0|data_mem~1147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1147 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1147 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y26_N9
dffeas \data_ram0|data_mem~1131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1131 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1131 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y26_N29
dffeas \data_ram0|data_mem~1083 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1083_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1083 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1083 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y26_N13
dffeas \data_ram0|data_mem~1067 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1067_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1067 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1067 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N30
stratixiii_lcell_comb \data_ram0|data_mem~1035feeder (
// Equation(s):
// \data_ram0|data_mem~1035feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1035feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1035feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1035feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1035feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y26_N31
dffeas \data_ram0|data_mem~1035 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1035feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1035 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1035 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y26_N12
stratixiii_lcell_comb \data_ram0|data_mem~3359 (
// Equation(s):
// \data_ram0|data_mem~3359_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1035_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1051_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1067_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1083_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1051_q ),
	.datab(!\data_ram0|data_mem~1083_q ),
	.datac(!\data_ram0|data_mem~1067_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1035_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3359 .extended_lut = "on";
defparam \data_ram0|data_mem~3359 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3359 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y26_N11
dffeas \data_ram0|data_mem~1099 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1099_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1099 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1099 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~3363 (
// Equation(s):
// \data_ram0|data_mem~3363_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3359_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3359_combout  & 
// (\data_ram0|data_mem~1099_q ) # \data_ram0|data_mem~3359_combout  & \data_ram0|data_mem~1115_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3359_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3359_combout  & (\data_ram0|data_mem~1131_q ) # \data_ram0|data_mem~3359_combout  & \data_ram0|data_mem~1147_q ) )

	.dataa(!\data_ram0|data_mem~1115_q ),
	.datab(!\data_ram0|data_mem~1147_q ),
	.datac(!\data_ram0|data_mem~1131_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3359_combout ),
	.datag(!\data_ram0|data_mem~1099_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3363 .extended_lut = "on";
defparam \data_ram0|data_mem~3363 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3363 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y28_N15
dffeas \data_ram0|data_mem~1371 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1371 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1371 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y28_N17
dffeas \data_ram0|data_mem~1387 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1387 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1387 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N2
stratixiii_lcell_comb \data_ram0|data_mem~1307feeder (
// Equation(s):
// \data_ram0|data_mem~1307feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1307feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1307feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1307feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1307feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y28_N3
dffeas \data_ram0|data_mem~1307 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1307 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1307 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y28_N37
dffeas \data_ram0|data_mem~1323 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1323 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1323 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~1339feeder (
// Equation(s):
// \data_ram0|data_mem~1339feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1339feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1339feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1339feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1339feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N5
dffeas \data_ram0|data_mem~1339 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1339 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1339 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N26
stratixiii_lcell_comb \data_ram0|data_mem~1291feeder (
// Equation(s):
// \data_ram0|data_mem~1291feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1291feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1291feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1291feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1291feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y28_N27
dffeas \data_ram0|data_mem~1291 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1291 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1291 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y28_N36
stratixiii_lcell_comb \data_ram0|data_mem~3375 (
// Equation(s):
// \data_ram0|data_mem~3375_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1291_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1307_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1323_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1339_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1307_q ),
	.datac(!\data_ram0|data_mem~1323_q ),
	.datad(!\data_ram0|data_mem~1339_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1291_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3375 .extended_lut = "on";
defparam \data_ram0|data_mem~3375 .lut_mask = 64'h1B1B0A5F55555555;
defparam \data_ram0|data_mem~3375 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N30
stratixiii_lcell_comb \data_ram0|data_mem~1355feeder (
// Equation(s):
// \data_ram0|data_mem~1355feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1355feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1355feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1355feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1355feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y32_N31
dffeas \data_ram0|data_mem~1355 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1355 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1355 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y28_N16
stratixiii_lcell_comb \data_ram0|data_mem~3379 (
// Equation(s):
// \data_ram0|data_mem~3379_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3375_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3375_combout  & 
// (\data_ram0|data_mem~1355_q ) # \data_ram0|data_mem~3375_combout  & \data_ram0|data_mem~1371_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3375_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3375_combout  & (\data_ram0|data_mem~1387_q ) # \data_ram0|data_mem~3375_combout  & \data_ram0|data_mem~1403_q ) )

	.dataa(!\data_ram0|data_mem~1403_q ),
	.datab(!\data_ram0|data_mem~1371_q ),
	.datac(!\data_ram0|data_mem~1387_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3375_combout ),
	.datag(!\data_ram0|data_mem~1355_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3379_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3379 .extended_lut = "on";
defparam \data_ram0|data_mem~3379 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3379 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y24_N20
stratixiii_lcell_comb \data_ram0|data_mem~1659feeder (
// Equation(s):
// \data_ram0|data_mem~1659feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1659feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1659feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1659feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1659feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y24_N21
dffeas \data_ram0|data_mem~1659 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1659 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1659 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y24_N37
dffeas \data_ram0|data_mem~1643 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1643 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1643 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N23
dffeas \data_ram0|data_mem~1563 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1563 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1563 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N37
dffeas \data_ram0|data_mem~1579 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1579 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1579 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y24_N9
dffeas \data_ram0|data_mem~1547 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1547 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1547 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~3367 (
// Equation(s):
// \data_ram0|data_mem~3367_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1547_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1563_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1579_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1595_q ) )

	.dataa(!\data_ram0|data_mem~1595_q ),
	.datab(!\data_ram0|data_mem~1563_q ),
	.datac(!\data_ram0|data_mem~1579_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1547_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3367 .extended_lut = "on";
defparam \data_ram0|data_mem~3367 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3367 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y24_N39
dffeas \data_ram0|data_mem~1611 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1611 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1611 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~3371 (
// Equation(s):
// \data_ram0|data_mem~3371_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3367_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3367_combout  & 
// (\data_ram0|data_mem~1611_q ) # \data_ram0|data_mem~3367_combout  & \data_ram0|data_mem~1627_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3367_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3367_combout  & (\data_ram0|data_mem~1643_q ) # \data_ram0|data_mem~3367_combout  & \data_ram0|data_mem~1659_q ) )

	.dataa(!\data_ram0|data_mem~1627_q ),
	.datab(!\data_ram0|data_mem~1659_q ),
	.datac(!\data_ram0|data_mem~1643_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3367_combout ),
	.datag(!\data_ram0|data_mem~1611_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3371 .extended_lut = "on";
defparam \data_ram0|data_mem~3371 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3371 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y27_N36
stratixiii_lcell_comb \data_ram0|data_mem~1915feeder (
// Equation(s):
// \data_ram0|data_mem~1915feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1915feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1915feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1915feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1915feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y27_N37
dffeas \data_ram0|data_mem~1915 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1915feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1915 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1915 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y27_N1
dffeas \data_ram0|data_mem~1899 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1899 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1899 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N8
stratixiii_lcell_comb \data_ram0|data_mem~1851feeder (
// Equation(s):
// \data_ram0|data_mem~1851feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1851feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1851feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1851feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1851feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y28_N9
dffeas \data_ram0|data_mem~1851 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1851feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1851 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1851 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y28_N5
dffeas \data_ram0|data_mem~1835 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1835 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1835 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y28_N13
dffeas \data_ram0|data_mem~1803 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1803 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1803 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~3383 (
// Equation(s):
// \data_ram0|data_mem~3383_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1803_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1819_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1835_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1851_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1819_q ),
	.datab(!\data_ram0|data_mem~1851_q ),
	.datac(!\data_ram0|data_mem~1835_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1803_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3383 .extended_lut = "on";
defparam \data_ram0|data_mem~3383 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3383 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y28_N20
stratixiii_lcell_comb \data_ram0|data_mem~1867feeder (
// Equation(s):
// \data_ram0|data_mem~1867feeder_combout  = \openmips0|ex_mem0|mem_reg2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1867feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1867feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1867feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1867feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y28_N21
dffeas \data_ram0|data_mem~1867 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1867 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1867 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~3387 (
// Equation(s):
// \data_ram0|data_mem~3387_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3383_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3383_combout  & 
// (\data_ram0|data_mem~1867_q ) # \data_ram0|data_mem~3383_combout  & \data_ram0|data_mem~1883_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3383_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3383_combout  & (\data_ram0|data_mem~1899_q ) # \data_ram0|data_mem~3383_combout  & \data_ram0|data_mem~1915_q ) )

	.dataa(!\data_ram0|data_mem~1883_q ),
	.datab(!\data_ram0|data_mem~1915_q ),
	.datac(!\data_ram0|data_mem~1899_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3383_combout ),
	.datag(!\data_ram0|data_mem~1867_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3387 .extended_lut = "on";
defparam \data_ram0|data_mem~3387 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3387 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y28_N12
stratixiii_lcell_comb \data_ram0|data_mem~3391 (
// Equation(s):
// \data_ram0|data_mem~3391_combout  = \data_ram0|data_mem~3371_combout  & \data_ram0|data_mem~3387_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3363_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~3379_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  ) # !\data_ram0|data_mem~3371_combout  & \data_ram0|data_mem~3387_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~3363_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3379_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) ) # \data_ram0|data_mem~3371_combout  & !\data_ram0|data_mem~3387_combout  & ( 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3363_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3379_combout ) ) # 
// !\data_ram0|data_mem~3371_combout  & !\data_ram0|data_mem~3387_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3363_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~3379_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~3363_combout ),
	.datad(!\data_ram0|data_mem~3379_combout ),
	.datae(!\data_ram0|data_mem~3371_combout ),
	.dataf(!\data_ram0|data_mem~3387_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3391 .extended_lut = "off";
defparam \data_ram0|data_mem~3391 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \data_ram0|data_mem~3391 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y28_N34
stratixiii_lcell_comb \data_ram0|data_mem~3418 (
// Equation(s):
// \data_ram0|data_mem~3418_combout  = \data_ram0|data_mem~3358_combout  & \data_ram0|data_mem~3391_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3325_combout ) # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3417_combout ) ) # !\data_ram0|data_mem~3358_combout  & \data_ram0|data_mem~3391_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & 
// \data_ram0|data_mem~3325_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3417_combout ) ) # \data_ram0|data_mem~3358_combout  & 
// !\data_ram0|data_mem~3391_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3325_combout ) # \openmips0|mem0|mem_addr_o[6]~38_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~3417_combout ) ) # !\data_ram0|data_mem~3358_combout  & !\data_ram0|data_mem~3391_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \data_ram0|data_mem~3325_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3417_combout ) )

	.dataa(!\data_ram0|data_mem~3325_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datad(!\data_ram0|data_mem~3417_combout ),
	.datae(!\data_ram0|data_mem~3358_combout ),
	.dataf(!\data_ram0|data_mem~3391_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3418 .extended_lut = "off";
defparam \data_ram0|data_mem~3418 .lut_mask = 64'h40434C4F70737C7F;
defparam \data_ram0|data_mem~3418 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y29_N24
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~58 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~58_combout  = \data_ram0|data_mem~3418_combout  & ( \rst~input_o  & (\openmips0|mem0|Equal0~0_combout  & !\openmips0|ex_mem0|mem_aluop [3] # \openmips0|ex_mem0|mem_wdata [10]) ) # !\data_ram0|data_mem~3418_combout  & ( 
// \openmips0|ex_mem0|mem_wdata [10] & \rst~input_o  & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|ex_mem0|mem_wdata [10]),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|mem0|Equal0~0_combout ),
	.datad(!\openmips0|ex_mem0|mem_aluop [3]),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~3418_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~58 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~58 .lut_mask = 64'h1011101113111311;
defparam \openmips0|mem_wb0|wb_wdata~58 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y29_N25
dffeas \openmips0|mem_wb0|wb_wdata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[10] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[10] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N28
stratixiii_lcell_comb \openmips0|regfile1|regs~395 (
// Equation(s):
// \openmips0|regfile1|regs~395_combout  = \rst~input_o  & \openmips0|mem_wb0|wb_wdata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst~input_o ),
	.dataf(!\openmips0|mem_wb0|wb_wdata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~395 .extended_lut = "off";
defparam \openmips0|regfile1|regs~395 .lut_mask = 64'h000000000000FFFF;
defparam \openmips0|regfile1|regs~395 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y30_N29
dffeas \openmips0|regfile1|regs[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][10] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][10] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N24
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~88 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~88_combout  = \openmips0|id_ex0|ex_reg1[8]~60_combout  & \openmips0|mem_wb0|wb_wdata~59_combout  & ( \openmips0|id_ex0|ex_reg1[5]~49_combout  # \openmips0|mem_wb0|wb_wdata [11] ) # !\openmips0|id_ex0|ex_reg1[8]~60_combout  & 
// \openmips0|mem_wb0|wb_wdata~59_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|id_ex0|ex_reg1~87_combout  # \openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|ex0|Mux4~0_combout ) ) # \openmips0|id_ex0|ex_reg1[8]~60_combout  & 
// !\openmips0|mem_wb0|wb_wdata~59_combout  & ( \openmips0|mem_wb0|wb_wdata [11] & !\openmips0|id_ex0|ex_reg1[5]~49_combout  ) # !\openmips0|id_ex0|ex_reg1[8]~60_combout  & !\openmips0|mem_wb0|wb_wdata~59_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout 
//  & \openmips0|id_ex0|ex_reg1~87_combout  # \openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|ex0|Mux4~0_combout ) )

	.dataa(!\openmips0|id_ex0|ex_reg1~87_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [11]),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.datad(!\openmips0|ex0|Mux4~0_combout ),
	.datae(!\openmips0|id_ex0|ex_reg1[8]~60_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~88 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~88 .lut_mask = 64'h505F3030505F3F3F;
defparam \openmips0|id_ex0|ex_reg1~88 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y29_N25
dffeas \openmips0|id_ex0|ex_reg1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[8]~62_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[11] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[11] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N1
dffeas \openmips0|regfile1|regs[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~396_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][11] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][11] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N2
stratixiii_lcell_comb \openmips0|regfile1|regs~417 (
// Equation(s):
// \openmips0|regfile1|regs~417_combout  = !\rst~input_o  # \openmips0|mem_wb0|wb_wdata [11]

	.dataa(!\openmips0|mem_wb0|wb_wdata [11]),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~417 .extended_lut = "off";
defparam \openmips0|regfile1|regs~417 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \openmips0|regfile1|regs~417 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y31_N3
dffeas \openmips0|regfile1|regs[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~417_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][11] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][11] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y29_N21
dffeas \openmips0|regfile1|regs[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~396_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][11] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][11] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X41_Y29_N20
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~109 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~109_combout  = \openmips0|id0|reg2_addr_o[1]~4_combout  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[2][11]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[6][11]~q ) ) # 
// !\openmips0|id0|reg2_addr_o[1]~4_combout  & ( \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[4][11]~q  )

	.dataa(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datab(!\openmips0|regfile1|regs[2][11]~q ),
	.datac(!\openmips0|regfile1|regs[4][11]~q ),
	.datad(!\openmips0|regfile1|regs[6][11]~q ),
	.datae(gnd),
	.dataf(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~109 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~109 .lut_mask = 64'h0505050522772277;
defparam \openmips0|id_ex0|ex_reg2~109 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y31_N2
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~111 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~111_combout  = \openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|mem_wb0|wb_wdata~59_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  & (\openmips0|mem_wb0|wb_wdata [11]) # \openmips0|id_ex0|ex_reg2[12]~67_combout  & 
// \openmips0|id_ex0|ex_reg2~110_combout  ) # !\openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|mem_wb0|wb_wdata~59_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  # \openmips0|id_ex0|ex_reg2~109_combout  ) # 
// \openmips0|id_ex0|ex_reg2[12]~66_combout  & !\openmips0|mem_wb0|wb_wdata~59_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  & (\openmips0|mem_wb0|wb_wdata [11]) # \openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|id_ex0|ex_reg2~110_combout  ) 
// # !\openmips0|id_ex0|ex_reg2[12]~66_combout  & !\openmips0|mem_wb0|wb_wdata~59_combout  & ( \openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|id_ex0|ex_reg2~109_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~110_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [11]),
	.datac(!\openmips0|id_ex0|ex_reg2[12]~67_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~109_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2[12]~66_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~111 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~111 .lut_mask = 64'h000F3535F0FF3535;
defparam \openmips0|id_ex0|ex_reg2~111 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y31_N3
dffeas \openmips0|id_ex0|ex_reg2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~111_combout ),
	.asdata(\openmips0|ex0|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg2[12]~69_combout ),
	.sload(\openmips0|id0|always2~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[11] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[11] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N26
stratixiii_lcell_comb \openmips0|ex0|Mux4~0 (
// Equation(s):
// \openmips0|ex0|Mux4~0_combout  = \openmips0|id_ex0|ex_reg2 [11] & ( \openmips0|ex0|Mux0~1_combout  ) # !\openmips0|id_ex0|ex_reg2 [11] & ( \openmips0|ex0|Mux0~1_combout  & !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_reg1 [11] )

	.dataa(!\openmips0|ex0|Mux0~1_combout ),
	.datab(!\openmips0|id_ex0|ex_alusel [1]),
	.datac(!\openmips0|id_ex0|ex_reg1 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux4~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux4~0 .lut_mask = 64'h0404040455555555;
defparam \openmips0|ex0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N27
dffeas \openmips0|ex_mem0|mem_wdata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[11] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[11] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y30_N13
dffeas \openmips0|ex_mem0|mem_reg2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[11] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[11] .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N31
dffeas \data_ram0|data_mem~1756 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1756 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1756 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y27_N1
dffeas \data_ram0|data_mem~1772 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1772 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1772 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y27_N37
dffeas \data_ram0|data_mem~1708 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1708 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1708 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~1724feeder (
// Equation(s):
// \data_ram0|data_mem~1724feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1724feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1724feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1724feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1724feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N33
dffeas \data_ram0|data_mem~1724 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1724feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1724 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1724 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y24_N23
dffeas \data_ram0|data_mem~1676 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1676 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1676 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N36
stratixiii_lcell_comb \data_ram0|data_mem~3509 (
// Equation(s):
// \data_ram0|data_mem~3509_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1676_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1692_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1708_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1724_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1692_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1708_q ),
	.datad(!\data_ram0|data_mem~1724_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1676_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3509_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3509 .extended_lut = "on";
defparam \data_ram0|data_mem~3509 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \data_ram0|data_mem~3509 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y24_N38
stratixiii_lcell_comb \data_ram0|data_mem~1740feeder (
// Equation(s):
// \data_ram0|data_mem~1740feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1740feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1740feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1740feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1740feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N39
dffeas \data_ram0|data_mem~1740 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1740 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1740 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~3513 (
// Equation(s):
// \data_ram0|data_mem~3513_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3509_combout  & (\data_ram0|data_mem~1740_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3509_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1756_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3509_combout  & (\data_ram0|data_mem~1772_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3509_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1788_q ) )

	.dataa(!\data_ram0|data_mem~1788_q ),
	.datab(!\data_ram0|data_mem~1756_q ),
	.datac(!\data_ram0|data_mem~1772_q ),
	.datad(!\data_ram0|data_mem~3509_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1740_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3513_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3513 .extended_lut = "on";
defparam \data_ram0|data_mem~3513 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~3513 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y26_N17
dffeas \data_ram0|data_mem~1132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1132 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1132 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~1084feeder (
// Equation(s):
// \data_ram0|data_mem~1084feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1084feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1084feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1084feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1084feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y26_N17
dffeas \data_ram0|data_mem~1084 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1084feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1084_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1084 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1084 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y26_N21
dffeas \data_ram0|data_mem~1068 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1068_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1068 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1068 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y26_N13
dffeas \data_ram0|data_mem~1052 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1052 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1052 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N14
stratixiii_lcell_comb \data_ram0|data_mem~1036feeder (
// Equation(s):
// \data_ram0|data_mem~1036feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1036feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1036feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1036feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1036feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y26_N15
dffeas \data_ram0|data_mem~1036 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1036feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1036 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1036 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y26_N20
stratixiii_lcell_comb \data_ram0|data_mem~3485 (
// Equation(s):
// \data_ram0|data_mem~3485_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1036_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1052_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1068_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1084_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1084_q ),
	.datac(!\data_ram0|data_mem~1068_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1052_q ),
	.datag(!\data_ram0|data_mem~1036_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3485_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3485 .extended_lut = "on";
defparam \data_ram0|data_mem~3485 .lut_mask = 64'h0A551B555F551B55;
defparam \data_ram0|data_mem~3485 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N30
stratixiii_lcell_comb \data_ram0|data_mem~1116feeder (
// Equation(s):
// \data_ram0|data_mem~1116feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1116feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1116feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N31
dffeas \data_ram0|data_mem~1116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1116 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1116 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y26_N19
dffeas \data_ram0|data_mem~1100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1100 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1100 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y26_N16
stratixiii_lcell_comb \data_ram0|data_mem~3489 (
// Equation(s):
// \data_ram0|data_mem~3489_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3485_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3485_combout  & 
// \data_ram0|data_mem~1100_q  # \data_ram0|data_mem~3485_combout  & (\data_ram0|data_mem~1116_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3485_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3485_combout  & (\data_ram0|data_mem~1132_q ) # \data_ram0|data_mem~3485_combout  & \data_ram0|data_mem~1148_q ) )

	.dataa(!\data_ram0|data_mem~1148_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1132_q ),
	.datad(!\data_ram0|data_mem~3485_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1116_q ),
	.datag(!\data_ram0|data_mem~1100_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3489_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3489 .extended_lut = "on";
defparam \data_ram0|data_mem~3489 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \data_ram0|data_mem~3489 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y29_N32
stratixiii_lcell_comb \data_ram0|data_mem~1276feeder (
// Equation(s):
// \data_ram0|data_mem~1276feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1276feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1276feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1276feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1276feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y29_N33
dffeas \data_ram0|data_mem~1276 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1276 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1276 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y29_N13
dffeas \data_ram0|data_mem~1260 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1260 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1260 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y32_N32
stratixiii_lcell_comb \data_ram0|data_mem~1212feeder (
// Equation(s):
// \data_ram0|data_mem~1212feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1212feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1212feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1212feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y32_N33
dffeas \data_ram0|data_mem~1212 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1212 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1212 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y29_N17
dffeas \data_ram0|data_mem~1196 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1196 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1196 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y32_N39
dffeas \data_ram0|data_mem~1164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1164 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1164 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y29_N16
stratixiii_lcell_comb \data_ram0|data_mem~3501 (
// Equation(s):
// \data_ram0|data_mem~3501_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1164_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1180_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1196_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1212_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1180_q ),
	.datab(!\data_ram0|data_mem~1212_q ),
	.datac(!\data_ram0|data_mem~1196_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1164_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3501_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3501 .extended_lut = "on";
defparam \data_ram0|data_mem~3501 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3501 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y29_N15
dffeas \data_ram0|data_mem~1228 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1228 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1228 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~3505 (
// Equation(s):
// \data_ram0|data_mem~3505_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3501_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3501_combout  & 
// (\data_ram0|data_mem~1228_q ) # \data_ram0|data_mem~3501_combout  & \data_ram0|data_mem~1244_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3501_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3501_combout  & (\data_ram0|data_mem~1260_q ) # \data_ram0|data_mem~3501_combout  & \data_ram0|data_mem~1276_q ) )

	.dataa(!\data_ram0|data_mem~1244_q ),
	.datab(!\data_ram0|data_mem~1276_q ),
	.datac(!\data_ram0|data_mem~1260_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3501_combout ),
	.datag(!\data_ram0|data_mem~1228_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3505_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3505 .extended_lut = "on";
defparam \data_ram0|data_mem~3505 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3505 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y24_N11
dffeas \data_ram0|data_mem~1660 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1660 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1660 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y23_N9
dffeas \data_ram0|data_mem~1644 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1644 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1644 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y24_N25
dffeas \data_ram0|data_mem~1628 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1628 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1628 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N11
dffeas \data_ram0|data_mem~1564 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1564 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1564 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y23_N33
dffeas \data_ram0|data_mem~1580 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1580 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1580 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N34
stratixiii_lcell_comb \data_ram0|data_mem~1548feeder (
// Equation(s):
// \data_ram0|data_mem~1548feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1548feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1548feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1548feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1548feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y23_N35
dffeas \data_ram0|data_mem~1548 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1548feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1548 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1548 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y23_N32
stratixiii_lcell_comb \data_ram0|data_mem~3493 (
// Equation(s):
// \data_ram0|data_mem~3493_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1548_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1564_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1580_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1596_q ) )

	.dataa(!\data_ram0|data_mem~1596_q ),
	.datab(!\data_ram0|data_mem~1564_q ),
	.datac(!\data_ram0|data_mem~1580_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1548_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3493_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3493 .extended_lut = "on";
defparam \data_ram0|data_mem~3493 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3493 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y23_N11
dffeas \data_ram0|data_mem~1612 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1612 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1612 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~3497 (
// Equation(s):
// \data_ram0|data_mem~3497_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3493_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3493_combout  & 
// \data_ram0|data_mem~1612_q  # \data_ram0|data_mem~3493_combout  & (\data_ram0|data_mem~1628_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3493_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3493_combout  & (\data_ram0|data_mem~1644_q ) # \data_ram0|data_mem~3493_combout  & \data_ram0|data_mem~1660_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1660_q ),
	.datac(!\data_ram0|data_mem~1644_q ),
	.datad(!\data_ram0|data_mem~1628_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3493_combout ),
	.datag(!\data_ram0|data_mem~1612_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3497_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3497 .extended_lut = "on";
defparam \data_ram0|data_mem~3497 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~3497 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N6
stratixiii_lcell_comb \data_ram0|data_mem~3517 (
// Equation(s):
// \data_ram0|data_mem~3517_combout  = \data_ram0|data_mem~3505_combout  & \data_ram0|data_mem~3497_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3489_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3513_combout ) ) # !\data_ram0|data_mem~3505_combout  & \data_ram0|data_mem~3497_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (!\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3489_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3513_combout ) ) # \data_ram0|data_mem~3505_combout  & 
// !\data_ram0|data_mem~3497_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3489_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3513_combout  & 
// \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~3505_combout  & !\data_ram0|data_mem~3497_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3489_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3513_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\data_ram0|data_mem~3513_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datad(!\data_ram0|data_mem~3489_combout ),
	.datae(!\data_ram0|data_mem~3505_combout ),
	.dataf(!\data_ram0|data_mem~3497_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3517 .extended_lut = "off";
defparam \data_ram0|data_mem~3517 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \data_ram0|data_mem~3517 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y27_N7
dffeas \data_ram0|data_mem~1884 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1884 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1884 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y27_N29
dffeas \data_ram0|data_mem~1900 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1900 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1900 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N33
dffeas \data_ram0|data_mem~1836 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1836 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1836 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y29_N25
dffeas \data_ram0|data_mem~1852 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1852 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1852 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N35
dffeas \data_ram0|data_mem~1804 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1804 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1804 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N32
stratixiii_lcell_comb \data_ram0|data_mem~3526 (
// Equation(s):
// \data_ram0|data_mem~3526_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1804_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1820_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1836_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1852_q ) )

	.dataa(!\data_ram0|data_mem~1820_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~1836_q ),
	.datad(!\data_ram0|data_mem~1852_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1804_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3526 .extended_lut = "on";
defparam \data_ram0|data_mem~3526 .lut_mask = 64'h1D1D0C3F33333333;
defparam \data_ram0|data_mem~3526 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~1868feeder (
// Equation(s):
// \data_ram0|data_mem~1868feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1868feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1868feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1868feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1868feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N9
dffeas \data_ram0|data_mem~1868 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1868 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1868 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~3530 (
// Equation(s):
// \data_ram0|data_mem~3530_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3526_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3526_combout  & 
// (\data_ram0|data_mem~1868_q ) # \data_ram0|data_mem~3526_combout  & \data_ram0|data_mem~1884_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3526_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3526_combout  & (\data_ram0|data_mem~1900_q ) # \data_ram0|data_mem~3526_combout  & \data_ram0|data_mem~1916_q ) )

	.dataa(!\data_ram0|data_mem~1916_q ),
	.datab(!\data_ram0|data_mem~1884_q ),
	.datac(!\data_ram0|data_mem~1900_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3526_combout ),
	.datag(!\data_ram0|data_mem~1868_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3530 .extended_lut = "on";
defparam \data_ram0|data_mem~3530 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3530 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N34
stratixiii_lcell_comb \data_ram0|data_mem~1436feeder (
// Equation(s):
// \data_ram0|data_mem~1436feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1436feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1436feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1436feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1436feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N35
dffeas \data_ram0|data_mem~1436 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1436 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1436 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y26_N33
dffeas \data_ram0|data_mem~1452 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1452 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1452 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N2
stratixiii_lcell_comb \data_ram0|data_mem~1420feeder (
// Equation(s):
// \data_ram0|data_mem~1420feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1420feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1420feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1420feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1420feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N3
dffeas \data_ram0|data_mem~1420 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1420feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1420 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1420 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~3534 (
// Equation(s):
// \data_ram0|data_mem~3534_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1420_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1436_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1452_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1468_q ) )

	.dataa(!\data_ram0|data_mem~1468_q ),
	.datab(!\data_ram0|data_mem~1436_q ),
	.datac(!\data_ram0|data_mem~1452_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1420_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3534 .extended_lut = "on";
defparam \data_ram0|data_mem~3534 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3534 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y26_N9
dffeas \data_ram0|data_mem~1516 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1516 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1516 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y30_N31
dffeas \data_ram0|data_mem~1500 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1500 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1500 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y26_N11
dffeas \data_ram0|data_mem~1484 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1484 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1484 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~3538 (
// Equation(s):
// \data_ram0|data_mem~3538_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3534_combout  & \data_ram0|data_mem~1484_q  & \openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~3534_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1500_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3534_combout  & (\data_ram0|data_mem~1516_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3534_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1532_q ) )

	.dataa(!\data_ram0|data_mem~1532_q ),
	.datab(!\data_ram0|data_mem~3534_combout ),
	.datac(!\data_ram0|data_mem~1516_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1500_q ),
	.datag(!\data_ram0|data_mem~1484_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3538 .extended_lut = "on";
defparam \data_ram0|data_mem~3538 .lut_mask = 64'h330C331D333F331D;
defparam \data_ram0|data_mem~3538 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N6
stratixiii_lcell_comb \data_ram0|data_mem~1404feeder (
// Equation(s):
// \data_ram0|data_mem~1404feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1404feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1404feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1404feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1404feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N7
dffeas \data_ram0|data_mem~1404 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1404feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1404 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1404 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y32_N13
dffeas \data_ram0|data_mem~1388 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1388 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1388 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N27
dffeas \data_ram0|data_mem~1308 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1308 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1308 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y32_N17
dffeas \data_ram0|data_mem~1324 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1324 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1324 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y28_N31
dffeas \data_ram0|data_mem~1292 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1292 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1292 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N16
stratixiii_lcell_comb \data_ram0|data_mem~3518 (
// Equation(s):
// \data_ram0|data_mem~3518_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1292_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1308_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1324_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1340_q ) )

	.dataa(!\data_ram0|data_mem~1340_q ),
	.datab(!\data_ram0|data_mem~1308_q ),
	.datac(!\data_ram0|data_mem~1324_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1292_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3518 .extended_lut = "on";
defparam \data_ram0|data_mem~3518 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3518 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y32_N15
dffeas \data_ram0|data_mem~1356 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1356 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1356 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N12
stratixiii_lcell_comb \data_ram0|data_mem~3522 (
// Equation(s):
// \data_ram0|data_mem~3522_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3518_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3518_combout  & 
// (\data_ram0|data_mem~1356_q ) # \data_ram0|data_mem~3518_combout  & \data_ram0|data_mem~1372_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3518_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3518_combout  & (\data_ram0|data_mem~1388_q ) # \data_ram0|data_mem~3518_combout  & \data_ram0|data_mem~1404_q ) )

	.dataa(!\data_ram0|data_mem~1372_q ),
	.datab(!\data_ram0|data_mem~1404_q ),
	.datac(!\data_ram0|data_mem~1388_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3518_combout ),
	.datag(!\data_ram0|data_mem~1356_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3522 .extended_lut = "on";
defparam \data_ram0|data_mem~3522 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3522 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y22_N5
dffeas \data_ram0|data_mem~2028 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2028 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2028 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N20
stratixiii_lcell_comb \data_ram0|data_mem~1948feeder (
// Equation(s):
// \data_ram0|data_mem~1948feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1948feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1948feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1948feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1948feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y22_N21
dffeas \data_ram0|data_mem~1948 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1948feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1948 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1948 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y23_N21
dffeas \data_ram0|data_mem~1964 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1964 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1964 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y22_N21
dffeas \data_ram0|data_mem~1980 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1980 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1980 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y22_N20
stratixiii_lcell_comb \data_ram0|data_mem~3542 (
// Equation(s):
// \data_ram0|data_mem~3542_combout  = \data_ram0|data_mem~1980_q  & \openmips0|mem0|mem_addr_o[1]~33_combout  & ( \openmips0|mem0|mem_addr_o[0]~34_combout  # \data_ram0|data_mem~1964_q  ) # !\data_ram0|data_mem~1980_q  & 
// \openmips0|mem0|mem_addr_o[1]~33_combout  & ( \data_ram0|data_mem~1964_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  ) # \data_ram0|data_mem~1980_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1932_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1948_q ) ) # !\data_ram0|data_mem~1980_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1932_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1948_q ) )

	.dataa(!\data_ram0|data_mem~1932_q ),
	.datab(!\data_ram0|data_mem~1948_q ),
	.datac(!\data_ram0|data_mem~1964_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\data_ram0|data_mem~1980_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3542 .extended_lut = "off";
defparam \data_ram0|data_mem~3542 .lut_mask = 64'h553355330F000FFF;
defparam \data_ram0|data_mem~3542 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y22_N23
dffeas \data_ram0|data_mem~1996 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1996 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1996 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y22_N4
stratixiii_lcell_comb \data_ram0|data_mem~4256 (
// Equation(s):
// \data_ram0|data_mem~4256_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3542_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1996_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2012_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3542_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2028_q  )

	.dataa(!\data_ram0|data_mem~2012_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~2028_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3542_combout ),
	.datag(!\data_ram0|data_mem~1996_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4256 .extended_lut = "on";
defparam \data_ram0|data_mem~4256 .lut_mask = 64'h001D000CFF1DFF0C;
defparam \data_ram0|data_mem~4256 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~3543 (
// Equation(s):
// \data_ram0|data_mem~3543_combout  = \data_ram0|data_mem~3522_combout  & \data_ram0|data_mem~4256_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3538_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3530_combout ) ) # !\data_ram0|data_mem~3522_combout  & \data_ram0|data_mem~4256_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~3538_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3530_combout ) ) # \data_ram0|data_mem~3522_combout  & 
// !\data_ram0|data_mem~4256_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3538_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3530_combout  & 
// (!\openmips0|mem0|mem_addr_o[3]~35_combout ) ) # !\data_ram0|data_mem~3522_combout  & !\data_ram0|data_mem~4256_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3538_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3530_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\data_ram0|data_mem~3530_combout ),
	.datac(!\data_ram0|data_mem~3538_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\data_ram0|data_mem~3522_combout ),
	.dataf(!\data_ram0|data_mem~4256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3543 .extended_lut = "off";
defparam \data_ram0|data_mem~3543 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \data_ram0|data_mem~3543 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y25_N34
stratixiii_lcell_comb \data_ram0|data_mem~860feeder (
// Equation(s):
// \data_ram0|data_mem~860feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~860feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~860feeder .extended_lut = "off";
defparam \data_ram0|data_mem~860feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~860feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y25_N35
dffeas \data_ram0|data_mem~860 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~860feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~860 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~860 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y25_N37
dffeas \data_ram0|data_mem~876 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~876 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~876 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N34
stratixiii_lcell_comb \data_ram0|data_mem~796feeder (
// Equation(s):
// \data_ram0|data_mem~796feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~796feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~796feeder .extended_lut = "off";
defparam \data_ram0|data_mem~796feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~796feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y23_N35
dffeas \data_ram0|data_mem~796 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~796feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~796 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~796 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y25_N1
dffeas \data_ram0|data_mem~812 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~812 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~812 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y25_N13
dffeas \data_ram0|data_mem~780 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~780 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~780 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y25_N0
stratixiii_lcell_comb \data_ram0|data_mem~3460 (
// Equation(s):
// \data_ram0|data_mem~3460_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~780_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~796_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~812_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~828_q ) )

	.dataa(!\data_ram0|data_mem~828_q ),
	.datab(!\data_ram0|data_mem~796_q ),
	.datac(!\data_ram0|data_mem~812_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~780_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3460 .extended_lut = "on";
defparam \data_ram0|data_mem~3460 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3460 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y25_N39
dffeas \data_ram0|data_mem~844 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~844 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~844 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~3464 (
// Equation(s):
// \data_ram0|data_mem~3464_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3460_combout  & (\data_ram0|data_mem~844_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3460_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~860_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3460_combout  & (\data_ram0|data_mem~876_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3460_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~892_q ) )

	.dataa(!\data_ram0|data_mem~892_q ),
	.datab(!\data_ram0|data_mem~860_q ),
	.datac(!\data_ram0|data_mem~876_q ),
	.datad(!\data_ram0|data_mem~3460_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~844_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3464 .extended_lut = "on";
defparam \data_ram0|data_mem~3464 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~3464 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y30_N5
dffeas \data_ram0|data_mem~508 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~508 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~508 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y30_N9
dffeas \data_ram0|data_mem~492 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~492 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~492 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~412feeder (
// Equation(s):
// \data_ram0|data_mem~412feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~412feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~412feeder .extended_lut = "off";
defparam \data_ram0|data_mem~412feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~412feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y27_N17
dffeas \data_ram0|data_mem~412 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~412 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~412 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y30_N5
dffeas \data_ram0|data_mem~428 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~428 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~428 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y30_N23
dffeas \data_ram0|data_mem~396 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~396 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~396 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N4
stratixiii_lcell_comb \data_ram0|data_mem~3468 (
// Equation(s):
// \data_ram0|data_mem~3468_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~396_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~412_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~428_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~444_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~444_q ),
	.datab(!\data_ram0|data_mem~412_q ),
	.datac(!\data_ram0|data_mem~428_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~396_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3468 .extended_lut = "on";
defparam \data_ram0|data_mem~3468 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3468 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y30_N23
dffeas \data_ram0|data_mem~460 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~460 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~460 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N8
stratixiii_lcell_comb \data_ram0|data_mem~3472 (
// Equation(s):
// \data_ram0|data_mem~3472_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3468_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3468_combout  & 
// (\data_ram0|data_mem~460_q ) # \data_ram0|data_mem~3468_combout  & \data_ram0|data_mem~476_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3468_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3468_combout  & (\data_ram0|data_mem~492_q ) # \data_ram0|data_mem~3468_combout  & \data_ram0|data_mem~508_q ) )

	.dataa(!\data_ram0|data_mem~476_q ),
	.datab(!\data_ram0|data_mem~508_q ),
	.datac(!\data_ram0|data_mem~492_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3468_combout ),
	.datag(!\data_ram0|data_mem~460_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3472 .extended_lut = "on";
defparam \data_ram0|data_mem~3472 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3472 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N26
stratixiii_lcell_comb \data_ram0|data_mem~348feeder (
// Equation(s):
// \data_ram0|data_mem~348feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~348feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~348feeder .extended_lut = "off";
defparam \data_ram0|data_mem~348feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~348feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N27
dffeas \data_ram0|data_mem~348 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~348 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~348 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y26_N29
dffeas \data_ram0|data_mem~364 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~364 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~364 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N24
stratixiii_lcell_comb \data_ram0|data_mem~380feeder (
// Equation(s):
// \data_ram0|data_mem~380feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~380feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~380feeder .extended_lut = "off";
defparam \data_ram0|data_mem~380feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~380feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N25
dffeas \data_ram0|data_mem~380 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~380 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~380 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N10
stratixiii_lcell_comb \data_ram0|data_mem~284feeder (
// Equation(s):
// \data_ram0|data_mem~284feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~284feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~284feeder .extended_lut = "off";
defparam \data_ram0|data_mem~284feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~284feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X22_Y26_N11
dffeas \data_ram0|data_mem~284 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~284 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~284 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y26_N33
dffeas \data_ram0|data_mem~300 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~300 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~300 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~268feeder (
// Equation(s):
// \data_ram0|data_mem~268feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~268feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~268feeder .extended_lut = "off";
defparam \data_ram0|data_mem~268feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~268feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y27_N1
dffeas \data_ram0|data_mem~268 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~268 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~268 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~3452 (
// Equation(s):
// \data_ram0|data_mem~3452_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~268_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~284_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~300_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~316_q ) )

	.dataa(!\data_ram0|data_mem~316_q ),
	.datab(!\data_ram0|data_mem~284_q ),
	.datac(!\data_ram0|data_mem~300_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~268_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3452 .extended_lut = "on";
defparam \data_ram0|data_mem~3452 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3452 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y26_N31
dffeas \data_ram0|data_mem~332 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~332 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~332 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y26_N28
stratixiii_lcell_comb \data_ram0|data_mem~3456 (
// Equation(s):
// \data_ram0|data_mem~3456_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3452_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3452_combout  & 
// (\data_ram0|data_mem~332_q ) # \data_ram0|data_mem~3452_combout  & \data_ram0|data_mem~348_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3452_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3452_combout  & \data_ram0|data_mem~364_q  # \data_ram0|data_mem~3452_combout  & (\data_ram0|data_mem~380_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~348_q ),
	.datac(!\data_ram0|data_mem~364_q ),
	.datad(!\data_ram0|data_mem~380_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3452_combout ),
	.datag(!\data_ram0|data_mem~332_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3456 .extended_lut = "on";
defparam \data_ram0|data_mem~3456 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3456 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N5
dffeas \data_ram0|data_mem~988 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~988 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~988 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y20_N17
dffeas \data_ram0|data_mem~1004 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1004 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1004 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y23_N1
dffeas \data_ram0|data_mem~1020 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1020 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1020 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N1
dffeas \data_ram0|data_mem~924 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~924 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~924 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y20_N21
dffeas \data_ram0|data_mem~940 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~940 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~940 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N18
stratixiii_lcell_comb \data_ram0|data_mem~908feeder (
// Equation(s):
// \data_ram0|data_mem~908feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~908feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~908feeder .extended_lut = "off";
defparam \data_ram0|data_mem~908feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~908feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y20_N19
dffeas \data_ram0|data_mem~908 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~908feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~908 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~908 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y20_N20
stratixiii_lcell_comb \data_ram0|data_mem~3476 (
// Equation(s):
// \data_ram0|data_mem~3476_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~908_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~924_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~940_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~956_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~956_q ),
	.datab(!\data_ram0|data_mem~924_q ),
	.datac(!\data_ram0|data_mem~940_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~908_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3476 .extended_lut = "on";
defparam \data_ram0|data_mem~3476 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3476 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y20_N19
dffeas \data_ram0|data_mem~972 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~972 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~972 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y20_N16
stratixiii_lcell_comb \data_ram0|data_mem~3480 (
// Equation(s):
// \data_ram0|data_mem~3480_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3476_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3476_combout  & 
// (\data_ram0|data_mem~972_q ) # \data_ram0|data_mem~3476_combout  & \data_ram0|data_mem~988_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3476_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3476_combout  & \data_ram0|data_mem~1004_q  # \data_ram0|data_mem~3476_combout  & (\data_ram0|data_mem~1020_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~988_q ),
	.datac(!\data_ram0|data_mem~1004_q ),
	.datad(!\data_ram0|data_mem~1020_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3476_combout ),
	.datag(!\data_ram0|data_mem~972_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3480 .extended_lut = "on";
defparam \data_ram0|data_mem~3480 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3480 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N12
stratixiii_lcell_comb \data_ram0|data_mem~3484 (
// Equation(s):
// \data_ram0|data_mem~3484_combout  = \data_ram0|data_mem~3456_combout  & \data_ram0|data_mem~3480_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3472_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3464_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # !\data_ram0|data_mem~3456_combout  & \data_ram0|data_mem~3480_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3472_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3464_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # \data_ram0|data_mem~3456_combout  & 
// !\data_ram0|data_mem~3480_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3472_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~3464_combout  ) # !\data_ram0|data_mem~3456_combout  & !\data_ram0|data_mem~3480_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3472_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3464_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~3464_combout ),
	.datad(!\data_ram0|data_mem~3472_combout ),
	.datae(!\data_ram0|data_mem~3456_combout ),
	.dataf(!\data_ram0|data_mem~3480_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3484 .extended_lut = "off";
defparam \data_ram0|data_mem~3484 .lut_mask = 64'h04268CAE15379DBF;
defparam \data_ram0|data_mem~3484 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~636feeder (
// Equation(s):
// \data_ram0|data_mem~636feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~636feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~636feeder .extended_lut = "off";
defparam \data_ram0|data_mem~636feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~636feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N9
dffeas \data_ram0|data_mem~636 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~636feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~636 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~636 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y28_N17
dffeas \data_ram0|data_mem~620 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~620 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~620 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N11
dffeas \data_ram0|data_mem~572 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~572 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~572 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y28_N21
dffeas \data_ram0|data_mem~556 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~556 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~556 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y28_N8
stratixiii_lcell_comb \data_ram0|data_mem~524feeder (
// Equation(s):
// \data_ram0|data_mem~524feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~524feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~524feeder .extended_lut = "off";
defparam \data_ram0|data_mem~524feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~524feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y28_N9
dffeas \data_ram0|data_mem~524 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~524feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~524 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~524 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y28_N20
stratixiii_lcell_comb \data_ram0|data_mem~3427 (
// Equation(s):
// \data_ram0|data_mem~3427_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~524_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~540_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~556_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~572_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~540_q ),
	.datab(!\data_ram0|data_mem~572_q ),
	.datac(!\data_ram0|data_mem~556_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3427_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3427 .extended_lut = "on";
defparam \data_ram0|data_mem~3427 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3427 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N10
stratixiii_lcell_comb \data_ram0|data_mem~604feeder (
// Equation(s):
// \data_ram0|data_mem~604feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~604feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~604feeder .extended_lut = "off";
defparam \data_ram0|data_mem~604feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~604feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N11
dffeas \data_ram0|data_mem~604 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~604feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~604 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~604 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y28_N19
dffeas \data_ram0|data_mem~588 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~588 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~588 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y28_N16
stratixiii_lcell_comb \data_ram0|data_mem~3431 (
// Equation(s):
// \data_ram0|data_mem~3431_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3427_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3427_combout  & 
// \data_ram0|data_mem~588_q  # \data_ram0|data_mem~3427_combout  & (\data_ram0|data_mem~604_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3427_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3427_combout  & (\data_ram0|data_mem~620_q ) # \data_ram0|data_mem~3427_combout  & \data_ram0|data_mem~636_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~636_q ),
	.datac(!\data_ram0|data_mem~620_q ),
	.datad(!\data_ram0|data_mem~3427_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~604_q ),
	.datag(!\data_ram0|data_mem~588_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3431_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3431 .extended_lut = "on";
defparam \data_ram0|data_mem~3431 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \data_ram0|data_mem~3431 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y31_N8
stratixiii_lcell_comb \data_ram0|data_mem~92feeder (
// Equation(s):
// \data_ram0|data_mem~92feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~92feeder .extended_lut = "off";
defparam \data_ram0|data_mem~92feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~92feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N9
dffeas \data_ram0|data_mem~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~92 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~92 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y31_N17
dffeas \data_ram0|data_mem~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~108 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~108 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N8
stratixiii_lcell_comb \data_ram0|data_mem~60feeder (
// Equation(s):
// \data_ram0|data_mem~60feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~60feeder .extended_lut = "off";
defparam \data_ram0|data_mem~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~60feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y31_N9
dffeas \data_ram0|data_mem~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~60 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~60 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y31_N21
dffeas \data_ram0|data_mem~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~44 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~44 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N11
dffeas \data_ram0|data_mem~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~12 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~12 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y31_N20
stratixiii_lcell_comb \data_ram0|data_mem~3419 (
// Equation(s):
// \data_ram0|data_mem~3419_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~12_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~28_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  
// & (\data_ram0|data_mem~44_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~60_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~28_q ),
	.datab(!\data_ram0|data_mem~60_q ),
	.datac(!\data_ram0|data_mem~44_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3419 .extended_lut = "on";
defparam \data_ram0|data_mem~3419 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3419 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y31_N19
dffeas \data_ram0|data_mem~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~76 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~76 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y31_N16
stratixiii_lcell_comb \data_ram0|data_mem~3423 (
// Equation(s):
// \data_ram0|data_mem~3423_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3419_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3419_combout  & 
// (\data_ram0|data_mem~76_q ) # \data_ram0|data_mem~3419_combout  & \data_ram0|data_mem~92_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3419_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3419_combout  & (\data_ram0|data_mem~108_q ) # \data_ram0|data_mem~3419_combout  & \data_ram0|data_mem~124_q ) )

	.dataa(!\data_ram0|data_mem~124_q ),
	.datab(!\data_ram0|data_mem~92_q ),
	.datac(!\data_ram0|data_mem~108_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3419_combout ),
	.datag(!\data_ram0|data_mem~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3423_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3423 .extended_lut = "on";
defparam \data_ram0|data_mem~3423 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3423 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N26
stratixiii_lcell_comb \data_ram0|data_mem~732feeder (
// Equation(s):
// \data_ram0|data_mem~732feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~732feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~732feeder .extended_lut = "off";
defparam \data_ram0|data_mem~732feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~732feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y29_N27
dffeas \data_ram0|data_mem~732 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~732feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~732 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~732 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y29_N9
dffeas \data_ram0|data_mem~748 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~748 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~748 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N38
stratixiii_lcell_comb \data_ram0|data_mem~700feeder (
// Equation(s):
// \data_ram0|data_mem~700feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~700feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~700feeder .extended_lut = "off";
defparam \data_ram0|data_mem~700feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~700feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y27_N39
dffeas \data_ram0|data_mem~700 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~700 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~700 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y27_N9
dffeas \data_ram0|data_mem~684 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~684 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~684 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~652feeder (
// Equation(s):
// \data_ram0|data_mem~652feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~652feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~652feeder .extended_lut = "off";
defparam \data_ram0|data_mem~652feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~652feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y27_N5
dffeas \data_ram0|data_mem~652 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~652feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~652 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~652 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y27_N8
stratixiii_lcell_comb \data_ram0|data_mem~3443 (
// Equation(s):
// \data_ram0|data_mem~3443_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~652_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~668_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~684_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~700_q ) )

	.dataa(!\data_ram0|data_mem~668_q ),
	.datab(!\data_ram0|data_mem~700_q ),
	.datac(!\data_ram0|data_mem~684_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3443 .extended_lut = "on";
defparam \data_ram0|data_mem~3443 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3443 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y27_N24
stratixiii_lcell_comb \data_ram0|data_mem~716feeder (
// Equation(s):
// \data_ram0|data_mem~716feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~716feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~716feeder .extended_lut = "off";
defparam \data_ram0|data_mem~716feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~716feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y27_N25
dffeas \data_ram0|data_mem~716 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~716feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~716 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~716 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N8
stratixiii_lcell_comb \data_ram0|data_mem~3447 (
// Equation(s):
// \data_ram0|data_mem~3447_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3443_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3443_combout  & 
// (\data_ram0|data_mem~716_q ) # \data_ram0|data_mem~3443_combout  & \data_ram0|data_mem~732_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3443_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3443_combout  & (\data_ram0|data_mem~748_q ) # \data_ram0|data_mem~3443_combout  & \data_ram0|data_mem~764_q ) )

	.dataa(!\data_ram0|data_mem~764_q ),
	.datab(!\data_ram0|data_mem~732_q ),
	.datac(!\data_ram0|data_mem~748_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3443_combout ),
	.datag(!\data_ram0|data_mem~716_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3447_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3447 .extended_lut = "on";
defparam \data_ram0|data_mem~3447 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3447 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N28
stratixiii_lcell_comb \data_ram0|data_mem~220feeder (
// Equation(s):
// \data_ram0|data_mem~220feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~220feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~220feeder .extended_lut = "off";
defparam \data_ram0|data_mem~220feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~220feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N29
dffeas \data_ram0|data_mem~220 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~220 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~220 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y33_N17
dffeas \data_ram0|data_mem~236 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~236 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~236 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N30
stratixiii_lcell_comb \data_ram0|data_mem~252feeder (
// Equation(s):
// \data_ram0|data_mem~252feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~252feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~252feeder .extended_lut = "off";
defparam \data_ram0|data_mem~252feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~252feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N31
dffeas \data_ram0|data_mem~252 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~252feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~252 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~252 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y33_N32
stratixiii_lcell_comb \data_ram0|data_mem~156feeder (
// Equation(s):
// \data_ram0|data_mem~156feeder_combout  = \openmips0|ex_mem0|mem_reg2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~156feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~156feeder .extended_lut = "off";
defparam \data_ram0|data_mem~156feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~156feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y33_N33
dffeas \data_ram0|data_mem~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~156 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~156 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y33_N21
dffeas \data_ram0|data_mem~172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~172 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~172 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y31_N5
dffeas \data_ram0|data_mem~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~140 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~140 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y33_N20
stratixiii_lcell_comb \data_ram0|data_mem~3435 (
// Equation(s):
// \data_ram0|data_mem~3435_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~140_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~156_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~172_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~188_q ) )

	.dataa(!\data_ram0|data_mem~188_q ),
	.datab(!\data_ram0|data_mem~156_q ),
	.datac(!\data_ram0|data_mem~172_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3435_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3435 .extended_lut = "on";
defparam \data_ram0|data_mem~3435 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3435 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y33_N19
dffeas \data_ram0|data_mem~204 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~204 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~204 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y33_N16
stratixiii_lcell_comb \data_ram0|data_mem~3439 (
// Equation(s):
// \data_ram0|data_mem~3439_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3435_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3435_combout  & 
// (\data_ram0|data_mem~204_q ) # \data_ram0|data_mem~3435_combout  & \data_ram0|data_mem~220_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3435_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3435_combout  & \data_ram0|data_mem~236_q  # \data_ram0|data_mem~3435_combout  & (\data_ram0|data_mem~252_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~220_q ),
	.datac(!\data_ram0|data_mem~236_q ),
	.datad(!\data_ram0|data_mem~252_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3435_combout ),
	.datag(!\data_ram0|data_mem~204_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3439 .extended_lut = "on";
defparam \data_ram0|data_mem~3439 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3439 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N10
stratixiii_lcell_comb \data_ram0|data_mem~3451 (
// Equation(s):
// \data_ram0|data_mem~3451_combout  = \data_ram0|data_mem~3447_combout  & \data_ram0|data_mem~3439_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3423_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~3431_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~3447_combout  & \data_ram0|data_mem~3439_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3423_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3431_combout  ) # \data_ram0|data_mem~3447_combout  & !\data_ram0|data_mem~3439_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3423_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3431_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # 
// !\data_ram0|data_mem~3447_combout  & !\data_ram0|data_mem~3439_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3423_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~3431_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~3431_combout ),
	.datad(!\data_ram0|data_mem~3423_combout ),
	.datae(!\data_ram0|data_mem~3447_combout ),
	.dataf(!\data_ram0|data_mem~3439_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3451 .extended_lut = "off";
defparam \data_ram0|data_mem~3451 .lut_mask = 64'h048C159D26AE37BF;
defparam \data_ram0|data_mem~3451 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N32
stratixiii_lcell_comb \data_ram0|data_mem~3544 (
// Equation(s):
// \data_ram0|data_mem~3544_combout  = \data_ram0|data_mem~3484_combout  & \data_ram0|data_mem~3451_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  # !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3517_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3543_combout ) ) # !\data_ram0|data_mem~3484_combout  & \data_ram0|data_mem~3451_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout ) # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3517_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3543_combout )) ) # \data_ram0|data_mem~3484_combout  & 
// !\data_ram0|data_mem~3451_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout ) # \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3517_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3543_combout )) ) # !\data_ram0|data_mem~3484_combout  & !\data_ram0|data_mem~3451_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3517_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3543_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\data_ram0|data_mem~3517_combout ),
	.datac(!\data_ram0|data_mem~3543_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datae(!\data_ram0|data_mem~3484_combout ),
	.dataf(!\data_ram0|data_mem~3451_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3544 .extended_lut = "off";
defparam \data_ram0|data_mem~3544 .lut_mask = 64'h110511AFBB05BBAF;
defparam \data_ram0|data_mem~3544 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y27_N24
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~59 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~59_combout  = \data_ram0|data_mem~3544_combout  & ( \rst~input_o  & (\openmips0|mem0|Equal0~0_combout  & !\openmips0|ex_mem0|mem_aluop [3] # \openmips0|ex_mem0|mem_wdata [11]) ) # !\data_ram0|data_mem~3544_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [11] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|mem0|Equal0~0_combout ),
	.datab(!\rst~input_o ),
	.datac(!\openmips0|ex_mem0|mem_aluop [3]),
	.datad(!\openmips0|ex_mem0|mem_wdata [11]),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~3544_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~59 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~59 .lut_mask = 64'h0023002310331033;
defparam \openmips0|mem_wb0|wb_wdata~59 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y27_N25
dffeas \openmips0|mem_wb0|wb_wdata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[11] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[11] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N0
stratixiii_lcell_comb \openmips0|regfile1|regs~396 (
// Equation(s):
// \openmips0|regfile1|regs~396_combout  = \openmips0|mem_wb0|wb_wdata [11] & ( \rst~input_o  )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~396 .extended_lut = "off";
defparam \openmips0|regfile1|regs~396 .lut_mask = 64'h0000000033333333;
defparam \openmips0|regfile1|regs~396 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y30_N31
dffeas \openmips0|regfile1|regs[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~396_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][11] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][11] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~90 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~90_combout  = \openmips0|mem_wb0|wb_wdata~60_combout  & \openmips0|id_ex0|ex_reg1[8]~60_combout  & ( \openmips0|id_ex0|ex_reg1[5]~49_combout  # \openmips0|mem_wb0|wb_wdata [12] ) # !\openmips0|mem_wb0|wb_wdata~60_combout  & 
// \openmips0|id_ex0|ex_reg1[8]~60_combout  & ( \openmips0|mem_wb0|wb_wdata [12] & !\openmips0|id_ex0|ex_reg1[5]~49_combout  ) # \openmips0|mem_wb0|wb_wdata~60_combout  & !\openmips0|id_ex0|ex_reg1[8]~60_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  
// & \openmips0|id_ex0|ex_reg1~89_combout  # \openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|ex0|Mux3~0_combout ) ) # !\openmips0|mem_wb0|wb_wdata~60_combout  & !\openmips0|id_ex0|ex_reg1[8]~60_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & 
// \openmips0|id_ex0|ex_reg1~89_combout  # \openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|ex0|Mux3~0_combout ) )

	.dataa(!\openmips0|id_ex0|ex_reg1~89_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [12]),
	.datac(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.datad(!\openmips0|ex0|Mux3~0_combout ),
	.datae(!\openmips0|mem_wb0|wb_wdata~60_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg1[8]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~90 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~90 .lut_mask = 64'h505F505F30303F3F;
defparam \openmips0|id_ex0|ex_reg1~90 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y29_N9
dffeas \openmips0|id_ex0|ex_reg1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[8]~62_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[12] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[12] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N13
dffeas \openmips0|regfile1|regs[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~397_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][12] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][12] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y31_N9
dffeas \openmips0|regfile1|regs[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~397_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][12] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][12] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y31_N38
stratixiii_lcell_comb \openmips0|regfile1|regs~418 (
// Equation(s):
// \openmips0|regfile1|regs~418_combout  = \openmips0|mem_wb0|wb_wdata [12] # !\openmips0|mem_wb0|wb_wdata [12] & ( !\rst~input_o  )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~418 .extended_lut = "off";
defparam \openmips0|regfile1|regs~418 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \openmips0|regfile1|regs~418 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y31_N39
dffeas \openmips0|regfile1|regs[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~418_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][12] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][12] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y31_N8
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~113 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~113_combout  = \openmips0|regfile1|regs[3][12]~q  & \openmips0|regfile1|regs[5][12]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|regfile1|regs[1][12]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|regfile1|regs[7][12]~q ) ) # !\openmips0|regfile1|regs[3][12]~q  & \openmips0|regfile1|regs[5][12]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & 
// (\openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|regfile1|regs[1][12]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[7][12]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout ) ) # \openmips0|regfile1|regs[3][12]~q  & 
// !\openmips0|regfile1|regs[5][12]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[1][12]~q  & (!\openmips0|id0|reg2_addr_o[2]~5_combout ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  # 
// \openmips0|regfile1|regs[7][12]~q ) ) # !\openmips0|regfile1|regs[3][12]~q  & !\openmips0|regfile1|regs[5][12]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|regfile1|regs[1][12]~q  & (!\openmips0|id0|reg2_addr_o[2]~5_combout ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|regfile1|regs[7][12]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout ) )

	.dataa(!\openmips0|regfile1|regs[1][12]~q ),
	.datab(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datac(!\openmips0|regfile1|regs[7][12]~q ),
	.datad(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datae(!\openmips0|regfile1|regs[3][12]~q ),
	.dataf(!\openmips0|regfile1|regs[5][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~113 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~113 .lut_mask = 64'h4403770344CF77CF;
defparam \openmips0|id_ex0|ex_reg2~113 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y31_N24
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~114 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~114_combout  = \openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata~60_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|id_ex0|ex_reg2~112_combout  # \openmips0|id_ex0|ex_reg2[12]~66_combout 
//  & (\openmips0|id_ex0|ex_reg2~113_combout ) ) # !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata~60_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  # \openmips0|mem_wb0|wb_wdata [12] ) # 
// \openmips0|id_ex0|ex_reg2[12]~67_combout  & !\openmips0|mem_wb0|wb_wdata~60_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|id_ex0|ex_reg2~112_combout  # \openmips0|id_ex0|ex_reg2[12]~66_combout  & 
// (\openmips0|id_ex0|ex_reg2~113_combout ) ) # !\openmips0|id_ex0|ex_reg2[12]~67_combout  & !\openmips0|mem_wb0|wb_wdata~60_combout  & ( \openmips0|mem_wb0|wb_wdata [12] & \openmips0|id_ex0|ex_reg2[12]~66_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~112_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [12]),
	.datac(!\openmips0|id_ex0|ex_reg2~113_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2[12]~66_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2[12]~67_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~114 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~114 .lut_mask = 64'h0033550FFF33550F;
defparam \openmips0|id_ex0|ex_reg2~114 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y31_N25
dffeas \openmips0|id_ex0|ex_reg2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~114_combout ),
	.asdata(\openmips0|ex0|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg2[12]~69_combout ),
	.sload(\openmips0|id0|always2~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[12] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[12] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N24
stratixiii_lcell_comb \openmips0|ex0|Mux3~0 (
// Equation(s):
// \openmips0|ex0|Mux3~0_combout  = \openmips0|id_ex0|ex_alusel [1] & ( \openmips0|ex0|Mux0~1_combout  & \openmips0|id_ex0|ex_reg2 [12] ) # !\openmips0|id_ex0|ex_alusel [1] & ( \openmips0|ex0|Mux0~1_combout  & (\openmips0|id_ex0|ex_reg2 [12] # 
// \openmips0|id_ex0|ex_reg1 [12]) )

	.dataa(!\openmips0|ex0|Mux0~1_combout ),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_reg1 [12]),
	.datad(!\openmips0|id_ex0|ex_reg2 [12]),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_alusel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux3~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux3~0 .lut_mask = 64'h0555055500550055;
defparam \openmips0|ex0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N25
dffeas \openmips0|ex_mem0|mem_wdata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[12] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[12] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y30_N37
dffeas \openmips0|ex_mem0|mem_reg2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[12] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[12] .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y27_N25
dffeas \data_ram0|data_mem~1901 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1901 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1901 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y28_N37
dffeas \data_ram0|data_mem~1917 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1917 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1917 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N14
stratixiii_lcell_comb \data_ram0|data_mem~1821feeder (
// Equation(s):
// \data_ram0|data_mem~1821feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1821feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1821feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1821feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1821feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y28_N15
dffeas \data_ram0|data_mem~1821 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1821feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1821 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1821 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y27_N9
dffeas \data_ram0|data_mem~1837 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1837 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1837 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y28_N18
stratixiii_lcell_comb \data_ram0|data_mem~1805feeder (
// Equation(s):
// \data_ram0|data_mem~1805feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1805feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1805feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1805feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1805feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y28_N19
dffeas \data_ram0|data_mem~1805 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1805 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1805 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y27_N8
stratixiii_lcell_comb \data_ram0|data_mem~3660 (
// Equation(s):
// \data_ram0|data_mem~3660_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1805_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1821_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1837_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1853_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1853_q ),
	.datab(!\data_ram0|data_mem~1821_q ),
	.datac(!\data_ram0|data_mem~1837_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1805_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3660 .extended_lut = "on";
defparam \data_ram0|data_mem~3660 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3660 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y27_N27
dffeas \data_ram0|data_mem~1869 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1869 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1869 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y27_N24
stratixiii_lcell_comb \data_ram0|data_mem~3664 (
// Equation(s):
// \data_ram0|data_mem~3664_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3660_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3660_combout  & 
// (\data_ram0|data_mem~1869_q ) # \data_ram0|data_mem~3660_combout  & \data_ram0|data_mem~1885_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3660_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3660_combout  & \data_ram0|data_mem~1901_q  # \data_ram0|data_mem~3660_combout  & (\data_ram0|data_mem~1917_q )) )

	.dataa(!\data_ram0|data_mem~1885_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1901_q ),
	.datad(!\data_ram0|data_mem~1917_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3660_combout ),
	.datag(!\data_ram0|data_mem~1869_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3664 .extended_lut = "on";
defparam \data_ram0|data_mem~3664 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~3664 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y24_N9
dffeas \data_ram0|data_mem~1661 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1661 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1661 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y24_N13
dffeas \data_ram0|data_mem~1645 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1645 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1645 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N36
stratixiii_lcell_comb \data_ram0|data_mem~1597feeder (
// Equation(s):
// \data_ram0|data_mem~1597feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1597feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1597feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1597feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1597feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y23_N37
dffeas \data_ram0|data_mem~1597 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1597 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1597 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y24_N17
dffeas \data_ram0|data_mem~1581 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1581 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1581 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N22
stratixiii_lcell_comb \data_ram0|data_mem~1549feeder (
// Equation(s):
// \data_ram0|data_mem~1549feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1549feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1549feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1549feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1549feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y23_N23
dffeas \data_ram0|data_mem~1549 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1549 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1549 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N16
stratixiii_lcell_comb \data_ram0|data_mem~3644 (
// Equation(s):
// \data_ram0|data_mem~3644_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1549_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1565_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1581_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1597_q ) )

	.dataa(!\data_ram0|data_mem~1565_q ),
	.datab(!\data_ram0|data_mem~1597_q ),
	.datac(!\data_ram0|data_mem~1581_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1549_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3644 .extended_lut = "on";
defparam \data_ram0|data_mem~3644 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3644 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y24_N15
dffeas \data_ram0|data_mem~1613 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1613 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1613 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y24_N12
stratixiii_lcell_comb \data_ram0|data_mem~3648 (
// Equation(s):
// \data_ram0|data_mem~3648_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3644_combout  & (\data_ram0|data_mem~1613_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3644_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1629_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3644_combout  & (\data_ram0|data_mem~1645_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3644_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1661_q ) )

	.dataa(!\data_ram0|data_mem~1629_q ),
	.datab(!\data_ram0|data_mem~1661_q ),
	.datac(!\data_ram0|data_mem~1645_q ),
	.datad(!\data_ram0|data_mem~3644_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1613_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3648 .extended_lut = "on";
defparam \data_ram0|data_mem~3648 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~3648 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N25
dffeas \data_ram0|data_mem~1773 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1773 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1773 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y32_N35
dffeas \data_ram0|data_mem~1757 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1757 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1757 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y24_N17
dffeas \data_ram0|data_mem~1693 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1693 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1693 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y24_N9
dffeas \data_ram0|data_mem~1709 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1709 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1709 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y24_N18
stratixiii_lcell_comb \data_ram0|data_mem~1677feeder (
// Equation(s):
// \data_ram0|data_mem~1677feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1677feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1677feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1677feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1677feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y24_N19
dffeas \data_ram0|data_mem~1677 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1677 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1677 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y24_N8
stratixiii_lcell_comb \data_ram0|data_mem~3652 (
// Equation(s):
// \data_ram0|data_mem~3652_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1677_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1693_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1709_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1725_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1725_q ),
	.datab(!\data_ram0|data_mem~1693_q ),
	.datac(!\data_ram0|data_mem~1709_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1677_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3652 .extended_lut = "on";
defparam \data_ram0|data_mem~3652 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3652 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N27
dffeas \data_ram0|data_mem~1741 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1741 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1741 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y24_N24
stratixiii_lcell_comb \data_ram0|data_mem~3656 (
// Equation(s):
// \data_ram0|data_mem~3656_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3652_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3652_combout  & 
// \data_ram0|data_mem~1741_q  # \data_ram0|data_mem~3652_combout  & (\data_ram0|data_mem~1757_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3652_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3652_combout  & (\data_ram0|data_mem~1773_q ) # \data_ram0|data_mem~3652_combout  & \data_ram0|data_mem~1789_q ) )

	.dataa(!\data_ram0|data_mem~1789_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1773_q ),
	.datad(!\data_ram0|data_mem~1757_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3652_combout ),
	.datag(!\data_ram0|data_mem~1741_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3656 .extended_lut = "on";
defparam \data_ram0|data_mem~3656 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~3656 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y22_N33
dffeas \data_ram0|data_mem~2029 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2029 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2029 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y22_N31
dffeas \data_ram0|data_mem~2013 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2013 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2013 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N4
stratixiii_lcell_comb \data_ram0|data_mem~1933feeder (
// Equation(s):
// \data_ram0|data_mem~1933feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1933feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1933feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1933feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1933feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y22_N5
dffeas \data_ram0|data_mem~1933 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1933feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1933 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1933 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N6
stratixiii_lcell_comb \data_ram0|data_mem~1949feeder (
// Equation(s):
// \data_ram0|data_mem~1949feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1949feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1949feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1949feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1949feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y22_N7
dffeas \data_ram0|data_mem~1949 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1949 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1949 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y22_N29
dffeas \data_ram0|data_mem~1965 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1965 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1965 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y22_N28
stratixiii_lcell_comb \data_ram0|data_mem~3668 (
// Equation(s):
// \data_ram0|data_mem~3668_combout  = \data_ram0|data_mem~1965_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1949_q ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \data_ram0|data_mem~1981_q  ) # !\data_ram0|data_mem~1965_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1949_q ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \data_ram0|data_mem~1981_q  ) # \data_ram0|data_mem~1965_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  # \data_ram0|data_mem~1933_q  ) # !\data_ram0|data_mem~1965_q  & 
// !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \data_ram0|data_mem~1933_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\data_ram0|data_mem~1981_q ),
	.datab(!\data_ram0|data_mem~1933_q ),
	.datac(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datad(!\data_ram0|data_mem~1949_q ),
	.datae(!\data_ram0|data_mem~1965_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3668 .extended_lut = "off";
defparam \data_ram0|data_mem~3668 .lut_mask = 64'h30303F3F05F505F5;
defparam \data_ram0|data_mem~3668 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y22_N23
dffeas \data_ram0|data_mem~1997 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1997 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1997 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y22_N32
stratixiii_lcell_comb \data_ram0|data_mem~4252 (
// Equation(s):
// \data_ram0|data_mem~4252_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3668_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1997_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~2013_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3668_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2029_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~2029_q ),
	.datad(!\data_ram0|data_mem~2013_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3668_combout ),
	.datag(!\data_ram0|data_mem~1997_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4252 .extended_lut = "on";
defparam \data_ram0|data_mem~4252 .lut_mask = 64'h02130202CEDFCECE;
defparam \data_ram0|data_mem~4252 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~3669 (
// Equation(s):
// \data_ram0|data_mem~3669_combout  = \data_ram0|data_mem~3656_combout  & \data_ram0|data_mem~4252_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3648_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3664_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~3656_combout  & \data_ram0|data_mem~4252_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~3648_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3664_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # \data_ram0|data_mem~3656_combout  & !\data_ram0|data_mem~4252_combout  & ( 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3648_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3664_combout  ) # 
// !\data_ram0|data_mem~3656_combout  & !\data_ram0|data_mem~4252_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3648_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3664_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~3664_combout ),
	.datad(!\data_ram0|data_mem~3648_combout ),
	.datae(!\data_ram0|data_mem~3656_combout ),
	.dataf(!\data_ram0|data_mem~4252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3669 .extended_lut = "off";
defparam \data_ram0|data_mem~3669 .lut_mask = 64'h048C26AE159D37BF;
defparam \data_ram0|data_mem~3669 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N30
stratixiii_lcell_comb \data_ram0|data_mem~1405feeder (
// Equation(s):
// \data_ram0|data_mem~1405feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1405feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1405feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1405feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1405feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N31
dffeas \data_ram0|data_mem~1405 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1405 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1405 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y27_N21
dffeas \data_ram0|data_mem~1389 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1389 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1389 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~1341feeder (
// Equation(s):
// \data_ram0|data_mem~1341feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1341feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1341feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1341feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1341feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y31_N29
dffeas \data_ram0|data_mem~1341 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1341 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1341 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y27_N17
dffeas \data_ram0|data_mem~1325 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1325 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1325 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N28
stratixiii_lcell_comb \data_ram0|data_mem~1293feeder (
// Equation(s):
// \data_ram0|data_mem~1293feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1293feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1293feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N29
dffeas \data_ram0|data_mem~1293 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1293 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1293 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~3627 (
// Equation(s):
// \data_ram0|data_mem~3627_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1293_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1309_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1325_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1341_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1309_q ),
	.datab(!\data_ram0|data_mem~1341_q ),
	.datac(!\data_ram0|data_mem~1325_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1293_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3627 .extended_lut = "on";
defparam \data_ram0|data_mem~3627 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3627 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y32_N3
dffeas \data_ram0|data_mem~1357 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1357 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1357 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N20
stratixiii_lcell_comb \data_ram0|data_mem~3631 (
// Equation(s):
// \data_ram0|data_mem~3631_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3627_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3627_combout  & 
// (\data_ram0|data_mem~1357_q ) # \data_ram0|data_mem~3627_combout  & \data_ram0|data_mem~1373_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3627_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3627_combout  & (\data_ram0|data_mem~1389_q ) # \data_ram0|data_mem~3627_combout  & \data_ram0|data_mem~1405_q ) )

	.dataa(!\data_ram0|data_mem~1373_q ),
	.datab(!\data_ram0|data_mem~1405_q ),
	.datac(!\data_ram0|data_mem~1389_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3627_combout ),
	.datag(!\data_ram0|data_mem~1357_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3631 .extended_lut = "on";
defparam \data_ram0|data_mem~3631 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3631 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y29_N33
dffeas \data_ram0|data_mem~1261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1261 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1261 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y29_N38
stratixiii_lcell_comb \data_ram0|data_mem~1277feeder (
// Equation(s):
// \data_ram0|data_mem~1277feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1277feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1277feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1277feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1277feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y29_N39
dffeas \data_ram0|data_mem~1277 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1277 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1277 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y32_N23
dffeas \data_ram0|data_mem~1181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1181 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1181 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y29_N17
dffeas \data_ram0|data_mem~1197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1197 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1197 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y32_N27
dffeas \data_ram0|data_mem~1165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1165 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1165 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y29_N16
stratixiii_lcell_comb \data_ram0|data_mem~3619 (
// Equation(s):
// \data_ram0|data_mem~3619_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1165_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1181_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1197_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1213_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1213_q ),
	.datab(!\data_ram0|data_mem~1181_q ),
	.datac(!\data_ram0|data_mem~1197_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1165_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3619 .extended_lut = "on";
defparam \data_ram0|data_mem~3619 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3619 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y29_N35
dffeas \data_ram0|data_mem~1229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1229 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1229 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y29_N32
stratixiii_lcell_comb \data_ram0|data_mem~3623 (
// Equation(s):
// \data_ram0|data_mem~3623_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3619_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3619_combout  & 
// (\data_ram0|data_mem~1229_q ) # \data_ram0|data_mem~3619_combout  & \data_ram0|data_mem~1245_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3619_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3619_combout  & \data_ram0|data_mem~1261_q  # \data_ram0|data_mem~3619_combout  & (\data_ram0|data_mem~1277_q )) )

	.dataa(!\data_ram0|data_mem~1245_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1261_q ),
	.datad(!\data_ram0|data_mem~1277_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3619_combout ),
	.datag(!\data_ram0|data_mem~1229_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3623 .extended_lut = "on";
defparam \data_ram0|data_mem~3623 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~3623 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N12
stratixiii_lcell_comb \data_ram0|data_mem~1149feeder (
// Equation(s):
// \data_ram0|data_mem~1149feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1149feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1149feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1149feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1149feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N13
dffeas \data_ram0|data_mem~1149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1149 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1149 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y25_N13
dffeas \data_ram0|data_mem~1133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1133 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1133 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y26_N18
stratixiii_lcell_comb \data_ram0|data_mem~1053feeder (
// Equation(s):
// \data_ram0|data_mem~1053feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1053feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1053feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1053feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1053feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y26_N19
dffeas \data_ram0|data_mem~1053 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1053feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1053 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1053 .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y25_N37
dffeas \data_ram0|data_mem~1069 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1069 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1069 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y24_N27
dffeas \data_ram0|data_mem~1037 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1037 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1037 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~3611 (
// Equation(s):
// \data_ram0|data_mem~3611_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1037_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1053_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1069_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1085_q ) )

	.dataa(!\data_ram0|data_mem~1085_q ),
	.datab(!\data_ram0|data_mem~1053_q ),
	.datac(!\data_ram0|data_mem~1069_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1037_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3611 .extended_lut = "on";
defparam \data_ram0|data_mem~3611 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3611 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y25_N15
dffeas \data_ram0|data_mem~1101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1101 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1101 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y25_N12
stratixiii_lcell_comb \data_ram0|data_mem~3615 (
// Equation(s):
// \data_ram0|data_mem~3615_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3611_combout  & (\data_ram0|data_mem~1101_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3611_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1117_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3611_combout  & (\data_ram0|data_mem~1133_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3611_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1149_q ) )

	.dataa(!\data_ram0|data_mem~1117_q ),
	.datab(!\data_ram0|data_mem~1149_q ),
	.datac(!\data_ram0|data_mem~1133_q ),
	.datad(!\data_ram0|data_mem~3611_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1101_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3615 .extended_lut = "on";
defparam \data_ram0|data_mem~3615 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~3615 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y27_N5
dffeas \data_ram0|data_mem~1517 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1517 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1517 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y30_N0
stratixiii_lcell_comb \data_ram0|data_mem~1501feeder (
// Equation(s):
// \data_ram0|data_mem~1501feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1501feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1501feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1501feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1501feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y30_N1
dffeas \data_ram0|data_mem~1501 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1501 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1501 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y27_N9
dffeas \data_ram0|data_mem~1453 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1453 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1453 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y23_N39
dffeas \data_ram0|data_mem~1469 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1469 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1469 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N22
stratixiii_lcell_comb \data_ram0|data_mem~1421feeder (
// Equation(s):
// \data_ram0|data_mem~1421feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1421feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1421feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1421feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1421feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N23
dffeas \data_ram0|data_mem~1421 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1421 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1421 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N8
stratixiii_lcell_comb \data_ram0|data_mem~3635 (
// Equation(s):
// \data_ram0|data_mem~3635_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1421_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1437_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1453_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout  # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1469_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) )

	.dataa(!\data_ram0|data_mem~1437_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~1453_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1469_q ),
	.datag(!\data_ram0|data_mem~1421_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3635 .extended_lut = "on";
defparam \data_ram0|data_mem~3635 .lut_mask = 64'h1D330C331D333F33;
defparam \data_ram0|data_mem~3635 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y27_N7
dffeas \data_ram0|data_mem~1485 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1485 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1485 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~3639 (
// Equation(s):
// \data_ram0|data_mem~3639_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3635_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3635_combout  & 
// \data_ram0|data_mem~1485_q  # \data_ram0|data_mem~3635_combout  & (\data_ram0|data_mem~1501_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3635_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3635_combout  & (\data_ram0|data_mem~1517_q ) # \data_ram0|data_mem~3635_combout  & \data_ram0|data_mem~1533_q ) )

	.dataa(!\data_ram0|data_mem~1533_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1517_q ),
	.datad(!\data_ram0|data_mem~1501_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3635_combout ),
	.datag(!\data_ram0|data_mem~1485_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3639 .extended_lut = "on";
defparam \data_ram0|data_mem~3639 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~3639 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N6
stratixiii_lcell_comb \data_ram0|data_mem~3643 (
// Equation(s):
// \data_ram0|data_mem~3643_combout  = \data_ram0|data_mem~3615_combout  & \data_ram0|data_mem~3639_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3623_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3631_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # !\data_ram0|data_mem~3615_combout  & \data_ram0|data_mem~3639_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3623_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3631_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # \data_ram0|data_mem~3615_combout  & 
// !\data_ram0|data_mem~3639_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3623_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~3631_combout  ) # !\data_ram0|data_mem~3615_combout  & !\data_ram0|data_mem~3639_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3623_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3631_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~3631_combout ),
	.datad(!\data_ram0|data_mem~3623_combout ),
	.datae(!\data_ram0|data_mem~3615_combout ),
	.dataf(!\data_ram0|data_mem~3639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3643 .extended_lut = "off";
defparam \data_ram0|data_mem~3643 .lut_mask = 64'h04268CAE15379DBF;
defparam \data_ram0|data_mem~3643 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N2
stratixiii_lcell_comb \data_ram0|data_mem~381feeder (
// Equation(s):
// \data_ram0|data_mem~381feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~381feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~381feeder .extended_lut = "off";
defparam \data_ram0|data_mem~381feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~381feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N3
dffeas \data_ram0|data_mem~381 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~381 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~381 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y27_N21
dffeas \data_ram0|data_mem~365 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~365 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~365 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~285feeder (
// Equation(s):
// \data_ram0|data_mem~285feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~285feeder .extended_lut = "off";
defparam \data_ram0|data_mem~285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~285feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X22_Y26_N33
dffeas \data_ram0|data_mem~285 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~285 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~285 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y27_N17
dffeas \data_ram0|data_mem~301 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~301 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~301 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~317feeder (
// Equation(s):
// \data_ram0|data_mem~317feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~317feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~317feeder .extended_lut = "off";
defparam \data_ram0|data_mem~317feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~317feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X22_Y26_N9
dffeas \data_ram0|data_mem~317 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~317 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~317 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y27_N35
dffeas \data_ram0|data_mem~269 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~269 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~269 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~3561 (
// Equation(s):
// \data_ram0|data_mem~3561_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~269_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~285_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~301_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~317_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~285_q ),
	.datac(!\data_ram0|data_mem~301_q ),
	.datad(!\data_ram0|data_mem~317_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~269_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3561 .extended_lut = "on";
defparam \data_ram0|data_mem~3561 .lut_mask = 64'h1B1B0A5F55555555;
defparam \data_ram0|data_mem~3561 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y26_N3
dffeas \data_ram0|data_mem~333 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~333 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~333 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N20
stratixiii_lcell_comb \data_ram0|data_mem~3565 (
// Equation(s):
// \data_ram0|data_mem~3565_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3561_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3561_combout  & 
// (\data_ram0|data_mem~333_q ) # \data_ram0|data_mem~3561_combout  & \data_ram0|data_mem~349_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3561_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3561_combout  & (\data_ram0|data_mem~365_q ) # \data_ram0|data_mem~3561_combout  & \data_ram0|data_mem~381_q ) )

	.dataa(!\data_ram0|data_mem~349_q ),
	.datab(!\data_ram0|data_mem~381_q ),
	.datac(!\data_ram0|data_mem~365_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3561_combout ),
	.datag(!\data_ram0|data_mem~333_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3565 .extended_lut = "on";
defparam \data_ram0|data_mem~3565 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3565 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N0
stratixiii_lcell_comb \data_ram0|data_mem~477feeder (
// Equation(s):
// \data_ram0|data_mem~477feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~477feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~477feeder .extended_lut = "off";
defparam \data_ram0|data_mem~477feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~477feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y31_N1
dffeas \data_ram0|data_mem~477 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~477 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~477 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y30_N29
dffeas \data_ram0|data_mem~493 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~493 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~493 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y30_N36
stratixiii_lcell_comb \data_ram0|data_mem~509feeder (
// Equation(s):
// \data_ram0|data_mem~509feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~509feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~509feeder .extended_lut = "off";
defparam \data_ram0|data_mem~509feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~509feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y30_N37
dffeas \data_ram0|data_mem~509 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~509feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~509 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~509 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N27
dffeas \data_ram0|data_mem~413 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~413 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~413 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y30_N33
dffeas \data_ram0|data_mem~429 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~429 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~429 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N6
stratixiii_lcell_comb \data_ram0|data_mem~397feeder (
// Equation(s):
// \data_ram0|data_mem~397feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~397feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~397feeder .extended_lut = "off";
defparam \data_ram0|data_mem~397feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~397feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y30_N7
dffeas \data_ram0|data_mem~397 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~397feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~397 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~397 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y30_N32
stratixiii_lcell_comb \data_ram0|data_mem~3569 (
// Equation(s):
// \data_ram0|data_mem~3569_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~397_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~413_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~429_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~445_q ) )

	.dataa(!\data_ram0|data_mem~445_q ),
	.datab(!\data_ram0|data_mem~413_q ),
	.datac(!\data_ram0|data_mem~429_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~397_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3569 .extended_lut = "on";
defparam \data_ram0|data_mem~3569 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3569 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y30_N31
dffeas \data_ram0|data_mem~461 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~461 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~461 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y30_N28
stratixiii_lcell_comb \data_ram0|data_mem~3573 (
// Equation(s):
// \data_ram0|data_mem~3573_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3569_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3569_combout  & 
// (\data_ram0|data_mem~461_q ) # \data_ram0|data_mem~3569_combout  & \data_ram0|data_mem~477_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3569_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3569_combout  & \data_ram0|data_mem~493_q  # \data_ram0|data_mem~3569_combout  & (\data_ram0|data_mem~509_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~477_q ),
	.datac(!\data_ram0|data_mem~493_q ),
	.datad(!\data_ram0|data_mem~509_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3569_combout ),
	.datag(!\data_ram0|data_mem~461_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3573 .extended_lut = "on";
defparam \data_ram0|data_mem~3573 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3573 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N13
dffeas \data_ram0|data_mem~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~93 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~93 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y30_N13
dffeas \data_ram0|data_mem~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~109 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~109 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N34
stratixiii_lcell_comb \data_ram0|data_mem~61feeder (
// Equation(s):
// \data_ram0|data_mem~61feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~61feeder .extended_lut = "off";
defparam \data_ram0|data_mem~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~61feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y31_N35
dffeas \data_ram0|data_mem~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~61 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~61 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y30_N37
dffeas \data_ram0|data_mem~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~45 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~45 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y31_N33
dffeas \data_ram0|data_mem~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~13 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~13 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y30_N36
stratixiii_lcell_comb \data_ram0|data_mem~3545 (
// Equation(s):
// \data_ram0|data_mem~3545_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~13_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~29_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~45_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~61_q ) )

	.dataa(!\data_ram0|data_mem~29_q ),
	.datab(!\data_ram0|data_mem~61_q ),
	.datac(!\data_ram0|data_mem~45_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3545 .extended_lut = "on";
defparam \data_ram0|data_mem~3545 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3545 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y30_N15
dffeas \data_ram0|data_mem~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~77 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~77 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~3549 (
// Equation(s):
// \data_ram0|data_mem~3549_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3545_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3545_combout  & 
// (\data_ram0|data_mem~77_q ) # \data_ram0|data_mem~3545_combout  & \data_ram0|data_mem~93_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3545_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3545_combout  & (\data_ram0|data_mem~109_q ) # \data_ram0|data_mem~3545_combout  & \data_ram0|data_mem~125_q ) )

	.dataa(!\data_ram0|data_mem~125_q ),
	.datab(!\data_ram0|data_mem~93_q ),
	.datac(!\data_ram0|data_mem~109_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3545_combout ),
	.datag(!\data_ram0|data_mem~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3549 .extended_lut = "on";
defparam \data_ram0|data_mem~3549 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3549 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N8
stratixiii_lcell_comb \data_ram0|data_mem~3577 (
// Equation(s):
// \data_ram0|data_mem~3577_combout  = \data_ram0|data_mem~3573_combout  & \data_ram0|data_mem~3549_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3565_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3557_combout ) ) # !\data_ram0|data_mem~3573_combout  & \data_ram0|data_mem~3549_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3565_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3557_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  ) # \data_ram0|data_mem~3573_combout  & 
// !\data_ram0|data_mem~3549_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3565_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout  # 
// \data_ram0|data_mem~3557_combout ) ) # !\data_ram0|data_mem~3573_combout  & !\data_ram0|data_mem~3549_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3565_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3557_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  )

	.dataa(!\data_ram0|data_mem~3557_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\data_ram0|data_mem~3565_combout ),
	.datae(!\data_ram0|data_mem~3573_combout ),
	.dataf(!\data_ram0|data_mem~3549_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3577 .extended_lut = "off";
defparam \data_ram0|data_mem~3577 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \data_ram0|data_mem~3577 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y28_N31
dffeas \data_ram0|data_mem~893 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~893 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~893 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y25_N5
dffeas \data_ram0|data_mem~877 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~877 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~877 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N16
stratixiii_lcell_comb \data_ram0|data_mem~829feeder (
// Equation(s):
// \data_ram0|data_mem~829feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~829feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~829feeder .extended_lut = "off";
defparam \data_ram0|data_mem~829feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~829feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y23_N17
dffeas \data_ram0|data_mem~829 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~829 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~829 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y25_N29
dffeas \data_ram0|data_mem~813 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~813 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~813 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~781feeder (
// Equation(s):
// \data_ram0|data_mem~781feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~781feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~781feeder .extended_lut = "off";
defparam \data_ram0|data_mem~781feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~781feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y25_N37
dffeas \data_ram0|data_mem~781 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~781 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~781 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y25_N28
stratixiii_lcell_comb \data_ram0|data_mem~3594 (
// Equation(s):
// \data_ram0|data_mem~3594_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~781_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~797_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~813_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~829_q ) )

	.dataa(!\data_ram0|data_mem~797_q ),
	.datab(!\data_ram0|data_mem~829_q ),
	.datac(!\data_ram0|data_mem~813_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~781_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3594 .extended_lut = "on";
defparam \data_ram0|data_mem~3594 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3594 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y25_N7
dffeas \data_ram0|data_mem~845 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~845 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~845 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y25_N4
stratixiii_lcell_comb \data_ram0|data_mem~3598 (
// Equation(s):
// \data_ram0|data_mem~3598_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3594_combout  & (\data_ram0|data_mem~845_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3594_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~861_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3594_combout  & (\data_ram0|data_mem~877_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3594_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~893_q ) )

	.dataa(!\data_ram0|data_mem~861_q ),
	.datab(!\data_ram0|data_mem~893_q ),
	.datac(!\data_ram0|data_mem~877_q ),
	.datad(!\data_ram0|data_mem~3594_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~845_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3598 .extended_lut = "on";
defparam \data_ram0|data_mem~3598 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~3598 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y30_N33
dffeas \data_ram0|data_mem~733 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~733 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~733 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y29_N13
dffeas \data_ram0|data_mem~749 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~749 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~749 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N8
stratixiii_lcell_comb \data_ram0|data_mem~669feeder (
// Equation(s):
// \data_ram0|data_mem~669feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~669feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~669feeder .extended_lut = "off";
defparam \data_ram0|data_mem~669feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~669feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y27_N9
dffeas \data_ram0|data_mem~669 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~669 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~669 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y29_N37
dffeas \data_ram0|data_mem~685 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~685 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~685 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N26
stratixiii_lcell_comb \data_ram0|data_mem~653feeder (
// Equation(s):
// \data_ram0|data_mem~653feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~653feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~653feeder .extended_lut = "off";
defparam \data_ram0|data_mem~653feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~653feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y27_N27
dffeas \data_ram0|data_mem~653 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~653feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~653 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~653 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y29_N36
stratixiii_lcell_comb \data_ram0|data_mem~3586 (
// Equation(s):
// \data_ram0|data_mem~3586_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~653_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~669_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~685_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~701_q ) )

	.dataa(!\data_ram0|data_mem~701_q ),
	.datab(!\data_ram0|data_mem~669_q ),
	.datac(!\data_ram0|data_mem~685_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3586 .extended_lut = "on";
defparam \data_ram0|data_mem~3586 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3586 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y29_N15
dffeas \data_ram0|data_mem~717 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~717 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~717 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~3590 (
// Equation(s):
// \data_ram0|data_mem~3590_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3586_combout  & (\data_ram0|data_mem~717_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3586_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~733_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3586_combout  & (\data_ram0|data_mem~749_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3586_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~765_q ) )

	.dataa(!\data_ram0|data_mem~765_q ),
	.datab(!\data_ram0|data_mem~733_q ),
	.datac(!\data_ram0|data_mem~749_q ),
	.datad(!\data_ram0|data_mem~3586_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~717_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3590 .extended_lut = "on";
defparam \data_ram0|data_mem~3590 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~3590 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y25_N13
dffeas \data_ram0|data_mem~621 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~621 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~621 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N14
stratixiii_lcell_comb \data_ram0|data_mem~637feeder (
// Equation(s):
// \data_ram0|data_mem~637feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~637feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~637feeder .extended_lut = "off";
defparam \data_ram0|data_mem~637feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~637feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N15
dffeas \data_ram0|data_mem~637 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~637feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~637 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~637 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N15
dffeas \data_ram0|data_mem~541 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~541 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~541 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y25_N17
dffeas \data_ram0|data_mem~557 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~557 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~557 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y28_N7
dffeas \data_ram0|data_mem~525 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~525 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~525 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~3578 (
// Equation(s):
// \data_ram0|data_mem~3578_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~525_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~541_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~557_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~573_q ) )

	.dataa(!\data_ram0|data_mem~573_q ),
	.datab(!\data_ram0|data_mem~541_q ),
	.datac(!\data_ram0|data_mem~557_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3578 .extended_lut = "on";
defparam \data_ram0|data_mem~3578 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3578 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y25_N15
dffeas \data_ram0|data_mem~589 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~589 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~589 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y25_N12
stratixiii_lcell_comb \data_ram0|data_mem~3582 (
// Equation(s):
// \data_ram0|data_mem~3582_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3578_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3578_combout  & 
// (\data_ram0|data_mem~589_q ) # \data_ram0|data_mem~3578_combout  & \data_ram0|data_mem~605_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3578_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3578_combout  & \data_ram0|data_mem~621_q  # \data_ram0|data_mem~3578_combout  & (\data_ram0|data_mem~637_q )) )

	.dataa(!\data_ram0|data_mem~605_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~621_q ),
	.datad(!\data_ram0|data_mem~637_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3578_combout ),
	.datag(!\data_ram0|data_mem~589_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3582 .extended_lut = "on";
defparam \data_ram0|data_mem~3582 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~3582 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y23_N34
stratixiii_lcell_comb \data_ram0|data_mem~1021feeder (
// Equation(s):
// \data_ram0|data_mem~1021feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1021feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1021feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1021feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1021feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N35
dffeas \data_ram0|data_mem~1021 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1021feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1021 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1021 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y21_N13
dffeas \data_ram0|data_mem~1005 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1005 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1005 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y20_N7
dffeas \data_ram0|data_mem~925 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~925 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~925 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y21_N17
dffeas \data_ram0|data_mem~941 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~941 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~941 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N4
stratixiii_lcell_comb \data_ram0|data_mem~909feeder (
// Equation(s):
// \data_ram0|data_mem~909feeder_combout  = \openmips0|ex_mem0|mem_reg2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~909feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~909feeder .extended_lut = "off";
defparam \data_ram0|data_mem~909feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~909feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y20_N5
dffeas \data_ram0|data_mem~909 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~909feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~909 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~909 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y21_N16
stratixiii_lcell_comb \data_ram0|data_mem~3602 (
// Equation(s):
// \data_ram0|data_mem~3602_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~909_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~925_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~941_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~957_q ) )

	.dataa(!\data_ram0|data_mem~957_q ),
	.datab(!\data_ram0|data_mem~925_q ),
	.datac(!\data_ram0|data_mem~941_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~909_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3602 .extended_lut = "on";
defparam \data_ram0|data_mem~3602 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3602 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y21_N15
dffeas \data_ram0|data_mem~973 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~973 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~973 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y21_N12
stratixiii_lcell_comb \data_ram0|data_mem~3606 (
// Equation(s):
// \data_ram0|data_mem~3606_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3602_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3602_combout  & 
// (\data_ram0|data_mem~973_q ) # \data_ram0|data_mem~3602_combout  & \data_ram0|data_mem~989_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3602_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3602_combout  & (\data_ram0|data_mem~1005_q ) # \data_ram0|data_mem~3602_combout  & \data_ram0|data_mem~1021_q ) )

	.dataa(!\data_ram0|data_mem~989_q ),
	.datab(!\data_ram0|data_mem~1021_q ),
	.datac(!\data_ram0|data_mem~1005_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3602_combout ),
	.datag(!\data_ram0|data_mem~973_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3606 .extended_lut = "on";
defparam \data_ram0|data_mem~3606 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3606 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N14
stratixiii_lcell_comb \data_ram0|data_mem~3610 (
// Equation(s):
// \data_ram0|data_mem~3610_combout  = \data_ram0|data_mem~3582_combout  & \data_ram0|data_mem~3606_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3590_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3598_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # !\data_ram0|data_mem~3582_combout  & \data_ram0|data_mem~3606_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3590_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3598_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # \data_ram0|data_mem~3582_combout  & 
// !\data_ram0|data_mem~3606_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3590_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~3598_combout  ) # !\data_ram0|data_mem~3582_combout  & !\data_ram0|data_mem~3606_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3590_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3598_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~3598_combout ),
	.datad(!\data_ram0|data_mem~3590_combout ),
	.datae(!\data_ram0|data_mem~3582_combout ),
	.dataf(!\data_ram0|data_mem~3606_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3610 .extended_lut = "off";
defparam \data_ram0|data_mem~3610 .lut_mask = 64'h04268CAE15379DBF;
defparam \data_ram0|data_mem~3610 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N32
stratixiii_lcell_comb \data_ram0|data_mem~3670 (
// Equation(s):
// \data_ram0|data_mem~3670_combout  = \data_ram0|data_mem~3577_combout  & \data_ram0|data_mem~3610_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3643_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3669_combout  ) # !\data_ram0|data_mem~3577_combout  & \data_ram0|data_mem~3610_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3643_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3669_combout ) ) # \data_ram0|data_mem~3577_combout  & 
// !\data_ram0|data_mem~3610_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3643_combout ) 
// # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3669_combout ) ) # !\data_ram0|data_mem~3577_combout  & !\data_ram0|data_mem~3610_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~3643_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3669_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~3669_combout ),
	.datad(!\data_ram0|data_mem~3643_combout ),
	.datae(!\data_ram0|data_mem~3577_combout ),
	.dataf(!\data_ram0|data_mem~3610_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3670 .extended_lut = "off";
defparam \data_ram0|data_mem~3670 .lut_mask = 64'h014589CD2367ABEF;
defparam \data_ram0|data_mem~3670 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y27_N26
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~60 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~60_combout  = \data_ram0|data_mem~3670_combout  & ( \rst~input_o  & (!\openmips0|ex_mem0|mem_aluop [3] & \openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_wdata [12]) ) # !\data_ram0|data_mem~3670_combout  & ( 
// \rst~input_o  & \openmips0|ex_mem0|mem_wdata [12] & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\rst~input_o ),
	.datab(!\openmips0|ex_mem0|mem_wdata [12]),
	.datac(!\openmips0|ex_mem0|mem_aluop [3]),
	.datad(!\openmips0|mem0|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~3670_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~60 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~60 .lut_mask = 64'h1101110111511151;
defparam \openmips0|mem_wb0|wb_wdata~60 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y27_N27
dffeas \openmips0|mem_wb0|wb_wdata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[12] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[12] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y29_N6
stratixiii_lcell_comb \openmips0|regfile1|regs~397 (
// Equation(s):
// \openmips0|regfile1|regs~397_combout  = \rst~input_o  & ( \openmips0|mem_wb0|wb_wdata [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\openmips0|mem_wb0|wb_wdata [12]),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~397 .extended_lut = "off";
defparam \openmips0|regfile1|regs~397 .lut_mask = 64'h0000000000FF00FF;
defparam \openmips0|regfile1|regs~397 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y30_N32
stratixiii_lcell_comb \openmips0|regfile1|regs[1][12]~feeder (
// Equation(s):
// \openmips0|regfile1|regs[1][12]~feeder_combout  = \openmips0|regfile1|regs~397_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs~397_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][12]~feeder .extended_lut = "off";
defparam \openmips0|regfile1|regs[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \openmips0|regfile1|regs[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y30_N33
dffeas \openmips0|regfile1|regs[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][12] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][12] .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y31_N13
dffeas \openmips0|regfile1|regs[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~398_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][13] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][13] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y29_N17
dffeas \openmips0|regfile1|regs[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][13] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][13] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y31_N12
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~116 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~116_combout  = \openmips0|regfile1|regs[3][13]~q  & \openmips0|regfile1|regs[7][13]~q  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[1][13]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & 
// \openmips0|regfile1|regs[5][13]~q  # \openmips0|id0|reg2_addr_o[1]~4_combout  ) # !\openmips0|regfile1|regs[3][13]~q  & \openmips0|regfile1|regs[7][13]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[1][13]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][13]~q ) # \openmips0|id0|reg2_addr_o[1]~4_combout  & (\openmips0|id0|reg2_addr_o[2]~5_combout ) ) # \openmips0|regfile1|regs[3][13]~q  & 
// !\openmips0|regfile1|regs[7][13]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[1][13]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][13]~q ) # 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout ) ) # !\openmips0|regfile1|regs[3][13]~q  & !\openmips0|regfile1|regs[7][13]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  
// & (\openmips0|regfile1|regs[1][13]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[5][13]~q ) )

	.dataa(!\openmips0|regfile1|regs[5][13]~q ),
	.datab(!\openmips0|regfile1|regs[1][13]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datad(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datae(!\openmips0|regfile1|regs[3][13]~q ),
	.dataf(!\openmips0|regfile1|regs[7][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~116 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~116 .lut_mask = 64'h30503F50305F3F5F;
defparam \openmips0|id_ex0|ex_reg2~116 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y31_N28
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~117 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~117_combout  = \openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|mem_wb0|wb_wdata~61_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata [13] # \openmips0|id_ex0|ex_reg2[12]~67_combout  & 
// (\openmips0|id_ex0|ex_reg2~116_combout ) ) # !\openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|mem_wb0|wb_wdata~61_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  # \openmips0|id_ex0|ex_reg2~115_combout  ) # 
// \openmips0|id_ex0|ex_reg2[12]~66_combout  & !\openmips0|mem_wb0|wb_wdata~61_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata [13] # \openmips0|id_ex0|ex_reg2[12]~67_combout  & (\openmips0|id_ex0|ex_reg2~116_combout ) ) 
// # !\openmips0|id_ex0|ex_reg2[12]~66_combout  & !\openmips0|mem_wb0|wb_wdata~61_combout  & ( \openmips0|id_ex0|ex_reg2~115_combout  & \openmips0|id_ex0|ex_reg2[12]~67_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~115_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [13]),
	.datac(!\openmips0|id_ex0|ex_reg2~116_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2[12]~67_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2[12]~66_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~117 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~117 .lut_mask = 64'h0055330FFF55330F;
defparam \openmips0|id_ex0|ex_reg2~117 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X41_Y29_N22
stratixiii_lcell_comb \openmips0|regfile1|regs~419 (
// Equation(s):
// \openmips0|regfile1|regs~419_combout  = \openmips0|mem_wb0|wb_wdata [13] # !\openmips0|mem_wb0|wb_wdata [13] & ( !\rst~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~419 .extended_lut = "off";
defparam \openmips0|regfile1|regs~419 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \openmips0|regfile1|regs~419 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X41_Y29_N23
dffeas \openmips0|regfile1|regs[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~419_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][13] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][13] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N26
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~91 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~91_combout  = \openmips0|regfile1|regs[7][13]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[1][13]~q ) # \openmips0|id0|reg1_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[6][13]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout ) ) # !\openmips0|regfile1|regs[7][13]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[1][13]~q ) # 
// \openmips0|id0|reg1_addr_o[1]~4_combout  & !\openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[6][13]~q  )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(!\openmips0|regfile1|regs[6][13]~q ),
	.datad(!\openmips0|regfile1|regs[1][13]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[7][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~91 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~91 .lut_mask = 64'h0426042615371537;
defparam \openmips0|id_ex0|ex_reg1~91 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N30
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~92 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~92_combout  = \openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|mem_wb0|wb_wdata~61_combout  & ( \openmips0|id_ex0|ex_reg1[8]~60_combout  # \openmips0|ex0|Mux2~0_combout  ) # !\openmips0|id_ex0|ex_reg1[5]~49_combout  & 
// \openmips0|mem_wb0|wb_wdata~61_combout  & ( !\openmips0|id_ex0|ex_reg1[8]~60_combout  & \openmips0|id_ex0|ex_reg1~91_combout  # \openmips0|id_ex0|ex_reg1[8]~60_combout  & (\openmips0|mem_wb0|wb_wdata [13]) ) # \openmips0|id_ex0|ex_reg1[5]~49_combout  & 
// !\openmips0|mem_wb0|wb_wdata~61_combout  & ( \openmips0|ex0|Mux2~0_combout  & !\openmips0|id_ex0|ex_reg1[8]~60_combout  ) # !\openmips0|id_ex0|ex_reg1[5]~49_combout  & !\openmips0|mem_wb0|wb_wdata~61_combout  & ( !\openmips0|id_ex0|ex_reg1[8]~60_combout  
// & \openmips0|id_ex0|ex_reg1~91_combout  # \openmips0|id_ex0|ex_reg1[8]~60_combout  & (\openmips0|mem_wb0|wb_wdata [13]) )

	.dataa(!\openmips0|ex0|Mux2~0_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1[8]~60_combout ),
	.datac(!\openmips0|id_ex0|ex_reg1~91_combout ),
	.datad(!\openmips0|mem_wb0|wb_wdata [13]),
	.datae(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~92 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~92 .lut_mask = 64'h0C3F44440C3F7777;
defparam \openmips0|id_ex0|ex_reg1~92 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N31
dffeas \openmips0|id_ex0|ex_reg1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[8]~62_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[13] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[13] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N30
stratixiii_lcell_comb \openmips0|ex0|Mux2~0 (
// Equation(s):
// \openmips0|ex0|Mux2~0_combout  = \openmips0|id_ex0|ex_reg1 [13] & ( \openmips0|ex0|Mux0~1_combout  & (!\openmips0|id_ex0|ex_alusel [1] # \openmips0|id_ex0|ex_reg2 [13]) ) # !\openmips0|id_ex0|ex_reg1 [13] & ( \openmips0|ex0|Mux0~1_combout  & 
// \openmips0|id_ex0|ex_reg2 [13] )

	.dataa(!\openmips0|ex0|Mux0~1_combout ),
	.datab(!\openmips0|id_ex0|ex_alusel [1]),
	.datac(gnd),
	.datad(!\openmips0|id_ex0|ex_reg2 [13]),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux2~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux2~0 .lut_mask = 64'h0055005544554455;
defparam \openmips0|ex0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y31_N29
dffeas \openmips0|id_ex0|ex_reg2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~117_combout ),
	.asdata(\openmips0|ex0|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg2[12]~69_combout ),
	.sload(\openmips0|id0|always2~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[13] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[13] .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y30_N39
dffeas \openmips0|ex_mem0|mem_reg2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[13] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[13] .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y29_N21
dffeas \data_ram0|data_mem~1262 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1262 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1262 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y29_N26
stratixiii_lcell_comb \data_ram0|data_mem~1246feeder (
// Equation(s):
// \data_ram0|data_mem~1246feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1246feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1246feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1246feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1246feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y29_N27
dffeas \data_ram0|data_mem~1246 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1246 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1246 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y32_N10
stratixiii_lcell_comb \data_ram0|data_mem~1182feeder (
// Equation(s):
// \data_ram0|data_mem~1182feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1182feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1182feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1182feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1182feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y32_N11
dffeas \data_ram0|data_mem~1182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1182 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1182 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y29_N5
dffeas \data_ram0|data_mem~1198 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1198 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1198 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y32_N20
stratixiii_lcell_comb \data_ram0|data_mem~1166feeder (
// Equation(s):
// \data_ram0|data_mem~1166feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1166feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1166feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y32_N21
dffeas \data_ram0|data_mem~1166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1166 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1166 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y29_N4
stratixiii_lcell_comb \data_ram0|data_mem~3770 (
// Equation(s):
// \data_ram0|data_mem~3770_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1166_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1182_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1198_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1214_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1214_q ),
	.datab(!\data_ram0|data_mem~1182_q ),
	.datac(!\data_ram0|data_mem~1198_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1166_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3770 .extended_lut = "on";
defparam \data_ram0|data_mem~3770 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3770 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y29_N23
dffeas \data_ram0|data_mem~1230 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1230 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1230 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y29_N20
stratixiii_lcell_comb \data_ram0|data_mem~3774 (
// Equation(s):
// \data_ram0|data_mem~3774_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3770_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3770_combout  & 
// \data_ram0|data_mem~1230_q  # \data_ram0|data_mem~3770_combout  & (\data_ram0|data_mem~1246_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3770_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3770_combout  & (\data_ram0|data_mem~1262_q ) # \data_ram0|data_mem~3770_combout  & \data_ram0|data_mem~1278_q ) )

	.dataa(!\data_ram0|data_mem~1278_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1262_q ),
	.datad(!\data_ram0|data_mem~1246_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3770_combout ),
	.datag(!\data_ram0|data_mem~1230_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3774 .extended_lut = "on";
defparam \data_ram0|data_mem~3774 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~3774 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y24_N9
dffeas \data_ram0|data_mem~1774 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1774 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1774 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y28_N32
stratixiii_lcell_comb \data_ram0|data_mem~1758feeder (
// Equation(s):
// \data_ram0|data_mem~1758feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1758feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1758feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1758feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1758feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y28_N33
dffeas \data_ram0|data_mem~1758 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1758 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1758 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N26
stratixiii_lcell_comb \data_ram0|data_mem~1726feeder (
// Equation(s):
// \data_ram0|data_mem~1726feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1726feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1726feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1726feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1726feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y25_N27
dffeas \data_ram0|data_mem~1726 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1726 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1726 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y24_N25
dffeas \data_ram0|data_mem~1710 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1710 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1710 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N11
dffeas \data_ram0|data_mem~1678 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1678 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1678 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N24
stratixiii_lcell_comb \data_ram0|data_mem~3778 (
// Equation(s):
// \data_ram0|data_mem~3778_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1678_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1694_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1710_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1726_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1694_q ),
	.datab(!\data_ram0|data_mem~1726_q ),
	.datac(!\data_ram0|data_mem~1710_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1678_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3778 .extended_lut = "on";
defparam \data_ram0|data_mem~3778 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3778 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~1742feeder (
// Equation(s):
// \data_ram0|data_mem~1742feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1742feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1742feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1742feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1742feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y24_N33
dffeas \data_ram0|data_mem~1742 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1742 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1742 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y24_N8
stratixiii_lcell_comb \data_ram0|data_mem~3782 (
// Equation(s):
// \data_ram0|data_mem~3782_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3778_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3778_combout  & 
// \data_ram0|data_mem~1742_q  # \data_ram0|data_mem~3778_combout  & (\data_ram0|data_mem~1758_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3778_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3778_combout  & (\data_ram0|data_mem~1774_q ) # \data_ram0|data_mem~3778_combout  & \data_ram0|data_mem~1790_q ) )

	.dataa(!\data_ram0|data_mem~1790_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1774_q ),
	.datad(!\data_ram0|data_mem~1758_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3778_combout ),
	.datag(!\data_ram0|data_mem~1742_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3782 .extended_lut = "on";
defparam \data_ram0|data_mem~3782 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~3782 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y30_N25
dffeas \data_ram0|data_mem~1502 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1502 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1502 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y25_N25
dffeas \data_ram0|data_mem~1518 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1518 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1518 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y25_N29
dffeas \data_ram0|data_mem~1454 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1454 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1454 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N20
stratixiii_lcell_comb \data_ram0|data_mem~1438feeder (
// Equation(s):
// \data_ram0|data_mem~1438feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1438feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1438feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1438feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1438feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N21
dffeas \data_ram0|data_mem~1438 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1438 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1438 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N6
stratixiii_lcell_comb \data_ram0|data_mem~1422feeder (
// Equation(s):
// \data_ram0|data_mem~1422feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1422feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1422feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1422feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1422feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N7
dffeas \data_ram0|data_mem~1422 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1422feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1422 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1422 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N28
stratixiii_lcell_comb \data_ram0|data_mem~3786 (
// Equation(s):
// \data_ram0|data_mem~3786_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1422_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1438_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1454_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1470_q ) )

	.dataa(!\data_ram0|data_mem~1470_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~1454_q ),
	.datad(!\data_ram0|data_mem~1438_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1422_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3786 .extended_lut = "on";
defparam \data_ram0|data_mem~3786 .lut_mask = 64'h0C3F1D1D33333333;
defparam \data_ram0|data_mem~3786 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y25_N27
dffeas \data_ram0|data_mem~1486 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1486 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1486 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y25_N24
stratixiii_lcell_comb \data_ram0|data_mem~3790 (
// Equation(s):
// \data_ram0|data_mem~3790_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3786_combout  & (\data_ram0|data_mem~1486_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3786_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1502_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3786_combout  & (\data_ram0|data_mem~1518_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3786_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1534_q ) )

	.dataa(!\data_ram0|data_mem~1534_q ),
	.datab(!\data_ram0|data_mem~1502_q ),
	.datac(!\data_ram0|data_mem~1518_q ),
	.datad(!\data_ram0|data_mem~3786_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1486_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3790 .extended_lut = "on";
defparam \data_ram0|data_mem~3790 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~3790 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y22_N33
dffeas \data_ram0|data_mem~2030 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2030 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2030 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y22_N9
dffeas \data_ram0|data_mem~1934 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1934 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1934 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y23_N27
dffeas \data_ram0|data_mem~1966 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1966 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1966 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y22_N11
dffeas \data_ram0|data_mem~1982 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1982 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1982 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y22_N10
stratixiii_lcell_comb \data_ram0|data_mem~3794 (
// Equation(s):
// \data_ram0|data_mem~3794_combout  = \data_ram0|data_mem~1982_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  # \data_ram0|data_mem~1950_q  ) # !\data_ram0|data_mem~1982_q  & 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & ( \data_ram0|data_mem~1950_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  ) # \data_ram0|data_mem~1982_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \data_ram0|data_mem~1934_q  # \openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1966_q ) ) # !\data_ram0|data_mem~1982_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & 
// \data_ram0|data_mem~1934_q  # \openmips0|mem0|mem_addr_o[1]~33_combout  & (\data_ram0|data_mem~1966_q ) )

	.dataa(!\data_ram0|data_mem~1950_q ),
	.datab(!\data_ram0|data_mem~1934_q ),
	.datac(!\data_ram0|data_mem~1966_q ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\data_ram0|data_mem~1982_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3794 .extended_lut = "off";
defparam \data_ram0|data_mem~3794 .lut_mask = 64'h330F330F550055FF;
defparam \data_ram0|data_mem~3794 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y22_N35
dffeas \data_ram0|data_mem~1998 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1998 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1998 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y22_N32
stratixiii_lcell_comb \data_ram0|data_mem~4248 (
// Equation(s):
// \data_ram0|data_mem~4248_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3794_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1998_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2014_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3794_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2030_q  )

	.dataa(!\data_ram0|data_mem~2014_q ),
	.datab(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datac(!\data_ram0|data_mem~2030_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3794_combout ),
	.datag(!\data_ram0|data_mem~1998_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4248 .extended_lut = "on";
defparam \data_ram0|data_mem~4248 .lut_mask = 64'h001D000CFF1DFF0C;
defparam \data_ram0|data_mem~4248 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N28
stratixiii_lcell_comb \data_ram0|data_mem~3795 (
// Equation(s):
// \data_ram0|data_mem~3795_combout  = \data_ram0|data_mem~3790_combout  & \data_ram0|data_mem~4248_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3774_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~3782_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  ) # !\data_ram0|data_mem~3790_combout  & \data_ram0|data_mem~4248_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3774_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3782_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # \data_ram0|data_mem~3790_combout  & !\data_ram0|data_mem~4248_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3774_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3782_combout ) ) # 
// !\data_ram0|data_mem~3790_combout  & !\data_ram0|data_mem~4248_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3774_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~3782_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~3774_combout ),
	.datad(!\data_ram0|data_mem~3782_combout ),
	.datae(!\data_ram0|data_mem~3790_combout ),
	.dataf(!\data_ram0|data_mem~4248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3795_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3795 .extended_lut = "off";
defparam \data_ram0|data_mem~3795 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \data_ram0|data_mem~3795 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y28_N23
dffeas \data_ram0|data_mem~1886 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1886 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1886 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y27_N9
dffeas \data_ram0|data_mem~1902 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1902 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1902 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y29_N32
stratixiii_lcell_comb \data_ram0|data_mem~1854feeder (
// Equation(s):
// \data_ram0|data_mem~1854feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1854feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1854feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1854feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1854feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y29_N33
dffeas \data_ram0|data_mem~1854 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1854feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1854 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1854 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y27_N13
dffeas \data_ram0|data_mem~1838 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1838 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1838 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y29_N34
stratixiii_lcell_comb \data_ram0|data_mem~1806feeder (
// Equation(s):
// \data_ram0|data_mem~1806feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1806feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1806feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1806feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1806feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y29_N35
dffeas \data_ram0|data_mem~1806 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1806feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1806 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1806 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y27_N12
stratixiii_lcell_comb \data_ram0|data_mem~3761 (
// Equation(s):
// \data_ram0|data_mem~3761_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1806_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1822_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1838_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1854_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1822_q ),
	.datab(!\data_ram0|data_mem~1854_q ),
	.datac(!\data_ram0|data_mem~1838_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1806_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3761_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3761 .extended_lut = "on";
defparam \data_ram0|data_mem~3761 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3761 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y27_N11
dffeas \data_ram0|data_mem~1870 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1870 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1870 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y27_N8
stratixiii_lcell_comb \data_ram0|data_mem~3765 (
// Equation(s):
// \data_ram0|data_mem~3765_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3761_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3761_combout  & 
// (\data_ram0|data_mem~1870_q ) # \data_ram0|data_mem~3761_combout  & \data_ram0|data_mem~1886_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3761_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3761_combout  & (\data_ram0|data_mem~1902_q ) # \data_ram0|data_mem~3761_combout  & \data_ram0|data_mem~1918_q ) )

	.dataa(!\data_ram0|data_mem~1918_q ),
	.datab(!\data_ram0|data_mem~1886_q ),
	.datac(!\data_ram0|data_mem~1902_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3761_combout ),
	.datag(!\data_ram0|data_mem~1870_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3765_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3765 .extended_lut = "on";
defparam \data_ram0|data_mem~3765 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3765 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y26_N18
stratixiii_lcell_comb \data_ram0|data_mem~1150feeder (
// Equation(s):
// \data_ram0|data_mem~1150feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1150feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1150feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1150feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1150feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y26_N19
dffeas \data_ram0|data_mem~1150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1150 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1150 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y26_N5
dffeas \data_ram0|data_mem~1134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1134 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1134 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y24_N8
stratixiii_lcell_comb \data_ram0|data_mem~1086feeder (
// Equation(s):
// \data_ram0|data_mem~1086feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1086feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1086feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1086feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1086feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y24_N9
dffeas \data_ram0|data_mem~1086 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1086feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1086_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1086 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1086 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y26_N29
dffeas \data_ram0|data_mem~1070 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1070_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1070 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1070 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y24_N11
dffeas \data_ram0|data_mem~1054 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1054 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1054 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y24_N32
stratixiii_lcell_comb \data_ram0|data_mem~1038feeder (
// Equation(s):
// \data_ram0|data_mem~1038feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1038feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1038feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1038feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1038feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y24_N33
dffeas \data_ram0|data_mem~1038 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1038feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1038 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1038 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y26_N28
stratixiii_lcell_comb \data_ram0|data_mem~3737 (
// Equation(s):
// \data_ram0|data_mem~3737_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1038_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1054_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1070_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1086_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~1086_q ),
	.datac(!\data_ram0|data_mem~1070_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1054_q ),
	.datag(!\data_ram0|data_mem~1038_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3737 .extended_lut = "on";
defparam \data_ram0|data_mem~3737 .lut_mask = 64'h0A551B555F551B55;
defparam \data_ram0|data_mem~3737 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y26_N7
dffeas \data_ram0|data_mem~1102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1102 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1102 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~3741 (
// Equation(s):
// \data_ram0|data_mem~3741_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3737_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3737_combout  & 
// (\data_ram0|data_mem~1102_q ) # \data_ram0|data_mem~3737_combout  & \data_ram0|data_mem~1118_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3737_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3737_combout  & (\data_ram0|data_mem~1134_q ) # \data_ram0|data_mem~3737_combout  & \data_ram0|data_mem~1150_q ) )

	.dataa(!\data_ram0|data_mem~1118_q ),
	.datab(!\data_ram0|data_mem~1150_q ),
	.datac(!\data_ram0|data_mem~1134_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3737_combout ),
	.datag(!\data_ram0|data_mem~1102_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3741 .extended_lut = "on";
defparam \data_ram0|data_mem~3741 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3741 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N14
stratixiii_lcell_comb \data_ram0|data_mem~1406feeder (
// Equation(s):
// \data_ram0|data_mem~1406feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1406feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1406feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1406feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1406feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N15
dffeas \data_ram0|data_mem~1406 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1406 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1406 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y27_N1
dffeas \data_ram0|data_mem~1390 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1390 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1390 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y24_N27
dffeas \data_ram0|data_mem~1374 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1374 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1374 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N32
stratixiii_lcell_comb \data_ram0|data_mem~1342feeder (
// Equation(s):
// \data_ram0|data_mem~1342feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1342feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1342feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1342feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1342feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y31_N33
dffeas \data_ram0|data_mem~1342 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1342 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1342 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y27_N17
dffeas \data_ram0|data_mem~1326 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1326 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1326 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N6
stratixiii_lcell_comb \data_ram0|data_mem~1310feeder (
// Equation(s):
// \data_ram0|data_mem~1310feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1310feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1310feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1310feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1310feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y31_N7
dffeas \data_ram0|data_mem~1310 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1310 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1310 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N24
stratixiii_lcell_comb \data_ram0|data_mem~1294feeder (
// Equation(s):
// \data_ram0|data_mem~1294feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1294feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1294feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1294feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1294feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N25
dffeas \data_ram0|data_mem~1294 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1294 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1294 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~3753 (
// Equation(s):
// \data_ram0|data_mem~3753_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1294_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1310_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1326_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1342_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1342_q ),
	.datac(!\data_ram0|data_mem~1326_q ),
	.datad(!\data_ram0|data_mem~1310_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1294_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3753_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3753 .extended_lut = "on";
defparam \data_ram0|data_mem~3753 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \data_ram0|data_mem~3753 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N0
stratixiii_lcell_comb \data_ram0|data_mem~1358feeder (
// Equation(s):
// \data_ram0|data_mem~1358feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1358feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1358feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1358feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1358feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y32_N1
dffeas \data_ram0|data_mem~1358 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1358 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1358 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N0
stratixiii_lcell_comb \data_ram0|data_mem~3757 (
// Equation(s):
// \data_ram0|data_mem~3757_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3753_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3753_combout  & 
// \data_ram0|data_mem~1358_q  # \data_ram0|data_mem~3753_combout  & (\data_ram0|data_mem~1374_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3753_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3753_combout  & (\data_ram0|data_mem~1390_q ) # \data_ram0|data_mem~3753_combout  & \data_ram0|data_mem~1406_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1406_q ),
	.datac(!\data_ram0|data_mem~1390_q ),
	.datad(!\data_ram0|data_mem~1374_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3753_combout ),
	.datag(!\data_ram0|data_mem~1358_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3757_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3757 .extended_lut = "on";
defparam \data_ram0|data_mem~3757 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~3757 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y24_N33
dffeas \data_ram0|data_mem~1662 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1662 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1662 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y23_N37
dffeas \data_ram0|data_mem~1646 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1646 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1646 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N25
dffeas \data_ram0|data_mem~1630 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1630 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1630 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N20
stratixiii_lcell_comb \data_ram0|data_mem~1566feeder (
// Equation(s):
// \data_ram0|data_mem~1566feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1566feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1566feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1566feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1566feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y23_N21
dffeas \data_ram0|data_mem~1566 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1566 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1566 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y23_N21
dffeas \data_ram0|data_mem~1582 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1582 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1582 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N24
stratixiii_lcell_comb \data_ram0|data_mem~1550feeder (
// Equation(s):
// \data_ram0|data_mem~1550feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1550feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1550feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1550feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1550feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y23_N25
dffeas \data_ram0|data_mem~1550 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1550feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1550 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1550 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y23_N20
stratixiii_lcell_comb \data_ram0|data_mem~3745 (
// Equation(s):
// \data_ram0|data_mem~3745_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1550_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1566_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1582_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1598_q ) )

	.dataa(!\data_ram0|data_mem~1598_q ),
	.datab(!\data_ram0|data_mem~1566_q ),
	.datac(!\data_ram0|data_mem~1582_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1550_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3745 .extended_lut = "on";
defparam \data_ram0|data_mem~3745 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3745 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y23_N39
dffeas \data_ram0|data_mem~1614 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1614 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1614 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y23_N36
stratixiii_lcell_comb \data_ram0|data_mem~3749 (
// Equation(s):
// \data_ram0|data_mem~3749_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3745_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3745_combout  & 
// \data_ram0|data_mem~1614_q  # \data_ram0|data_mem~3745_combout  & (\data_ram0|data_mem~1630_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3745_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3745_combout  & (\data_ram0|data_mem~1646_q ) # \data_ram0|data_mem~3745_combout  & \data_ram0|data_mem~1662_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1662_q ),
	.datac(!\data_ram0|data_mem~1646_q ),
	.datad(!\data_ram0|data_mem~1630_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3745_combout ),
	.datag(!\data_ram0|data_mem~1614_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3749 .extended_lut = "on";
defparam \data_ram0|data_mem~3749 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~3749 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N6
stratixiii_lcell_comb \data_ram0|data_mem~3769 (
// Equation(s):
// \data_ram0|data_mem~3769_combout  = \data_ram0|data_mem~3757_combout  & \data_ram0|data_mem~3749_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3741_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  # \data_ram0|data_mem~3765_combout ) ) # !\data_ram0|data_mem~3757_combout  & \data_ram0|data_mem~3749_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~3741_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3765_combout  ) # \data_ram0|data_mem~3757_combout  & 
// !\data_ram0|data_mem~3749_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3741_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  
// # \data_ram0|data_mem~3765_combout ) ) # !\data_ram0|data_mem~3757_combout  & !\data_ram0|data_mem~3749_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3741_combout ) # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3765_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~3765_combout ),
	.datad(!\data_ram0|data_mem~3741_combout ),
	.datae(!\data_ram0|data_mem~3757_combout ),
	.dataf(!\data_ram0|data_mem~3749_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3769_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3769 .extended_lut = "off";
defparam \data_ram0|data_mem~3769 .lut_mask = 64'h018945CD23AB67EF;
defparam \data_ram0|data_mem~3769 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y31_N17
dffeas \data_ram0|data_mem~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~94 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~94 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y31_N5
dffeas \data_ram0|data_mem~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~110 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~110 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y28_N30
stratixiii_lcell_comb \data_ram0|data_mem~62feeder (
// Equation(s):
// \data_ram0|data_mem~62feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~62feeder .extended_lut = "off";
defparam \data_ram0|data_mem~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~62feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y28_N31
dffeas \data_ram0|data_mem~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~62 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~62 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y31_N29
dffeas \data_ram0|data_mem~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~46 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~46 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y29_N21
dffeas \data_ram0|data_mem~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~14 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~14 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y31_N28
stratixiii_lcell_comb \data_ram0|data_mem~3671 (
// Equation(s):
// \data_ram0|data_mem~3671_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~14_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~30_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  
// & (\data_ram0|data_mem~46_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~62_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~30_q ),
	.datab(!\data_ram0|data_mem~62_q ),
	.datac(!\data_ram0|data_mem~46_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3671 .extended_lut = "on";
defparam \data_ram0|data_mem~3671 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3671 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y31_N7
dffeas \data_ram0|data_mem~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~78 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~78 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y31_N4
stratixiii_lcell_comb \data_ram0|data_mem~3675 (
// Equation(s):
// \data_ram0|data_mem~3675_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3671_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3671_combout  & 
// (\data_ram0|data_mem~78_q ) # \data_ram0|data_mem~3671_combout  & \data_ram0|data_mem~94_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3671_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3671_combout  & (\data_ram0|data_mem~110_q ) # \data_ram0|data_mem~3671_combout  & \data_ram0|data_mem~126_q ) )

	.dataa(!\data_ram0|data_mem~126_q ),
	.datab(!\data_ram0|data_mem~94_q ),
	.datac(!\data_ram0|data_mem~110_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3671_combout ),
	.datag(!\data_ram0|data_mem~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3675 .extended_lut = "on";
defparam \data_ram0|data_mem~3675 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3675 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N34
stratixiii_lcell_comb \data_ram0|data_mem~350feeder (
// Equation(s):
// \data_ram0|data_mem~350feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~350feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~350feeder .extended_lut = "off";
defparam \data_ram0|data_mem~350feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~350feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y27_N35
dffeas \data_ram0|data_mem~350 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~350 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~350 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y27_N9
dffeas \data_ram0|data_mem~366 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~366 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~366 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y24_N3
dffeas \data_ram0|data_mem~382 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~382 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~382 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~286feeder (
// Equation(s):
// \data_ram0|data_mem~286feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~286feeder .extended_lut = "off";
defparam \data_ram0|data_mem~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~286feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X22_Y26_N37
dffeas \data_ram0|data_mem~286 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~286 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~286 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y27_N25
dffeas \data_ram0|data_mem~302 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~302 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~302 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y27_N21
dffeas \data_ram0|data_mem~270 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~270 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~270 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N24
stratixiii_lcell_comb \data_ram0|data_mem~3687 (
// Equation(s):
// \data_ram0|data_mem~3687_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~270_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~286_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~302_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~318_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~318_q ),
	.datab(!\data_ram0|data_mem~286_q ),
	.datac(!\data_ram0|data_mem~302_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~270_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3687 .extended_lut = "on";
defparam \data_ram0|data_mem~3687 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3687 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N28
stratixiii_lcell_comb \data_ram0|data_mem~334feeder (
// Equation(s):
// \data_ram0|data_mem~334feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~334feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~334feeder .extended_lut = "off";
defparam \data_ram0|data_mem~334feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~334feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N29
dffeas \data_ram0|data_mem~334 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~334 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~334 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N8
stratixiii_lcell_comb \data_ram0|data_mem~3691 (
// Equation(s):
// \data_ram0|data_mem~3691_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3687_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3687_combout  & 
// (\data_ram0|data_mem~334_q ) # \data_ram0|data_mem~3687_combout  & \data_ram0|data_mem~350_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3687_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3687_combout  & \data_ram0|data_mem~366_q  # \data_ram0|data_mem~3687_combout  & (\data_ram0|data_mem~382_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~350_q ),
	.datac(!\data_ram0|data_mem~366_q ),
	.datad(!\data_ram0|data_mem~382_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3687_combout ),
	.datag(!\data_ram0|data_mem~334_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3691 .extended_lut = "on";
defparam \data_ram0|data_mem~3691 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3691 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N19
dffeas \data_ram0|data_mem~606 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~606 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~606 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y28_N5
dffeas \data_ram0|data_mem~622 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~622 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~622 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~638feeder (
// Equation(s):
// \data_ram0|data_mem~638feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~638feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~638feeder .extended_lut = "off";
defparam \data_ram0|data_mem~638feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~638feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y25_N17
dffeas \data_ram0|data_mem~638 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~638feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~638 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~638 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N7
dffeas \data_ram0|data_mem~574 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~574 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~574 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y28_N9
dffeas \data_ram0|data_mem~558 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~558 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~558 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y28_N36
stratixiii_lcell_comb \data_ram0|data_mem~526feeder (
// Equation(s):
// \data_ram0|data_mem~526feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~526feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~526feeder .extended_lut = "off";
defparam \data_ram0|data_mem~526feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~526feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y28_N37
dffeas \data_ram0|data_mem~526 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~526feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~526 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~526 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y28_N8
stratixiii_lcell_comb \data_ram0|data_mem~3679 (
// Equation(s):
// \data_ram0|data_mem~3679_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~526_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~542_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~558_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~574_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~542_q ),
	.datab(!\data_ram0|data_mem~574_q ),
	.datac(!\data_ram0|data_mem~558_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3679 .extended_lut = "on";
defparam \data_ram0|data_mem~3679 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3679 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y28_N7
dffeas \data_ram0|data_mem~590 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~590 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~590 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y28_N4
stratixiii_lcell_comb \data_ram0|data_mem~3683 (
// Equation(s):
// \data_ram0|data_mem~3683_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3679_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3679_combout  & 
// (\data_ram0|data_mem~590_q ) # \data_ram0|data_mem~3679_combout  & \data_ram0|data_mem~606_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3679_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3679_combout  & \data_ram0|data_mem~622_q  # \data_ram0|data_mem~3679_combout  & (\data_ram0|data_mem~638_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~606_q ),
	.datac(!\data_ram0|data_mem~622_q ),
	.datad(!\data_ram0|data_mem~638_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3679_combout ),
	.datag(!\data_ram0|data_mem~590_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3683 .extended_lut = "on";
defparam \data_ram0|data_mem~3683 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3683 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y23_N6
stratixiii_lcell_comb \data_ram0|data_mem~862feeder (
// Equation(s):
// \data_ram0|data_mem~862feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~862feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~862feeder .extended_lut = "off";
defparam \data_ram0|data_mem~862feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~862feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y23_N7
dffeas \data_ram0|data_mem~862 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~862feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~862 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~862 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y23_N9
dffeas \data_ram0|data_mem~878 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~878 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~878 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y23_N18
stratixiii_lcell_comb \data_ram0|data_mem~798feeder (
// Equation(s):
// \data_ram0|data_mem~798feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~798feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~798feeder .extended_lut = "off";
defparam \data_ram0|data_mem~798feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~798feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y23_N19
dffeas \data_ram0|data_mem~798 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~798 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~798 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y25_N17
dffeas \data_ram0|data_mem~814 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~814 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~814 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N38
stratixiii_lcell_comb \data_ram0|data_mem~782feeder (
// Equation(s):
// \data_ram0|data_mem~782feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~782feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~782feeder .extended_lut = "off";
defparam \data_ram0|data_mem~782feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~782feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y25_N39
dffeas \data_ram0|data_mem~782 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~782feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~782 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~782 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y25_N16
stratixiii_lcell_comb \data_ram0|data_mem~3695 (
// Equation(s):
// \data_ram0|data_mem~3695_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~782_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~798_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~814_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~830_q ) )

	.dataa(!\data_ram0|data_mem~830_q ),
	.datab(!\data_ram0|data_mem~798_q ),
	.datac(!\data_ram0|data_mem~814_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~782_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3695 .extended_lut = "on";
defparam \data_ram0|data_mem~3695 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3695 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y25_N33
dffeas \data_ram0|data_mem~846 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~846 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~846 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y23_N8
stratixiii_lcell_comb \data_ram0|data_mem~3699 (
// Equation(s):
// \data_ram0|data_mem~3699_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3695_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3695_combout  & 
// (\data_ram0|data_mem~846_q ) # \data_ram0|data_mem~3695_combout  & \data_ram0|data_mem~862_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3695_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3695_combout  & (\data_ram0|data_mem~878_q ) # \data_ram0|data_mem~3695_combout  & \data_ram0|data_mem~894_q ) )

	.dataa(!\data_ram0|data_mem~894_q ),
	.datab(!\data_ram0|data_mem~862_q ),
	.datac(!\data_ram0|data_mem~878_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3695_combout ),
	.datag(!\data_ram0|data_mem~846_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3699 .extended_lut = "on";
defparam \data_ram0|data_mem~3699 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3699 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N8
stratixiii_lcell_comb \data_ram0|data_mem~3703 (
// Equation(s):
// \data_ram0|data_mem~3703_combout  = \data_ram0|data_mem~3683_combout  & \data_ram0|data_mem~3699_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3675_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~3691_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  ) # !\data_ram0|data_mem~3683_combout  & \data_ram0|data_mem~3699_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3675_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3691_combout )) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\openmips0|mem0|mem_addr_o[4]~36_combout ) ) # \data_ram0|data_mem~3683_combout  & 
// !\data_ram0|data_mem~3699_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3675_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3691_combout )) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout ) ) # !\data_ram0|data_mem~3683_combout  & !\data_ram0|data_mem~3699_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3675_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3691_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\data_ram0|data_mem~3675_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datad(!\data_ram0|data_mem~3691_combout ),
	.datae(!\data_ram0|data_mem~3683_combout ),
	.dataf(!\data_ram0|data_mem~3699_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3703 .extended_lut = "off";
defparam \data_ram0|data_mem~3703 .lut_mask = 64'h202A707A252F757F;
defparam \data_ram0|data_mem~3703 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y30_N19
dffeas \data_ram0|data_mem~734 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~734 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~734 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y29_N13
dffeas \data_ram0|data_mem~750 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~750 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~750 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y27_N32
stratixiii_lcell_comb \data_ram0|data_mem~702feeder (
// Equation(s):
// \data_ram0|data_mem~702feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~702feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~702feeder .extended_lut = "off";
defparam \data_ram0|data_mem~702feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~702feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y27_N33
dffeas \data_ram0|data_mem~702 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~702 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~702 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y29_N17
dffeas \data_ram0|data_mem~686 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~686 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~686 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y27_N31
dffeas \data_ram0|data_mem~654 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~654 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~654 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y29_N16
stratixiii_lcell_comb \data_ram0|data_mem~3712 (
// Equation(s):
// \data_ram0|data_mem~3712_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~654_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~670_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~686_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~702_q ) )

	.dataa(!\data_ram0|data_mem~670_q ),
	.datab(!\data_ram0|data_mem~702_q ),
	.datac(!\data_ram0|data_mem~686_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3712 .extended_lut = "on";
defparam \data_ram0|data_mem~3712 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3712 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y29_N15
dffeas \data_ram0|data_mem~718 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~718 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~718 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y29_N12
stratixiii_lcell_comb \data_ram0|data_mem~3716 (
// Equation(s):
// \data_ram0|data_mem~3716_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3712_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3712_combout  & 
// (\data_ram0|data_mem~718_q ) # \data_ram0|data_mem~3712_combout  & \data_ram0|data_mem~734_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3712_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3712_combout  & (\data_ram0|data_mem~750_q ) # \data_ram0|data_mem~3712_combout  & \data_ram0|data_mem~766_q ) )

	.dataa(!\data_ram0|data_mem~766_q ),
	.datab(!\data_ram0|data_mem~734_q ),
	.datac(!\data_ram0|data_mem~750_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3712_combout ),
	.datag(!\data_ram0|data_mem~718_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3716 .extended_lut = "on";
defparam \data_ram0|data_mem~3716 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3716 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N2
stratixiii_lcell_comb \data_ram0|data_mem~478feeder (
// Equation(s):
// \data_ram0|data_mem~478feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~478feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~478feeder .extended_lut = "off";
defparam \data_ram0|data_mem~478feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~478feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y31_N3
dffeas \data_ram0|data_mem~478 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~478feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~478 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~478 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y30_N13
dffeas \data_ram0|data_mem~494 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~494 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~494 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N19
dffeas \data_ram0|data_mem~414 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~414 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~414 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y30_N17
dffeas \data_ram0|data_mem~430 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~430 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~430 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N35
dffeas \data_ram0|data_mem~446 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~446 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~446 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N10
stratixiii_lcell_comb \data_ram0|data_mem~398feeder (
// Equation(s):
// \data_ram0|data_mem~398feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~398feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~398feeder .extended_lut = "off";
defparam \data_ram0|data_mem~398feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~398feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y30_N11
dffeas \data_ram0|data_mem~398 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~398 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~398 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N16
stratixiii_lcell_comb \data_ram0|data_mem~3720 (
// Equation(s):
// \data_ram0|data_mem~3720_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~398_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~414_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~430_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~446_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~414_q ),
	.datac(!\data_ram0|data_mem~430_q ),
	.datad(!\data_ram0|data_mem~446_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~398_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3720 .extended_lut = "on";
defparam \data_ram0|data_mem~3720 .lut_mask = 64'h1B1B0A5F55555555;
defparam \data_ram0|data_mem~3720 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y30_N15
dffeas \data_ram0|data_mem~462 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~462 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~462 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N12
stratixiii_lcell_comb \data_ram0|data_mem~3724 (
// Equation(s):
// \data_ram0|data_mem~3724_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3720_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3720_combout  & 
// (\data_ram0|data_mem~462_q ) # \data_ram0|data_mem~3720_combout  & \data_ram0|data_mem~478_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3720_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3720_combout  & (\data_ram0|data_mem~494_q ) # \data_ram0|data_mem~3720_combout  & \data_ram0|data_mem~510_q ) )

	.dataa(!\data_ram0|data_mem~510_q ),
	.datab(!\data_ram0|data_mem~478_q ),
	.datac(!\data_ram0|data_mem~494_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3720_combout ),
	.datag(!\data_ram0|data_mem~462_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3724 .extended_lut = "on";
defparam \data_ram0|data_mem~3724 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3724 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N36
stratixiii_lcell_comb \data_ram0|data_mem~222feeder (
// Equation(s):
// \data_ram0|data_mem~222feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~222feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~222feeder .extended_lut = "off";
defparam \data_ram0|data_mem~222feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~222feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N37
dffeas \data_ram0|data_mem~222 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~222 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~222 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y33_N5
dffeas \data_ram0|data_mem~238 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~238 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~238 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y33_N38
stratixiii_lcell_comb \data_ram0|data_mem~254feeder (
// Equation(s):
// \data_ram0|data_mem~254feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~254feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~254feeder .extended_lut = "off";
defparam \data_ram0|data_mem~254feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~254feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y33_N39
dffeas \data_ram0|data_mem~254 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4068_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~254 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~254 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y31_N31
dffeas \data_ram0|data_mem~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~158 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~158 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y33_N29
dffeas \data_ram0|data_mem~174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~174 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~174 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y31_N17
dffeas \data_ram0|data_mem~142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~142 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~142 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y33_N28
stratixiii_lcell_comb \data_ram0|data_mem~3704 (
// Equation(s):
// \data_ram0|data_mem~3704_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~142_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~158_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~174_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~190_q ) )

	.dataa(!\data_ram0|data_mem~190_q ),
	.datab(!\data_ram0|data_mem~158_q ),
	.datac(!\data_ram0|data_mem~174_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3704 .extended_lut = "on";
defparam \data_ram0|data_mem~3704 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3704 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y33_N7
dffeas \data_ram0|data_mem~206 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~206 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~206 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y33_N4
stratixiii_lcell_comb \data_ram0|data_mem~3708 (
// Equation(s):
// \data_ram0|data_mem~3708_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3704_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3704_combout  & 
// (\data_ram0|data_mem~206_q ) # \data_ram0|data_mem~3704_combout  & \data_ram0|data_mem~222_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3704_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3704_combout  & \data_ram0|data_mem~238_q  # \data_ram0|data_mem~3704_combout  & (\data_ram0|data_mem~254_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~222_q ),
	.datac(!\data_ram0|data_mem~238_q ),
	.datad(!\data_ram0|data_mem~254_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3704_combout ),
	.datag(!\data_ram0|data_mem~206_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3708 .extended_lut = "on";
defparam \data_ram0|data_mem~3708 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3708 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y23_N37
dffeas \data_ram0|data_mem~1022 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1022 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1022 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y20_N25
dffeas \data_ram0|data_mem~1006 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1006 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1006 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N34
stratixiii_lcell_comb \data_ram0|data_mem~958feeder (
// Equation(s):
// \data_ram0|data_mem~958feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~958feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~958feeder .extended_lut = "off";
defparam \data_ram0|data_mem~958feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~958feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y20_N35
dffeas \data_ram0|data_mem~958 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~958feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~958 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~958 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y20_N29
dffeas \data_ram0|data_mem~942 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~942 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~942 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N10
stratixiii_lcell_comb \data_ram0|data_mem~910feeder (
// Equation(s):
// \data_ram0|data_mem~910feeder_combout  = \openmips0|ex_mem0|mem_reg2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~910feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~910feeder .extended_lut = "off";
defparam \data_ram0|data_mem~910feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~910feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y20_N11
dffeas \data_ram0|data_mem~910 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~910feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~910 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~910 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y20_N28
stratixiii_lcell_comb \data_ram0|data_mem~3728 (
// Equation(s):
// \data_ram0|data_mem~3728_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~910_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~926_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~942_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~958_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~926_q ),
	.datab(!\data_ram0|data_mem~958_q ),
	.datac(!\data_ram0|data_mem~942_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~910_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3728 .extended_lut = "on";
defparam \data_ram0|data_mem~3728 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3728 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y20_N27
dffeas \data_ram0|data_mem~974 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~974 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~974 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y20_N24
stratixiii_lcell_comb \data_ram0|data_mem~3732 (
// Equation(s):
// \data_ram0|data_mem~3732_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3728_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3728_combout  & 
// (\data_ram0|data_mem~974_q ) # \data_ram0|data_mem~3728_combout  & \data_ram0|data_mem~990_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3728_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3728_combout  & (\data_ram0|data_mem~1006_q ) # \data_ram0|data_mem~3728_combout  & \data_ram0|data_mem~1022_q ) )

	.dataa(!\data_ram0|data_mem~990_q ),
	.datab(!\data_ram0|data_mem~1022_q ),
	.datac(!\data_ram0|data_mem~1006_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3728_combout ),
	.datag(!\data_ram0|data_mem~974_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3732 .extended_lut = "on";
defparam \data_ram0|data_mem~3732 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3732 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N14
stratixiii_lcell_comb \data_ram0|data_mem~3736 (
// Equation(s):
// \data_ram0|data_mem~3736_combout  = \data_ram0|data_mem~3708_combout  & \data_ram0|data_mem~3732_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3724_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3716_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # !\data_ram0|data_mem~3708_combout  & \data_ram0|data_mem~3732_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3724_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3716_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout ) ) # \data_ram0|data_mem~3708_combout  & 
// !\data_ram0|data_mem~3732_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  # \data_ram0|data_mem~3724_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3716_combout  ) # !\data_ram0|data_mem~3708_combout  & !\data_ram0|data_mem~3732_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3724_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3716_combout  )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~3716_combout ),
	.datad(!\data_ram0|data_mem~3724_combout ),
	.datae(!\data_ram0|data_mem~3708_combout ),
	.dataf(!\data_ram0|data_mem~3732_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3736 .extended_lut = "off";
defparam \data_ram0|data_mem~3736 .lut_mask = 64'h04268CAE15379DBF;
defparam \data_ram0|data_mem~3736 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N32
stratixiii_lcell_comb \data_ram0|data_mem~3796 (
// Equation(s):
// \data_ram0|data_mem~3796_combout  = \data_ram0|data_mem~3703_combout  & \data_ram0|data_mem~3736_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  # !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3769_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3795_combout  ) # !\data_ram0|data_mem~3703_combout  & \data_ram0|data_mem~3736_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3769_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3795_combout ) ) # \data_ram0|data_mem~3703_combout  & 
// !\data_ram0|data_mem~3736_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3769_combout ) 
// # \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3795_combout ) ) # !\data_ram0|data_mem~3703_combout  & !\data_ram0|data_mem~3736_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~3769_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3795_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~3795_combout ),
	.datad(!\data_ram0|data_mem~3769_combout ),
	.datae(!\data_ram0|data_mem~3703_combout ),
	.dataf(!\data_ram0|data_mem~3736_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3796 .extended_lut = "off";
defparam \data_ram0|data_mem~3796 .lut_mask = 64'h014589CD2367ABEF;
defparam \data_ram0|data_mem~3796 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X37_Y27_N26
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~61 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~61_combout  = \data_ram0|data_mem~3796_combout  & ( \rst~input_o  & (\openmips0|mem0|Equal0~0_combout  & !\openmips0|ex_mem0|mem_aluop [3] # \openmips0|ex_mem0|mem_wdata [13]) ) # !\data_ram0|data_mem~3796_combout  & ( 
// \openmips0|ex_mem0|mem_wdata [13] & \rst~input_o  & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|ex_mem0|mem_wdata [13]),
	.datab(!\openmips0|mem0|Equal0~0_combout ),
	.datac(!\openmips0|ex_mem0|mem_aluop [3]),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~3796_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~61 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~61 .lut_mask = 64'h0045004500750075;
defparam \openmips0|mem_wb0|wb_wdata~61 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y27_N27
dffeas \openmips0|mem_wb0|wb_wdata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[13] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[13] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N16
stratixiii_lcell_comb \openmips0|regfile1|regs~398 (
// Equation(s):
// \openmips0|regfile1|regs~398_combout  = \rst~input_o  & ( \openmips0|mem_wb0|wb_wdata [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem_wb0|wb_wdata [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~398 .extended_lut = "off";
defparam \openmips0|regfile1|regs~398 .lut_mask = 64'h000000000F0F0F0F;
defparam \openmips0|regfile1|regs~398 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N27
dffeas \openmips0|regfile1|regs[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~398_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][13] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][13] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y30_N25
dffeas \openmips0|regfile1|regs[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][14] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][14] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N32
stratixiii_lcell_comb \openmips0|regfile1|regs~420 (
// Equation(s):
// \openmips0|regfile1|regs~420_combout  = \rst~input_o  & ( \openmips0|mem_wb0|wb_wdata [14] ) # !\rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\openmips0|mem_wb0|wb_wdata [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~420 .extended_lut = "off";
defparam \openmips0|regfile1|regs~420 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \openmips0|regfile1|regs~420 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N33
dffeas \openmips0|regfile1|regs[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~420_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][14] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][14] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N24
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~93 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~93_combout  = \openmips0|regfile1|regs[7][14]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[1][14]~q  # \openmips0|id0|reg1_addr_o[1]~4_combout  & 
// (\openmips0|regfile1|regs[6][14]~q  # \openmips0|id0|reg1_addr_o[0]~3_combout ) ) # !\openmips0|regfile1|regs[7][14]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[1][14]~q  # 
// \openmips0|id0|reg1_addr_o[1]~4_combout  & !\openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[6][14]~q ) )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(!\openmips0|regfile1|regs[1][14]~q ),
	.datad(!\openmips0|regfile1|regs[6][14]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[7][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~93 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~93 .lut_mask = 64'h0246024613571357;
defparam \openmips0|id_ex0|ex_reg1~93 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N20
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~94 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~94_combout  = \openmips0|mem_wb0|wb_wdata~62_combout  & \openmips0|id_ex0|ex_reg1[5]~49_combout  & ( \openmips0|id_ex0|ex_reg1[8]~60_combout  # \openmips0|ex0|Mux1~0_combout  ) # !\openmips0|mem_wb0|wb_wdata~62_combout  & 
// \openmips0|id_ex0|ex_reg1[5]~49_combout  & ( \openmips0|ex0|Mux1~0_combout  & !\openmips0|id_ex0|ex_reg1[8]~60_combout  ) # \openmips0|mem_wb0|wb_wdata~62_combout  & !\openmips0|id_ex0|ex_reg1[5]~49_combout  & ( !\openmips0|id_ex0|ex_reg1[8]~60_combout  & 
// \openmips0|id_ex0|ex_reg1~93_combout  # \openmips0|id_ex0|ex_reg1[8]~60_combout  & (\openmips0|mem_wb0|wb_wdata [14]) ) # !\openmips0|mem_wb0|wb_wdata~62_combout  & !\openmips0|id_ex0|ex_reg1[5]~49_combout  & ( !\openmips0|id_ex0|ex_reg1[8]~60_combout  & 
// \openmips0|id_ex0|ex_reg1~93_combout  # \openmips0|id_ex0|ex_reg1[8]~60_combout  & (\openmips0|mem_wb0|wb_wdata [14]) )

	.dataa(!\openmips0|ex0|Mux1~0_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1~93_combout ),
	.datac(!\openmips0|mem_wb0|wb_wdata [14]),
	.datad(!\openmips0|id_ex0|ex_reg1[8]~60_combout ),
	.datae(!\openmips0|mem_wb0|wb_wdata~62_combout ),
	.dataf(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~94 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~94 .lut_mask = 64'h330F330F550055FF;
defparam \openmips0|id_ex0|ex_reg1~94 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N21
dffeas \openmips0|id_ex0|ex_reg1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[8]~62_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[14] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[14] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y31_N37
dffeas \openmips0|regfile1|regs[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][14] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][14] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y28_N21
dffeas \openmips0|regfile1|regs[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~399_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][14] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][14] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y31_N36
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~118 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~118_combout  = \openmips0|regfile1|regs[4][14]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[2][14]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[6][14]~q ) ) # !\openmips0|regfile1|regs[4][14]~q  & ( \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[2][14]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[6][14]~q ) )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datac(!\openmips0|regfile1|regs[6][14]~q ),
	.datad(!\openmips0|regfile1|regs[2][14]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~118 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~118 .lut_mask = 64'h0145014523672367;
defparam \openmips0|id_ex0|ex_reg2~118 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y31_N32
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~120 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~120_combout  = \openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata~62_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  & (\openmips0|id_ex0|ex_reg2~118_combout ) # 
// \openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|id_ex0|ex_reg2~119_combout  ) # !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata~62_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  # \openmips0|mem_wb0|wb_wdata [14] ) 
// # \openmips0|id_ex0|ex_reg2[12]~67_combout  & !\openmips0|mem_wb0|wb_wdata~62_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~66_combout  & (\openmips0|id_ex0|ex_reg2~118_combout ) # \openmips0|id_ex0|ex_reg2[12]~66_combout  & 
// \openmips0|id_ex0|ex_reg2~119_combout  ) # !\openmips0|id_ex0|ex_reg2[12]~67_combout  & !\openmips0|mem_wb0|wb_wdata~62_combout  & ( \openmips0|mem_wb0|wb_wdata [14] & \openmips0|id_ex0|ex_reg2[12]~66_combout  )

	.dataa(!\openmips0|id_ex0|ex_reg2~119_combout ),
	.datab(!\openmips0|mem_wb0|wb_wdata [14]),
	.datac(!\openmips0|id_ex0|ex_reg2~118_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2[12]~66_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2[12]~67_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~120 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~120 .lut_mask = 64'h00330F55FF330F55;
defparam \openmips0|id_ex0|ex_reg2~120 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y31_N33
dffeas \openmips0|id_ex0|ex_reg2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~120_combout ),
	.asdata(\openmips0|ex0|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg2[12]~69_combout ),
	.sload(\openmips0|id0|always2~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[14] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[14] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N28
stratixiii_lcell_comb \openmips0|ex0|Mux1~0 (
// Equation(s):
// \openmips0|ex0|Mux1~0_combout  = \openmips0|id_ex0|ex_alusel [1] & ( \openmips0|ex0|Mux0~1_combout  & \openmips0|id_ex0|ex_reg2 [14] ) # !\openmips0|id_ex0|ex_alusel [1] & ( \openmips0|ex0|Mux0~1_combout  & (\openmips0|id_ex0|ex_reg2 [14] # 
// \openmips0|id_ex0|ex_reg1 [14]) )

	.dataa(!\openmips0|ex0|Mux0~1_combout ),
	.datab(gnd),
	.datac(!\openmips0|id_ex0|ex_reg1 [14]),
	.datad(!\openmips0|id_ex0|ex_reg2 [14]),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_alusel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux1~0 .extended_lut = "off";
defparam \openmips0|ex0|Mux1~0 .lut_mask = 64'h0555055500550055;
defparam \openmips0|ex0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N29
dffeas \openmips0|ex_mem0|mem_wdata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[14] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[14] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y31_N22
stratixiii_lcell_comb \openmips0|ex_mem0|mem_reg2[14]~feeder (
// Equation(s):
// \openmips0|ex_mem0|mem_reg2[14]~feeder_combout  = \openmips0|id_ex0|ex_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex_mem0|mem_reg2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[14]~feeder .extended_lut = "off";
defparam \openmips0|ex_mem0|mem_reg2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \openmips0|ex_mem0|mem_reg2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y31_N23
dffeas \openmips0|ex_mem0|mem_reg2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_reg2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[14] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[14] .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N16
stratixiii_lcell_comb \data_ram0|data_mem~1247feeder (
// Equation(s):
// \data_ram0|data_mem~1247feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1247feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1247feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1247feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1247feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N17
dffeas \data_ram0|data_mem~1247 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1247 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1247 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y30_N17
dffeas \data_ram0|data_mem~1263 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1263 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1263 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y30_N19
dffeas \data_ram0|data_mem~1183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1183 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1183 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y30_N33
dffeas \data_ram0|data_mem~1199 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1199 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1199 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y30_N28
stratixiii_lcell_comb \data_ram0|data_mem~1167feeder (
// Equation(s):
// \data_ram0|data_mem~1167feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1167feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1167feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1167feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1167feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y30_N29
dffeas \data_ram0|data_mem~1167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1167 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1167 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N32
stratixiii_lcell_comb \data_ram0|data_mem~3879 (
// Equation(s):
// \data_ram0|data_mem~3879_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1167_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1183_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1199_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1215_q ) )

	.dataa(!\data_ram0|data_mem~1215_q ),
	.datab(!\data_ram0|data_mem~1183_q ),
	.datac(!\data_ram0|data_mem~1199_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1167_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3879_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3879 .extended_lut = "on";
defparam \data_ram0|data_mem~3879 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3879 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y29_N18
stratixiii_lcell_comb \data_ram0|data_mem~1231feeder (
// Equation(s):
// \data_ram0|data_mem~1231feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1231feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1231feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1231feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1231feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y29_N19
dffeas \data_ram0|data_mem~1231 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1231 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1231 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N16
stratixiii_lcell_comb \data_ram0|data_mem~3883 (
// Equation(s):
// \data_ram0|data_mem~3883_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3879_combout  & (\data_ram0|data_mem~1231_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3879_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1247_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3879_combout  & (\data_ram0|data_mem~1263_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3879_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1279_q ) )

	.dataa(!\data_ram0|data_mem~1279_q ),
	.datab(!\data_ram0|data_mem~1247_q ),
	.datac(!\data_ram0|data_mem~1263_q ),
	.datad(!\data_ram0|data_mem~3879_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1231_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3883_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3883 .extended_lut = "on";
defparam \data_ram0|data_mem~3883 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~3883 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y32_N38
stratixiii_lcell_comb \data_ram0|data_mem~1759feeder (
// Equation(s):
// \data_ram0|data_mem~1759feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1759feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1759feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1759feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1759feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y32_N39
dffeas \data_ram0|data_mem~1759 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1759 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1759 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y29_N5
dffeas \data_ram0|data_mem~1775 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4224_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1775 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1775 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y25_N32
stratixiii_lcell_comb \data_ram0|data_mem~1727feeder (
// Equation(s):
// \data_ram0|data_mem~1727feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1727feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1727feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1727feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1727feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y25_N33
dffeas \data_ram0|data_mem~1727 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1727 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1727 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y29_N29
dffeas \data_ram0|data_mem~1711 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1711 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1711 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y25_N13
dffeas \data_ram0|data_mem~1679 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1679 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1679 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N28
stratixiii_lcell_comb \data_ram0|data_mem~3887 (
// Equation(s):
// \data_ram0|data_mem~3887_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1679_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1695_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1711_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1727_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1695_q ),
	.datab(!\data_ram0|data_mem~1727_q ),
	.datac(!\data_ram0|data_mem~1711_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1679_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3887_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3887 .extended_lut = "on";
defparam \data_ram0|data_mem~3887 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3887 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y29_N7
dffeas \data_ram0|data_mem~1743 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1743 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1743 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y29_N4
stratixiii_lcell_comb \data_ram0|data_mem~3891 (
// Equation(s):
// \data_ram0|data_mem~3891_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3887_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3887_combout  & 
// (\data_ram0|data_mem~1743_q ) # \data_ram0|data_mem~3887_combout  & \data_ram0|data_mem~1759_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3887_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3887_combout  & (\data_ram0|data_mem~1775_q ) # \data_ram0|data_mem~3887_combout  & \data_ram0|data_mem~1791_q ) )

	.dataa(!\data_ram0|data_mem~1791_q ),
	.datab(!\data_ram0|data_mem~1759_q ),
	.datac(!\data_ram0|data_mem~1775_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3887_combout ),
	.datag(!\data_ram0|data_mem~1743_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3891_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3891 .extended_lut = "on";
defparam \data_ram0|data_mem~3891 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3891 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y24_N26
stratixiii_lcell_comb \data_ram0|data_mem~1151feeder (
// Equation(s):
// \data_ram0|data_mem~1151feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1151feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1151feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1151feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1151feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y24_N27
dffeas \data_ram0|data_mem~1151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1151 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1151 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y24_N9
dffeas \data_ram0|data_mem~1135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1135 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1135 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y24_N24
stratixiii_lcell_comb \data_ram0|data_mem~1087feeder (
// Equation(s):
// \data_ram0|data_mem~1087feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1087feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1087feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1087feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1087feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y24_N25
dffeas \data_ram0|data_mem~1087 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1087feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1087_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1087 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1087 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y26_N37
dffeas \data_ram0|data_mem~1071 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1071_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1071 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1071 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y24_N34
stratixiii_lcell_comb \data_ram0|data_mem~1039feeder (
// Equation(s):
// \data_ram0|data_mem~1039feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1039feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1039feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1039feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1039feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y24_N35
dffeas \data_ram0|data_mem~1039 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1039feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1039 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1039 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~3863 (
// Equation(s):
// \data_ram0|data_mem~3863_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1039_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1055_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1071_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1087_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1055_q ),
	.datab(!\data_ram0|data_mem~1087_q ),
	.datac(!\data_ram0|data_mem~1071_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1039_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3863_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3863 .extended_lut = "on";
defparam \data_ram0|data_mem~3863 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3863 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~1103feeder (
// Equation(s):
// \data_ram0|data_mem~1103feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1103feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1103feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y26_N33
dffeas \data_ram0|data_mem~1103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1103 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1103 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y24_N8
stratixiii_lcell_comb \data_ram0|data_mem~3867 (
// Equation(s):
// \data_ram0|data_mem~3867_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3863_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3863_combout  & 
// (\data_ram0|data_mem~1103_q ) # \data_ram0|data_mem~3863_combout  & \data_ram0|data_mem~1119_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3863_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3863_combout  & (\data_ram0|data_mem~1135_q ) # \data_ram0|data_mem~3863_combout  & \data_ram0|data_mem~1151_q ) )

	.dataa(!\data_ram0|data_mem~1119_q ),
	.datab(!\data_ram0|data_mem~1151_q ),
	.datac(!\data_ram0|data_mem~1135_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3863_combout ),
	.datag(!\data_ram0|data_mem~1103_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3867_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3867 .extended_lut = "on";
defparam \data_ram0|data_mem~3867 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3867 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y30_N31
dffeas \data_ram0|data_mem~1631 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1631 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1631 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y23_N25
dffeas \data_ram0|data_mem~1647 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1647 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1647 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y24_N35
dffeas \data_ram0|data_mem~1663 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1663 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1663 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~1567feeder (
// Equation(s):
// \data_ram0|data_mem~1567feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1567feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1567feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1567feeder .lut_mask = 64'h5555555555555555;
defparam \data_ram0|data_mem~1567feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y23_N29
dffeas \data_ram0|data_mem~1567 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1567 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1567 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y23_N29
dffeas \data_ram0|data_mem~1583 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1583 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1583 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y23_N39
dffeas \data_ram0|data_mem~1551 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1551 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1551 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y23_N28
stratixiii_lcell_comb \data_ram0|data_mem~3871 (
// Equation(s):
// \data_ram0|data_mem~3871_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1551_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1567_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1583_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1599_q ) )

	.dataa(!\data_ram0|data_mem~1599_q ),
	.datab(!\data_ram0|data_mem~1567_q ),
	.datac(!\data_ram0|data_mem~1583_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1551_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3871_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3871 .extended_lut = "on";
defparam \data_ram0|data_mem~3871 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3871 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y23_N27
dffeas \data_ram0|data_mem~1615 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1615 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1615 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y23_N24
stratixiii_lcell_comb \data_ram0|data_mem~3875 (
// Equation(s):
// \data_ram0|data_mem~3875_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3871_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3871_combout  & 
// (\data_ram0|data_mem~1615_q ) # \data_ram0|data_mem~3871_combout  & \data_ram0|data_mem~1631_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3871_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3871_combout  & \data_ram0|data_mem~1647_q  # \data_ram0|data_mem~3871_combout  & (\data_ram0|data_mem~1663_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1631_q ),
	.datac(!\data_ram0|data_mem~1647_q ),
	.datad(!\data_ram0|data_mem~1663_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3871_combout ),
	.datag(!\data_ram0|data_mem~1615_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3875_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3875 .extended_lut = "on";
defparam \data_ram0|data_mem~3875 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3875 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N0
stratixiii_lcell_comb \data_ram0|data_mem~3895 (
// Equation(s):
// \data_ram0|data_mem~3895_combout  = \data_ram0|data_mem~3867_combout  & \data_ram0|data_mem~3875_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3883_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3891_combout ) ) # !\data_ram0|data_mem~3867_combout  & \data_ram0|data_mem~3875_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\openmips0|mem0|mem_addr_o[5]~37_combout ) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3883_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3891_combout )) ) # \data_ram0|data_mem~3867_combout  & 
// !\data_ram0|data_mem~3875_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3883_combout  
// # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3891_combout )) ) # !\data_ram0|data_mem~3867_combout  & !\data_ram0|data_mem~3875_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~3883_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3891_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\data_ram0|data_mem~3883_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\data_ram0|data_mem~3891_combout ),
	.datae(!\data_ram0|data_mem~3867_combout ),
	.dataf(!\data_ram0|data_mem~3875_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3895_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3895 .extended_lut = "off";
defparam \data_ram0|data_mem~3895 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \data_ram0|data_mem~3895 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y26_N5
dffeas \data_ram0|data_mem~1519 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1519 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1519 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y30_N34
stratixiii_lcell_comb \data_ram0|data_mem~1503feeder (
// Equation(s):
// \data_ram0|data_mem~1503feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1503feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1503feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1503feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1503feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y30_N35
dffeas \data_ram0|data_mem~1503 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1503 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1503 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y23_N9
dffeas \data_ram0|data_mem~1439 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1439 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1439 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y26_N9
dffeas \data_ram0|data_mem~1455 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1455 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1455 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N14
stratixiii_lcell_comb \data_ram0|data_mem~1423feeder (
// Equation(s):
// \data_ram0|data_mem~1423feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1423feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1423feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1423feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1423feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N15
dffeas \data_ram0|data_mem~1423 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1423 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1423 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y26_N8
stratixiii_lcell_comb \data_ram0|data_mem~3912 (
// Equation(s):
// \data_ram0|data_mem~3912_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1423_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1439_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1455_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1471_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1471_q ),
	.datab(!\data_ram0|data_mem~1439_q ),
	.datac(!\data_ram0|data_mem~1455_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1423_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3912 .extended_lut = "on";
defparam \data_ram0|data_mem~3912 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3912 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y26_N7
dffeas \data_ram0|data_mem~1487 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1487 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1487 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y26_N4
stratixiii_lcell_comb \data_ram0|data_mem~3916 (
// Equation(s):
// \data_ram0|data_mem~3916_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3912_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3912_combout  & 
// \data_ram0|data_mem~1487_q  # \data_ram0|data_mem~3912_combout  & (\data_ram0|data_mem~1503_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3912_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3912_combout  & (\data_ram0|data_mem~1519_q ) # \data_ram0|data_mem~3912_combout  & \data_ram0|data_mem~1535_q ) )

	.dataa(!\data_ram0|data_mem~1535_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~1519_q ),
	.datad(!\data_ram0|data_mem~1503_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3912_combout ),
	.datag(!\data_ram0|data_mem~1487_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3916_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3916 .extended_lut = "on";
defparam \data_ram0|data_mem~3916 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data_ram0|data_mem~3916 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X31_Y22_N14
stratixiii_lcell_comb \data_ram0|data_mem~2015feeder (
// Equation(s):
// \data_ram0|data_mem~2015feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~2015feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~2015feeder .extended_lut = "off";
defparam \data_ram0|data_mem~2015feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~2015feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y22_N15
dffeas \data_ram0|data_mem~2015 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~2015feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2015 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2015 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y22_N17
dffeas \data_ram0|data_mem~2031 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~2031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~2031 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~2031 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y22_N14
stratixiii_lcell_comb \data_ram0|data_mem~1951feeder (
// Equation(s):
// \data_ram0|data_mem~1951feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1951feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1951feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1951feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1951feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y22_N15
dffeas \data_ram0|data_mem~1951 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1951feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4234_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1951 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1951 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y22_N17
dffeas \data_ram0|data_mem~1983 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4236_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1983 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1983 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y22_N11
dffeas \data_ram0|data_mem~1967 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1967 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1967 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y22_N10
stratixiii_lcell_comb \data_ram0|data_mem~3920 (
// Equation(s):
// \data_ram0|data_mem~3920_combout  = \data_ram0|data_mem~1967_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & \data_ram0|data_mem~1951_q  # \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// (\data_ram0|data_mem~1983_q ) ) # !\data_ram0|data_mem~1967_q  & \openmips0|mem0|mem_addr_o[0]~34_combout  & ( !\openmips0|mem0|mem_addr_o[1]~33_combout  & \data_ram0|data_mem~1951_q  # \openmips0|mem0|mem_addr_o[1]~33_combout  & 
// (\data_ram0|data_mem~1983_q ) ) # \data_ram0|data_mem~1967_q  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \openmips0|mem0|mem_addr_o[1]~33_combout  # \data_ram0|data_mem~1935_q  ) # !\data_ram0|data_mem~1967_q  & 
// !\openmips0|mem0|mem_addr_o[0]~34_combout  & ( \data_ram0|data_mem~1935_q  & !\openmips0|mem0|mem_addr_o[1]~33_combout  )

	.dataa(!\data_ram0|data_mem~1935_q ),
	.datab(!\data_ram0|data_mem~1951_q ),
	.datac(!\data_ram0|data_mem~1983_q ),
	.datad(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.datae(!\data_ram0|data_mem~1967_q ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3920 .extended_lut = "off";
defparam \data_ram0|data_mem~3920 .lut_mask = 64'h550055FF330F330F;
defparam \data_ram0|data_mem~3920 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y22_N19
dffeas \data_ram0|data_mem~1999 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1999 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1999 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y22_N16
stratixiii_lcell_comb \data_ram0|data_mem~4244 (
// Equation(s):
// \data_ram0|data_mem~4244_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3920_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1999_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2015_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3920_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & !\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~2031_q  )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~2015_q ),
	.datac(!\data_ram0|data_mem~2031_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3920_combout ),
	.datag(!\data_ram0|data_mem~1999_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4244 .extended_lut = "on";
defparam \data_ram0|data_mem~4244 .lut_mask = 64'h001B000AFF1BFF0A;
defparam \data_ram0|data_mem~4244 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X32_Y27_N34
stratixiii_lcell_comb \data_ram0|data_mem~1919feeder (
// Equation(s):
// \data_ram0|data_mem~1919feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1919feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1919feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1919feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1919feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y27_N35
dffeas \data_ram0|data_mem~1919 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1919feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4226_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1919 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1919 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y27_N17
dffeas \data_ram0|data_mem~1903 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4232_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1903 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1903 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N2
stratixiii_lcell_comb \data_ram0|data_mem~1823feeder (
// Equation(s):
// \data_ram0|data_mem~1823feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1823feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1823feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1823feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1823feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y27_N3
dffeas \data_ram0|data_mem~1823 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4228_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1823 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1823 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y27_N17
dffeas \data_ram0|data_mem~1839 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1839 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1839 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N30
stratixiii_lcell_comb \data_ram0|data_mem~1807feeder (
// Equation(s):
// \data_ram0|data_mem~1807feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1807feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1807feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1807feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1807feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y27_N31
dffeas \data_ram0|data_mem~1807 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4230_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1807 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1807 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~3904 (
// Equation(s):
// \data_ram0|data_mem~3904_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1807_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1823_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1839_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1855_q ) )

	.dataa(!\data_ram0|data_mem~1855_q ),
	.datab(!\data_ram0|data_mem~1823_q ),
	.datac(!\data_ram0|data_mem~1839_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1807_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3904_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3904 .extended_lut = "on";
defparam \data_ram0|data_mem~3904 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3904 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y25_N39
dffeas \data_ram0|data_mem~1871 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1871 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1871 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y27_N16
stratixiii_lcell_comb \data_ram0|data_mem~3908 (
// Equation(s):
// \data_ram0|data_mem~3908_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3904_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3904_combout  & 
// (\data_ram0|data_mem~1871_q ) # \data_ram0|data_mem~3904_combout  & \data_ram0|data_mem~1887_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3904_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3904_combout  & (\data_ram0|data_mem~1903_q ) # \data_ram0|data_mem~3904_combout  & \data_ram0|data_mem~1919_q ) )

	.dataa(!\data_ram0|data_mem~1887_q ),
	.datab(!\data_ram0|data_mem~1919_q ),
	.datac(!\data_ram0|data_mem~1903_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3904_combout ),
	.datag(!\data_ram0|data_mem~1871_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3908 .extended_lut = "on";
defparam \data_ram0|data_mem~3908 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3908 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y24_N25
dffeas \data_ram0|data_mem~1375 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1375 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1375 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y32_N25
dffeas \data_ram0|data_mem~1391 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1391 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1391 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y31_N36
stratixiii_lcell_comb \data_ram0|data_mem~1311feeder (
// Equation(s):
// \data_ram0|data_mem~1311feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1311feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1311feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1311feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1311feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y31_N37
dffeas \data_ram0|data_mem~1311 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1311 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1311 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y32_N9
dffeas \data_ram0|data_mem~1327 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1327 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1327 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N12
stratixiii_lcell_comb \data_ram0|data_mem~1295feeder (
// Equation(s):
// \data_ram0|data_mem~1295feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1295feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1295feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1295feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1295feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N13
dffeas \data_ram0|data_mem~1295 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1295 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1295 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N8
stratixiii_lcell_comb \data_ram0|data_mem~3896 (
// Equation(s):
// \data_ram0|data_mem~3896_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1295_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1311_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1327_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1343_q ) )

	.dataa(!\data_ram0|data_mem~1343_q ),
	.datab(!\data_ram0|data_mem~1311_q ),
	.datac(!\data_ram0|data_mem~1327_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1295_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3896_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3896 .extended_lut = "on";
defparam \data_ram0|data_mem~3896 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3896 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y32_N27
dffeas \data_ram0|data_mem~1359 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1359 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1359 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y32_N24
stratixiii_lcell_comb \data_ram0|data_mem~3900 (
// Equation(s):
// \data_ram0|data_mem~3900_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3896_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3896_combout  & 
// (\data_ram0|data_mem~1359_q ) # \data_ram0|data_mem~3896_combout  & \data_ram0|data_mem~1375_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3896_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3896_combout  & (\data_ram0|data_mem~1391_q ) # \data_ram0|data_mem~3896_combout  & \data_ram0|data_mem~1407_q ) )

	.dataa(!\data_ram0|data_mem~1407_q ),
	.datab(!\data_ram0|data_mem~1375_q ),
	.datac(!\data_ram0|data_mem~1391_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3896_combout ),
	.datag(!\data_ram0|data_mem~1359_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3900 .extended_lut = "on";
defparam \data_ram0|data_mem~3900 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3900 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N26
stratixiii_lcell_comb \data_ram0|data_mem~3921 (
// Equation(s):
// \data_ram0|data_mem~3921_combout  = \data_ram0|data_mem~3908_combout  & \data_ram0|data_mem~3900_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3916_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~4244_combout ) ) # !\data_ram0|data_mem~3908_combout  & \data_ram0|data_mem~3900_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # 
// \data_ram0|data_mem~3916_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~4244_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # \data_ram0|data_mem~3908_combout  & !\data_ram0|data_mem~3900_combout  & ( 
// !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3916_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~4244_combout ) ) # 
// !\data_ram0|data_mem~3908_combout  & !\data_ram0|data_mem~3900_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3916_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~4244_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\data_ram0|data_mem~3916_combout ),
	.datac(!\data_ram0|data_mem~4244_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\data_ram0|data_mem~3908_combout ),
	.dataf(!\data_ram0|data_mem~3900_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3921_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3921 .extended_lut = "off";
defparam \data_ram0|data_mem~3921 .lut_mask = 64'h00275527AA27FF27;
defparam \data_ram0|data_mem~3921 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N24
stratixiii_lcell_comb \data_ram0|data_mem~95feeder (
// Equation(s):
// \data_ram0|data_mem~95feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~95feeder .extended_lut = "off";
defparam \data_ram0|data_mem~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~95feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y30_N25
dffeas \data_ram0|data_mem~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4050_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~95 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~95 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y30_N9
dffeas \data_ram0|data_mem~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~111 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~111 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N38
stratixiii_lcell_comb \data_ram0|data_mem~63feeder (
// Equation(s):
// \data_ram0|data_mem~63feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~63feeder .extended_lut = "off";
defparam \data_ram0|data_mem~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~63feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y31_N39
dffeas \data_ram0|data_mem~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~63 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~63 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y31_N37
dffeas \data_ram0|data_mem~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~47 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~47 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y31_N30
stratixiii_lcell_comb \data_ram0|data_mem~15feeder (
// Equation(s):
// \data_ram0|data_mem~15feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~15feeder .extended_lut = "off";
defparam \data_ram0|data_mem~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~15feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y31_N31
dffeas \data_ram0|data_mem~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~15 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~15 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y31_N36
stratixiii_lcell_comb \data_ram0|data_mem~3797 (
// Equation(s):
// \data_ram0|data_mem~3797_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~15_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~31_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  
// & (\data_ram0|data_mem~47_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~63_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~31_q ),
	.datab(!\data_ram0|data_mem~63_q ),
	.datac(!\data_ram0|data_mem~47_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3797 .extended_lut = "on";
defparam \data_ram0|data_mem~3797 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3797 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X27_Y31_N12
stratixiii_lcell_comb \data_ram0|data_mem~79feeder (
// Equation(s):
// \data_ram0|data_mem~79feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~79feeder .extended_lut = "off";
defparam \data_ram0|data_mem~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~79feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y31_N13
dffeas \data_ram0|data_mem~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~79 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~79 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N8
stratixiii_lcell_comb \data_ram0|data_mem~3801 (
// Equation(s):
// \data_ram0|data_mem~3801_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3797_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3797_combout  & 
// (\data_ram0|data_mem~79_q ) # \data_ram0|data_mem~3797_combout  & \data_ram0|data_mem~95_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3797_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3797_combout  & (\data_ram0|data_mem~111_q ) # \data_ram0|data_mem~3797_combout  & \data_ram0|data_mem~127_q ) )

	.dataa(!\data_ram0|data_mem~127_q ),
	.datab(!\data_ram0|data_mem~95_q ),
	.datac(!\data_ram0|data_mem~111_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3797_combout ),
	.datag(!\data_ram0|data_mem~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3801 .extended_lut = "on";
defparam \data_ram0|data_mem~3801 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3801 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y29_N15
dffeas \data_ram0|data_mem~735 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~735 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~735 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y29_N17
dffeas \data_ram0|data_mem~751 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~751 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~751 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y26_N39
dffeas \data_ram0|data_mem~703 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~703 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~703 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y29_N17
dffeas \data_ram0|data_mem~687 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~687 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~687 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y29_N19
dffeas \data_ram0|data_mem~655 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~655 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~655 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y29_N16
stratixiii_lcell_comb \data_ram0|data_mem~3821 (
// Equation(s):
// \data_ram0|data_mem~3821_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~655_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~671_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~687_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~703_q ) )

	.dataa(!\data_ram0|data_mem~671_q ),
	.datab(!\data_ram0|data_mem~703_q ),
	.datac(!\data_ram0|data_mem~687_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3821_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3821 .extended_lut = "on";
defparam \data_ram0|data_mem~3821 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3821 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y31_N37
dffeas \data_ram0|data_mem~719 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~719 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~719 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y29_N16
stratixiii_lcell_comb \data_ram0|data_mem~3825 (
// Equation(s):
// \data_ram0|data_mem~3825_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3821_combout  & (\data_ram0|data_mem~719_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3821_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~735_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3821_combout  & (\data_ram0|data_mem~751_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3821_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~767_q ) )

	.dataa(!\data_ram0|data_mem~767_q ),
	.datab(!\data_ram0|data_mem~735_q ),
	.datac(!\data_ram0|data_mem~751_q ),
	.datad(!\data_ram0|data_mem~3821_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~719_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3825_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3825 .extended_lut = "on";
defparam \data_ram0|data_mem~3825 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~3825 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N6
stratixiii_lcell_comb \data_ram0|data_mem~223feeder (
// Equation(s):
// \data_ram0|data_mem~223feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~223feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~223feeder .extended_lut = "off";
defparam \data_ram0|data_mem~223feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~223feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y31_N7
dffeas \data_ram0|data_mem~223 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~223 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~223 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y31_N9
dffeas \data_ram0|data_mem~239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~239 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~239 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y31_N23
dffeas \data_ram0|data_mem~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~159 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~159 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y33_N37
dffeas \data_ram0|data_mem~175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~175 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~175 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y31_N11
dffeas \data_ram0|data_mem~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~143 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~143 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y33_N36
stratixiii_lcell_comb \data_ram0|data_mem~3813 (
// Equation(s):
// \data_ram0|data_mem~3813_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~143_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~159_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~175_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~191_q ) )

	.dataa(!\data_ram0|data_mem~191_q ),
	.datab(!\data_ram0|data_mem~159_q ),
	.datac(!\data_ram0|data_mem~175_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3813_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3813 .extended_lut = "on";
defparam \data_ram0|data_mem~3813 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3813 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X33_Y33_N12
stratixiii_lcell_comb \data_ram0|data_mem~207feeder (
// Equation(s):
// \data_ram0|data_mem~207feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~207feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~207feeder .extended_lut = "off";
defparam \data_ram0|data_mem~207feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~207feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y33_N13
dffeas \data_ram0|data_mem~207 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~207 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~207 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N8
stratixiii_lcell_comb \data_ram0|data_mem~3817 (
// Equation(s):
// \data_ram0|data_mem~3817_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3813_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3813_combout  & 
// (\data_ram0|data_mem~207_q ) # \data_ram0|data_mem~3813_combout  & \data_ram0|data_mem~223_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3813_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3813_combout  & (\data_ram0|data_mem~239_q ) # \data_ram0|data_mem~3813_combout  & \data_ram0|data_mem~255_q ) )

	.dataa(!\data_ram0|data_mem~255_q ),
	.datab(!\data_ram0|data_mem~223_q ),
	.datac(!\data_ram0|data_mem~239_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3813_combout ),
	.datag(!\data_ram0|data_mem~207_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3817_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3817 .extended_lut = "on";
defparam \data_ram0|data_mem~3817 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3817 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y22_N9
dffeas \data_ram0|data_mem~623 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~623 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~623 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y22_N27
dffeas \data_ram0|data_mem~639 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~639 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~639 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X23_Y25_N8
stratixiii_lcell_comb \data_ram0|data_mem~575feeder (
// Equation(s):
// \data_ram0|data_mem~575feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~575feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~575feeder .extended_lut = "off";
defparam \data_ram0|data_mem~575feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~575feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X23_Y25_N9
dffeas \data_ram0|data_mem~575 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~575 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~575 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y28_N37
dffeas \data_ram0|data_mem~559 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~559 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~559 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N39
dffeas \data_ram0|data_mem~527 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~527 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~527 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y28_N36
stratixiii_lcell_comb \data_ram0|data_mem~3805 (
// Equation(s):
// \data_ram0|data_mem~3805_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~527_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~543_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~559_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~575_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~543_q ),
	.datab(!\data_ram0|data_mem~575_q ),
	.datac(!\data_ram0|data_mem~559_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3805_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3805 .extended_lut = "on";
defparam \data_ram0|data_mem~3805 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3805 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X25_Y28_N32
stratixiii_lcell_comb \data_ram0|data_mem~591feeder (
// Equation(s):
// \data_ram0|data_mem~591feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~591feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~591feeder .extended_lut = "off";
defparam \data_ram0|data_mem~591feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~591feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y28_N33
dffeas \data_ram0|data_mem~591 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~591feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~591 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~591 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N8
stratixiii_lcell_comb \data_ram0|data_mem~3809 (
// Equation(s):
// \data_ram0|data_mem~3809_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3805_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3805_combout  & 
// (\data_ram0|data_mem~591_q ) # \data_ram0|data_mem~3805_combout  & \data_ram0|data_mem~607_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3805_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3805_combout  & \data_ram0|data_mem~623_q  # \data_ram0|data_mem~3805_combout  & (\data_ram0|data_mem~639_q )) )

	.dataa(!\data_ram0|data_mem~607_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~623_q ),
	.datad(!\data_ram0|data_mem~639_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3805_combout ),
	.datag(!\data_ram0|data_mem~591_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3809_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3809 .extended_lut = "on";
defparam \data_ram0|data_mem~3809 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~3809 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N4
stratixiii_lcell_comb \data_ram0|data_mem~3829 (
// Equation(s):
// \data_ram0|data_mem~3829_combout  = \data_ram0|data_mem~3817_combout  & \data_ram0|data_mem~3809_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3801_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3825_combout ) ) # !\data_ram0|data_mem~3817_combout  & \data_ram0|data_mem~3809_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3801_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3825_combout ) ) # \data_ram0|data_mem~3817_combout  & 
// !\data_ram0|data_mem~3809_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3801_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// (\data_ram0|data_mem~3825_combout ) ) # !\data_ram0|data_mem~3817_combout  & !\data_ram0|data_mem~3809_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & !\openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~3801_combout  # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~3825_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~3801_combout ),
	.datad(!\data_ram0|data_mem~3825_combout ),
	.datae(!\data_ram0|data_mem~3817_combout ),
	.dataf(!\data_ram0|data_mem~3809_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3829_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3829 .extended_lut = "off";
defparam \data_ram0|data_mem~3829 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \data_ram0|data_mem~3829 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N21
dffeas \data_ram0|data_mem~351 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4082_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~351 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~351 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y26_N33
dffeas \data_ram0|data_mem~367 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~367 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~367 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X22_Y26_N38
stratixiii_lcell_comb \data_ram0|data_mem~319feeder (
// Equation(s):
// \data_ram0|data_mem~319feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~319feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~319feeder .extended_lut = "off";
defparam \data_ram0|data_mem~319feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~319feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X22_Y26_N39
dffeas \data_ram0|data_mem~319 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~319 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~319 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y26_N37
dffeas \data_ram0|data_mem~303 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~303 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~303 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y27_N4
stratixiii_lcell_comb \data_ram0|data_mem~287feeder (
// Equation(s):
// \data_ram0|data_mem~287feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~287feeder .extended_lut = "off";
defparam \data_ram0|data_mem~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~287feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y27_N5
dffeas \data_ram0|data_mem~287 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4088_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~287 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~287 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y26_N9
dffeas \data_ram0|data_mem~271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~271 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~271 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y26_N36
stratixiii_lcell_comb \data_ram0|data_mem~3830 (
// Equation(s):
// \data_ram0|data_mem~3830_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~271_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~287_q  # \openmips0|mem0|mem_addr_o[2]~32_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~303_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~319_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~319_q ),
	.datac(!\data_ram0|data_mem~303_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~287_q ),
	.datag(!\data_ram0|data_mem~271_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3830_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3830 .extended_lut = "on";
defparam \data_ram0|data_mem~3830 .lut_mask = 64'h0A551B555F551B55;
defparam \data_ram0|data_mem~3830 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y26_N35
dffeas \data_ram0|data_mem~335 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~335 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~335 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y26_N32
stratixiii_lcell_comb \data_ram0|data_mem~3834 (
// Equation(s):
// \data_ram0|data_mem~3834_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3830_combout  & (\data_ram0|data_mem~335_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3830_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~351_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3830_combout  & (\data_ram0|data_mem~367_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3830_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~383_q ) )

	.dataa(!\data_ram0|data_mem~383_q ),
	.datab(!\data_ram0|data_mem~351_q ),
	.datac(!\data_ram0|data_mem~367_q ),
	.datad(!\data_ram0|data_mem~3830_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~335_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3834_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3834 .extended_lut = "on";
defparam \data_ram0|data_mem~3834 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~3834 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y28_N9
dffeas \data_ram0|data_mem~895 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~895 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~895 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y23_N13
dffeas \data_ram0|data_mem~879 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~879 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~879 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N22
stratixiii_lcell_comb \data_ram0|data_mem~799feeder (
// Equation(s):
// \data_ram0|data_mem~799feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~799feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~799feeder .extended_lut = "off";
defparam \data_ram0|data_mem~799feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~799feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y25_N23
dffeas \data_ram0|data_mem~799 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~799feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~799 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~799 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y23_N37
dffeas \data_ram0|data_mem~815 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~815 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~815 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y25_N21
dffeas \data_ram0|data_mem~783 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~783 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~783 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y23_N36
stratixiii_lcell_comb \data_ram0|data_mem~3838 (
// Equation(s):
// \data_ram0|data_mem~3838_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~783_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~799_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~815_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~831_q ) )

	.dataa(!\data_ram0|data_mem~831_q ),
	.datab(!\data_ram0|data_mem~799_q ),
	.datac(!\data_ram0|data_mem~815_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~783_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3838_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3838 .extended_lut = "on";
defparam \data_ram0|data_mem~3838 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3838 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y23_N15
dffeas \data_ram0|data_mem~847 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~847 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~847 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y23_N12
stratixiii_lcell_comb \data_ram0|data_mem~3842 (
// Equation(s):
// \data_ram0|data_mem~3842_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3838_combout  & (\data_ram0|data_mem~847_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3838_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~863_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3838_combout  & (\data_ram0|data_mem~879_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3838_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~895_q ) )

	.dataa(!\data_ram0|data_mem~863_q ),
	.datab(!\data_ram0|data_mem~895_q ),
	.datac(!\data_ram0|data_mem~879_q ),
	.datad(!\data_ram0|data_mem~3838_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~847_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3842_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3842 .extended_lut = "on";
defparam \data_ram0|data_mem~3842 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data_ram0|data_mem~3842 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N6
stratixiii_lcell_comb \data_ram0|data_mem~991feeder (
// Equation(s):
// \data_ram0|data_mem~991feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~991feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~991feeder .extended_lut = "off";
defparam \data_ram0|data_mem~991feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~991feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y21_N7
dffeas \data_ram0|data_mem~991 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~991feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~991 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~991 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y21_N29
dffeas \data_ram0|data_mem~1007 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1007 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1007 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y21_N37
dffeas \data_ram0|data_mem~959 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~959 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~959 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y20_N37
dffeas \data_ram0|data_mem~943 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~943 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~943 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y20_N36
stratixiii_lcell_comb \data_ram0|data_mem~911feeder (
// Equation(s):
// \data_ram0|data_mem~911feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~911feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~911feeder .extended_lut = "off";
defparam \data_ram0|data_mem~911feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~911feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y20_N37
dffeas \data_ram0|data_mem~911 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~911feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~911 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~911 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y20_N36
stratixiii_lcell_comb \data_ram0|data_mem~3854 (
// Equation(s):
// \data_ram0|data_mem~3854_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~911_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~927_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~943_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~959_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~927_q ),
	.datab(!\data_ram0|data_mem~959_q ),
	.datac(!\data_ram0|data_mem~943_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~911_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3854_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3854 .extended_lut = "on";
defparam \data_ram0|data_mem~3854 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3854 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y20_N13
dffeas \data_ram0|data_mem~975 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~975 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~975 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N28
stratixiii_lcell_comb \data_ram0|data_mem~3858 (
// Equation(s):
// \data_ram0|data_mem~3858_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3854_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3854_combout  & 
// (\data_ram0|data_mem~975_q ) # \data_ram0|data_mem~3854_combout  & \data_ram0|data_mem~991_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3854_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3854_combout  & (\data_ram0|data_mem~1007_q ) # \data_ram0|data_mem~3854_combout  & \data_ram0|data_mem~1023_q ) )

	.dataa(!\data_ram0|data_mem~1023_q ),
	.datab(!\data_ram0|data_mem~991_q ),
	.datac(!\data_ram0|data_mem~1007_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3854_combout ),
	.datag(!\data_ram0|data_mem~975_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3858_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3858 .extended_lut = "on";
defparam \data_ram0|data_mem~3858 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3858 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y31_N19
dffeas \data_ram0|data_mem~479 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~479 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~479 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y30_N1
dffeas \data_ram0|data_mem~495 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~495 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~495 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y30_N11
dffeas \data_ram0|data_mem~511 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~511 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~511 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N1
dffeas \data_ram0|data_mem~415 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~415 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~415 .power_up = "low";
// synopsys translate_on

// atom is at FF_X31_Y30_N25
dffeas \data_ram0|data_mem~431 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~431 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~431 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y30_N8
stratixiii_lcell_comb \data_ram0|data_mem~399feeder (
// Equation(s):
// \data_ram0|data_mem~399feeder_combout  = \openmips0|ex_mem0|mem_reg2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~399feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~399feeder .extended_lut = "off";
defparam \data_ram0|data_mem~399feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~399feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y30_N9
dffeas \data_ram0|data_mem~399 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~399 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~399 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N24
stratixiii_lcell_comb \data_ram0|data_mem~3846 (
// Equation(s):
// \data_ram0|data_mem~3846_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~399_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~415_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~431_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~447_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~447_q ),
	.datab(!\data_ram0|data_mem~415_q ),
	.datac(!\data_ram0|data_mem~431_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~399_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3846_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3846 .extended_lut = "on";
defparam \data_ram0|data_mem~3846 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3846 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X31_Y30_N3
dffeas \data_ram0|data_mem~463 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~463 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~463 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X31_Y30_N0
stratixiii_lcell_comb \data_ram0|data_mem~3850 (
// Equation(s):
// \data_ram0|data_mem~3850_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3846_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3846_combout  & 
// (\data_ram0|data_mem~463_q ) # \data_ram0|data_mem~3846_combout  & \data_ram0|data_mem~479_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3846_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3846_combout  & \data_ram0|data_mem~495_q  # \data_ram0|data_mem~3846_combout  & (\data_ram0|data_mem~511_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~479_q ),
	.datac(!\data_ram0|data_mem~495_q ),
	.datad(!\data_ram0|data_mem~511_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3846_combout ),
	.datag(!\data_ram0|data_mem~463_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3850_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3850 .extended_lut = "on";
defparam \data_ram0|data_mem~3850 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~3850 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N10
stratixiii_lcell_comb \data_ram0|data_mem~3862 (
// Equation(s):
// \data_ram0|data_mem~3862_combout  = \data_ram0|data_mem~3858_combout  & \data_ram0|data_mem~3850_combout  & ( !\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3834_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~3842_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  ) # !\data_ram0|data_mem~3858_combout  & \data_ram0|data_mem~3850_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// \data_ram0|data_mem~3834_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3842_combout )) # \openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[5]~37_combout  ) # \data_ram0|data_mem~3858_combout  & 
// !\data_ram0|data_mem~3850_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~3834_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3842_combout )) # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[5]~37_combout  ) # !\data_ram0|data_mem~3858_combout  & !\data_ram0|data_mem~3850_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  
// & \data_ram0|data_mem~3834_combout  # \openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~3842_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datac(!\data_ram0|data_mem~3834_combout ),
	.datad(!\data_ram0|data_mem~3842_combout ),
	.datae(!\data_ram0|data_mem~3858_combout ),
	.dataf(!\data_ram0|data_mem~3850_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3862_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3862 .extended_lut = "off";
defparam \data_ram0|data_mem~3862 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \data_ram0|data_mem~3862 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N28
stratixiii_lcell_comb \data_ram0|data_mem~3922 (
// Equation(s):
// \data_ram0|data_mem~3922_combout  = \data_ram0|data_mem~3829_combout  & \data_ram0|data_mem~3862_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  # !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3895_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3921_combout ) ) # !\data_ram0|data_mem~3829_combout  & \data_ram0|data_mem~3862_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3895_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3921_combout )) ) # \data_ram0|data_mem~3829_combout  & 
// !\data_ram0|data_mem~3862_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  # \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3895_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3921_combout )) ) # !\data_ram0|data_mem~3829_combout  & !\data_ram0|data_mem~3862_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3895_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3921_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~3895_combout ),
	.datad(!\data_ram0|data_mem~3921_combout ),
	.datae(!\data_ram0|data_mem~3829_combout ),
	.dataf(!\data_ram0|data_mem~3862_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3922_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3922 .extended_lut = "off";
defparam \data_ram0|data_mem~3922 .lut_mask = 64'h04158C9D2637AEBF;
defparam \data_ram0|data_mem~3922 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y30_N22
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~62 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~62_combout  = \data_ram0|data_mem~3922_combout  & ( \rst~input_o  & (!\openmips0|ex_mem0|mem_aluop [3] & \openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_wdata [14]) ) # !\data_ram0|data_mem~3922_combout  & ( 
// \openmips0|ex_mem0|mem_wdata [14] & \rst~input_o  & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|ex_mem0|mem_aluop [3]),
	.datab(!\openmips0|ex_mem0|mem_wdata [14]),
	.datac(!\rst~input_o ),
	.datad(!\openmips0|mem0|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~3922_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~62 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~62 .lut_mask = 64'h03010301030B030B;
defparam \openmips0|mem_wb0|wb_wdata~62 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y30_N23
dffeas \openmips0|mem_wb0|wb_wdata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[14] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[14] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X41_Y28_N20
stratixiii_lcell_comb \openmips0|regfile1|regs~399 (
// Equation(s):
// \openmips0|regfile1|regs~399_combout  = \openmips0|mem_wb0|wb_wdata [14] & ( \rst~input_o  )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|mem_wb0|wb_wdata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~399 .extended_lut = "off";
defparam \openmips0|regfile1|regs~399 .lut_mask = 64'h0000000033333333;
defparam \openmips0|regfile1|regs~399 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N29
dffeas \openmips0|regfile1|regs[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~399_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][14] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][14] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y30_N29
dffeas \openmips0|regfile1|regs[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~400_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][6]~401_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][15] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[6][15] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y28_N37
dffeas \openmips0|regfile1|regs[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~400_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[2][5]~409_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[2][15] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[2][15] .power_up = "low";
// synopsys translate_on

// atom is at FF_X39_Y28_N23
dffeas \openmips0|regfile1|regs[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~400_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[4][5]~408_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[4][15] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[4][15] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N36
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~121 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~121_combout  = \openmips0|regfile1|regs[4][15]~q  & ( !\openmips0|id0|reg2_addr_o[1]~4_combout  & \openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[2][15]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[6][15]~q ) ) # !\openmips0|regfile1|regs[4][15]~q  & ( \openmips0|id0|reg2_addr_o[1]~4_combout  & (!\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// (\openmips0|regfile1|regs[2][15]~q ) # \openmips0|id0|reg2_addr_o[2]~5_combout  & \openmips0|regfile1|regs[6][15]~q ) )

	.dataa(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datac(!\openmips0|regfile1|regs[6][15]~q ),
	.datad(!\openmips0|regfile1|regs[2][15]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[4][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~121 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~121 .lut_mask = 64'h0145014523672367;
defparam \openmips0|id_ex0|ex_reg2~121 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N23
dffeas \openmips0|regfile1|regs[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~400_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][5]~402_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][15] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[7][15] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y29_N9
dffeas \openmips0|regfile1|regs[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~400_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[5][9]~406_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[5][15] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[5][15] .power_up = "low";
// synopsys translate_on

// atom is at FF_X41_Y29_N11
dffeas \openmips0|regfile1|regs[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|regfile1|regs~400_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[3][14]~407_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[3][15] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[3][15] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X41_Y29_N10
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~122 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~122_combout  = \openmips0|regfile1|regs[3][15]~q  & \openmips0|id0|reg2_addr_o[1]~4_combout  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  # \openmips0|regfile1|regs[7][15]~q  ) # !\openmips0|regfile1|regs[3][15]~q  & 
// \openmips0|id0|reg2_addr_o[1]~4_combout  & ( \openmips0|regfile1|regs[7][15]~q  & \openmips0|id0|reg2_addr_o[2]~5_combout  ) # \openmips0|regfile1|regs[3][15]~q  & !\openmips0|id0|reg2_addr_o[1]~4_combout  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// \openmips0|regfile1|regs[1][15]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[5][15]~q ) ) # !\openmips0|regfile1|regs[3][15]~q  & !\openmips0|id0|reg2_addr_o[1]~4_combout  & ( !\openmips0|id0|reg2_addr_o[2]~5_combout  & 
// \openmips0|regfile1|regs[1][15]~q  # \openmips0|id0|reg2_addr_o[2]~5_combout  & (\openmips0|regfile1|regs[5][15]~q ) )

	.dataa(!\openmips0|regfile1|regs[1][15]~q ),
	.datab(!\openmips0|regfile1|regs[7][15]~q ),
	.datac(!\openmips0|id0|reg2_addr_o[2]~5_combout ),
	.datad(!\openmips0|regfile1|regs[5][15]~q ),
	.datae(!\openmips0|regfile1|regs[3][15]~q ),
	.dataf(!\openmips0|id0|reg2_addr_o[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~122 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~122 .lut_mask = 64'h505F505F0303F3F3;
defparam \openmips0|id_ex0|ex_reg2~122 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y28_N20
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg2~123 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~123_combout  = \openmips0|id_ex0|ex_reg2~122_combout  & \openmips0|mem_wb0|wb_wdata~63_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  & (!\openmips0|id_ex0|ex_reg2[12]~66_combout  # \openmips0|mem_wb0|wb_wdata [15]) # 
// \openmips0|id_ex0|ex_reg2[12]~67_combout  & (\openmips0|id_ex0|ex_reg2~121_combout  # \openmips0|id_ex0|ex_reg2[12]~66_combout ) ) # !\openmips0|id_ex0|ex_reg2~122_combout  & \openmips0|mem_wb0|wb_wdata~63_combout  & ( 
// !\openmips0|id_ex0|ex_reg2[12]~67_combout  & (!\openmips0|id_ex0|ex_reg2[12]~66_combout  # \openmips0|mem_wb0|wb_wdata [15]) # \openmips0|id_ex0|ex_reg2[12]~67_combout  & (!\openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|id_ex0|ex_reg2~121_combout 
// ) ) # \openmips0|id_ex0|ex_reg2~122_combout  & !\openmips0|mem_wb0|wb_wdata~63_combout  & ( !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata [15] & \openmips0|id_ex0|ex_reg2[12]~66_combout  # 
// \openmips0|id_ex0|ex_reg2[12]~67_combout  & (\openmips0|id_ex0|ex_reg2~121_combout  # \openmips0|id_ex0|ex_reg2[12]~66_combout ) ) # !\openmips0|id_ex0|ex_reg2~122_combout  & !\openmips0|mem_wb0|wb_wdata~63_combout  & ( 
// !\openmips0|id_ex0|ex_reg2[12]~67_combout  & \openmips0|mem_wb0|wb_wdata [15] & \openmips0|id_ex0|ex_reg2[12]~66_combout  # \openmips0|id_ex0|ex_reg2[12]~67_combout  & (!\openmips0|id_ex0|ex_reg2[12]~66_combout  & \openmips0|id_ex0|ex_reg2~121_combout ) )

	.dataa(!\openmips0|mem_wb0|wb_wdata [15]),
	.datab(!\openmips0|id_ex0|ex_reg2[12]~67_combout ),
	.datac(!\openmips0|id_ex0|ex_reg2[12]~66_combout ),
	.datad(!\openmips0|id_ex0|ex_reg2~121_combout ),
	.datae(!\openmips0|id_ex0|ex_reg2~122_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg2~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~123 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg2~123 .lut_mask = 64'h04340737C4F4C7F7;
defparam \openmips0|id_ex0|ex_reg2~123 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y28_N21
dffeas \openmips0|id_ex0|ex_reg2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg2~123_combout ),
	.asdata(\openmips0|ex0|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg2[12]~69_combout ),
	.sload(\openmips0|id0|always2~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[15] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[15] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y30_N28
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~95 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~95_combout  = \openmips0|regfile1|regs[1][15]~q  & ( !\openmips0|id0|reg1_addr_o[1]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  # \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & 
// (\openmips0|regfile1|regs[6][15]~q ) # \openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[7][15]~q ) ) # !\openmips0|regfile1|regs[1][15]~q  & ( \openmips0|id0|reg1_addr_o[1]~4_combout  & (!\openmips0|id0|reg1_addr_o[0]~3_combout  & 
// (\openmips0|regfile1|regs[6][15]~q ) # \openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[7][15]~q ) )

	.dataa(!\openmips0|id0|reg1_addr_o[1]~4_combout ),
	.datab(!\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(!\openmips0|regfile1|regs[7][15]~q ),
	.datad(!\openmips0|regfile1|regs[6][15]~q ),
	.datae(gnd),
	.dataf(!\openmips0|regfile1|regs[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~95 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~95 .lut_mask = 64'h0145014523672367;
defparam \openmips0|id_ex0|ex_reg1~95 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N4
stratixiii_lcell_comb \openmips0|id_ex0|ex_reg1~96 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~96_combout  = \openmips0|id_ex0|ex_reg1~95_combout  & \openmips0|mem_wb0|wb_wdata~63_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & (!\openmips0|id_ex0|ex_reg1[8]~60_combout  # \openmips0|mem_wb0|wb_wdata [15]) # 
// \openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|ex0|Mux0~2_combout  # \openmips0|id_ex0|ex_reg1[8]~60_combout ) ) # !\openmips0|id_ex0|ex_reg1~95_combout  & \openmips0|mem_wb0|wb_wdata~63_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & 
// \openmips0|id_ex0|ex_reg1[8]~60_combout  & \openmips0|mem_wb0|wb_wdata [15] # \openmips0|id_ex0|ex_reg1[5]~49_combout  & (\openmips0|ex0|Mux0~2_combout  # \openmips0|id_ex0|ex_reg1[8]~60_combout ) ) # \openmips0|id_ex0|ex_reg1~95_combout  & 
// !\openmips0|mem_wb0|wb_wdata~63_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & (!\openmips0|id_ex0|ex_reg1[8]~60_combout  # \openmips0|mem_wb0|wb_wdata [15]) # \openmips0|id_ex0|ex_reg1[5]~49_combout  & !\openmips0|id_ex0|ex_reg1[8]~60_combout  
// & (\openmips0|ex0|Mux0~2_combout ) ) # !\openmips0|id_ex0|ex_reg1~95_combout  & !\openmips0|mem_wb0|wb_wdata~63_combout  & ( !\openmips0|id_ex0|ex_reg1[5]~49_combout  & \openmips0|id_ex0|ex_reg1[8]~60_combout  & \openmips0|mem_wb0|wb_wdata [15] # 
// \openmips0|id_ex0|ex_reg1[5]~49_combout  & !\openmips0|id_ex0|ex_reg1[8]~60_combout  & (\openmips0|ex0|Mux0~2_combout ) )

	.dataa(!\openmips0|id_ex0|ex_reg1[5]~49_combout ),
	.datab(!\openmips0|id_ex0|ex_reg1[8]~60_combout ),
	.datac(!\openmips0|mem_wb0|wb_wdata [15]),
	.datad(!\openmips0|ex0|Mux0~2_combout ),
	.datae(!\openmips0|id_ex0|ex_reg1~95_combout ),
	.dataf(!\openmips0|mem_wb0|wb_wdata~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~96 .extended_lut = "off";
defparam \openmips0|id_ex0|ex_reg1~96 .lut_mask = 64'h02468ACE13579BDF;
defparam \openmips0|id_ex0|ex_reg1~96 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N5
dffeas \openmips0|id_ex0|ex_reg1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|id_ex0|ex_reg1[8]~62_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[15] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[15] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y30_N14
stratixiii_lcell_comb \openmips0|ex0|Mux0~2 (
// Equation(s):
// \openmips0|ex0|Mux0~2_combout  = \openmips0|ex0|Mux0~1_combout  & ( !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_reg1 [15] # \openmips0|id_ex0|ex_reg2 [15] )

	.dataa(gnd),
	.datab(!\openmips0|id_ex0|ex_reg2 [15]),
	.datac(!\openmips0|id_ex0|ex_alusel [1]),
	.datad(!\openmips0|id_ex0|ex_reg1 [15]),
	.datae(!\openmips0|ex0|Mux0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex0|Mux0~2 .extended_lut = "off";
defparam \openmips0|ex0|Mux0~2 .lut_mask = 64'h000033F3000033F3;
defparam \openmips0|ex0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y30_N15
dffeas \openmips0|ex_mem0|mem_wdata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex0|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[15] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[15] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X37_Y31_N20
stratixiii_lcell_comb \openmips0|ex_mem0|mem_reg2[15]~feeder (
// Equation(s):
// \openmips0|ex_mem0|mem_reg2[15]~feeder_combout  = \openmips0|id_ex0|ex_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|id_ex0|ex_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|ex_mem0|mem_reg2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[15]~feeder .extended_lut = "off";
defparam \openmips0|ex_mem0|mem_reg2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \openmips0|ex_mem0|mem_reg2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X37_Y31_N21
dffeas \openmips0|ex_mem0|mem_reg2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_reg2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_reg2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_reg2[15] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_reg2[15] .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y30_N17
dffeas \data_ram0|data_mem~1504 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1504 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1504 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y28_N25
dffeas \data_ram0|data_mem~1520 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1520 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1520 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y30_N27
dffeas \data_ram0|data_mem~1536 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1536 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1536 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y23_N19
dffeas \data_ram0|data_mem~1472 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1472 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1472 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y28_N29
dffeas \data_ram0|data_mem~1456 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1456 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1456 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y23_N16
stratixiii_lcell_comb \data_ram0|data_mem~1424feeder (
// Equation(s):
// \data_ram0|data_mem~1424feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1424feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1424feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1424feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1424feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y23_N17
dffeas \data_ram0|data_mem~1424 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1424 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1424 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N28
stratixiii_lcell_comb \data_ram0|data_mem~4013 (
// Equation(s):
// \data_ram0|data_mem~4013_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1424_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1440_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1456_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~1472_q ) )

	.dataa(!\data_ram0|data_mem~1440_q ),
	.datab(!\data_ram0|data_mem~1472_q ),
	.datac(!\data_ram0|data_mem~1456_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~1424_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4013_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4013 .extended_lut = "on";
defparam \data_ram0|data_mem~4013 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~4013 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y28_N27
dffeas \data_ram0|data_mem~1488 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1488 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1488 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y28_N24
stratixiii_lcell_comb \data_ram0|data_mem~4017 (
// Equation(s):
// \data_ram0|data_mem~4017_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4013_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~4013_combout  & 
// (\data_ram0|data_mem~1488_q ) # \data_ram0|data_mem~4013_combout  & \data_ram0|data_mem~1504_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4013_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~4013_combout  & \data_ram0|data_mem~1520_q  # \data_ram0|data_mem~4013_combout  & (\data_ram0|data_mem~1536_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1504_q ),
	.datac(!\data_ram0|data_mem~1520_q ),
	.datad(!\data_ram0|data_mem~1536_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~4013_combout ),
	.datag(!\data_ram0|data_mem~1488_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4017_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4017 .extended_lut = "on";
defparam \data_ram0|data_mem~4017 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~4017 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N16
stratixiii_lcell_comb \data_ram0|data_mem~1376feeder (
// Equation(s):
// \data_ram0|data_mem~1376feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1376feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1376feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1376feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1376feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N17
dffeas \data_ram0|data_mem~1376 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1376 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1376 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y28_N17
dffeas \data_ram0|data_mem~1392 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1392 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1392 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y24_N18
stratixiii_lcell_comb \data_ram0|data_mem~1408feeder (
// Equation(s):
// \data_ram0|data_mem~1408feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1408feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1408feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1408feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1408feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y24_N19
dffeas \data_ram0|data_mem~1408 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1408 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1408 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N8
stratixiii_lcell_comb \data_ram0|data_mem~1344feeder (
// Equation(s):
// \data_ram0|data_mem~1344feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1344feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1344feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1344feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1344feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N9
dffeas \data_ram0|data_mem~1344 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1344 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1344 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y28_N33
dffeas \data_ram0|data_mem~1328 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1328 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1328 .power_up = "low";
// synopsys translate_on

// atom is at FF_X36_Y31_N35
dffeas \data_ram0|data_mem~1312 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1312 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1312 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y28_N14
stratixiii_lcell_comb \data_ram0|data_mem~1296feeder (
// Equation(s):
// \data_ram0|data_mem~1296feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1296feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1296feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1296feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y28_N15
dffeas \data_ram0|data_mem~1296 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1296 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1296 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N32
stratixiii_lcell_comb \data_ram0|data_mem~4005 (
// Equation(s):
// \data_ram0|data_mem~4005_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1296_q  # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\data_ram0|data_mem~1312_q )) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1328_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1344_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1344_q ),
	.datac(!\data_ram0|data_mem~1328_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~1312_q ),
	.datag(!\data_ram0|data_mem~1296_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4005_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4005 .extended_lut = "on";
defparam \data_ram0|data_mem~4005 .lut_mask = 64'h0A550A770AFF0A77;
defparam \data_ram0|data_mem~4005 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y32_N33
dffeas \data_ram0|data_mem~1360 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1360 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1360 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N16
stratixiii_lcell_comb \data_ram0|data_mem~4009 (
// Equation(s):
// \data_ram0|data_mem~4009_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4005_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~4005_combout  & 
// (\data_ram0|data_mem~1360_q ) # \data_ram0|data_mem~4005_combout  & \data_ram0|data_mem~1376_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~4005_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~4005_combout  & \data_ram0|data_mem~1392_q  # \data_ram0|data_mem~4005_combout  & (\data_ram0|data_mem~1408_q )) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~1376_q ),
	.datac(!\data_ram0|data_mem~1392_q ),
	.datad(!\data_ram0|data_mem~1408_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~4005_combout ),
	.datag(!\data_ram0|data_mem~1360_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4009_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4009 .extended_lut = "on";
defparam \data_ram0|data_mem~4009 .lut_mask = 64'h05050505BBBBAAFF;
defparam \data_ram0|data_mem~4009 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y24_N14
stratixiii_lcell_comb \data_ram0|data_mem~1152feeder (
// Equation(s):
// \data_ram0|data_mem~1152feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1152feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1152feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y24_N15
dffeas \data_ram0|data_mem~1152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1152 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1152 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y24_N37
dffeas \data_ram0|data_mem~1136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1136 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1136 .power_up = "low";
// synopsys translate_on

// atom is at FF_X37_Y24_N17
dffeas \data_ram0|data_mem~1056 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1056 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1056 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y25_N37
dffeas \data_ram0|data_mem~1072 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1072_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1072 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1072 .power_up = "low";
// synopsys translate_on

// atom is at FF_X38_Y25_N39
dffeas \data_ram0|data_mem~1040 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1040 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1040 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~3989 (
// Equation(s):
// \data_ram0|data_mem~3989_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1040_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~1056_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & 
// (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~1072_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~1088_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~1088_q ),
	.datab(!\data_ram0|data_mem~1056_q ),
	.datac(!\data_ram0|data_mem~1072_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~1040_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3989_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3989 .extended_lut = "on";
defparam \data_ram0|data_mem~3989 .lut_mask = 64'h0F000F0033FF55FF;
defparam \data_ram0|data_mem~3989 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X38_Y23_N22
stratixiii_lcell_comb \data_ram0|data_mem~1104feeder (
// Equation(s):
// \data_ram0|data_mem~1104feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1104feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1104feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~1104feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y23_N23
dffeas \data_ram0|data_mem~1104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1104 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1104 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y24_N36
stratixiii_lcell_comb \data_ram0|data_mem~3993 (
// Equation(s):
// \data_ram0|data_mem~3993_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3989_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3989_combout  & 
// (\data_ram0|data_mem~1104_q ) # \data_ram0|data_mem~3989_combout  & \data_ram0|data_mem~1120_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3989_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3989_combout  & (\data_ram0|data_mem~1136_q ) # \data_ram0|data_mem~3989_combout  & \data_ram0|data_mem~1152_q ) )

	.dataa(!\data_ram0|data_mem~1120_q ),
	.datab(!\data_ram0|data_mem~1152_q ),
	.datac(!\data_ram0|data_mem~1136_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3989_combout ),
	.datag(!\data_ram0|data_mem~1104_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3993_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3993 .extended_lut = "on";
defparam \data_ram0|data_mem~3993 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3993 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N0
stratixiii_lcell_comb \data_ram0|data_mem~4021 (
// Equation(s):
// \data_ram0|data_mem~4021_combout  = \openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3993_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~4009_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & 
// \data_ram0|data_mem~4017_combout  ) # !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3993_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~4001_combout  ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// !\data_ram0|data_mem~3993_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & (\data_ram0|data_mem~4009_combout ) # \openmips0|mem0|mem_addr_o[3]~35_combout  & \data_ram0|data_mem~4017_combout  ) # !\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// !\data_ram0|data_mem~3993_combout  & ( \data_ram0|data_mem~4001_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout  )

	.dataa(!\data_ram0|data_mem~4001_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datac(!\data_ram0|data_mem~4017_combout ),
	.datad(!\data_ram0|data_mem~4009_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.dataf(!\data_ram0|data_mem~3993_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4021_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4021 .extended_lut = "off";
defparam \data_ram0|data_mem~4021 .lut_mask = 64'h111103CFDDDD03CF;
defparam \data_ram0|data_mem~4021 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y31_N15
dffeas \data_ram0|data_mem~224 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4066_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~224 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~224 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y31_N17
dffeas \data_ram0|data_mem~240 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4080_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~240 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~240 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N22
stratixiii_lcell_comb \data_ram0|data_mem~192feeder (
// Equation(s):
// \data_ram0|data_mem~192feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~192feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~192feeder .extended_lut = "off";
defparam \data_ram0|data_mem~192feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~192feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X33_Y31_N23
dffeas \data_ram0|data_mem~192 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4074_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~192 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~192 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y31_N17
dffeas \data_ram0|data_mem~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4078_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~176 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~176 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y31_N35
dffeas \data_ram0|data_mem~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4072_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~160 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~160 .power_up = "low";
// synopsys translate_on

// atom is at FF_X33_Y31_N19
dffeas \data_ram0|data_mem~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4076_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~144 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~144 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X33_Y31_N16
stratixiii_lcell_comb \data_ram0|data_mem~3931 (
// Equation(s):
// \data_ram0|data_mem~3931_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~144_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~160_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~176_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~192_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~192_q ),
	.datac(!\data_ram0|data_mem~176_q ),
	.datad(!\data_ram0|data_mem~160_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3931_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3931 .extended_lut = "on";
defparam \data_ram0|data_mem~3931 .lut_mask = 64'h0A5F1B1B55555555;
defparam \data_ram0|data_mem~3931 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y25_N4
stratixiii_lcell_comb \data_ram0|data_mem~208feeder (
// Equation(s):
// \data_ram0|data_mem~208feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~208feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~208feeder .extended_lut = "off";
defparam \data_ram0|data_mem~208feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~208feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y25_N5
dffeas \data_ram0|data_mem~208 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4070_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~208 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~208 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y31_N16
stratixiii_lcell_comb \data_ram0|data_mem~3935 (
// Equation(s):
// \data_ram0|data_mem~3935_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3931_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3931_combout  & 
// (\data_ram0|data_mem~208_q ) # \data_ram0|data_mem~3931_combout  & \data_ram0|data_mem~224_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3931_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3931_combout  & (\data_ram0|data_mem~240_q ) # \data_ram0|data_mem~3931_combout  & \data_ram0|data_mem~256_q ) )

	.dataa(!\data_ram0|data_mem~256_q ),
	.datab(!\data_ram0|data_mem~224_q ),
	.datac(!\data_ram0|data_mem~240_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3931_combout ),
	.datag(!\data_ram0|data_mem~208_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3935_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3935 .extended_lut = "on";
defparam \data_ram0|data_mem~3935 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3935 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N24
stratixiii_lcell_comb \data_ram0|data_mem~512feeder (
// Equation(s):
// \data_ram0|data_mem~512feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~512feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~512feeder .extended_lut = "off";
defparam \data_ram0|data_mem~512feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~512feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y31_N25
dffeas \data_ram0|data_mem~512 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~512feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~512 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~512 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y30_N9
dffeas \data_ram0|data_mem~496 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~496 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~496 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X30_Y31_N26
stratixiii_lcell_comb \data_ram0|data_mem~480feeder (
// Equation(s):
// \data_ram0|data_mem~480feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~480feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~480feeder .extended_lut = "off";
defparam \data_ram0|data_mem~480feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~480feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y31_N27
dffeas \data_ram0|data_mem~480 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~480 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~480 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N15
dffeas \data_ram0|data_mem~448 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~448 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~448 .power_up = "low";
// synopsys translate_on

// atom is at FF_X29_Y30_N33
dffeas \data_ram0|data_mem~432 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~432 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~432 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y30_N29
dffeas \data_ram0|data_mem~416 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~416 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~416 .power_up = "low";
// synopsys translate_on

// atom is at FF_X30_Y30_N15
dffeas \data_ram0|data_mem~400 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~400 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~400 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y30_N32
stratixiii_lcell_comb \data_ram0|data_mem~3947 (
// Equation(s):
// \data_ram0|data_mem~3947_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~400_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~416_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~432_q  & (!\openmips0|mem0|mem_addr_o[2]~32_combout )) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~448_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datab(!\data_ram0|data_mem~448_q ),
	.datac(!\data_ram0|data_mem~432_q ),
	.datad(!\data_ram0|data_mem~416_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~400_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3947_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3947 .extended_lut = "on";
defparam \data_ram0|data_mem~3947 .lut_mask = 64'h0A5F1B1B55555555;
defparam \data_ram0|data_mem~3947 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X29_Y30_N11
dffeas \data_ram0|data_mem~464 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~464 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~464 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X29_Y30_N8
stratixiii_lcell_comb \data_ram0|data_mem~3951 (
// Equation(s):
// \data_ram0|data_mem~3951_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3947_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3947_combout  & 
// \data_ram0|data_mem~464_q  # \data_ram0|data_mem~3947_combout  & (\data_ram0|data_mem~480_q )) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3947_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3947_combout  & (\data_ram0|data_mem~496_q ) # \data_ram0|data_mem~3947_combout  & \data_ram0|data_mem~512_q ) )

	.dataa(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datab(!\data_ram0|data_mem~512_q ),
	.datac(!\data_ram0|data_mem~496_q ),
	.datad(!\data_ram0|data_mem~480_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3947_combout ),
	.datag(!\data_ram0|data_mem~464_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3951_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3951 .extended_lut = "on";
defparam \data_ram0|data_mem~3951 .lut_mask = 64'h05050505AAFFBBBB;
defparam \data_ram0|data_mem~3951 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N15
dffeas \data_ram0|data_mem~384 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~384 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~384 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y27_N37
dffeas \data_ram0|data_mem~368 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~368 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~368 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X38_Y23_N20
stratixiii_lcell_comb \data_ram0|data_mem~320feeder (
// Equation(s):
// \data_ram0|data_mem~320feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~320feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~320feeder .extended_lut = "off";
defparam \data_ram0|data_mem~320feeder .lut_mask = 64'h3333333333333333;
defparam \data_ram0|data_mem~320feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y23_N21
dffeas \data_ram0|data_mem~320 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4090_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~320 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~320 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y27_N13
dffeas \data_ram0|data_mem~304 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~304 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~304 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y27_N22
stratixiii_lcell_comb \data_ram0|data_mem~272feeder (
// Equation(s):
// \data_ram0|data_mem~272feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~272feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~272feeder .extended_lut = "off";
defparam \data_ram0|data_mem~272feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~272feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X27_Y27_N23
dffeas \data_ram0|data_mem~272 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~272 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~272 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N12
stratixiii_lcell_comb \data_ram0|data_mem~3939 (
// Equation(s):
// \data_ram0|data_mem~3939_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~272_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// \data_ram0|data_mem~288_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (!\openmips0|mem0|mem_addr_o[0]~34_combout 
//  & (\data_ram0|data_mem~304_q ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & \data_ram0|data_mem~320_q ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (\openmips0|mem0|mem_addr_o[0]~34_combout ) )

	.dataa(!\data_ram0|data_mem~288_q ),
	.datab(!\data_ram0|data_mem~320_q ),
	.datac(!\data_ram0|data_mem~304_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datag(!\data_ram0|data_mem~272_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3939_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3939 .extended_lut = "on";
defparam \data_ram0|data_mem~3939 .lut_mask = 64'h0F000F0055FF33FF;
defparam \data_ram0|data_mem~3939 .shared_arith = "off";
// synopsys translate_on

// atom is at MLABCELL_X24_Y24_N12
stratixiii_lcell_comb \data_ram0|data_mem~336feeder (
// Equation(s):
// \data_ram0|data_mem~336feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~336feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~336feeder .extended_lut = "off";
defparam \data_ram0|data_mem~336feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~336feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X24_Y24_N13
dffeas \data_ram0|data_mem~336 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~336feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4086_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~336 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~336 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y27_N36
stratixiii_lcell_comb \data_ram0|data_mem~3943 (
// Equation(s):
// \data_ram0|data_mem~3943_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3939_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3939_combout  & 
// (\data_ram0|data_mem~336_q ) # \data_ram0|data_mem~3939_combout  & \data_ram0|data_mem~352_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3939_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3939_combout  & (\data_ram0|data_mem~368_q ) # \data_ram0|data_mem~3939_combout  & \data_ram0|data_mem~384_q ) )

	.dataa(!\data_ram0|data_mem~352_q ),
	.datab(!\data_ram0|data_mem~384_q ),
	.datac(!\data_ram0|data_mem~368_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3939_combout ),
	.datag(!\data_ram0|data_mem~336_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3943_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3943 .extended_lut = "on";
defparam \data_ram0|data_mem~3943 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3943 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X25_Y30_N37
dffeas \data_ram0|data_mem~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4064_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~112 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~112 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y30_N35
dffeas \data_ram0|data_mem~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4052_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~128 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~128 .power_up = "low";
// synopsys translate_on

// atom is at FF_X23_Y28_N17
dffeas \data_ram0|data_mem~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4058_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~64 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~64 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y28_N17
dffeas \data_ram0|data_mem~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4062_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~48 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~48 .power_up = "low";
// synopsys translate_on

// atom is at FF_X24_Y28_N19
dffeas \data_ram0|data_mem~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4060_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~16 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~16 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X24_Y28_N16
stratixiii_lcell_comb \data_ram0|data_mem~3923 (
// Equation(s):
// \data_ram0|data_mem~3923_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~16_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~32_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~48_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~64_q ) )

	.dataa(!\data_ram0|data_mem~32_q ),
	.datab(!\data_ram0|data_mem~64_q ),
	.datac(!\data_ram0|data_mem~48_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3923_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3923 .extended_lut = "on";
defparam \data_ram0|data_mem~3923 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3923 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y25_N23
dffeas \data_ram0|data_mem~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4054_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~80 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~80 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X25_Y30_N36
stratixiii_lcell_comb \data_ram0|data_mem~3927 (
// Equation(s):
// \data_ram0|data_mem~3927_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3923_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3923_combout  & 
// (\data_ram0|data_mem~80_q ) # \data_ram0|data_mem~3923_combout  & \data_ram0|data_mem~96_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3923_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3923_combout  & \data_ram0|data_mem~112_q  # \data_ram0|data_mem~3923_combout  & (\data_ram0|data_mem~128_q )) )

	.dataa(!\data_ram0|data_mem~96_q ),
	.datab(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datac(!\data_ram0|data_mem~112_q ),
	.datad(!\data_ram0|data_mem~128_q ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3923_combout ),
	.datag(!\data_ram0|data_mem~80_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3927_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3927 .extended_lut = "on";
defparam \data_ram0|data_mem~3927 .lut_mask = 64'h03030303DDDDCCFF;
defparam \data_ram0|data_mem~3927 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N26
stratixiii_lcell_comb \data_ram0|data_mem~3955 (
// Equation(s):
// \data_ram0|data_mem~3955_combout  = \data_ram0|data_mem~3943_combout  & \data_ram0|data_mem~3927_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  # !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3935_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3951_combout ) ) # !\data_ram0|data_mem~3943_combout  & \data_ram0|data_mem~3927_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & !\openmips0|mem0|mem_addr_o[4]~36_combout  # 
// \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3935_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3951_combout )) ) # \data_ram0|data_mem~3943_combout  & 
// !\data_ram0|data_mem~3927_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  & \openmips0|mem0|mem_addr_o[4]~36_combout  # \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3935_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3951_combout )) ) # !\data_ram0|data_mem~3943_combout  & !\data_ram0|data_mem~3927_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & 
// \data_ram0|data_mem~3935_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3951_combout )) )

	.dataa(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~3935_combout ),
	.datad(!\data_ram0|data_mem~3951_combout ),
	.datae(!\data_ram0|data_mem~3943_combout ),
	.dataf(!\data_ram0|data_mem~3927_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3955_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3955 .extended_lut = "off";
defparam \data_ram0|data_mem~3955 .lut_mask = 64'h041526378C9DAEBF;
defparam \data_ram0|data_mem~3955 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N34
stratixiii_lcell_comb \data_ram0|data_mem~1024feeder (
// Equation(s):
// \data_ram0|data_mem~1024feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~1024feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~1024feeder .extended_lut = "off";
defparam \data_ram0|data_mem~1024feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~1024feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y21_N35
dffeas \data_ram0|data_mem~1024 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~1024feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1024 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1024 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y21_N37
dffeas \data_ram0|data_mem~1008 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~1008 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~1008 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N26
stratixiii_lcell_comb \data_ram0|data_mem~960feeder (
// Equation(s):
// \data_ram0|data_mem~960feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~960feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~960feeder .extended_lut = "off";
defparam \data_ram0|data_mem~960feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~960feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X32_Y21_N27
dffeas \data_ram0|data_mem~960 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~960feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~960 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~960 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y21_N17
dffeas \data_ram0|data_mem~944 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~944 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~944 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y21_N19
dffeas \data_ram0|data_mem~912 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~912 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~912 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y21_N16
stratixiii_lcell_comb \data_ram0|data_mem~3980 (
// Equation(s):
// \data_ram0|data_mem~3980_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~912_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~928_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~944_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~960_q ) )

	.dataa(!\data_ram0|data_mem~928_q ),
	.datab(!\data_ram0|data_mem~960_q ),
	.datac(!\data_ram0|data_mem~944_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~912_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3980 .extended_lut = "on";
defparam \data_ram0|data_mem~3980 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3980 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y25_N20
stratixiii_lcell_comb \data_ram0|data_mem~976feeder (
// Equation(s):
// \data_ram0|data_mem~976feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~976feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~976feeder .extended_lut = "off";
defparam \data_ram0|data_mem~976feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~976feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y25_N21
dffeas \data_ram0|data_mem~976 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~976 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~976 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y21_N36
stratixiii_lcell_comb \data_ram0|data_mem~3984 (
// Equation(s):
// \data_ram0|data_mem~3984_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3980_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3980_combout  & 
// (\data_ram0|data_mem~976_q ) # \data_ram0|data_mem~3980_combout  & \data_ram0|data_mem~992_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3980_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3980_combout  & (\data_ram0|data_mem~1008_q ) # \data_ram0|data_mem~3980_combout  & \data_ram0|data_mem~1024_q ) )

	.dataa(!\data_ram0|data_mem~992_q ),
	.datab(!\data_ram0|data_mem~1024_q ),
	.datac(!\data_ram0|data_mem~1008_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3980_combout ),
	.datag(!\data_ram0|data_mem~976_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3984_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3984 .extended_lut = "on";
defparam \data_ram0|data_mem~3984 .lut_mask = 64'h000F000FFF55FF33;
defparam \data_ram0|data_mem~3984 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y23_N35
dffeas \data_ram0|data_mem~864 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~864 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~864 .power_up = "low";
// synopsys translate_on

// atom is at FF_X34_Y23_N17
dffeas \data_ram0|data_mem~880 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~880 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~880 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X36_Y25_N26
stratixiii_lcell_comb \data_ram0|data_mem~800feeder (
// Equation(s):
// \data_ram0|data_mem~800feeder_combout  = \openmips0|ex_mem0|mem_reg2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\openmips0|ex_mem0|mem_reg2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~800feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~800feeder .extended_lut = "off";
defparam \data_ram0|data_mem~800feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_ram0|data_mem~800feeder .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X36_Y25_N27
dffeas \data_ram0|data_mem~800 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_ram0|data_mem~800feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(gnd),
	.ena(\data_ram0|data_mem~4152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~800 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~800 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N37
dffeas \data_ram0|data_mem~816 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~816 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~816 .power_up = "low";
// synopsys translate_on

// atom is at FF_X32_Y23_N39
dffeas \data_ram0|data_mem~784 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~784 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~784 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X32_Y23_N36
stratixiii_lcell_comb \data_ram0|data_mem~3972 (
// Equation(s):
// \data_ram0|data_mem~3972_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~784_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~800_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~816_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~832_q ) )

	.dataa(!\data_ram0|data_mem~832_q ),
	.datab(!\data_ram0|data_mem~800_q ),
	.datac(!\data_ram0|data_mem~816_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~784_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3972_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3972 .extended_lut = "on";
defparam \data_ram0|data_mem~3972 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data_ram0|data_mem~3972 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X38_Y23_N25
dffeas \data_ram0|data_mem~848 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~848 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~848 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X34_Y23_N16
stratixiii_lcell_comb \data_ram0|data_mem~3976 (
// Equation(s):
// \data_ram0|data_mem~3976_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3972_combout  & (\data_ram0|data_mem~848_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # \data_ram0|data_mem~3972_combout  & 
// (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~864_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\data_ram0|data_mem~3972_combout  & (\data_ram0|data_mem~880_q  & \openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \data_ram0|data_mem~3972_combout  & (!\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~896_q ) )

	.dataa(!\data_ram0|data_mem~896_q ),
	.datab(!\data_ram0|data_mem~864_q ),
	.datac(!\data_ram0|data_mem~880_q ),
	.datad(!\data_ram0|data_mem~3972_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~848_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3976_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3976 .extended_lut = "on";
defparam \data_ram0|data_mem~3976 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data_ram0|data_mem~3976 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X28_Y22_N15
dffeas \data_ram0|data_mem~608 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~608 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~608 .power_up = "low";
// synopsys translate_on

// atom is at FF_X28_Y22_N17
dffeas \data_ram0|data_mem~624 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~624 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~624 .power_up = "low";
// synopsys translate_on

// atom is at FF_X25_Y22_N15
dffeas \data_ram0|data_mem~576 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~576 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~576 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y25_N37
dffeas \data_ram0|data_mem~560 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~560 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~560 .power_up = "low";
// synopsys translate_on

// atom is at FF_X27_Y25_N39
dffeas \data_ram0|data_mem~528 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~528 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~528 .power_up = "low";
// synopsys translate_on

// atom is at MLABCELL_X27_Y25_N36
stratixiii_lcell_comb \data_ram0|data_mem~3956 (
// Equation(s):
// \data_ram0|data_mem~3956_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~528_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # \openmips0|mem0|mem_addr_o[0]~34_combout  & 
// (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~544_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[0]~34_combout  & (\data_ram0|data_mem~560_q  & !\openmips0|mem0|mem_addr_o[2]~32_combout ) # 
// \openmips0|mem0|mem_addr_o[0]~34_combout  & (\openmips0|mem0|mem_addr_o[2]~32_combout  # \data_ram0|data_mem~576_q ) )

	.dataa(!\data_ram0|data_mem~544_q ),
	.datab(!\data_ram0|data_mem~576_q ),
	.datac(!\data_ram0|data_mem~560_q ),
	.datad(!\openmips0|mem0|mem_addr_o[0]~34_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datag(!\data_ram0|data_mem~528_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3956_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3956 .extended_lut = "on";
defparam \data_ram0|data_mem~3956 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data_ram0|data_mem~3956 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X30_Y30_N37
dffeas \data_ram0|data_mem~592 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|ex_mem0|mem_reg2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\openmips0|mem0|mem_data_o[8]~32_combout ),
	.sload(vcc),
	.ena(\data_ram0|data_mem~4118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_ram0|data_mem~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_ram0|data_mem~592 .is_wysiwyg = "true";
defparam \data_ram0|data_mem~592 .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X28_Y22_N16
stratixiii_lcell_comb \data_ram0|data_mem~3960 (
// Equation(s):
// \data_ram0|data_mem~3960_combout  = !\openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3956_combout ) # \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3956_combout  & 
// (\data_ram0|data_mem~592_q ) # \data_ram0|data_mem~3956_combout  & \data_ram0|data_mem~608_q ) ) # \openmips0|mem0|mem_addr_o[1]~33_combout  & ( !\openmips0|mem0|mem_addr_o[2]~32_combout  & (\data_ram0|data_mem~3956_combout ) # 
// \openmips0|mem0|mem_addr_o[2]~32_combout  & (!\data_ram0|data_mem~3956_combout  & (\data_ram0|data_mem~624_q ) # \data_ram0|data_mem~3956_combout  & \data_ram0|data_mem~640_q ) )

	.dataa(!\data_ram0|data_mem~640_q ),
	.datab(!\data_ram0|data_mem~608_q ),
	.datac(!\data_ram0|data_mem~624_q ),
	.datad(!\openmips0|mem0|mem_addr_o[2]~32_combout ),
	.datae(!\openmips0|mem0|mem_addr_o[1]~33_combout ),
	.dataf(!\data_ram0|data_mem~3956_combout ),
	.datag(!\data_ram0|data_mem~592_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3960_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3960 .extended_lut = "on";
defparam \data_ram0|data_mem~3960 .lut_mask = 64'h000F000FFF33FF55;
defparam \data_ram0|data_mem~3960 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N28
stratixiii_lcell_comb \data_ram0|data_mem~3988 (
// Equation(s):
// \data_ram0|data_mem~3988_combout  = \data_ram0|data_mem~3976_combout  & \data_ram0|data_mem~3960_combout  & ( !\openmips0|mem0|mem_addr_o[3]~35_combout  # !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3968_combout  # 
// \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3984_combout ) ) # !\data_ram0|data_mem~3976_combout  & \data_ram0|data_mem~3960_combout  & ( !\openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # 
// \data_ram0|data_mem~3968_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (\data_ram0|data_mem~3984_combout  & \openmips0|mem0|mem_addr_o[3]~35_combout ) ) # \data_ram0|data_mem~3976_combout  & !\data_ram0|data_mem~3960_combout  & ( 
// !\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3968_combout  & (\openmips0|mem0|mem_addr_o[3]~35_combout ) # \openmips0|mem0|mem_addr_o[4]~36_combout  & (!\openmips0|mem0|mem_addr_o[3]~35_combout  # \data_ram0|data_mem~3984_combout ) ) # 
// !\data_ram0|data_mem~3976_combout  & !\data_ram0|data_mem~3960_combout  & ( \openmips0|mem0|mem_addr_o[3]~35_combout  & (!\openmips0|mem0|mem_addr_o[4]~36_combout  & \data_ram0|data_mem~3968_combout  # \openmips0|mem0|mem_addr_o[4]~36_combout  & 
// (\data_ram0|data_mem~3984_combout )) )

	.dataa(!\data_ram0|data_mem~3968_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[4]~36_combout ),
	.datac(!\data_ram0|data_mem~3984_combout ),
	.datad(!\openmips0|mem0|mem_addr_o[3]~35_combout ),
	.datae(!\data_ram0|data_mem~3976_combout ),
	.dataf(!\data_ram0|data_mem~3960_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~3988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~3988 .extended_lut = "off";
defparam \data_ram0|data_mem~3988 .lut_mask = 64'h00473347CC47FF47;
defparam \data_ram0|data_mem~3988 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N10
stratixiii_lcell_comb \data_ram0|data_mem~4048 (
// Equation(s):
// \data_ram0|data_mem~4048_combout  = \data_ram0|data_mem~3955_combout  & \data_ram0|data_mem~3988_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  # !\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~4021_combout ) # 
// \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~4047_combout  ) # !\data_ram0|data_mem~3955_combout  & \data_ram0|data_mem~3988_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & (\openmips0|mem0|mem_addr_o[5]~37_combout ) # 
// \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~4021_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~4047_combout ) ) # \data_ram0|data_mem~3955_combout  & 
// !\data_ram0|data_mem~3988_combout  & ( !\openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout ) # \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & (\data_ram0|data_mem~4021_combout 
// ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~4047_combout ) ) # !\data_ram0|data_mem~3955_combout  & !\data_ram0|data_mem~3988_combout  & ( \openmips0|mem0|mem_addr_o[6]~38_combout  & (!\openmips0|mem0|mem_addr_o[5]~37_combout  & 
// (\data_ram0|data_mem~4021_combout ) # \openmips0|mem0|mem_addr_o[5]~37_combout  & \data_ram0|data_mem~4047_combout ) )

	.dataa(!\data_ram0|data_mem~4047_combout ),
	.datab(!\openmips0|mem0|mem_addr_o[6]~38_combout ),
	.datac(!\openmips0|mem0|mem_addr_o[5]~37_combout ),
	.datad(!\data_ram0|data_mem~4021_combout ),
	.datae(!\data_ram0|data_mem~3955_combout ),
	.dataf(!\data_ram0|data_mem~3988_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ram0|data_mem~4048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ram0|data_mem~4048 .extended_lut = "off";
defparam \data_ram0|data_mem~4048 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \data_ram0|data_mem~4048 .shared_arith = "off";
// synopsys translate_on

// atom is at LABCELL_X34_Y28_N20
stratixiii_lcell_comb \openmips0|mem_wb0|wb_wdata~63 (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~63_combout  = \data_ram0|data_mem~4048_combout  & ( \rst~input_o  & (!\openmips0|ex_mem0|mem_aluop [3] & \openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_wdata [15]) ) # !\data_ram0|data_mem~4048_combout  & ( 
// \openmips0|ex_mem0|mem_wdata [15] & \rst~input_o  & (!\openmips0|mem0|Equal0~0_combout  # \openmips0|ex_mem0|mem_aluop [3]) )

	.dataa(!\openmips0|ex_mem0|mem_aluop [3]),
	.datab(!\openmips0|ex_mem0|mem_wdata [15]),
	.datac(!\openmips0|mem0|Equal0~0_combout ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\data_ram0|data_mem~4048_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|mem_wb0|wb_wdata~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata~63 .extended_lut = "off";
defparam \openmips0|mem_wb0|wb_wdata~63 .lut_mask = 64'h00310031003B003B;
defparam \openmips0|mem_wb0|wb_wdata~63 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X34_Y28_N21
dffeas \openmips0|mem_wb0|wb_wdata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|mem_wb0|wb_wdata~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|mem_wb0|wb_wdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[15] .is_wysiwyg = "true";
defparam \openmips0|mem_wb0|wb_wdata[15] .power_up = "low";
// synopsys translate_on

// atom is at LABCELL_X39_Y29_N12
stratixiii_lcell_comb \openmips0|regfile1|regs~400 (
// Equation(s):
// \openmips0|regfile1|regs~400_combout  = \rst~input_o  & \openmips0|mem_wb0|wb_wdata [15]

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\openmips0|mem_wb0|wb_wdata [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\openmips0|regfile1|regs~400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \openmips0|regfile1|regs~400 .extended_lut = "off";
defparam \openmips0|regfile1|regs~400 .lut_mask = 64'h0033003300330033;
defparam \openmips0|regfile1|regs~400 .shared_arith = "off";
// synopsys translate_on

// atom is at FF_X39_Y29_N13
dffeas \openmips0|regfile1|regs[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|regfile1|regs~400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][2]~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|regfile1|regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][15] .is_wysiwyg = "true";
defparam \openmips0|regfile1|regs[1][15] .power_up = "low";
// synopsys translate_on

endmodule
