<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="303" />
   <irq preferredWidth="47" />
   <inputclock preferredWidth="182" />
   <name preferredWidth="248" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/DSP/Video and Image Processing,Project/System,Library/University Program/Audio &amp; Video/Video,Library/DSP,Library/University Program/Audio &amp; Video,Library/University Program,Project,Library" />
 <window width="1920" height="1032" x="0" y="0" />
 <generation
   path="D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/"
   synthesis="VHDL" />
</preferences>
