Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 15 17:26:13 2021
| Host         : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command      : report_drc -file LED_TEST_drc_routed.rpt -pb LED_TEST_drc_routed.pb -rpx LED_TEST_drc_routed.rpx
| Design       : LED_TEST
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net led_control/fade_blink_rate/blink2fade_ud is a gated clock net sourced by a combinational pin led_control/fade_blink_rate/cnt[0]_i_2__0/O, cell led_control/fade_blink_rate/cnt[0]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT led_control/fade_blink_rate/cnt[0]_i_2__0 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
led_control/fade_up_down/cnt_direction_driver_reg,
led_control/fade_up_down/cnt_reg[0], led_control/fade_up_down/cnt_reg[1],
led_control/fade_up_down/cnt_reg[2], led_control/fade_up_down/cnt_reg[3],
led_control/fade_up_down/cnt_reg[4], led_control/fade_up_down/cnt_reg[5],
led_control/fade_up_down/cnt_reg[6], led_control/fade_up_down/cnt_reg[7]
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


