##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for DBG_OUT_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. DBG_OUT_IntClock:R)
		5.2::Critical Path Report for (DBG_OUT_IntClock:R vs. DBG_OUT_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                  | Frequency: 56.19 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: DBG_OUT_IntClock           | Frequency: 56.19 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         DBG_OUT_IntClock  41666.7          23869       N/A              N/A         N/A              N/A         N/A              N/A         
DBG_OUT_IntClock  DBG_OUT_IntClock  1.08333e+006     1065849     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase             
--------------  ------------  ---------------------------  
SCL(0)_PAD:out  25483         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out  25449         CyBUS_CLK(fixed-function):R  
Tx_1(0)_PAD     29221         DBG_OUT_IntClock:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.19 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23869p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell3         2214   2214  23869  RISE       1
\DBG_OUT:BUART:rx_postpoll\/main_1         macrocell6      6455   8669  23869  RISE       1
\DBG_OUT:BUART:rx_postpoll\/q              macrocell6      3350  12019  23869  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  14328  23869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for DBG_OUT_IntClock
**********************************************
Clock: DBG_OUT_IntClock
Frequency: 56.19 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23869p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell3         2214   2214  23869  RISE       1
\DBG_OUT:BUART:rx_postpoll\/main_1         macrocell6      6455   8669  23869  RISE       1
\DBG_OUT:BUART:rx_postpoll\/q              macrocell6      3350  12019  23869  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  14328  23869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. DBG_OUT_IntClock:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23869p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell3         2214   2214  23869  RISE       1
\DBG_OUT:BUART:rx_postpoll\/main_1         macrocell6      6455   8669  23869  RISE       1
\DBG_OUT:BUART:rx_postpoll\/q              macrocell6      3350  12019  23869  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  14328  23869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (DBG_OUT_IntClock:R vs. DBG_OUT_IntClock:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065849p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q                      macrocell11     1250   1250  1065849  RISE       1
\DBG_OUT:BUART:counter_load_not\/main_1           macrocell2      4403   5653  1065849  RISE       1
\DBG_OUT:BUART:counter_load_not\/q                macrocell2      3350   9003  1065849  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11295  1065849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23869p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell3         2214   2214  23869  RISE       1
\DBG_OUT:BUART:rx_postpoll\/main_1         macrocell6      6455   8669  23869  RISE       1
\DBG_OUT:BUART:rx_postpoll\/q              macrocell6      3350  12019  23869  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  14328  23869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:rx_last\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_last\/clock_0
Path slack     : 29488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell3       2214   2214  23869  RISE       1
\DBG_OUT:BUART:rx_last\/main_0  macrocell24   6455   8669  29488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_last\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:rx_state_0\/main_9
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 30379p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7778
-------------------------------------   ---- 
End-of-path arrival time (ps)           7778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2214   2214  23869  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_9  macrocell15   5564   7778  30379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:rx_state_2\/main_8
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 30399p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2214   2214  23869  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_8  macrocell18   5544   7758  30399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:rx_status_3\/main_6
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 30399p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell3       2214   2214  23869  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_6  macrocell23   5544   7758  30399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:pollcount_1\/main_3
Capture Clock  : \DBG_OUT:BUART:pollcount_1\/clock_0
Path slack     : 30524p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell3       2214   2214  23869  RISE       1
\DBG_OUT:BUART:pollcount_1\/main_3  macrocell21   5419   7633  30524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:pollcount_0\/main_2
Capture Clock  : \DBG_OUT:BUART:pollcount_0\/clock_0
Path slack     : 30524p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell3       2214   2214  23869  RISE       1
\DBG_OUT:BUART:pollcount_0\/main_2  macrocell22   5419   7633  30524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065849p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q                      macrocell11     1250   1250  1065849  RISE       1
\DBG_OUT:BUART:counter_load_not\/main_1           macrocell2      4403   5653  1065849  RISE       1
\DBG_OUT:BUART:counter_load_not\/q                macrocell2      3350   9003  1065849  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11295  1065849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DBG_OUT:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066205p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11768
-------------------------------------   ----- 
End-of-path arrival time (ps)           11768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  1066205  RISE       1
\DBG_OUT:BUART:rx_counter_load\/main_0  macrocell5    4859   6109  1066205  RISE       1
\DBG_OUT:BUART:rx_counter_load\/q       macrocell5    3350   9459  1066205  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/load   count7cell    2310  11768  1066205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DBG_OUT:BUART:sRX:RxSts\/status_4
Capture Clock  : \DBG_OUT:BUART:sRX:RxSts\/clock
Path slack     : 1069356p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13477
-------------------------------------   ----- 
End-of-path arrival time (ps)           13477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069356  RISE       1
\DBG_OUT:BUART:rx_status_4\/main_1                 macrocell7      2322   5902  1069356  RISE       1
\DBG_OUT:BUART:rx_status_4\/q                      macrocell7      3350   9252  1069356  RISE       1
\DBG_OUT:BUART:sRX:RxSts\/status_4                 statusicell2    4225  13477  1069356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DBG_OUT:BUART:sTX:TxSts\/status_0
Capture Clock  : \DBG_OUT:BUART:sTX:TxSts\/clock
Path slack     : 1069615p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069615  RISE       1
\DBG_OUT:BUART:tx_status_0\/main_3                 macrocell3      3973   7553  1069615  RISE       1
\DBG_OUT:BUART:tx_status_0\/q                      macrocell3      3350  10903  1069615  RISE       1
\DBG_OUT:BUART:sTX:TxSts\/status_0                 statusicell1    2315  13218  1069615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \DBG_OUT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071588p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q                macrocell11     1250   1250  1065849  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4485   5735  1071588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071758p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q               macrocell18   1250   1250  1066685  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/main_3  macrocell20   6816   8066  1071758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_state_3\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1072191p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1066205  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_0    macrocell17   6382   7632  1072191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1072191p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1066205  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_0    macrocell18   6382   7632  1072191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1072191p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1066205  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_0   macrocell23   6382   7632  1072191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DBG_OUT:BUART:tx_state_0\/main_3
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1072271p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069615  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_3                  macrocell11     3973   7553  1072271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072359p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q                macrocell15     1250   1250  1068167  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3714   4964  1072359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_1\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_8
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1072517p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_1\/q      macrocell21   1250   1250  1067639  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_8  macrocell15   6057   7307  1072517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_1\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_5
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1072518p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_1\/q       macrocell21   1250   1250  1067639  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_5  macrocell23   6056   7306  1072518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072554p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1072554  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3519   4769  1072554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_1\/q
Path End       : \DBG_OUT:BUART:pollcount_1\/main_2
Capture Clock  : \DBG_OUT:BUART:pollcount_1\/clock_0
Path slack     : 1072661p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_1\/q       macrocell21   1250   1250  1067639  RISE       1
\DBG_OUT:BUART:pollcount_1\/main_2  macrocell21   5913   7163  1072661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_state_3\/main_4
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1072673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q       macrocell18   1250   1250  1066685  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_4  macrocell17   5900   7150  1072673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_4
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1072673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q       macrocell18   1250   1250  1066685  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_4  macrocell18   5900   7150  1072673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_4
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1072673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q        macrocell18   1250   1250  1066685  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_4  macrocell23   5900   7150  1072673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \DBG_OUT:BUART:txn\/main_3
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1073143p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073143  RISE       1
\DBG_OUT:BUART:txn\/main_3                macrocell9      2310   6680  1073143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \DBG_OUT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073176p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q                macrocell10     1250   1250  1066442  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   2897   4147  1073176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \DBG_OUT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073225p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068375  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3909   4099  1073225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073282p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1066205  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2791   4041  1073282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1073714p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1066205  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_0    macrocell15   4859   6109  1073714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1073714p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1066205  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_0  macrocell16   4859   6109  1073714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_bitclk\/q
Path End       : \DBG_OUT:BUART:txn\/main_6
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1073830p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_bitclk\/q  macrocell13   1250   1250  1073830  RISE       1
\DBG_OUT:BUART:txn\/main_6   macrocell9    4744   5994  1073830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_bitclk\/q
Path End       : \DBG_OUT:BUART:tx_state_1\/main_5
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1073830p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_bitclk\/q        macrocell13   1250   1250  1073830  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_5  macrocell10   4744   5994  1073830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:tx_state_2\/main_1
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1074171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q       macrocell11   1250   1250  1065849  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_1  macrocell12   4403   5653  1074171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:tx_bitclk\/main_1
Capture Clock  : \DBG_OUT:BUART:tx_bitclk\/clock_0
Path slack     : 1074171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q      macrocell11   1250   1250  1065849  RISE       1
\DBG_OUT:BUART:tx_bitclk\/main_1  macrocell13   4403   5653  1074171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_4
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1074195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q       macrocell18   1250   1250  1066685  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_4  macrocell15   4378   5628  1074195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_4
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1074195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q         macrocell18   1250   1250  1066685  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_4  macrocell16   4378   5628  1074195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_bitclk\/q
Path End       : \DBG_OUT:BUART:tx_state_0\/main_5
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1074387p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_bitclk\/q        macrocell13   1250   1250  1073830  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_5  macrocell11   4186   5436  1074387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_state_3\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1074421p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q       macrocell17   1250   1250  1067469  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_3  macrocell17   4152   5402  1074421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1074421p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q       macrocell17   1250   1250  1067469  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_3  macrocell18   4152   5402  1074421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1074421p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q        macrocell17   1250   1250  1067469  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_3  macrocell23   4152   5402  1074421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074482p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q               macrocell17   1250   1250  1067469  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/main_2  macrocell20   4091   5341  1074482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:tx_state_0\/main_1
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1074658p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q       macrocell11   1250   1250  1065849  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_1  macrocell11   3916   5166  1074658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:tx_state_2\/main_0
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1074764p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q       macrocell10   1250   1250  1066442  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_0  macrocell12   3810   5060  1074764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:tx_bitclk\/main_0
Capture Clock  : \DBG_OUT:BUART:tx_bitclk\/clock_0
Path slack     : 1074764p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q      macrocell10   1250   1250  1066442  RISE       1
\DBG_OUT:BUART:tx_bitclk\/main_0  macrocell13   3810   5060  1074764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074853p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q               macrocell15   1250   1250  1068167  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/main_1  macrocell20   3720   4970  1074853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1074978p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q       macrocell17   1250   1250  1067469  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_3  macrocell15   3595   4845  1074978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1074978p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q         macrocell17   1250   1250  1067469  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_3  macrocell16   3595   4845  1074978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:txn\/main_4
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1075046p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q  macrocell12   1250   1250  1067630  RISE       1
\DBG_OUT:BUART:txn\/main_4    macrocell9    3527   4777  1075046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:tx_state_1\/main_3
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1075046p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q       macrocell12   1250   1250  1067630  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_3  macrocell10   3527   4777  1075046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_4
Path End       : \DBG_OUT:BUART:rx_state_3\/main_7
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075050  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_7         macrocell17   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_4
Path End       : \DBG_OUT:BUART:rx_state_2\/main_7
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075050  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_7         macrocell18   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_4
Path End       : \DBG_OUT:BUART:rx_state_0\/main_7
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1075064p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075050  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_7         macrocell15   2819   4759  1075064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_4
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_7
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1075064p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075050  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_7       macrocell16   2819   4759  1075064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:txn\/main_2
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q  macrocell11   1250   1250  1065849  RISE       1
\DBG_OUT:BUART:txn\/main_2    macrocell9    3489   4739  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:tx_state_1\/main_1
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q       macrocell11   1250   1250  1065849  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_1  macrocell10   3489   4739  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:tx_state_0\/main_4
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q       macrocell12   1250   1250  1067630  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_4  macrocell11   3400   4650  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_6
Path End       : \DBG_OUT:BUART:rx_state_3\/main_5
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1075231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075231  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_5         macrocell17   2652   4592  1075231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_6
Path End       : \DBG_OUT:BUART:rx_state_2\/main_5
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1075231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075231  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_5         macrocell18   2652   4592  1075231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_5
Path End       : \DBG_OUT:BUART:rx_state_3\/main_6
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1075236p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075236  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_6         macrocell17   2647   4587  1075236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_5
Path End       : \DBG_OUT:BUART:rx_state_2\/main_6
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1075236p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075236  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_6         macrocell18   2647   4587  1075236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_6
Path End       : \DBG_OUT:BUART:rx_state_0\/main_5
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1075240p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075231  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_5         macrocell15   2644   4584  1075240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_6
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_5
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1075240p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075231  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_5       macrocell16   2644   4584  1075240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_5
Path End       : \DBG_OUT:BUART:rx_state_0\/main_6
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1075249p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075236  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_6         macrocell15   2634   4574  1075249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_5
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_6
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1075249p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075236  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_6       macrocell16   2634   4574  1075249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_0
Path End       : \DBG_OUT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075562p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075562  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/main_2   macrocell19   2321   4261  1075562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_2
Path End       : \DBG_OUT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075569  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/main_0   macrocell19   2315   4255  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_2
Path End       : \DBG_OUT:BUART:pollcount_1\/main_0
Capture Clock  : \DBG_OUT:BUART:pollcount_1\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075569  RISE       1
\DBG_OUT:BUART:pollcount_1\/main_0        macrocell21   2315   4255  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_2
Path End       : \DBG_OUT:BUART:pollcount_0\/main_0
Capture Clock  : \DBG_OUT:BUART:pollcount_0\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075569  RISE       1
\DBG_OUT:BUART:pollcount_0\/main_0        macrocell22   2315   4255  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_1
Path End       : \DBG_OUT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075572  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/main_1   macrocell19   2311   4251  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_1
Path End       : \DBG_OUT:BUART:pollcount_1\/main_1
Capture Clock  : \DBG_OUT:BUART:pollcount_1\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075572  RISE       1
\DBG_OUT:BUART:pollcount_1\/main_1        macrocell21   2311   4251  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_1
Path End       : \DBG_OUT:BUART:pollcount_0\/main_1
Capture Clock  : \DBG_OUT:BUART:pollcount_0\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075572  RISE       1
\DBG_OUT:BUART:pollcount_0\/main_1        macrocell22   2311   4251  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_0\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_10
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1075662p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_0\/q       macrocell22   1250   1250  1069123  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_10  macrocell15   2911   4161  1075662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_last\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_9
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1075663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_last\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_last\/q          macrocell24   1250   1250  1075663  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_9  macrocell18   2910   4160  1075663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_0\/q
Path End       : \DBG_OUT:BUART:pollcount_1\/main_4
Capture Clock  : \DBG_OUT:BUART:pollcount_1\/clock_0
Path slack     : 1075667p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_0\/q       macrocell22   1250   1250  1069123  RISE       1
\DBG_OUT:BUART:pollcount_1\/main_4  macrocell21   2906   4156  1075667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_0\/q
Path End       : \DBG_OUT:BUART:pollcount_0\/main_3
Capture Clock  : \DBG_OUT:BUART:pollcount_0\/clock_0
Path slack     : 1075667p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_0\/q       macrocell22   1250   1250  1069123  RISE       1
\DBG_OUT:BUART:pollcount_0\/main_3  macrocell22   2906   4156  1075667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_0\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_7
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1075669p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_0\/q       macrocell22   1250   1250  1069123  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_7  macrocell23   2905   4155  1075669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_state_3\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1075671p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q       macrocell15   1250   1250  1068167  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_1  macrocell17   2902   4152  1075671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1075671p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q       macrocell15   1250   1250  1068167  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_1  macrocell18   2902   4152  1075671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1075671p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q        macrocell15   1250   1250  1068167  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_1  macrocell23   2902   4152  1075671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1075677p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q       macrocell15   1250   1250  1068167  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_1  macrocell15   2897   4147  1075677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1075677p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q         macrocell15   1250   1250  1068167  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_1  macrocell16   2897   4147  1075677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:txn\/main_1
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1075682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q  macrocell10   1250   1250  1066442  RISE       1
\DBG_OUT:BUART:txn\/main_1    macrocell9    2891   4141  1075682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:tx_state_1\/main_0
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1075682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q       macrocell10   1250   1250  1066442  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_0  macrocell10   2891   4141  1075682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:tx_state_0\/main_0
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1075684p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q       macrocell10   1250   1250  1066442  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_0  macrocell11   2889   4139  1075684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_load_fifo\/q
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075712p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1070759  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3242   4492  1075712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DBG_OUT:BUART:tx_state_1\/main_2
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1075719p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068375  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_2               macrocell10     3914   4104  1075719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:txn\/q
Path End       : \DBG_OUT:BUART:txn\/main_0
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:txn\/q       macrocell9    1250   1250  1075792  RISE       1
\DBG_OUT:BUART:txn\/main_0  macrocell9    2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1066205  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/main_0  macrocell20   2765   4015  1075808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DBG_OUT:BUART:tx_state_0\/main_2
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068375  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_2               macrocell11     3749   3939  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:tx_state_2\/main_3
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q       macrocell12   1250   1250  1067630  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_3  macrocell12   2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:tx_bitclk\/main_3
Capture Clock  : \DBG_OUT:BUART:tx_bitclk\/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q      macrocell12   1250   1250  1067630  RISE       1
\DBG_OUT:BUART:tx_bitclk\/main_3  macrocell13   2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072554  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_2   macrocell15   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1072554  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_2  macrocell16   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:rx_state_3\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072554  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_2   macrocell17   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072554  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_2   macrocell18   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072554  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_2  macrocell23   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_bitclk\/q
Path End       : \DBG_OUT:BUART:tx_state_2\/main_5
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_bitclk\/q        macrocell13   1250   1250  1073830  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_5  macrocell12   2303   3553  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DBG_OUT:BUART:txn\/main_5
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1076402p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3421
-------------------------------------   ---- 
End-of-path arrival time (ps)           3421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076402  RISE       1
\DBG_OUT:BUART:txn\/main_5                      macrocell9      3231   3421  1076402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DBG_OUT:BUART:tx_state_1\/main_4
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1076402p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3421
-------------------------------------   ---- 
End-of-path arrival time (ps)           3421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076402  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_4               macrocell10     3231   3421  1076402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DBG_OUT:BUART:tx_state_2\/main_2
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1076697p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3126
-------------------------------------   ---- 
End-of-path arrival time (ps)           3126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068375  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_2               macrocell12     2936   3126  1076697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DBG_OUT:BUART:tx_bitclk\/main_2
Capture Clock  : \DBG_OUT:BUART:tx_bitclk\/clock_0
Path slack     : 1076697p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3126
-------------------------------------   ---- 
End-of-path arrival time (ps)           3126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068375  RISE       1
\DBG_OUT:BUART:tx_bitclk\/main_2                macrocell13     2936   3126  1076697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DBG_OUT:BUART:tx_state_2\/main_4
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1077322p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2501
-------------------------------------   ---- 
End-of-path arrival time (ps)           2501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076402  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_4               macrocell12     2311   2501  1077322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_status_3\/q
Path End       : \DBG_OUT:BUART:sRX:RxSts\/status_3
Capture Clock  : \DBG_OUT:BUART:sRX:RxSts\/clock
Path slack     : 1078683p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_status_3\/q       macrocell23    1250   1250  1078683  RISE       1
\DBG_OUT:BUART:sRX:RxSts\/status_3  statusicell2   2900   4150  1078683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

