// Seed: 1623414090
module module_0 (
    output tri0 id_0,
    input supply1 id_1
);
  assign id_0 = 1;
  assign id_0 = id_1 > 'b0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input logic id_4,
    output wand id_5,
    input wand id_6
    , id_22,
    input wire id_7,
    input tri0 id_8,
    input wire id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output supply1 id_15,
    input tri id_16,
    output supply1 id_17,
    input tri0 id_18,
    output uwire id_19,
    input wand id_20
);
  always_comb @(*) begin : LABEL_0
    begin : LABEL_0
      if (1) id_22 <= id_4;
      else begin : LABEL_0
        id_22 <= id_13 == 1;
        $display(1'b0, id_14);
      end
    end
  end
  module_0 modCall_1 (
      id_3,
      id_16
  );
  assign modCall_1.type_1 = 0;
endmodule
