* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Dec 22 2023 15:36:38

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : NCO1.z_cry_19
T_2_8_wire_logic_cluster/lc_3/cout
T_2_8_wire_logic_cluster/lc_4/in_3

End 

Net : NCO1.counterZ0Z_19
T_2_8_wire_logic_cluster/lc_3/out
T_3_8_lc_trk_g1_3
T_3_8_wire_logic_cluster/lc_2/in_0

T_2_8_wire_logic_cluster/lc_3/out
T_3_8_lc_trk_g1_3
T_3_8_wire_logic_cluster/lc_3/in_3

T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_7/in_1

End 

Net : NCO1.g0_2
T_3_8_wire_logic_cluster/lc_2/out
T_3_5_sp4_v_t_44
T_3_7_lc_trk_g3_1
T_3_7_wire_logic_cluster/lc_3/in_1

End 

Net : NCO1.un1_counter_i
T_3_7_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g1_3
T_3_6_wire_logic_cluster/lc_3/in_3

T_3_7_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g1_3
T_3_6_input_2_6
T_3_6_wire_logic_cluster/lc_6/in_2

T_3_7_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_3/in_1

T_3_7_wire_logic_cluster/lc_3/out
T_3_6_sp4_v_t_38
T_0_6_span4_horz_14
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_4/in_1

T_3_7_wire_logic_cluster/lc_3/out
T_3_6_sp4_v_t_38
T_0_6_span4_horz_14
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_6/in_1

T_3_7_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g1_3
T_3_6_wire_logic_cluster/lc_7/in_3

T_3_7_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g0_3
T_2_8_wire_logic_cluster/lc_5/in_0

T_3_7_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g0_3
T_2_8_wire_logic_cluster/lc_6/in_1

T_3_7_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g0_3
T_2_8_wire_logic_cluster/lc_7/in_0

T_3_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g2_3
T_2_7_wire_logic_cluster/lc_6/in_1

T_3_7_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_1/in_1

T_3_7_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g0_3
T_2_8_wire_logic_cluster/lc_2/in_1

T_3_7_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_3/in_1

End 

Net : NCO1.z_axb_3_l_fx
T_3_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g2_3
T_2_6_input_2_3
T_2_6_wire_logic_cluster/lc_3/in_2

End 

Net : NCO1.counterZ0Z_17
T_2_8_wire_logic_cluster/lc_1/out
T_3_8_lc_trk_g0_1
T_3_8_wire_logic_cluster/lc_2/in_1

T_2_8_wire_logic_cluster/lc_1/out
T_3_8_lc_trk_g0_1
T_3_8_wire_logic_cluster/lc_3/in_0

T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g3_1
T_2_8_wire_logic_cluster/lc_5/in_1

End 

Net : NCO1.un1_counterlto20_2
T_3_8_wire_logic_cluster/lc_3/out
T_4_5_sp4_v_t_47
T_3_6_lc_trk_g3_7
T_3_6_wire_logic_cluster/lc_2/in_0

End 

Net : NCO1.z_axb_4_l_fx
T_3_7_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g2_4
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

End 

Net : NCO1.counter_RNIAAML7Z0Z_6
T_3_6_wire_logic_cluster/lc_2/out
T_3_7_lc_trk_g1_2
T_3_7_wire_logic_cluster/lc_4/in_3

T_3_6_wire_logic_cluster/lc_2/out
T_3_6_lc_trk_g1_2
T_3_6_wire_logic_cluster/lc_6/in_3

T_3_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_5/in_1

T_3_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_7/in_1

T_3_6_wire_logic_cluster/lc_2/out
T_3_6_lc_trk_g1_2
T_3_6_wire_logic_cluster/lc_7/in_0

T_3_6_wire_logic_cluster/lc_2/out
T_3_5_sp4_v_t_36
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_5/in_3

T_3_6_wire_logic_cluster/lc_2/out
T_3_5_sp4_v_t_36
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_6/in_0

T_3_6_wire_logic_cluster/lc_2/out
T_3_5_sp4_v_t_36
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_7/in_3

T_3_6_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_3/in_1

T_3_6_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_1/in_3

T_3_6_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_5/in_1

T_3_6_wire_logic_cluster/lc_2/out
T_3_5_sp4_v_t_36
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_4/in_0

T_3_6_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_3/in_3

End 

Net : NCO1.counterZ0Z_20
T_2_8_wire_logic_cluster/lc_4/out
T_3_8_lc_trk_g0_4
T_3_8_input_2_2
T_3_8_wire_logic_cluster/lc_2/in_2

T_2_8_wire_logic_cluster/lc_4/out
T_3_8_lc_trk_g0_4
T_3_8_wire_logic_cluster/lc_3/in_1

T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_4/in_1

End 

Net : NCO1.z_cry_18
T_2_8_wire_logic_cluster/lc_2/cout
T_2_8_wire_logic_cluster/lc_3/in_3

Net : NCO1.counterZ0Z_18
T_2_8_wire_logic_cluster/lc_2/out
T_3_8_lc_trk_g1_2
T_3_8_input_2_3
T_3_8_wire_logic_cluster/lc_3/in_2

T_2_8_wire_logic_cluster/lc_2/out
T_3_8_lc_trk_g1_2
T_3_8_wire_logic_cluster/lc_2/in_3

T_2_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_6/in_3

End 

Net : NCO1.counter_RNI6C9F1Z0Z_7_cascade_
T_3_7_wire_logic_cluster/lc_5/ltout
T_3_7_wire_logic_cluster/lc_6/in_2

End 

Net : NCO1.N_4
T_3_7_wire_logic_cluster/lc_6/out
T_3_7_lc_trk_g2_6
T_3_7_wire_logic_cluster/lc_3/in_3

End 

Net : NCO1.counterZ0Z_8
T_2_7_wire_logic_cluster/lc_0/out
T_3_7_lc_trk_g0_0
T_3_7_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_3_6_lc_trk_g3_0
T_3_6_wire_logic_cluster/lc_4/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_3_4_sp4_v_t_41
T_3_5_lc_trk_g3_1
T_3_5_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g3_0
T_2_7_wire_logic_cluster/lc_0/in_1

End 

Net : NCO1.counterZ0Z_7
T_2_6_wire_logic_cluster/lc_7/out
T_3_5_sp4_v_t_47
T_3_7_lc_trk_g3_2
T_3_7_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_7/out
T_3_6_lc_trk_g1_7
T_3_6_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_7/out
T_3_5_lc_trk_g3_7
T_3_5_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g2_7
T_2_6_input_2_7
T_2_6_wire_logic_cluster/lc_7/in_2

End 

Net : NCO1.counterZ0Z_9
T_2_7_wire_logic_cluster/lc_1/out
T_3_7_lc_trk_g0_1
T_3_7_input_2_5
T_3_7_wire_logic_cluster/lc_5/in_2

T_2_7_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g3_1
T_3_6_input_2_4
T_3_6_wire_logic_cluster/lc_4/in_2

T_2_7_wire_logic_cluster/lc_1/out
T_3_4_sp4_v_t_43
T_3_5_lc_trk_g2_3
T_3_5_wire_logic_cluster/lc_5/in_0

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_1/in_1

End 

Net : NCO1.counterZ0Z_11
T_2_7_wire_logic_cluster/lc_3/out
T_3_7_lc_trk_g1_3
T_3_7_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_3/out
T_3_7_lc_trk_g0_3
T_3_7_wire_logic_cluster/lc_6/in_3

T_2_7_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g3_3
T_3_6_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_3/out
T_3_7_lc_trk_g1_3
T_3_7_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g3_3
T_3_6_wire_logic_cluster/lc_1/in_3

T_2_7_wire_logic_cluster/lc_3/out
T_2_4_sp4_v_t_46
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_0/in_1

T_2_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g0_3
T_2_7_input_2_3
T_2_7_wire_logic_cluster/lc_3/in_2

End 

Net : NCO1.z_cry_17
T_2_8_wire_logic_cluster/lc_1/cout
T_2_8_wire_logic_cluster/lc_2/in_3

Net : NCO1.counterZ0Z_15
T_2_7_wire_logic_cluster/lc_7/out
T_3_7_lc_trk_g0_7
T_3_7_wire_logic_cluster/lc_7/in_0

T_2_7_wire_logic_cluster/lc_7/out
T_3_7_lc_trk_g0_7
T_3_7_wire_logic_cluster/lc_0/in_3

T_2_7_wire_logic_cluster/lc_7/out
T_3_4_sp4_v_t_39
T_2_5_lc_trk_g2_7
T_2_5_wire_logic_cluster/lc_5/in_0

T_2_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g3_7
T_2_7_wire_logic_cluster/lc_7/in_1

End 

Net : NCO1.g2_2
T_3_7_wire_logic_cluster/lc_7/out
T_3_7_lc_trk_g2_7
T_3_7_wire_logic_cluster/lc_3/in_0

End 

Net : NCO1.z_axb_6_l_fx
T_3_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g2_6
T_2_6_input_2_6
T_2_6_wire_logic_cluster/lc_6/in_2

End 

Net : NCO1.counter_RNI5B9F1Z0Z_7_cascade_
T_3_6_wire_logic_cluster/lc_4/ltout
T_3_6_wire_logic_cluster/lc_5/in_2

End 

Net : NCO1.counterZ0Z_10
T_2_7_wire_logic_cluster/lc_2/out
T_3_6_lc_trk_g3_2
T_3_6_wire_logic_cluster/lc_4/in_3

T_2_7_wire_logic_cluster/lc_2/out
T_3_7_lc_trk_g0_2
T_3_7_wire_logic_cluster/lc_6/in_0

T_2_7_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_44
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_0/in_3

T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_2/in_1

End 

Net : NCO1.un1_counterlto11_c
T_3_6_wire_logic_cluster/lc_5/out
T_3_6_lc_trk_g2_5
T_3_6_wire_logic_cluster/lc_2/in_3

End 

Net : NCO1.counterZ0Z_14
T_2_7_wire_logic_cluster/lc_6/out
T_3_7_lc_trk_g0_6
T_3_7_wire_logic_cluster/lc_7/in_1

T_2_7_wire_logic_cluster/lc_6/out
T_3_7_lc_trk_g0_6
T_3_7_input_2_0
T_3_7_wire_logic_cluster/lc_0/in_2

T_2_7_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_36
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_6/out
T_3_6_lc_trk_g2_6
T_3_6_wire_logic_cluster/lc_7/in_1

End 

Net : NCO1.counterZ0Z_16
T_2_8_wire_logic_cluster/lc_0/out
T_3_7_lc_trk_g3_0
T_3_7_input_2_7
T_3_7_wire_logic_cluster/lc_7/in_2

T_2_8_wire_logic_cluster/lc_0/out
T_3_7_lc_trk_g3_0
T_3_7_wire_logic_cluster/lc_0/in_1

T_2_8_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_37
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_2/in_3

T_2_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g3_0
T_2_8_wire_logic_cluster/lc_0/in_1

End 

Net : NCO1.z_cry_16
T_2_8_wire_logic_cluster/lc_0/cout
T_2_8_wire_logic_cluster/lc_1/in_3

Net : NCO1.counterZ0Z_13
T_2_7_wire_logic_cluster/lc_5/out
T_3_7_lc_trk_g1_5
T_3_7_wire_logic_cluster/lc_7/in_3

T_2_7_wire_logic_cluster/lc_5/out
T_3_7_lc_trk_g1_5
T_3_7_wire_logic_cluster/lc_0/in_0

T_2_7_wire_logic_cluster/lc_5/out
T_3_3_sp4_v_t_46
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g0_5
T_2_7_input_2_5
T_2_7_wire_logic_cluster/lc_5/in_2

End 

Net : NCO1.un1_counterlto16_2
T_3_7_wire_logic_cluster/lc_0/out
T_3_6_lc_trk_g1_0
T_3_6_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_2_8_0_
T_2_8_wire_logic_cluster/carry_in_mux/cout
T_2_8_wire_logic_cluster/lc_0/in_3

Net : NCO1.counter_RNIAAML7Z0Z_6_cascade_
T_3_6_wire_logic_cluster/lc_2/ltout
T_3_6_wire_logic_cluster/lc_3/in_2

End 

Net : NCO1.counterZ0Z_3
T_2_6_wire_logic_cluster/lc_3/out
T_3_7_lc_trk_g3_3
T_3_7_wire_logic_cluster/lc_1/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g0_3
T_3_6_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g0_3
T_3_6_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_4/in_3

End 

Net : NCO1.un1_counterlt6_0_cascade_
T_3_7_wire_logic_cluster/lc_1/ltout
T_3_7_wire_logic_cluster/lc_2/in_2

End 

Net : NCO1.g3_0_0_cascade_
T_3_7_wire_logic_cluster/lc_2/ltout
T_3_7_wire_logic_cluster/lc_3/in_2

End 

Net : NCO1.counterZ0Z_4
T_2_6_wire_logic_cluster/lc_4/out
T_3_7_lc_trk_g3_4
T_3_7_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_3_6_lc_trk_g0_4
T_3_6_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_3_7_lc_trk_g3_4
T_3_7_wire_logic_cluster/lc_4/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_4/in_1

End 

Net : NCO1.counterZ0Z_5
T_2_6_wire_logic_cluster/lc_5/out
T_3_7_lc_trk_g3_5
T_3_7_wire_logic_cluster/lc_1/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_3_6_lc_trk_g0_5
T_3_6_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g0_5
T_2_6_input_2_5
T_2_6_wire_logic_cluster/lc_5/in_2

End 

Net : NCO1.un1_counter_i_cascade_
T_3_7_wire_logic_cluster/lc_3/ltout
T_3_7_wire_logic_cluster/lc_4/in_2

End 

Net : NCO1.un1_counterlto11_0_0_cascade_
T_3_6_wire_logic_cluster/lc_1/ltout
T_3_6_wire_logic_cluster/lc_2/in_2

End 

Net : NCO1.un1_counterlt6_cascade_
T_3_6_wire_logic_cluster/lc_0/ltout
T_3_6_wire_logic_cluster/lc_1/in_2

End 

Net : NCO1.z_cry_14
T_2_7_wire_logic_cluster/lc_6/cout
T_2_7_wire_logic_cluster/lc_7/in_3

Net : NCO1.z_cry_13
T_2_7_wire_logic_cluster/lc_5/cout
T_2_7_wire_logic_cluster/lc_6/in_3

Net : NCO1.counterZ0Z_12
T_2_7_wire_logic_cluster/lc_4/out
T_3_7_lc_trk_g1_4
T_3_7_wire_logic_cluster/lc_2/in_1

T_2_7_wire_logic_cluster/lc_4/out
T_3_6_lc_trk_g3_4
T_3_6_wire_logic_cluster/lc_1/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_45
T_2_5_lc_trk_g3_0
T_2_5_input_2_5
T_2_5_wire_logic_cluster/lc_5/in_2

T_2_7_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_4/in_1

End 

Net : NCO1.z_cry_12
T_2_7_wire_logic_cluster/lc_4/cout
T_2_7_wire_logic_cluster/lc_5/in_3

Net : NCO1.counterZ0Z_6
T_2_6_wire_logic_cluster/lc_6/out
T_3_6_lc_trk_g0_6
T_3_6_wire_logic_cluster/lc_1/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_3_7_lc_trk_g3_6
T_3_7_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_3_6_lc_trk_g0_6
T_3_6_wire_logic_cluster/lc_6/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_3_5_lc_trk_g3_6
T_3_5_input_2_5
T_3_5_wire_logic_cluster/lc_5/in_2

End 

Net : NCO1.z_cry_11
T_2_7_wire_logic_cluster/lc_3/cout
T_2_7_wire_logic_cluster/lc_4/in_3

Net : NCO1.z_cry_10
T_2_7_wire_logic_cluster/lc_2/cout
T_2_7_wire_logic_cluster/lc_3/in_3

Net : NCO1.z_cry_9
T_2_7_wire_logic_cluster/lc_1/cout
T_2_7_wire_logic_cluster/lc_2/in_3

Net : NCO1.z_axb_14_l_fx
T_3_6_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g1_7
T_2_7_input_2_6
T_2_7_wire_logic_cluster/lc_6/in_2

End 

Net : NCO1.z_cry_8
T_2_7_wire_logic_cluster/lc_0/cout
T_2_7_wire_logic_cluster/lc_1/in_3

Net : bfn_2_7_0_
T_2_7_wire_logic_cluster/carry_in_mux/cout
T_2_7_wire_logic_cluster/lc_0/in_3

Net : NCO1.z_axb_17_l_fx
T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g0_5
T_2_8_input_2_1
T_2_8_wire_logic_cluster/lc_1/in_2

End 

Net : NCO1.z_axb_18_l_fx
T_2_8_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g0_6
T_2_8_input_2_2
T_2_8_wire_logic_cluster/lc_2/in_2

End 

Net : NCO1.z_axb_19_l_fx
T_2_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g2_7
T_2_8_input_2_3
T_2_8_wire_logic_cluster/lc_3/in_2

End 

Net : NCO1.z_cry_6
T_2_6_wire_logic_cluster/lc_6/cout
T_2_6_wire_logic_cluster/lc_7/in_3

Net : NCO1.NCO_clkor
T_2_5_wire_logic_cluster/lc_1/out
T_3_5_sp4_h_l_2
T_2_1_sp4_v_t_42
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_3/cen

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_sp4_h_l_7
T_1_1_sp4_v_t_42
T_1_4_lc_trk_g0_2
T_1_4_wire_logic_cluster/lc_1/cen

T_2_5_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_47
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_1/cen

T_2_5_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_47
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_1/cen

T_2_5_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_47
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_1/cen

End 

Net : NCO1.z_cry_5
T_2_6_wire_logic_cluster/lc_5/cout
T_2_6_wire_logic_cluster/lc_6/in_3

Net : NCO1.z_cry_4
T_2_6_wire_logic_cluster/lc_4/cout
T_2_6_wire_logic_cluster/lc_5/in_3

Net : NCO1.z_cry_3
T_2_6_wire_logic_cluster/lc_3/cout
T_2_6_wire_logic_cluster/lc_4/in_3

Net : NCO1.un1_counter_1lto15_2
T_2_5_wire_logic_cluster/lc_5/out
T_3_3_sp4_v_t_38
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_1/in_1

T_2_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_wire_logic_cluster/lc_3/in_0

End 

Net : NCO1.un1_counter_1lt15_cascade_
T_2_5_wire_logic_cluster/lc_0/ltout
T_2_5_wire_logic_cluster/lc_1/in_2

End 

Net : NCO1.un1_counter_1lto9_2
T_3_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g3_5
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

End 

Net : NCO1.counterZ0Z_0
T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_0/in_1

End 

Net : NCO1.f_correctZ0Z_0
T_1_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

End 

Net : NCO1.counterZ0Z_1
T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_1/in_1

End 

Net : NCO1.un1_counter_1lt9_0
T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_0/in_0

End 

Net : NCO1.NCO_clkmux_0
T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_1/in_0

End 

Net : NCO1.counterZ0Z_2
T_2_6_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g0_2
T_2_5_input_2_4
T_2_5_wire_logic_cluster/lc_4/in_2

T_2_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g1_2
T_2_6_wire_logic_cluster/lc_2/in_1

End 

Net : NCO1.NCO_clkZ0
T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g2_3
T_2_5_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g2_3
T_1_4_wire_logic_cluster/lc_6/in_3

End 

Net : NCO1.un1_counter_1lt15
T_2_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g2_0
T_2_5_wire_logic_cluster/lc_3/in_1

End 

Net : LED_c_3
T_1_4_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_6/in_0

T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g3_6
T_1_4_wire_logic_cluster/lc_6/in_1

T_1_4_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g1_6
T_1_5_wire_logic_cluster/lc_2/in_1

T_1_4_wire_logic_cluster/lc_6/out
T_2_2_sp4_v_t_40
T_2_6_sp4_v_t_40
T_2_9_lc_trk_g0_0
T_2_9_wire_io_cluster/io_0/D_OUT_0

End 

Net : NCO1.VCO1.sin_data_4
T_2_5_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_5/in_1

End 

Net : LED_c_2
T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_6/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_1/in_0

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_2/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_0_5_span4_horz_25
T_0_5_span4_vert_t_12
T_2_9_lc_trk_g1_0
T_2_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : NCO1.NCO_clkmux_0_cascade_
T_2_5_wire_logic_cluster/lc_2/ltout
T_2_5_wire_logic_cluster/lc_3/in_2

End 

Net : NCO1.z_cry_2
T_2_6_wire_logic_cluster/lc_2/cout
T_2_6_wire_logic_cluster/lc_3/in_3

Net : NCO1.z_cry_1
T_2_6_wire_logic_cluster/lc_1/cout
T_2_6_wire_logic_cluster/lc_2/in_3

Net : NCO1.z_cry_0
T_2_6_wire_logic_cluster/lc_0/cout
T_2_6_wire_logic_cluster/lc_1/in_3

Net : BNC1_c
T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g2_5
T_2_4_wire_logic_cluster/lc_5/in_0

T_2_4_wire_logic_cluster/lc_5/out
T_2_4_sp12_h_l_1
T_7_4_lc_trk_g0_2
T_7_4_wire_io_cluster/io_0/D_OUT_0

T_2_4_wire_logic_cluster/lc_5/out
T_2_4_sp12_h_l_1
T_2_4_sp4_h_l_0
T_6_4_sp4_h_l_0
T_7_4_span4_vert_t_14
T_7_5_lc_trk_g0_6
T_7_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_c_0
T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g1_3
T_1_4_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_sp4_h_l_6
T_0_5_span4_horz_43
T_0_5_span4_vert_t_15
T_0_7_lc_trk_g0_3
T_0_7_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED_c_1
T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g3_1
T_1_5_wire_logic_cluster/lc_1/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g3_1
T_1_5_wire_logic_cluster/lc_3/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_0_5_span4_horz_7
T_0_5_span4_vert_t_13
T_0_7_lc_trk_g1_1
T_0_7_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_3_5_wire_logic_cluster/lc_0/out
T_3_6_lc_trk_g0_0
T_3_6_wire_logic_cluster/lc_5/in_1

End 

Net : BUTTON3_c_i
T_1_3_wire_logic_cluster/lc_1/out
T_2_3_sp4_h_l_2
T_1_3_sp4_v_t_45
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_5/s_r

T_1_3_wire_logic_cluster/lc_1/out
T_1_1_sp4_v_t_47
T_2_5_sp4_h_l_4
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_1_3_wire_logic_cluster/lc_1/out
T_1_1_sp4_v_t_47
T_2_5_sp4_h_l_4
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_1_3_wire_logic_cluster/lc_1/out
T_1_1_sp4_v_t_47
T_2_5_sp4_h_l_4
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_5/s_r

End 

Net : BUTTON3_c
T_0_4_wire_io_cluster/io_0/D_IN_0
T_1_3_lc_trk_g3_4
T_1_3_wire_logic_cluster/lc_1/in_0

End 

Net : BUTTON2_c
T_0_5_wire_io_cluster/io_0/D_IN_0
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_3/in_0

End 

Net : BUTTON1_c
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_2_5_lc_trk_g1_0
T_2_5_wire_logic_cluster/lc_6/in_1

End 

Net : clk_c_g
T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

End 

