abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 2124277089
maxLevel = 4
n713 is replaced by n482 with inverter with estimated error 0
error = 0
area = 1212
delay = 21.9
#gates = 520
output circuit appNtk/c2670_1_0_1212_21.9.blif
time = 6773815 us
--------------- round 2 ---------------
seed = 2287931016
maxLevel = 4
n731 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit appNtk/c2670_2_0_1082_21.9.blif
time = 21041246 us
--------------- round 3 ---------------
seed = 2539006
maxLevel = 4
n574 is replaced by n621 with estimated error 3e-05
error = 3e-05
area = 1070
delay = 21.9
#gates = 471
output circuit appNtk/c2670_3_3e-05_1070_21.9.blif
time = 32728878 us
--------------- round 4 ---------------
seed = 1716978069
maxLevel = 4
n814 is replaced by one with estimated error 0
error = 0
area = 1067
delay = 21.9
#gates = 470
output circuit appNtk/c2670_4_0_1067_21.9.blif
time = 44158904 us
--------------- round 5 ---------------
seed = 4134679941
maxLevel = 4
n856 is replaced by n505 with estimated error 0
error = 0
area = 1063
delay = 21.9
#gates = 469
output circuit appNtk/c2670_5_0_1063_21.9.blif
time = 55670771 us
--------------- round 6 ---------------
seed = 874518641
maxLevel = 4
n877 is replaced by n511 with estimated error 0
error = 0
area = 1059
delay = 21.9
#gates = 468
output circuit appNtk/c2670_6_0_1059_21.9.blif
time = 66594294 us
--------------- round 7 ---------------
seed = 3440277618
maxLevel = 4
n524 is replaced by n733 with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit appNtk/c2670_7_0_1057_21.9.blif
time = 77675897 us
--------------- round 8 ---------------
seed = 2151479499
maxLevel = 4
n832 is replaced by n826 with estimated error 0
error = 0
area = 1055
delay = 21.9
#gates = 466
output circuit appNtk/c2670_8_0_1055_21.9.blif
time = 89000156 us
--------------- round 9 ---------------
seed = 2018060347
maxLevel = 4
n865 is replaced by n894 with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit appNtk/c2670_9_0_1053_21.9.blif
time = 101281372 us
--------------- round 10 ---------------
seed = 108358245
maxLevel = 4
n898 is replaced by n839 with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit appNtk/c2670_10_0_1051_21.9.blif
time = 113212323 us
--------------- round 11 ---------------
seed = 3191936708
maxLevel = 4
n732 is replaced by zero with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 463
output circuit appNtk/c2670_11_0_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 125131264 us
--------------- round 12 ---------------
seed = 3836479426
maxLevel = 4
n820 is replaced by n764 with estimated error 1e-05
error = 1e-05
area = 1049
delay = 21.9
#gates = 462
output circuit appNtk/c2670_12_1e-05_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 137231157 us
--------------- round 13 ---------------
seed = 4069799926
maxLevel = 4
n822 is replaced by n611 with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit appNtk/c2670_13_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 148765447 us
--------------- round 14 ---------------
seed = 401750916
maxLevel = 4
n830 is replaced by n760 with estimated error 0
error = 0
area = 1047
delay = 21.9
#gates = 461
output circuit appNtk/c2670_14_0_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 160327419 us
--------------- round 15 ---------------
seed = 1700520899
maxLevel = 4
n835 is replaced by n646 with inverter with estimated error 0
error = 0
area = 1046
delay = 21.9
#gates = 461
output circuit appNtk/c2670_15_0_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 172290633 us
--------------- round 16 ---------------
seed = 1161946555
maxLevel = 4
exceed error bound
