Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Jul 20 12:33:07 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mkfpu_fm_add_sub_pipe_32_timing_summary_routed.rpt -rpx mkfpu_fm_add_sub_pipe_32_timing_summary_routed.rpx
| Design       : mkfpu_fm_add_sub_pipe_32
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 121 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.123     -598.290                    410                 1380        0.085        0.000                      0                 1380        4.500        0.000                       0                   995  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -4.123     -598.290                    410                 1380        0.085        0.000                      0                 1380        4.500        0.000                       0                   995  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :          410  Failing Endpoints,  Worst Slack       -4.123ns,  Total Violation     -598.290ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.123ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.983ns  (logic 5.621ns (40.199%)  route 8.362ns (59.801%))
  Logic Levels:           25  (CARRY4=13 LUT2=1 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.638     4.698    ff_stage2/CLK
    SLICE_X36Y95         FDRE                                         r  ff_stage2/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.154 r  ff_stage2/data0_reg_reg[41]/Q
                         net (fo=14, routed)          1.010     6.164    ff_stage2$D_OUT[41]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.288 r  ff_stage4_i_509/O
                         net (fo=2, routed)           0.363     6.651    ff_stage4_i_509_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  ff_stage4_i_400/O
                         net (fo=1, routed)           0.647     7.422    ff_stage4_i_400_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.820 r  ff_stage4_i_278/CO[3]
                         net (fo=1, routed)           0.000     7.820    ff_stage4_i_278_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.091 r  ff_stage4_i_169/CO[0]
                         net (fo=338, routed)         0.708     8.799    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.373     9.172 r  ff_stage4_i_12/O
                         net (fo=3, routed)           0.345     9.517    ff_stage4$D_IN[160]
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.037 r  ff_stage4_i_281/CO[3]
                         net (fo=1, routed)           0.001    10.038    ff_stage4_i_281_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 r  ff_stage4_i_178/O[3]
                         net (fo=21, routed)          0.718    11.071    exponent_difference__h11420[7]
    SLICE_X35Y102        LUT3 (Prop_lut3_I2_O)        0.307    11.378 f  ff_stage4_i_415/O
                         net (fo=57, routed)          0.998    12.376    ff_stage4_i_415_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    12.500 r  ff_stage4_i_484/O
                         net (fo=2, routed)           0.355    12.855    ff_stage4_i_484_n_0
    SLICE_X31Y105        LUT3 (Prop_lut3_I0_O)        0.124    12.979 r  ff_stage4_i_429/O
                         net (fo=3, routed)           0.494    13.473    ff_stage4_i_429_n_0
    SLICE_X33Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.597 r  ff_stage4_i_327/O
                         net (fo=2, routed)           0.513    14.110    ff_stage4_i_327_n_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I5_O)        0.124    14.234 r  ff_stage4_i_309/O
                         net (fo=2, routed)           0.905    15.139    ff_stage4_i_309_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.263 r  ff_stage4_i_235/O
                         net (fo=4, routed)           0.719    15.982    ff_stage4_i_235_n_0
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124    16.106 r  ff_stage4_i_702/O
                         net (fo=1, routed)           0.000    16.106    ff_stage4_i_702_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.507 r  ff_stage4_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.507    ff_stage4_i_668_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  ff_stage4_i_633/CO[3]
                         net (fo=1, routed)           0.000    16.621    ff_stage4_i_633_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  ff_stage4_i_606/CO[3]
                         net (fo=1, routed)           0.000    16.735    ff_stage4_i_606_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  ff_stage4_i_567/CO[3]
                         net (fo=1, routed)           0.000    16.849    ff_stage4_i_567_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  ff_stage4_i_489/CO[3]
                         net (fo=1, routed)           0.000    16.963    ff_stage4_i_489_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  ff_stage4_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.077    ff_stage4_i_386_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  ff_stage4_i_269/CO[3]
                         net (fo=1, routed)           0.000    17.191    ff_stage4_i_269_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.305 r  ff_stage4_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.305    ff_stage4_i_167_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.598 r  ff_stage4_i_3/CO[0]
                         net (fo=3, routed)           0.311    17.909    _theResult_____1__h11430
    SLICE_X37Y111        LUT5 (Prop_lut5_I1_O)        0.373    18.282 r  ff_stage4_i_2/O
                         net (fo=2, routed)           0.274    18.556    ff_stage4/D_IN[170]
    SLICE_X37Y111        LUT6 (Prop_lut6_I3_O)        0.124    18.680 r  ff_stage4/data0_reg[170]_i_1/O
                         net (fo=1, routed)           0.000    18.680    ff_stage4/data0_reg[170]_i_1_n_0
    SLICE_X37Y111        FDRE                                         r  ff_stage4/data0_reg_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.503    14.319    ff_stage4/CLK
    SLICE_X37Y111        FDRE                                         r  ff_stage4/data0_reg_reg[170]/C
                         clock pessimism              0.243    14.562    
                         clock uncertainty           -0.035    14.526    
    SLICE_X37Y111        FDRE (Setup_fdre_C_D)        0.031    14.557    ff_stage4/data0_reg_reg[170]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -18.680    
  -------------------------------------------------------------------
                         slack                                 -4.123    

Slack (VIOLATED) :        -4.028ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.790ns  (logic 5.497ns (39.863%)  route 8.293ns (60.137%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.638     4.698    ff_stage2/CLK
    SLICE_X36Y95         FDRE                                         r  ff_stage2/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.154 r  ff_stage2/data0_reg_reg[41]/Q
                         net (fo=14, routed)          1.010     6.164    ff_stage2$D_OUT[41]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.288 r  ff_stage4_i_509/O
                         net (fo=2, routed)           0.363     6.651    ff_stage4_i_509_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  ff_stage4_i_400/O
                         net (fo=1, routed)           0.647     7.422    ff_stage4_i_400_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.820 r  ff_stage4_i_278/CO[3]
                         net (fo=1, routed)           0.000     7.820    ff_stage4_i_278_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.091 r  ff_stage4_i_169/CO[0]
                         net (fo=338, routed)         0.708     8.799    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.373     9.172 r  ff_stage4_i_12/O
                         net (fo=3, routed)           0.345     9.517    ff_stage4$D_IN[160]
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.037 r  ff_stage4_i_281/CO[3]
                         net (fo=1, routed)           0.001    10.038    ff_stage4_i_281_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 r  ff_stage4_i_178/O[3]
                         net (fo=21, routed)          0.718    11.071    exponent_difference__h11420[7]
    SLICE_X35Y102        LUT3 (Prop_lut3_I2_O)        0.307    11.378 f  ff_stage4_i_415/O
                         net (fo=57, routed)          0.998    12.376    ff_stage4_i_415_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    12.500 r  ff_stage4_i_484/O
                         net (fo=2, routed)           0.355    12.855    ff_stage4_i_484_n_0
    SLICE_X31Y105        LUT3 (Prop_lut3_I0_O)        0.124    12.979 r  ff_stage4_i_429/O
                         net (fo=3, routed)           0.494    13.473    ff_stage4_i_429_n_0
    SLICE_X33Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.597 r  ff_stage4_i_327/O
                         net (fo=2, routed)           0.513    14.110    ff_stage4_i_327_n_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I5_O)        0.124    14.234 r  ff_stage4_i_309/O
                         net (fo=2, routed)           0.905    15.139    ff_stage4_i_309_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.263 r  ff_stage4_i_235/O
                         net (fo=4, routed)           0.719    15.982    ff_stage4_i_235_n_0
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124    16.106 r  ff_stage4_i_702/O
                         net (fo=1, routed)           0.000    16.106    ff_stage4_i_702_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.507 r  ff_stage4_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.507    ff_stage4_i_668_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  ff_stage4_i_633/CO[3]
                         net (fo=1, routed)           0.000    16.621    ff_stage4_i_633_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  ff_stage4_i_606/CO[3]
                         net (fo=1, routed)           0.000    16.735    ff_stage4_i_606_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  ff_stage4_i_567/CO[3]
                         net (fo=1, routed)           0.000    16.849    ff_stage4_i_567_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  ff_stage4_i_489/CO[3]
                         net (fo=1, routed)           0.000    16.963    ff_stage4_i_489_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  ff_stage4_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.077    ff_stage4_i_386_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  ff_stage4_i_269/CO[3]
                         net (fo=1, routed)           0.000    17.191    ff_stage4_i_269_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.305 r  ff_stage4_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.305    ff_stage4_i_167_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.598 r  ff_stage4_i_3/CO[0]
                         net (fo=3, routed)           0.311    17.909    _theResult_____1__h11430
    SLICE_X37Y111        LUT5 (Prop_lut5_I1_O)        0.373    18.282 r  ff_stage4_i_2/O
                         net (fo=2, routed)           0.205    18.487    ff_stage4/D_IN[170]
    SLICE_X36Y111        FDRE                                         r  ff_stage4/data1_reg_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.503    14.319    ff_stage4/CLK
    SLICE_X36Y111        FDRE                                         r  ff_stage4/data1_reg_reg[170]/C
                         clock pessimism              0.243    14.562    
                         clock uncertainty           -0.035    14.526    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)       -0.067    14.459    ff_stage4/data1_reg_reg[170]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -18.487    
  -------------------------------------------------------------------
                         slack                                 -4.028    

Slack (VIOLATED) :        -4.010ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.871ns  (logic 5.497ns (39.629%)  route 8.374ns (60.371%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.638     4.698    ff_stage2/CLK
    SLICE_X36Y95         FDRE                                         r  ff_stage2/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.154 r  ff_stage2/data0_reg_reg[41]/Q
                         net (fo=14, routed)          1.010     6.164    ff_stage2$D_OUT[41]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.288 r  ff_stage4_i_509/O
                         net (fo=2, routed)           0.363     6.651    ff_stage4_i_509_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  ff_stage4_i_400/O
                         net (fo=1, routed)           0.647     7.422    ff_stage4_i_400_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.820 r  ff_stage4_i_278/CO[3]
                         net (fo=1, routed)           0.000     7.820    ff_stage4_i_278_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.091 r  ff_stage4_i_169/CO[0]
                         net (fo=338, routed)         0.708     8.799    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.373     9.172 r  ff_stage4_i_12/O
                         net (fo=3, routed)           0.345     9.517    ff_stage4$D_IN[160]
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.037 r  ff_stage4_i_281/CO[3]
                         net (fo=1, routed)           0.001    10.038    ff_stage4_i_281_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 r  ff_stage4_i_178/O[3]
                         net (fo=21, routed)          0.718    11.071    exponent_difference__h11420[7]
    SLICE_X35Y102        LUT3 (Prop_lut3_I2_O)        0.307    11.378 f  ff_stage4_i_415/O
                         net (fo=57, routed)          0.998    12.376    ff_stage4_i_415_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    12.500 r  ff_stage4_i_484/O
                         net (fo=2, routed)           0.355    12.855    ff_stage4_i_484_n_0
    SLICE_X31Y105        LUT3 (Prop_lut3_I0_O)        0.124    12.979 r  ff_stage4_i_429/O
                         net (fo=3, routed)           0.494    13.473    ff_stage4_i_429_n_0
    SLICE_X33Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.597 r  ff_stage4_i_327/O
                         net (fo=2, routed)           0.513    14.110    ff_stage4_i_327_n_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I5_O)        0.124    14.234 r  ff_stage4_i_309/O
                         net (fo=2, routed)           0.905    15.139    ff_stage4_i_309_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.263 r  ff_stage4_i_235/O
                         net (fo=4, routed)           0.719    15.982    ff_stage4_i_235_n_0
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124    16.106 r  ff_stage4_i_702/O
                         net (fo=1, routed)           0.000    16.106    ff_stage4_i_702_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.507 r  ff_stage4_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.507    ff_stage4_i_668_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  ff_stage4_i_633/CO[3]
                         net (fo=1, routed)           0.000    16.621    ff_stage4_i_633_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  ff_stage4_i_606/CO[3]
                         net (fo=1, routed)           0.000    16.735    ff_stage4_i_606_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  ff_stage4_i_567/CO[3]
                         net (fo=1, routed)           0.000    16.849    ff_stage4_i_567_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  ff_stage4_i_489/CO[3]
                         net (fo=1, routed)           0.000    16.963    ff_stage4_i_489_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  ff_stage4_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.077    ff_stage4_i_386_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  ff_stage4_i_269/CO[3]
                         net (fo=1, routed)           0.000    17.191    ff_stage4_i_269_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.305 r  ff_stage4_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.305    ff_stage4_i_167_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.598 r  ff_stage4_i_3/CO[0]
                         net (fo=3, routed)           0.598    18.196    ff_stage4/D_IN[169]
    SLICE_X37Y109        LUT6 (Prop_lut6_I3_O)        0.373    18.569 r  ff_stage4/data0_reg[169]_i_1/O
                         net (fo=1, routed)           0.000    18.569    ff_stage4/data0_reg[169]_i_1_n_0
    SLICE_X37Y109        FDRE                                         r  ff_stage4/data0_reg_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.504    14.320    ff_stage4/CLK
    SLICE_X37Y109        FDRE                                         r  ff_stage4/data0_reg_reg[169]/C
                         clock pessimism              0.243    14.563    
                         clock uncertainty           -0.035    14.527    
    SLICE_X37Y109        FDRE (Setup_fdre_C_D)        0.031    14.558    ff_stage4/data0_reg_reg[169]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -18.569    
  -------------------------------------------------------------------
                         slack                                 -4.010    

Slack (VIOLATED) :        -3.053ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        12.900ns  (logic 5.124ns (39.720%)  route 7.776ns (60.280%))
  Logic Levels:           23  (CARRY4=13 LUT2=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.638     4.698    ff_stage2/CLK
    SLICE_X36Y95         FDRE                                         r  ff_stage2/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.154 r  ff_stage2/data0_reg_reg[41]/Q
                         net (fo=14, routed)          1.010     6.164    ff_stage2$D_OUT[41]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.288 r  ff_stage4_i_509/O
                         net (fo=2, routed)           0.363     6.651    ff_stage4_i_509_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  ff_stage4_i_400/O
                         net (fo=1, routed)           0.647     7.422    ff_stage4_i_400_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.820 r  ff_stage4_i_278/CO[3]
                         net (fo=1, routed)           0.000     7.820    ff_stage4_i_278_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.091 r  ff_stage4_i_169/CO[0]
                         net (fo=338, routed)         0.708     8.799    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.373     9.172 r  ff_stage4_i_12/O
                         net (fo=3, routed)           0.345     9.517    ff_stage4$D_IN[160]
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.037 r  ff_stage4_i_281/CO[3]
                         net (fo=1, routed)           0.001    10.038    ff_stage4_i_281_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 r  ff_stage4_i_178/O[3]
                         net (fo=21, routed)          0.718    11.071    exponent_difference__h11420[7]
    SLICE_X35Y102        LUT3 (Prop_lut3_I2_O)        0.307    11.378 f  ff_stage4_i_415/O
                         net (fo=57, routed)          0.998    12.376    ff_stage4_i_415_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    12.500 r  ff_stage4_i_484/O
                         net (fo=2, routed)           0.355    12.855    ff_stage4_i_484_n_0
    SLICE_X31Y105        LUT3 (Prop_lut3_I0_O)        0.124    12.979 r  ff_stage4_i_429/O
                         net (fo=3, routed)           0.494    13.473    ff_stage4_i_429_n_0
    SLICE_X33Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.597 r  ff_stage4_i_327/O
                         net (fo=2, routed)           0.513    14.110    ff_stage4_i_327_n_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I5_O)        0.124    14.234 r  ff_stage4_i_309/O
                         net (fo=2, routed)           0.905    15.139    ff_stage4_i_309_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.263 r  ff_stage4_i_235/O
                         net (fo=4, routed)           0.719    15.982    ff_stage4_i_235_n_0
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124    16.106 r  ff_stage4_i_702/O
                         net (fo=1, routed)           0.000    16.106    ff_stage4_i_702_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.507 r  ff_stage4_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.507    ff_stage4_i_668_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.621 r  ff_stage4_i_633/CO[3]
                         net (fo=1, routed)           0.000    16.621    ff_stage4_i_633_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.735 r  ff_stage4_i_606/CO[3]
                         net (fo=1, routed)           0.000    16.735    ff_stage4_i_606_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.849 r  ff_stage4_i_567/CO[3]
                         net (fo=1, routed)           0.000    16.849    ff_stage4_i_567_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.963 r  ff_stage4_i_489/CO[3]
                         net (fo=1, routed)           0.000    16.963    ff_stage4_i_489_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.077 r  ff_stage4_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.077    ff_stage4_i_386_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.191 r  ff_stage4_i_269/CO[3]
                         net (fo=1, routed)           0.000    17.191    ff_stage4_i_269_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.305 r  ff_stage4_i_167/CO[3]
                         net (fo=1, routed)           0.000    17.305    ff_stage4_i_167_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    17.598 r  ff_stage4_i_3/CO[0]
                         net (fo=3, routed)           0.000    17.598    ff_stage4/D_IN[169]
    SLICE_X36Y109        FDRE                                         r  ff_stage4/data1_reg_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.504    14.320    ff_stage4/CLK
    SLICE_X36Y109        FDRE                                         r  ff_stage4/data1_reg_reg[169]/C
                         clock pessimism              0.243    14.563    
                         clock uncertainty           -0.035    14.527    
    SLICE_X36Y109        FDRE (Setup_fdre_C_D)        0.017    14.544    ff_stage4/data1_reg_reg[169]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -17.598    
  -------------------------------------------------------------------
                         slack                                 -3.053    

Slack (VIOLATED) :        -2.490ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        12.062ns  (logic 3.658ns (30.327%)  route 8.404ns (69.673%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.638     4.698    ff_stage2/CLK
    SLICE_X36Y95         FDRE                                         r  ff_stage2/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.154 r  ff_stage2/data0_reg_reg[41]/Q
                         net (fo=14, routed)          1.010     6.164    ff_stage2$D_OUT[41]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.288 r  ff_stage4_i_509/O
                         net (fo=2, routed)           0.363     6.651    ff_stage4_i_509_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  ff_stage4_i_400/O
                         net (fo=1, routed)           0.647     7.422    ff_stage4_i_400_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.820 r  ff_stage4_i_278/CO[3]
                         net (fo=1, routed)           0.000     7.820    ff_stage4_i_278_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.091 r  ff_stage4_i_169/CO[0]
                         net (fo=338, routed)         0.708     8.799    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.373     9.172 r  ff_stage4_i_12/O
                         net (fo=3, routed)           0.345     9.517    ff_stage4$D_IN[160]
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.037 r  ff_stage4_i_281/CO[3]
                         net (fo=1, routed)           0.001    10.038    ff_stage4_i_281_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 f  ff_stage4_i_178/O[3]
                         net (fo=21, routed)          0.718    11.071    exponent_difference__h11420[7]
    SLICE_X35Y102        LUT3 (Prop_lut3_I2_O)        0.307    11.378 r  ff_stage4_i_415/O
                         net (fo=57, routed)          0.813    12.191    ff_stage4_i_415_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.315 r  ff_stage4_i_468/O
                         net (fo=2, routed)           0.326    12.641    ff_stage4_i_468_n_0
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.124    12.765 r  ff_stage4_i_362/O
                         net (fo=4, routed)           0.766    13.531    ff_stage4_i_362_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.655 f  ff_stage4_i_345/O
                         net (fo=2, routed)           0.594    14.249    ff_stage4_i_345_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I4_O)        0.124    14.373 f  ff_stage4_i_320/O
                         net (fo=2, routed)           0.438    14.810    ff_stage4_i_320_n_0
    SLICE_X35Y104        LUT4 (Prop_lut4_I1_O)        0.124    14.934 f  ff_stage4_i_213/O
                         net (fo=4, routed)           1.087    16.022    ff_stage4_i_213_n_0
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.150    16.172 r  ff_stage4_i_121/O
                         net (fo=2, routed)           0.587    16.759    ff_stage4/D_IN[50]
    SLICE_X41Y101        FDRE                                         r  ff_stage4/data1_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.506    14.322    ff_stage4/CLK
    SLICE_X41Y101        FDRE                                         r  ff_stage4/data1_reg_reg[50]/C
                         clock pessimism              0.243    14.565    
                         clock uncertainty           -0.035    14.529    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)       -0.260    14.269    ff_stage4/data1_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -16.759    
  -------------------------------------------------------------------
                         slack                                 -2.490    

Slack (VIOLATED) :        -2.488ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 3.990ns (32.068%)  route 8.452ns (67.932%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.638     4.698    ff_stage2/CLK
    SLICE_X36Y95         FDRE                                         r  ff_stage2/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.154 r  ff_stage2/data0_reg_reg[41]/Q
                         net (fo=14, routed)          1.010     6.164    ff_stage2$D_OUT[41]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.288 r  ff_stage4_i_509/O
                         net (fo=2, routed)           0.363     6.651    ff_stage4_i_509_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  ff_stage4_i_400/O
                         net (fo=1, routed)           0.647     7.422    ff_stage4_i_400_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.820 r  ff_stage4_i_278/CO[3]
                         net (fo=1, routed)           0.000     7.820    ff_stage4_i_278_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.091 r  ff_stage4_i_169/CO[0]
                         net (fo=338, routed)         0.708     8.799    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.373     9.172 r  ff_stage4_i_12/O
                         net (fo=3, routed)           0.345     9.517    ff_stage4$D_IN[160]
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.037 r  ff_stage4_i_281/CO[3]
                         net (fo=1, routed)           0.001    10.038    ff_stage4_i_281_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 f  ff_stage4_i_178/O[3]
                         net (fo=21, routed)          0.718    11.071    exponent_difference__h11420[7]
    SLICE_X35Y102        LUT3 (Prop_lut3_I2_O)        0.307    11.378 r  ff_stage4_i_415/O
                         net (fo=57, routed)          0.998    12.376    ff_stage4_i_415_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124    12.500 f  ff_stage4_i_484/O
                         net (fo=2, routed)           0.355    12.855    ff_stage4_i_484_n_0
    SLICE_X31Y105        LUT3 (Prop_lut3_I0_O)        0.124    12.979 f  ff_stage4_i_429/O
                         net (fo=3, routed)           0.494    13.473    ff_stage4_i_429_n_0
    SLICE_X33Y106        LUT5 (Prop_lut5_I3_O)        0.124    13.597 f  ff_stage4_i_327/O
                         net (fo=2, routed)           0.513    14.110    ff_stage4_i_327_n_0
    SLICE_X34Y106        LUT6 (Prop_lut6_I5_O)        0.124    14.234 f  ff_stage4_i_309/O
                         net (fo=2, routed)           0.905    15.139    ff_stage4_i_309_n_0
    SLICE_X37Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.263 f  ff_stage4_i_235/O
                         net (fo=4, routed)           0.882    16.145    ff_stage4_i_235_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.150    16.295 r  ff_stage4_i_143/O
                         net (fo=2, routed)           0.513    16.808    ff_stage4/D_IN[28]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.332    17.140 r  ff_stage4/data0_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.140    ff_stage4/data0_reg[28]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  ff_stage4/data0_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.516    14.333    ff_stage4/CLK
    SLICE_X40Y97         FDRE                                         r  ff_stage4/data0_reg_reg[28]/C
                         clock pessimism              0.323    14.656    
                         clock uncertainty           -0.035    14.620    
    SLICE_X40Y97         FDRE (Setup_fdre_C_D)        0.032    14.652    ff_stage4/data0_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -17.140    
  -------------------------------------------------------------------
                         slack                                 -2.488    

Slack (VIOLATED) :        -2.451ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 3.661ns (30.163%)  route 8.476ns (69.837%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.638     4.698    ff_stage2/CLK
    SLICE_X36Y95         FDRE                                         r  ff_stage2/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.154 r  ff_stage2/data0_reg_reg[41]/Q
                         net (fo=14, routed)          1.010     6.164    ff_stage2$D_OUT[41]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.288 r  ff_stage4_i_509/O
                         net (fo=2, routed)           0.363     6.651    ff_stage4_i_509_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  ff_stage4_i_400/O
                         net (fo=1, routed)           0.647     7.422    ff_stage4_i_400_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.820 r  ff_stage4_i_278/CO[3]
                         net (fo=1, routed)           0.000     7.820    ff_stage4_i_278_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.091 r  ff_stage4_i_169/CO[0]
                         net (fo=338, routed)         0.708     8.799    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.373     9.172 r  ff_stage4_i_12/O
                         net (fo=3, routed)           0.345     9.517    ff_stage4$D_IN[160]
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.037 r  ff_stage4_i_281/CO[3]
                         net (fo=1, routed)           0.001    10.038    ff_stage4_i_281_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 f  ff_stage4_i_178/O[3]
                         net (fo=21, routed)          0.718    11.071    exponent_difference__h11420[7]
    SLICE_X35Y102        LUT3 (Prop_lut3_I2_O)        0.307    11.378 r  ff_stage4_i_415/O
                         net (fo=57, routed)          0.785    12.163    ff_stage4_i_415_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.287 r  ff_stage4_i_538/O
                         net (fo=2, routed)           0.465    12.752    ff_stage4_i_538_n_0
    SLICE_X29Y102        LUT3 (Prop_lut3_I2_O)        0.124    12.876 r  ff_stage4_i_452/O
                         net (fo=4, routed)           0.933    13.808    ff_stage4_i_452_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I2_O)        0.124    13.932 r  ff_stage4_i_339/O
                         net (fo=2, routed)           0.652    14.584    ff_stage4_i_339_n_0
    SLICE_X41Y103        LUT5 (Prop_lut5_I3_O)        0.124    14.708 f  ff_stage4_i_317/O
                         net (fo=2, routed)           0.452    15.160    ff_stage4_i_317_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.284 f  ff_stage4_i_245/O
                         net (fo=4, routed)           0.903    16.187    ff_stage4_i_245_n_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.153    16.340 r  ff_stage4_i_150/O
                         net (fo=2, routed)           0.495    16.835    ff_stage4/D_IN[21]
    SLICE_X38Y95         FDRE                                         r  ff_stage4/data1_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.515    14.332    ff_stage4/CLK
    SLICE_X38Y95         FDRE                                         r  ff_stage4/data1_reg_reg[21]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X38Y95         FDRE (Setup_fdre_C_D)       -0.235    14.384    ff_stage4/data1_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                         -16.835    
  -------------------------------------------------------------------
                         slack                                 -2.451    

Slack (VIOLATED) :        -2.433ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        12.434ns  (logic 3.992ns (32.106%)  route 8.442ns (67.894%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.638     4.698    ff_stage2/CLK
    SLICE_X36Y95         FDRE                                         r  ff_stage2/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.154 r  ff_stage2/data0_reg_reg[41]/Q
                         net (fo=14, routed)          1.010     6.164    ff_stage2$D_OUT[41]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.288 r  ff_stage4_i_509/O
                         net (fo=2, routed)           0.363     6.651    ff_stage4_i_509_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  ff_stage4_i_400/O
                         net (fo=1, routed)           0.647     7.422    ff_stage4_i_400_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.820 r  ff_stage4_i_278/CO[3]
                         net (fo=1, routed)           0.000     7.820    ff_stage4_i_278_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.091 r  ff_stage4_i_169/CO[0]
                         net (fo=338, routed)         0.708     8.799    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.373     9.172 r  ff_stage4_i_12/O
                         net (fo=3, routed)           0.345     9.517    ff_stage4$D_IN[160]
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.037 r  ff_stage4_i_281/CO[3]
                         net (fo=1, routed)           0.001    10.038    ff_stage4_i_281_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 f  ff_stage4_i_178/O[3]
                         net (fo=21, routed)          0.718    11.071    exponent_difference__h11420[7]
    SLICE_X35Y102        LUT3 (Prop_lut3_I2_O)        0.307    11.378 r  ff_stage4_i_415/O
                         net (fo=57, routed)          0.785    12.163    ff_stage4_i_415_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.287 r  ff_stage4_i_538/O
                         net (fo=2, routed)           0.465    12.752    ff_stage4_i_538_n_0
    SLICE_X29Y102        LUT3 (Prop_lut3_I2_O)        0.124    12.876 r  ff_stage4_i_452/O
                         net (fo=4, routed)           0.933    13.808    ff_stage4_i_452_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I2_O)        0.124    13.932 r  ff_stage4_i_339/O
                         net (fo=2, routed)           0.652    14.584    ff_stage4_i_339_n_0
    SLICE_X41Y103        LUT5 (Prop_lut5_I3_O)        0.124    14.708 f  ff_stage4_i_317/O
                         net (fo=2, routed)           0.452    15.160    ff_stage4_i_317_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.284 f  ff_stage4_i_245/O
                         net (fo=4, routed)           0.903    16.187    ff_stage4_i_245_n_0
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.153    16.340 r  ff_stage4_i_150/O
                         net (fo=2, routed)           0.461    16.800    ff_stage4/D_IN[21]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.331    17.131 r  ff_stage4/data0_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    17.131    ff_stage4/data0_reg[21]_i_1_n_0
    SLICE_X38Y94         FDRE                                         r  ff_stage4/data0_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.515    14.332    ff_stage4/CLK
    SLICE_X38Y94         FDRE                                         r  ff_stage4/data0_reg_reg[21]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.079    14.698    ff_stage4/data0_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -17.131    
  -------------------------------------------------------------------
                         slack                                 -2.433    

Slack (VIOLATED) :        -2.429ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        12.102ns  (logic 3.624ns (29.947%)  route 8.478ns (70.053%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.638     4.698    ff_stage2/CLK
    SLICE_X36Y95         FDRE                                         r  ff_stage2/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.154 r  ff_stage2/data0_reg_reg[41]/Q
                         net (fo=14, routed)          1.010     6.164    ff_stage2$D_OUT[41]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.288 r  ff_stage4_i_509/O
                         net (fo=2, routed)           0.363     6.651    ff_stage4_i_509_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  ff_stage4_i_400/O
                         net (fo=1, routed)           0.647     7.422    ff_stage4_i_400_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.820 r  ff_stage4_i_278/CO[3]
                         net (fo=1, routed)           0.000     7.820    ff_stage4_i_278_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.091 r  ff_stage4_i_169/CO[0]
                         net (fo=338, routed)         0.708     8.799    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.373     9.172 r  ff_stage4_i_12/O
                         net (fo=3, routed)           0.345     9.517    ff_stage4$D_IN[160]
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.037 r  ff_stage4_i_281/CO[3]
                         net (fo=1, routed)           0.001    10.038    ff_stage4_i_281_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 f  ff_stage4_i_178/O[3]
                         net (fo=21, routed)          0.718    11.071    exponent_difference__h11420[7]
    SLICE_X35Y102        LUT3 (Prop_lut3_I2_O)        0.307    11.378 r  ff_stage4_i_415/O
                         net (fo=57, routed)          0.948    12.326    ff_stage4_i_415_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I2_O)        0.124    12.450 r  ff_stage4_i_548/O
                         net (fo=2, routed)           0.635    13.085    ff_stage4_i_548_n_0
    SLICE_X38Y104        LUT3 (Prop_lut3_I0_O)        0.124    13.209 r  ff_stage4_i_458/O
                         net (fo=3, routed)           0.615    13.824    ff_stage4_i_458_n_0
    SLICE_X39Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.948 r  ff_stage4_i_360/O
                         net (fo=2, routed)           0.458    14.406    ff_stage4_i_360_n_0
    SLICE_X38Y100        LUT5 (Prop_lut5_I4_O)        0.124    14.530 r  ff_stage4_i_342/O
                         net (fo=2, routed)           0.478    15.008    ff_stage4_i_342_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.132 f  ff_stage4_i_247/O
                         net (fo=4, routed)           0.928    16.060    ff_stage4_i_247_n_0
    SLICE_X38Y95         LUT2 (Prop_lut2_I1_O)        0.116    16.176 r  ff_stage4_i_152/O
                         net (fo=2, routed)           0.624    16.799    ff_stage4/D_IN[19]
    SLICE_X38Y95         FDRE                                         r  ff_stage4/data1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.515    14.332    ff_stage4/CLK
    SLICE_X38Y95         FDRE                                         r  ff_stage4/data1_reg_reg[19]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X38Y95         FDRE (Setup_fdre_C_D)       -0.249    14.370    ff_stage4/data1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -16.799    
  -------------------------------------------------------------------
                         slack                                 -2.429    

Slack (VIOLATED) :        -2.409ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        12.063ns  (logic 3.660ns (30.341%)  route 8.403ns (69.659%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.638     4.698    ff_stage2/CLK
    SLICE_X36Y95         FDRE                                         r  ff_stage2/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.154 r  ff_stage2/data0_reg_reg[41]/Q
                         net (fo=14, routed)          1.010     6.164    ff_stage2$D_OUT[41]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.124     6.288 r  ff_stage4_i_509/O
                         net (fo=2, routed)           0.363     6.651    ff_stage4_i_509_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  ff_stage4_i_400/O
                         net (fo=1, routed)           0.647     7.422    ff_stage4_i_400_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.820 r  ff_stage4_i_278/CO[3]
                         net (fo=1, routed)           0.000     7.820    ff_stage4_i_278_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.091 r  ff_stage4_i_169/CO[0]
                         net (fo=338, routed)         0.708     8.799    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
    SLICE_X35Y98         LUT6 (Prop_lut6_I3_O)        0.373     9.172 r  ff_stage4_i_12/O
                         net (fo=3, routed)           0.345     9.517    ff_stage4$D_IN[160]
    SLICE_X34Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.037 r  ff_stage4_i_281/CO[3]
                         net (fo=1, routed)           0.001    10.038    ff_stage4_i_281_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 f  ff_stage4_i_178/O[3]
                         net (fo=21, routed)          0.718    11.071    exponent_difference__h11420[7]
    SLICE_X35Y102        LUT3 (Prop_lut3_I2_O)        0.307    11.378 r  ff_stage4_i_415/O
                         net (fo=57, routed)          0.695    12.073    ff_stage4_i_415_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.124    12.197 r  ff_stage4_i_463/O
                         net (fo=3, routed)           0.731    12.928    ff_stage4_i_463_n_0
    SLICE_X38Y104        LUT3 (Prop_lut3_I0_O)        0.124    13.052 r  ff_stage4_i_460/O
                         net (fo=2, routed)           0.441    13.493    ff_stage4_i_460_n_0
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.124    13.617 r  ff_stage4_i_366/O
                         net (fo=2, routed)           0.593    14.210    ff_stage4_i_366_n_0
    SLICE_X34Y102        LUT5 (Prop_lut5_I4_O)        0.124    14.334 r  ff_stage4_i_346/O
                         net (fo=2, routed)           0.650    14.984    ff_stage4_i_346_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.108 f  ff_stage4_i_249/O
                         net (fo=4, routed)           1.102    16.210    ff_stage4_i_249_n_0
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.152    16.362 r  ff_stage4_i_154/O
                         net (fo=2, routed)           0.398    16.760    ff_stage4/D_IN[17]
    SLICE_X39Y97         FDRE                                         r  ff_stage4/data1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.516    14.333    ff_stage4/CLK
    SLICE_X39Y97         FDRE                                         r  ff_stage4/data1_reg_reg[17]/C
                         clock pessimism              0.323    14.656    
                         clock uncertainty           -0.035    14.620    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)       -0.269    14.351    ff_stage4/data1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -16.760    
  -------------------------------------------------------------------
                         slack                                 -2.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ff_stage4/data0_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage5/data1_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.252ns (54.960%)  route 0.207ns (45.040%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.565     1.407    ff_stage4/CLK
    SLICE_X41Y100        FDRE                                         r  ff_stage4/data0_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.548 r  ff_stage4/data0_reg_reg[39]/Q
                         net (fo=3, routed)           0.207     1.755    ff_stage4$D_OUT[39]
    SLICE_X43Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  ff_stage5_i_123/O
                         net (fo=1, routed)           0.000     1.800    ff_stage5_i_123_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.866 r  ff_stage5_i_13/O[2]
                         net (fo=6, routed)           0.000     1.866    ff_stage5/D_IN[49]
    SLICE_X43Y99         FDRE                                         r  ff_stage5/data1_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.837     1.926    ff_stage5/CLK
    SLICE_X43Y99         FDRE                                         r  ff_stage5/data1_reg_reg[49]/C
                         clock pessimism             -0.246     1.679    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.102     1.781    ff_stage5/data1_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ff_stage4/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage5/data1_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.256ns (55.226%)  route 0.208ns (44.774%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.567     1.409    ff_stage4/CLK
    SLICE_X40Y99         FDRE                                         r  ff_stage4/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  ff_stage4/data0_reg_reg[41]/Q
                         net (fo=3, routed)           0.208     1.758    ff_stage4$D_OUT[41]
    SLICE_X43Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  ff_stage5_i_117/O
                         net (fo=1, routed)           0.000     1.803    ff_stage5_i_117_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.873 r  ff_stage5_i_12/O[0]
                         net (fo=6, routed)           0.000     1.873    ff_stage5/D_IN[51]
    SLICE_X43Y100        FDRE                                         r  ff_stage5/data1_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.834     1.924    ff_stage5/CLK
    SLICE_X43Y100        FDRE                                         r  ff_stage5/data1_reg_reg[51]/C
                         clock pessimism             -0.246     1.677    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.102     1.779    ff_stage5/data1_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ff_stage4/data0_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage5/data1_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.285ns (57.984%)  route 0.207ns (42.016%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.565     1.407    ff_stage4/CLK
    SLICE_X41Y100        FDRE                                         r  ff_stage4/data0_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.548 r  ff_stage4/data0_reg_reg[39]/Q
                         net (fo=3, routed)           0.207     1.755    ff_stage4$D_OUT[39]
    SLICE_X43Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  ff_stage5_i_123/O
                         net (fo=1, routed)           0.000     1.800    ff_stage5_i_123_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.899 r  ff_stage5_i_13/O[3]
                         net (fo=7, routed)           0.000     1.899    ff_stage5/D_IN[50]
    SLICE_X43Y99         FDRE                                         r  ff_stage5/data1_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.837     1.926    ff_stage5/CLK
    SLICE_X43Y99         FDRE                                         r  ff_stage5/data1_reg_reg[50]/C
                         clock pessimism             -0.246     1.679    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.102     1.781    ff_stage5/data1_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ff_stage4/data0_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage5/data1_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.284ns (57.777%)  route 0.208ns (42.223%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.567     1.409    ff_stage4/CLK
    SLICE_X40Y99         FDRE                                         r  ff_stage4/data0_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  ff_stage4/data0_reg_reg[41]/Q
                         net (fo=3, routed)           0.208     1.758    ff_stage4$D_OUT[41]
    SLICE_X43Y100        LUT4 (Prop_lut4_I3_O)        0.046     1.804 r  ff_stage5_i_113/O
                         net (fo=1, routed)           0.000     1.804    p_1_in[28]
    SLICE_X43Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.901 r  ff_stage5_i_12/O[1]
                         net (fo=10, routed)          0.000     1.901    ff_stage5/D_IN[52]
    SLICE_X43Y100        FDRE                                         r  ff_stage5/data1_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.834     1.924    ff_stage5/CLK
    SLICE_X43Y100        FDRE                                         r  ff_stage5/data1_reg_reg[52]/C
                         clock pessimism             -0.246     1.677    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.102     1.779    ff_stage5/data1_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ff_stage5/data1_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage5/data0_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.566     1.408    ff_stage5/CLK
    SLICE_X43Y95         FDRE                                         r  ff_stage5/data1_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  ff_stage5/data1_reg_reg[34]/Q
                         net (fo=1, routed)           0.080     1.629    ff_stage5/data1_reg[34]
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.674 r  ff_stage5/data0_reg[34]_i_1/O
                         net (fo=1, routed)           0.000     1.674    ff_stage5/data0_reg[34]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  ff_stage5/data0_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.836     1.925    ff_stage5/CLK
    SLICE_X42Y95         FDRE                                         r  ff_stage5/data0_reg_reg[34]/C
                         clock pessimism             -0.503     1.421    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121     1.542    ff_stage5/data0_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.945%)  route 0.305ns (65.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.574     1.416    ff_input/CLK
    SLICE_X12Y99         FDRE                                         r  ff_input/data0_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  ff_input/data0_reg_reg[29]/Q
                         net (fo=3, routed)           0.305     1.886    ff_stage2/D_IN[30]
    SLICE_X29Y100        FDRE                                         r  ff_stage2/data1_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.838     1.928    ff_stage2/CLK
    SLICE_X29Y100        FDRE                                         r  ff_stage2/data1_reg_reg[30]/C
                         clock pessimism             -0.246     1.681    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.070     1.751    ff_stage2/data1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ff_stage4/data1_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.567     1.409    ff_stage4/CLK
    SLICE_X40Y98         FDRE                                         r  ff_stage4/data1_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  ff_stage4/data1_reg_reg[37]/Q
                         net (fo=1, routed)           0.054     1.604    ff_stage4/data1_reg[37]
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.649 r  ff_stage4/data0_reg[37]_i_1/O
                         net (fo=1, routed)           0.000     1.649    ff_stage4/data0_reg[37]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  ff_stage4/data0_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.839     1.928    ff_stage4/CLK
    SLICE_X41Y98         FDRE                                         r  ff_stage4/data0_reg_reg[37]/C
                         clock pessimism             -0.505     1.422    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.091     1.513    ff_stage4/data0_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ff_stage4/data1_reg_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.566     1.408    ff_stage4/CLK
    SLICE_X45Y93         FDRE                                         r  ff_stage4/data1_reg_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  ff_stage4/data1_reg_reg[163]/Q
                         net (fo=1, routed)           0.109     1.658    ff_stage4/data1_reg[163]
    SLICE_X46Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.703 r  ff_stage4/data0_reg[163]_i_1/O
                         net (fo=1, routed)           0.000     1.703    ff_stage4/data0_reg[163]_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  ff_stage4/data0_reg_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.835     1.924    ff_stage4/CLK
    SLICE_X46Y93         FDRE                                         r  ff_stage4/data0_reg_reg[163]/C
                         clock pessimism             -0.480     1.443    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121     1.564    ff_stage4/data0_reg_reg[163]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ff_stage4/data1_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.613%)  route 0.111ns (37.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.565     1.407    ff_stage4/CLK
    SLICE_X41Y101        FDRE                                         r  ff_stage4/data1_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.548 r  ff_stage4/data1_reg_reg[50]/Q
                         net (fo=1, routed)           0.111     1.660    ff_stage4/data1_reg[50]
    SLICE_X42Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.705 r  ff_stage4/data0_reg[50]_i_1/O
                         net (fo=1, routed)           0.000     1.705    ff_stage4/data0_reg[50]_i_1_n_0
    SLICE_X42Y101        FDRE                                         r  ff_stage4/data0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.834     1.924    ff_stage4/CLK
    SLICE_X42Y101        FDRE                                         r  ff_stage4/data0_reg_reg[50]/C
                         clock pessimism             -0.480     1.443    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.121     1.564    ff_stage4/data0_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ff_input/data1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_input/data0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.571     1.413    ff_input/CLK
    SLICE_X13Y106        FDRE                                         r  ff_input/data1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.554 r  ff_input/data1_reg_reg[2]/Q
                         net (fo=1, routed)           0.087     1.642    ff_input/data1_reg[2]
    SLICE_X12Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.687 r  ff_input/data0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.687    ff_input/data0_reg[2]_i_1_n_0
    SLICE_X12Y106        FDRE                                         r  ff_input/data0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.841     1.931    ff_input/CLK
    SLICE_X12Y106        FDRE                                         r  ff_input/data0_reg_reg[2]/C
                         clock pessimism             -0.504     1.426    
    SLICE_X12Y106        FDRE (Hold_fdre_C_D)         0.120     1.546    ff_input/data0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y107  ff_stage4/data1_reg_reg[131]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y100  ff_stage4/data1_reg_reg[132]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y106  ff_stage4/data1_reg_reg[133]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y105  ff_stage4/data1_reg_reg[134]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y107  ff_stage4/data1_reg_reg[135]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y108  ff_stage4/data1_reg_reg[136]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y106  ff_stage4/data1_reg_reg[137]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y107  ff_stage4/data1_reg_reg[138]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y107  ff_stage4/data1_reg_reg[139]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y113  ff_stage4/data1_reg_reg[166]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y113  ff_stage4/data1_reg_reg[168]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y114  ff_stage4/data1_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y79   ff_input/data0_reg_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y82   ff_input/data0_reg_reg[105]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90   ff_input/data0_reg_reg[107]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y107  ff_input/data0_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y107  ff_input/data0_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y109  ff_input/data0_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y109  ff_input/data0_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y107  ff_stage4/data1_reg_reg[131]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y107  ff_stage4/data1_reg_reg[135]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y108  ff_stage4/data1_reg_reg[136]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y107  ff_stage4/data1_reg_reg[138]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y107  ff_stage4/data1_reg_reg[139]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y95   ff_stage4/data1_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y107  ff_stage4/data1_reg_reg[141]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y107  ff_stage4/data1_reg_reg[142]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y108  ff_stage4/data1_reg_reg[143]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y108  ff_stage4/data1_reg_reg[144]/C



