
// RW REGISTER LIST

 #define	 reg_a_l_vref1_margsel_reg       		  0x200		,  31		,  23		
 #define	 reg_a_l_dq_odt_zqcali_en        		  0x200		,  22		,  22		
 #define	 reg_a_l_dq_drv_zqcali_en        		  0x200		,  21		,  21		
 #define	 reg_a_l_abutweakpddq_reg        		  0x200		,  20		,  20		
 #define	 reg_a_l_abutweakpubdq_reg       		  0x200		,  19		,  19		
 #define	 reg_a_l_abutdiffampseen_reg     		  0x200		,  18		,  18		
 #define	 reg_a_l_vref1_pd_reg            		  0x200		,  17		,  17		
 #define	 reg_a_l_weakpd_reg              		  0x200		,  16		,  15		
 #define	 reg_a_l_weakpub_reg             		  0x200		,  14		,  13		
 #define	 reg_a_l_abutslewpu_reg          		  0x200		,  12		,  8		
 #define	 reg_a_l_enb_lp4mode_reg         		  0x200		,  7		,  7		
 #define	 reg_a_l_dqsweakpd_reg           		  0x200		,  6		,  6		
 #define	 reg_a_l_dqsbweakpub_reg         		  0x200		,  5		,  5		
 #define	 reg_a_l_abutslewpd_reg          		  0x200		,  4		,  0		
 #define	 reg_a_l_dqfben_reg              		  0x204		,  30		,  30		
 #define	 reg_a_l_dqfbsel_reg             		  0x204		,  29		,  29		
 #define	 reg_a_l_abutnrcompdq4_reg       		  0x204		,  28		,  28		
 #define	 reg_a_l_abutnrcompdq3_reg       		  0x204		,  27		,  27		
 #define	 reg_a_l_abutnrcompdq2_reg       		  0x204		,  26		,  26		
 #define	 reg_a_l_abutnrcompdq1_reg       		  0x204		,  25		,  25		
 #define	 reg_a_l_abutnrcompdq0_reg       		  0x204		,  24		,  24		
 #define	 reg_a_l_abutprcompdq4_reg       		  0x204		,  20		,  20		
 #define	 reg_a_l_abutprcompdq3_reg       		  0x204		,  19		,  19		
 #define	 reg_a_l_abutprcompdq2_reg       		  0x204		,  18		,  18		
 #define	 reg_a_l_abutprcompdq1_reg       		  0x204		,  17		,  17		
 #define	 reg_a_l_abutprcompdq0_reg       		  0x204		,  16		,  16		
 #define	 reg_a_l_abutodtpddq4_reg        		  0x204		,  12		,  12		
 #define	 reg_a_l_abutodtpddq3_reg        		  0x204		,  11		,  11		
 #define	 reg_a_l_abutodtpddq2_reg        		  0x204		,  10		,  10		
 #define	 reg_a_l_abutodtpddq1_reg        		  0x204		,  9		,  9		
 #define	 reg_a_l_abutodtpddq0_reg        		  0x204		,  8		,  8		
 #define	 reg_a_l_abutodtpudq4_reg        		  0x204		,  4		,  4		
 #define	 reg_a_l_abutodtpudq3_reg        		  0x204		,  3		,  3		
 #define	 reg_a_l_abutodtpudq2_reg        		  0x204		,  2		,  2		
 #define	 reg_a_l_abutodtpudq1_reg        		  0x204		,  1		,  1		
 #define	 reg_a_l_abutodtpudq0_reg        		  0x204		,  0		,  0		
 #define	 reg_a_l_rxmen0_delay_bp         		  0x208		,  26		,  24		
 #define	 reg_a_l_rxmen0_ophsel_bp        		  0x208		,  23		,  21		
 #define	 reg_a_l_rxmen0_sdlltap_bp       		  0x208		,  20		,  16		
 #define	 reg_a_l_rxmen1_delay_bp         		  0x208		,  10		,  8		
 #define	 reg_a_l_rxmen1_ophsel_bp        		  0x208		,  7		,  5		
 #define	 reg_a_l_rxmen1_sdlltap_bp       		  0x208		,  4		,  0		
 #define	 reg_a_l_rdodt0_delay            		  0x20c		,  26		,  24		
 #define	 reg_a_l_rdodt0_ophsel           		  0x20c		,  23		,  21		
 #define	 reg_a_l_rdodt0_dllsel           		  0x20c		,  20		,  16		
 #define	 reg_a_l_rdodt1_delay            		  0x20c		,  10		,  8		
 #define	 reg_a_l_rdodt1_ophsel           		  0x20c		,  7		,  5		
 #define	 reg_a_l_rdodt1_dllsel           		  0x20c		,  4		,  0		
 #define	 reg_a_l_dq_invdelay_lp_en       		  0x210		,  29		,  29		
 #define	 reg_a_l_dm_obsdataen            		  0x210		,  28		,  28		
 #define	 reg_a_l_dqobsmuxsel             		  0x210		,  27		,  24		
 #define	 reg_a_l_rxen_lp4                		  0x210		,  23		,  23		
 #define	 reg_a_l_lp4x_en                 		  0x210		,  22		,  22		
 #define	 reg_a_l_pvt_comp_en             		  0x210		,  21		,  21		
 #define	 reg_a_l_dqout_mux               		  0x210		,  20		,  20		
 #define	 reg_a_l_dmout_mux               		  0x210		,  19		,  19		
 #define	 reg_a_l_dq_ph90en_bp            		  0x210		,  18		,  18		
 #define	 reg_a_l_dqs_ph90en_bp           		  0x210		,  17		,  17		
 #define	 reg_a_l_rcvdqsmodsel            		  0x210		,  16		,  16		
 #define	 reg_a_l_selfclren               		  0x210		,  15		,  15		
 #define	 reg_a_l_wrptrclrb               		  0x210		,  14		,  14		
 #define	 reg_a_l_rxm_odiffampen          		  0x210		,  13		,  13		
 #define	 reg_a_l_abutobsmodeen           		  0x210		,  12		,  12		
 #define	 reg_a_l_rxm4p5en                		  0x210		,  10		,  10		
 #define	 reg_a_l_tsm_iobufact_bp         		  0x210		,  9		,  9		
 #define	 reg_a_l_rxpst_bp                		  0x210		,  8		,  8		
 #define	 reg_a_l_rxm4p5en_r2             		  0x210		,  6		,  6		
 #define	 reg_a_l_rrankdly_4x_cs0         		  0x210		,  5		,  3		
 #define	 reg_a_l_rrankdly_4x_cs1         		  0x210		,  2		,  0		
 #define	 reg_a_l_train_dqs_default       		  0x214		,  30		,  19		
 #define	 reg_a_l_rrankdly_1x_cs1         		  0x214		,  18		,  16		
 #define	 reg_a_l_rrankdly_1x_cs0         		  0x214		,  14		,  12		
 #define	 reg_a_l_wrankphsel_0_reg        		  0x214		,  10		,  8		
 #define	 reg_a_l_wrankdlysel             		  0x214		,  7		,  0		
 #define	 reg_a_l_cs0_loop_invdelaysel    		  0x228		,  28		,  24		
 #define	 reg_a_l_cs0_dm_invdelayselrx    		  0x228		,  14		,  8		
 #define	 reg_a_l_cs0_dq0_invdelayselrx   		  0x22c		,  30		,  24		
 #define	 reg_a_l_cs0_dq1_invdelayselrx   		  0x22c		,  22		,  16		
 #define	 reg_a_l_cs0_dq2_invdelayselrx   		  0x22c		,  14		,  8		
 #define	 reg_a_l_cs0_dq3_invdelayselrx   		  0x22c		,  6		,  0		
 #define	 reg_a_l_cs0_dq4_invdelayselrx   		  0x230		,  30		,  24		
 #define	 reg_a_l_cs0_dq5_invdelayselrx   		  0x230		,  22		,  16		
 #define	 reg_a_l_cs0_dq6_invdelayselrx   		  0x230		,  14		,  8		
 #define	 reg_a_l_cs0_dq7_invdelayselrx   		  0x230		,  6		,  0		
 #define	 reg_a_l_cs0_dqs_invdelayselrx   		  0x234		,  30		,  24		
 #define	 reg_a_l_cs0_dqsb_invdelayselrx  		  0x234		,  14		,  8		
 #define	 reg_a_l_cs1_loop_invdelaysel    		  0x248		,  28		,  24		
 #define	 reg_a_l_cs1_dm_invdelayselrx    		  0x248		,  14		,  8		
 #define	 reg_a_l_cs1_dq0_invdelayselrx   		  0x24c		,  30		,  24		
 #define	 reg_a_l_cs1_dq1_invdelayselrx   		  0x24c		,  22		,  16		
 #define	 reg_a_l_cs1_dq2_invdelayselrx   		  0x24c		,  14		,  8		
 #define	 reg_a_l_cs1_dq3_invdelayselrx   		  0x24c		,  6		,  0		
 #define	 reg_a_l_cs1_dq4_invdelayselrx   		  0x250		,  30		,  24		
 #define	 reg_a_l_cs1_dq5_invdelayselrx   		  0x250		,  22		,  16		
 #define	 reg_a_l_cs1_dq6_invdelayselrx   		  0x250		,  14		,  8		
 #define	 reg_a_l_cs1_dq7_invdelayselrx   		  0x250		,  6		,  0		
 #define	 reg_a_l_cs1_dqs_invdelayselrx   		  0x254		,  30		,  24		
 #define	 reg_a_l_cs1_dqsb_invdelayselrx  		  0x254		,  14		,  8		
 #define	 reg_a_l_rd_train_dqs_default    		  0x258		,  30		,  24		
 #define	 reg_a_l_rd_train_dqs_range_max  		  0x258		,  14		,  8		
 #define	 reg_a_l_rd_train_dqs_range_min  		  0x258		,  6		,  0		
 #define	 reg_a_l_rdtrain_check_wrap0     		  0x25c		,  31		,  24		
 #define	 reg_a_l_rdtrain_check_wrap1     		  0x25c		,  23		,  16		
 #define	 reg_a_l_wr_train_dq_range       		  0x2f4		,  23		,  12		
 #define	 reg_a_l_wr_train_dq_start_point 		  0x2f4		,  11		,  0		
 #define	 reg_a_l_cs0_dq1_invdelaysel     		  0x300		,  27		,  16		
 #define	 reg_a_l_cs0_dq0_invdelaysel     		  0x300		,  11		,  0		
 #define	 reg_a_l_cs0_dq3_invdelaysel     		  0x304		,  27		,  16		
 #define	 reg_a_l_cs0_dq2_invdelaysel     		  0x304		,  11		,  0		
 #define	 reg_a_l_cs0_dq5_invdelaysel     		  0x308		,  27		,  16		
 #define	 reg_a_l_cs0_dq4_invdelaysel     		  0x308		,  11		,  0		
 #define	 reg_a_l_cs0_dq7_invdelaysel     		  0x30c		,  27		,  16		
 #define	 reg_a_l_cs0_dq6_invdelaysel     		  0x30c		,  11		,  0		
 #define	 reg_a_l_cs0_dm_invdelaysel      		  0x310		,  11		,  0		
 #define	 reg_a_l_cs0_dqs_invdelaysel     		  0x314		,  27		,  16		
 #define	 reg_a_l_cs0_dqsb_invdelaysel    		  0x314		,  11		,  0		
 #define	 reg_a_l_cs1_dq1_invdelaysel     		  0x318		,  27		,  16		
 #define	 reg_a_l_cs1_dq0_invdelaysel     		  0x318		,  11		,  0		
 #define	 reg_a_l_cs1_dq3_invdelaysel     		  0x31c		,  27		,  16		
 #define	 reg_a_l_cs1_dq2_invdelaysel     		  0x31c		,  11		,  0		
 #define	 reg_a_l_cs1_dq5_invdelaysel     		  0x320		,  27		,  16		
 #define	 reg_a_l_cs1_dq4_invdelaysel     		  0x320		,  11		,  0		
 #define	 reg_a_l_cs1_dq7_invdelaysel     		  0x324		,  27		,  16		
 #define	 reg_a_l_cs1_dq6_invdelaysel     		  0x324		,  11		,  0		
 #define	 reg_a_l_cs1_dm_invdelaysel      		  0x328		,  11		,  0		
 #define	 reg_a_l_cs1_dqs_invdelaysel     		  0x32c		,  27		,  16		
 #define	 reg_a_l_cs1_dqsb_invdelaysel    		  0x32c		,  11		,  0		


// RO REGISTER LIST
 #define	 reg_a_l_dqs_idqshigh            		  0x280		,  30		,  30		
 #define	 reg_a_l_tdqs_invdelaysel0       		  0x280		,  27		,  16		
 #define	 reg_a_l_tdqs_invdelaysel1       		  0x280		,  11		,  0		
 #define	 reg_a_l_cycsel                  		  0x284		,  10		,  8		
 #define	 reg_a_l_ophsel                  		  0x284		,  7		,  5		
 #define	 reg_a_l_dllsel                  		  0x284		,  4		,  0		
 #define	 reg_a_l_calib_result_cs0        		  0x288		,  26		,  16		
 #define	 reg_a_l_calib_result_cs1        		  0x288		,  10		,  0		
 #define	 reg_a_l_cs0_value_dqx_invdelaysel		  0x28c		,  7		,  0		
 #define	 reg_a_l_cs1_value_dqx_invdelaysel		  0x290		,  7		,  0		
 #define	 reg_a_l_train_min_for_rd_dq0    		  0x294		,  30		,  24		
 #define	 reg_a_l_train_min_for_rd_dq1    		  0x294		,  22		,  16		
 #define	 reg_a_l_train_min_for_rd_dq2    		  0x294		,  14		,  8		
 #define	 reg_a_l_train_min_for_rd_dq3    		  0x294		,  6		,  0		
 #define	 reg_a_l_train_min_for_rd_dq4    		  0x298		,  30		,  24		
 #define	 reg_a_l_train_min_for_rd_dq5    		  0x298		,  22		,  16		
 #define	 reg_a_l_train_min_for_rd_dq6    		  0x298		,  14		,  8		
 #define	 reg_a_l_train_min_for_rd_dq7    		  0x298		,  6		,  0		
 #define	 reg_a_l_train_min_for_rd_dqs    		  0x29c		,  14		,  8		
 #define	 reg_a_l_train_max_for_rd_dq0    		  0x2a0		,  30		,  24		
 #define	 reg_a_l_train_max_for_rd_dq1    		  0x2a0		,  22		,  16		
 #define	 reg_a_l_train_max_for_rd_dq2    		  0x2a0		,  14		,  8		
 #define	 reg_a_l_train_max_for_rd_dq3    		  0x2a0		,  6		,  0		
 #define	 reg_a_l_train_max_for_rd_dq4    		  0x2a4		,  30		,  24		
 #define	 reg_a_l_train_max_for_rd_dq5    		  0x2a4		,  22		,  16		
 #define	 reg_a_l_train_max_for_rd_dq6    		  0x2a4		,  14		,  8		
 #define	 reg_a_l_train_max_for_rd_dq7    		  0x2a4		,  6		,  0		
 #define	 reg_a_l_train_max_for_rd_dqs    		  0x2a8		,  14		,  8		
 #define	 reg_a_l_train_result_for_rd_base_dqs		  0x2ac		,  30		,  24		
 #define	 reg_a_l_change_rd_dqs_default   		  0x2ac		,  5		,  5		
 #define	 reg_a_l_left_boundary_overflow_for_rd		  0x2ac		,  3		,  3		
 #define	 reg_a_l_right_boundary_overflow_for_rd		  0x2ac		,  2		,  2		
 #define	 reg_a_l_rd_train_readback_data_dq0		  0x2b0		,  31		,  16		
 #define	 reg_a_l_rd_train_readback_data_dq1		  0x2b0		,  15		,  0		
 #define	 reg_a_l_rd_train_readback_data_dq2		  0x2b4		,  31		,  16		
 #define	 reg_a_l_rd_train_readback_data_dq3		  0x2b4		,  15		,  0		
 #define	 reg_a_l_rd_train_readback_data_dq4		  0x2b8		,  31		,  16		
 #define	 reg_a_l_rd_train_readback_data_dq5		  0x2b8		,  15		,  0		
 #define	 reg_a_l_rd_train_readback_data_dq6		  0x2bc		,  31		,  16		
 #define	 reg_a_l_rd_train_readback_data_dq7		  0x2bc		,  15		,  0		
 #define	 reg_a_l_change_dqs_default      		  0x2c0		,  17		,  17		
 #define	 reg_a_l_rdtrain_vref_max        		  0x2e8		,  24		,  16		
 #define	 reg_a_l_rdtrain_vref_min        		  0x2e8		,  8		,  0		
 #define	 reg_a_l_train_min_for_rd_dm     		  0x2ec		,  14		,  8		
 #define	 reg_a_l_train_max_for_rd_dm     		  0x2ec		,  6		,  0		
 #define	 reg_a_l_wl2_rd_check_error      		  0x2f0		,  14		,  14		
 #define	 reg_a_l_wl2_have_error_dqs      		  0x2f0		,  13		,  13		
 #define	 reg_a_l_wl2_out_tx_delaylane_range		  0x2f0		,  12		,  12		
 #define	 reg_a_l_wr_train_dqs_adjust_result		  0x2f0		,  11		,  0		
 #define	 reg_a_l_train_min_for_dq0       		  0x350		,  27		,  16		
 #define	 reg_a_l_train_min_for_dq1       		  0x350		,  11		,  0		
 #define	 reg_a_l_train_min_for_dq2       		  0x354		,  27		,  16		
 #define	 reg_a_l_train_min_for_dq3       		  0x354		,  11		,  0		
 #define	 reg_a_l_train_min_for_dq4       		  0x358		,  27		,  16		
 #define	 reg_a_l_train_min_for_dq5       		  0x358		,  11		,  0		
 #define	 reg_a_l_train_min_for_dq6       		  0x35c		,  27		,  16		
 #define	 reg_a_l_train_min_for_dq7       		  0x35c		,  11		,  0		
 #define	 reg_a_l_train_min_for_dqs       		  0x360		,  27		,  16		
 #define	 reg_a_l_train_max_for_dqs       		  0x360		,  11		,  0		
 #define	 reg_a_l_train_max_for_dq0       		  0x364		,  27		,  16		
 #define	 reg_a_l_train_max_for_dq1       		  0x364		,  11		,  0		
 #define	 reg_a_l_train_max_for_dq2       		  0x368		,  27		,  16		
 #define	 reg_a_l_train_max_for_dq3       		  0x368		,  11		,  0		
 #define	 reg_a_l_train_max_for_dq4       		  0x36c		,  27		,  16		
 #define	 reg_a_l_train_max_for_dq5       		  0x36c		,  11		,  0		
 #define	 reg_a_l_train_max_for_dq6       		  0x370		,  27		,  16		
 #define	 reg_a_l_train_max_for_dq7       		  0x370		,  11		,  0		
 #define	 reg_a_l_train_min_for_dm        		  0x374		,  27		,  16		
 #define	 reg_a_l_train_max_for_dm        		  0x374		,  11		,  0		


