module seq_plus_two (
    input clk,  // clock
    input rst,  // reset
    output out[8]
  )

  {
  dff register_1[8](#INIT(0), .clk(clk), .rst(rst));
  eight_bit_adder plus_two;
     //.clk(clk) measn to connect signal of dff with clk signal of seq_plus_two
  always {
	plus_two.y = 8h02;
	plus_two.x = register_1.q; //.q is for output
	plus_two.cin = b0;
	register_1.d = plus_two.s; //.d is for input
	out = plus_two.s;
  }