Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 25 23:14:49 2020
| Host         : DESKTOP-NONICP7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart16_control_sets_placed.rpt
| Design       : uart16
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            3 |
|      4 |            1 |
|      5 |            1 |
|      8 |            4 |
|      9 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |              28 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------+------------------------+------------------+----------------+
|      Clock Signal      |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------------+------------------------+------------------------+------------------+----------------+
|  xtal_IBUF_BUFG        |                        |                        |                1 |              1 |
| ~clk_IBUF_BUFG         |                        |                        |                2 |              2 |
| ~clk_IBUF_BUFG         | scnt1                  | scnt1[4]_i_1_n_0       |                1 |              2 |
|  status_reg[1]_i_2_n_0 |                        |                        |                1 |              2 |
|  baundclk              | scnt3[3]_i_1_n_0       |                        |                2 |              4 |
|  xtal_IBUF_BUFG        |                        | cnt[4]_i_1_n_0         |                2 |              5 |
|  baundclk              | receivebuff[7]_i_2_n_0 | receivebuff[7]_i_1_n_0 |                2 |              8 |
|  baundclk              | sentbuff2[7]_i_1_n_0   |                        |                3 |              8 |
| ~clk_IBUF_BUFG         | ioread_data[7]_i_1_n_0 |                        |                2 |              8 |
| ~clk_IBUF_BUFG         | scnt1[4]_i_1_n_0       |                        |                3 |              8 |
|  baundclk              |                        |                        |                5 |              9 |
+------------------------+------------------------+------------------------+------------------+----------------+


