#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5e3f4a168e30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e3f4a15b200 .scope module, "SPI_TB" "SPI_TB" 3 10;
 .timescale -9 -10;
P_0x5e3f4a1a94e0 .param/l "LENGTH_COUNT_C" 0 3 18, +C4<00000000000000000000000000000110>;
P_0x5e3f4a1a9520 .param/l "LENGTH_COUNT_P" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x5e3f4a1a9560 .param/l "LENGTH_RECIEVED_C" 0 3 16, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1a95a0 .param/l "LENGTH_RECIEVED_P" 0 3 17, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1a95e0 .param/l "LENGTH_SEND_C" 0 3 14, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1a9620 .param/l "LENGTH_SEND_P" 0 3 15, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1a9660 .param/l "PAUSE" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x5e3f4a1a96a0 .param/l "PERIPHERY_COUNT" 0 3 20, +C4<00000000000000000000000000000100>;
P_0x5e3f4a1a96e0 .param/l "PERIPHERY_SELECT" 0 3 21, +C4<00000000000000000000000000000010>;
v0x5e3f4a1d0950_0 .net "COPI_register_compare", 15 0, L_0x5e3f4a1e7ed0;  1 drivers
v0x5e3f4a1d0a50_0 .var "CS_in", 1 0;
v0x5e3f4a1d0b60_0 .var/i "SEED", 31 0;
L_0x7f096fd86378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1d0c20_0 .net/2u *"_ivl_0", 1 0, L_0x7f096fd86378;  1 drivers
v0x5e3f4a1d0d00_0 .net *"_ivl_10", 0 0, L_0x5e3f4a1e7ac0;  1 drivers
v0x5e3f4a1d0e10_0 .net *"_ivl_12", 15 0, L_0x5e3f4a1e7bb0;  1 drivers
v0x5e3f4a1d0ef0_0 .net *"_ivl_14", 15 0, L_0x5e3f4a1e7d40;  1 drivers
v0x5e3f4a1d0fd0_0 .net *"_ivl_2", 0 0, L_0x5e3f4a1e7930;  1 drivers
L_0x7f096fd863c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1d1090_0 .net/2u *"_ivl_4", 1 0, L_0x7f096fd863c0;  1 drivers
v0x5e3f4a1d1170_0 .net *"_ivl_6", 0 0, L_0x5e3f4a1e7a20;  1 drivers
L_0x7f096fd86408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1d1230_0 .net/2u *"_ivl_8", 1 0, L_0x7f096fd86408;  1 drivers
v0x5e3f4a1d1310_0 .var "clk", 0 0;
v0x5e3f4a1d13b0_0 .var "data_send_c", 15 0;
v0x5e3f4a1d1470_0 .var "data_send_p", 15 0;
v0x5e3f4a1d1530_0 .var/i "k", 31 0;
v0x5e3f4a1d1610_0 .var "rf0", 9 0;
v0x5e3f4a1d16f0_0 .var "rf1", 9 0;
v0x5e3f4a1d18e0_0 .var "rf2", 9 0;
v0x5e3f4a1d19c0_0 .var "rf3", 9 0;
v0x5e3f4a1d1aa0_0 .var "rf4", 9 0;
v0x5e3f4a1d1b80_0 .var "rf5", 9 0;
v0x5e3f4a1d1c60_0 .var "rst", 0 0;
v0x5e3f4a1d1d00_0 .var "start_comm", 0 0;
v0x5e3f4a1d1df0_0 .var/i "wait_rand", 31 0;
L_0x5e3f4a1e7930 .cmp/eq 2, v0x5e3f4a1d0a50_0, L_0x7f096fd86378;
L_0x5e3f4a1e7a20 .cmp/eq 2, v0x5e3f4a1d0a50_0, L_0x7f096fd863c0;
L_0x5e3f4a1e7ac0 .cmp/eq 2, v0x5e3f4a1d0a50_0, L_0x7f096fd86408;
L_0x5e3f4a1e7bb0 .functor MUXZ 16, v0x5e3f4a1bddc0_0, v0x5e3f4a1bceb0_0, L_0x5e3f4a1e7ac0, C4<>;
L_0x5e3f4a1e7d40 .functor MUXZ 16, L_0x5e3f4a1e7bb0, v0x5e3f4a1bbf40_0, L_0x5e3f4a1e7a20, C4<>;
L_0x5e3f4a1e7ed0 .functor MUXZ 16, L_0x5e3f4a1e7d40, v0x5e3f4a1c9910_0, L_0x5e3f4a1e7930, C4<>;
S_0x5e3f4a169260 .scope module, "SPI" "SPI" 3 37, 4 2 0, S_0x5e3f4a15b200;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "data_send_c";
    .port_info 3 /INPUT 16 "data_send_p";
    .port_info 4 /INPUT 1 "start_comm";
    .port_info 5 /INPUT 2 "CS_in";
P_0x5e3f4a0839c0 .param/l "LENGTH_COUNT_C" 0 4 10, +C4<00000000000000000000000000000110>;
P_0x5e3f4a083a00 .param/l "LENGTH_COUNT_P" 0 4 11, +C4<00000000000000000000000000000110>;
P_0x5e3f4a083a40 .param/l "LENGTH_RECIEVED_C" 0 4 8, +C4<00000000000000000000000000010000>;
P_0x5e3f4a083a80 .param/l "LENGTH_RECIEVED_P" 0 4 9, +C4<00000000000000000000000000010000>;
P_0x5e3f4a083ac0 .param/l "LENGTH_SEND_C" 0 4 6, +C4<00000000000000000000000000010000>;
P_0x5e3f4a083b00 .param/l "LENGTH_SEND_P" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x5e3f4a083b40 .param/l "PAUSE" 0 4 5, +C4<00000000000000000000000000001010>;
P_0x5e3f4a083b80 .param/l "PERIPHERY_COUNT" 0 4 12, +C4<00000000000000000000000000000100>;
P_0x5e3f4a083bc0 .param/l "PERIPHERY_SELECT" 0 4 13, +C4<00000000000000000000000000000010>;
v0x5e3f4a1cd8d0_0 .net "CIPO", 0 0, L_0x5e3f4a1d2b80;  1 drivers
v0x5e3f4a1cd990_0 .net "CIPO_register", 15 0, v0x5e3f4a14c920_0;  1 drivers
v0x5e3f4a1cda30_0 .net "COPI", 0 0, v0x5e3f4a14c9f0_0;  1 drivers
v0x5e3f4a1cdad0_0 .net "COPI_register_0", 15 0, v0x5e3f4a1c9910_0;  1 drivers
v0x5e3f4a1cdb70_0 .net "COPI_register_1", 15 0, v0x5e3f4a1bbf40_0;  1 drivers
v0x5e3f4a1cdc60_0 .net "COPI_register_2", 15 0, v0x5e3f4a1bceb0_0;  1 drivers
v0x5e3f4a1cdd30_0 .net "COPI_register_3", 15 0, v0x5e3f4a1bddc0_0;  1 drivers
v0x5e3f4a1cde00_0 .net "CS_in", 1 0, v0x5e3f4a1d0a50_0;  1 drivers
v0x5e3f4a1cded0_0 .net "CS_out", 3 0, v0x5e3f4a1401f0_0;  1 drivers
v0x5e3f4a1cdfa0_0 .net "SCK", 0 0, L_0x5e3f4a1e3760;  1 drivers
v0x5e3f4a1ce040_0 .net *"_ivl_10", 0 0, L_0x5e3f4a1d22c0;  1 drivers
v0x5e3f4a1ce100_0 .net *"_ivl_12", 0 0, L_0x5e3f4a1d23a0;  1 drivers
v0x5e3f4a1ce1c0_0 .net *"_ivl_14", 0 0, L_0x5e3f4a1d2490;  1 drivers
v0x5e3f4a1ce2a0_0 .net *"_ivl_16", 0 0, L_0x5e3f4a1d2580;  1 drivers
o0x7f096fdd2228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5e3f4a1ce360_0 name=_ivl_17
v0x5e3f4a1ce440_0 .net *"_ivl_19", 0 0, L_0x5e3f4a1d26a0;  1 drivers
v0x5e3f4a1ce520_0 .net *"_ivl_2", 0 0, L_0x5e3f4a1d1fc0;  1 drivers
v0x5e3f4a1ce600_0 .net *"_ivl_21", 0 0, L_0x5e3f4a1d27f0;  1 drivers
v0x5e3f4a1ce6e0_0 .net *"_ivl_23", 0 0, L_0x5e3f4a1d2980;  1 drivers
v0x5e3f4a1ce7c0_0 .net *"_ivl_4", 0 0, L_0x5e3f4a1d2060;  1 drivers
v0x5e3f4a1ce880_0 .net *"_ivl_6", 0 0, L_0x5e3f4a1d2150;  1 drivers
v0x5e3f4a1ce960_0 .net *"_ivl_8", 0 0, L_0x5e3f4a1d2220;  1 drivers
v0x5e3f4a1cea20_0 .net "cipo0", 0 0, v0x5e3f4a1c9680_0;  1 drivers
v0x5e3f4a1ceac0_0 .net "cipo1", 0 0, v0x5e3f4a1bbcb0_0;  1 drivers
v0x5e3f4a1ceb90_0 .net "cipo2", 0 0, v0x5e3f4a1bcbd0_0;  1 drivers
v0x5e3f4a1cec60_0 .net "cipo3", 0 0, v0x5e3f4a1bdb30_0;  1 drivers
v0x5e3f4a1ced30_0 .net "clk", 0 0, v0x5e3f4a1d1310_0;  1 drivers
v0x5e3f4a1cedd0_0 .net "convst_bar", 0 0, v0x5e3f4a1bf600_0;  1 drivers
v0x5e3f4a1cee70_0 .var "data_in", 7 0;
v0x5e3f4a1cef60_0 .net "data_send_c", 15 0, v0x5e3f4a1d13b0_0;  1 drivers
v0x5e3f4a1cf000_0 .net "data_send_p", 15 0, v0x5e3f4a1d1470_0;  1 drivers
v0x5e3f4a1cf0a0_0 .net "duty_high", 9 0, L_0x5e3f4a1e6120;  1 drivers
v0x5e3f4a1cf190_0 .net "duty_high0", 0 0, L_0x5e3f4a1e6890;  1 drivers
v0x5e3f4a1cf440_0 .net "duty_high1", 0 0, L_0x5e3f4a1e6980;  1 drivers
v0x5e3f4a1cf4e0_0 .net "duty_high2", 0 0, L_0x5e3f4a1e6b00;  1 drivers
v0x5e3f4a1cf5b0_0 .net "duty_high3", 0 0, L_0x5e3f4a1e6ba0;  1 drivers
v0x5e3f4a1cf680_0 .net "duty_low", 9 0, L_0x5e3f4a1e6190;  1 drivers
v0x5e3f4a1cf770_0 .net "duty_low0", 0 0, L_0x5e3f4a1e6cc0;  1 drivers
v0x5e3f4a1cf810_0 .net "duty_low1", 0 0, L_0x5e3f4a1e6db0;  1 drivers
v0x5e3f4a1cf8e0_0 .net "duty_low2", 0 0, L_0x5e3f4a1e6f70;  1 drivers
v0x5e3f4a1cf9b0_0 .net "duty_low3", 0 0, L_0x5e3f4a1e7010;  1 drivers
v0x5e3f4a1cfa80_0 .net "en_pwm", 0 0, L_0x5e3f4a1e6050;  1 drivers
v0x5e3f4a1cfb70_0 .net "freq_switch", 9 0, L_0x5e3f4a1e6230;  1 drivers
v0x5e3f4a1cfc60_0 .net "mode_manual", 0 0, L_0x5e3f4a1e5f80;  1 drivers
v0x5e3f4a1cfd50_0 .net "mon_duty_high", 9 0, v0x5e3f4a1cd0a0_0;  1 drivers
v0x5e3f4a1cfdf0_0 .net "mon_duty_low", 9 0, v0x5e3f4a1cd350_0;  1 drivers
v0x5e3f4a1cfe90_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  1 drivers
v0x5e3f4a1cff30_0 .net "start_comm", 0 0, v0x5e3f4a1d1d00_0;  1 drivers
L_0x5e3f4a1d1ed0 .part v0x5e3f4a1401f0_0, 0, 1;
L_0x5e3f4a1d1fc0 .part v0x5e3f4a1401f0_0, 0, 1;
L_0x5e3f4a1d2060 .reduce/nor L_0x5e3f4a1d1fc0;
L_0x5e3f4a1d2150 .part v0x5e3f4a1401f0_0, 1, 1;
L_0x5e3f4a1d2220 .reduce/nor L_0x5e3f4a1d2150;
L_0x5e3f4a1d22c0 .part v0x5e3f4a1401f0_0, 2, 1;
L_0x5e3f4a1d23a0 .reduce/nor L_0x5e3f4a1d22c0;
L_0x5e3f4a1d2490 .part v0x5e3f4a1401f0_0, 3, 1;
L_0x5e3f4a1d2580 .reduce/nor L_0x5e3f4a1d2490;
L_0x5e3f4a1d26a0 .functor MUXZ 1, o0x7f096fdd2228, v0x5e3f4a1bdb30_0, L_0x5e3f4a1d2580, C4<>;
L_0x5e3f4a1d27f0 .functor MUXZ 1, L_0x5e3f4a1d26a0, v0x5e3f4a1bcbd0_0, L_0x5e3f4a1d23a0, C4<>;
L_0x5e3f4a1d2980 .functor MUXZ 1, L_0x5e3f4a1d27f0, v0x5e3f4a1bbcb0_0, L_0x5e3f4a1d2220, C4<>;
L_0x5e3f4a1d2b80 .functor MUXZ 1, L_0x5e3f4a1d2980, v0x5e3f4a1c9680_0, L_0x5e3f4a1d2060, C4<>;
L_0x5e3f4a1e7150 .part v0x5e3f4a1401f0_0, 0, 1;
L_0x5e3f4a1e7370 .part v0x5e3f4a1401f0_0, 1, 1;
L_0x5e3f4a1e7590 .part v0x5e3f4a1401f0_0, 2, 1;
L_0x5e3f4a1e7840 .part v0x5e3f4a1401f0_0, 3, 1;
S_0x5e3f4a169690 .scope module, "SPI_C_0" "SPI_Controller" 4 62, 5 2 0, S_0x5e3f4a169260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "SCK";
    .port_info 3 /OUTPUT 1 "COPI";
    .port_info 4 /INPUT 1 "CIPO";
    .port_info 5 /OUTPUT 16 "CIPO_register";
    .port_info 6 /INPUT 2 "CS_in";
    .port_info 7 /OUTPUT 4 "CS_out";
    .port_info 8 /INPUT 16 "data_send";
    .port_info 9 /INPUT 1 "start_comm";
P_0x5e3f4a168560 .param/l "LENGTH_COUNT" 0 5 8, +C4<00000000000000000000000000000110>;
P_0x5e3f4a1685a0 .param/l "LENGTH_RECIEVED" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1685e0 .param/l "LENGTH_SEND" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x5e3f4a168620 .param/l "PAUSE" 0 5 5, +C4<00000000000000000000000000001010>;
P_0x5e3f4a168660 .param/l "PERIPHERY_COUNT" 0 5 9, +C4<00000000000000000000000000000100>;
P_0x5e3f4a1686a0 .param/l "PERIPHERY_SELECT" 0 5 10, +C4<00000000000000000000000000000010>;
v0x5e3f4a14c080_0 .net "CIPO", 0 0, L_0x5e3f4a1d2b80;  alias, 1 drivers
v0x5e3f4a14c920_0 .var "CIPO_register", 15 0;
v0x5e3f4a14c9f0_0 .var "COPI", 0 0;
v0x5e3f4a14d510_0 .var "COPI_register", 15 0;
v0x5e3f4a14d5e0_0 .net "CS_in", 1 0, v0x5e3f4a1d0a50_0;  alias, 1 drivers
v0x5e3f4a1401f0_0 .var "CS_out", 3 0;
v0x5e3f4a1ba0d0_0 .net "SCK", 0 0, L_0x5e3f4a1e3760;  alias, 1 drivers
v0x5e3f4a1ba190_0 .net *"_ivl_0", 31 0, L_0x5e3f4a1d2d10;  1 drivers
L_0x7f096fd860a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1ba270_0 .net *"_ivl_11", 25 0, L_0x7f096fd860a8;  1 drivers
L_0x7f096fd860f0 .functor BUFT 1, C4<00000000000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1ba350_0 .net/2u *"_ivl_12", 31 0, L_0x7f096fd860f0;  1 drivers
v0x5e3f4a1ba430_0 .net *"_ivl_14", 0 0, L_0x5e3f4a1e3040;  1 drivers
L_0x7f096fd86138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1ba4f0_0 .net/2u *"_ivl_16", 0 0, L_0x7f096fd86138;  1 drivers
v0x5e3f4a1ba5d0_0 .net *"_ivl_18", 31 0, L_0x5e3f4a1e31d0;  1 drivers
L_0x7f096fd86180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1ba6b0_0 .net *"_ivl_21", 25 0, L_0x7f096fd86180;  1 drivers
L_0x7f096fd861c8 .functor BUFT 1, C4<00000000000000000000000000101011>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1ba790_0 .net/2u *"_ivl_22", 31 0, L_0x7f096fd861c8;  1 drivers
v0x5e3f4a1ba870_0 .net *"_ivl_24", 0 0, L_0x5e3f4a1e32c0;  1 drivers
L_0x7f096fd86210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1ba930_0 .net/2u *"_ivl_26", 0 0, L_0x7f096fd86210;  1 drivers
v0x5e3f4a1baa10_0 .net *"_ivl_28", 0 0, L_0x5e3f4a1e3440;  1 drivers
L_0x7f096fd86018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1baaf0_0 .net *"_ivl_3", 25 0, L_0x7f096fd86018;  1 drivers
v0x5e3f4a1babd0_0 .net *"_ivl_30", 0 0, L_0x5e3f4a1e3580;  1 drivers
L_0x7f096fd86060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1bacb0_0 .net/2u *"_ivl_4", 31 0, L_0x7f096fd86060;  1 drivers
v0x5e3f4a1bad90_0 .net *"_ivl_6", 0 0, L_0x5e3f4a1e2dc0;  1 drivers
v0x5e3f4a1bae50_0 .net *"_ivl_8", 31 0, L_0x5e3f4a1e2f00;  1 drivers
v0x5e3f4a1baf30_0 .var "busy", 0 0;
v0x5e3f4a1baff0_0 .net "clk", 0 0, v0x5e3f4a1d1310_0;  alias, 1 drivers
v0x5e3f4a1bb0b0_0 .var "count_neg", 5 0;
v0x5e3f4a1bb190_0 .var "count_pos", 5 0;
v0x5e3f4a1bb270_0 .net "data_send", 15 0, v0x5e3f4a1d13b0_0;  alias, 1 drivers
v0x5e3f4a1bb350_0 .var/i "i", 31 0;
v0x5e3f4a1bb430_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
v0x5e3f4a1bb4f0_0 .var "start", 0 0;
v0x5e3f4a1bb5b0_0 .net "start_comm", 0 0, v0x5e3f4a1d1d00_0;  alias, 1 drivers
v0x5e3f4a1bb670_0 .var "start_comm_delayed", 0 0;
E_0x5e3f4a067c40/0 .event negedge, v0x5e3f4a1baff0_0;
E_0x5e3f4a067c40/1 .event posedge, v0x5e3f4a1bb430_0;
E_0x5e3f4a067c40 .event/or E_0x5e3f4a067c40/0, E_0x5e3f4a067c40/1;
E_0x5e3f4a1a8660 .event posedge, v0x5e3f4a1bb430_0, v0x5e3f4a1baff0_0;
L_0x5e3f4a1d2d10 .concat [ 6 26 0 0], v0x5e3f4a1bb190_0, L_0x7f096fd86018;
L_0x5e3f4a1e2dc0 .cmp/gt 32, L_0x7f096fd86060, L_0x5e3f4a1d2d10;
L_0x5e3f4a1e2f00 .concat [ 6 26 0 0], v0x5e3f4a1bb190_0, L_0x7f096fd860a8;
L_0x5e3f4a1e3040 .cmp/gt 32, L_0x7f096fd860f0, L_0x5e3f4a1e2f00;
L_0x5e3f4a1e31d0 .concat [ 6 26 0 0], v0x5e3f4a1bb190_0, L_0x7f096fd86180;
L_0x5e3f4a1e32c0 .cmp/gt 32, L_0x7f096fd861c8, L_0x5e3f4a1e31d0;
L_0x5e3f4a1e3440 .functor MUXZ 1, L_0x7f096fd86210, v0x5e3f4a1d1310_0, L_0x5e3f4a1e32c0, C4<>;
L_0x5e3f4a1e3580 .functor MUXZ 1, L_0x5e3f4a1e3440, L_0x7f096fd86138, L_0x5e3f4a1e3040, C4<>;
L_0x5e3f4a1e3760 .functor MUXZ 1, L_0x5e3f4a1e3580, v0x5e3f4a1d1310_0, L_0x5e3f4a1e2dc0, C4<>;
S_0x5e3f4a1bb8d0 .scope module, "SPI_P_1" "SPI_Periphery" 4 159, 6 3 0, S_0x5e3f4a169260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "COPI";
    .port_info 3 /INPUT 1 "CS";
    .port_info 4 /INPUT 16 "data_send";
    .port_info 5 /OUTPUT 1 "CIPO";
    .port_info 6 /OUTPUT 16 "COPI_register";
P_0x5e3f4a17fb00 .param/l "LENGTH_COUNT" 0 6 7, +C4<00000000000000000000000000000110>;
P_0x5e3f4a17fb40 .param/l "LENGTH_RECIEVED" 0 6 6, +C4<00000000000000000000000000010000>;
P_0x5e3f4a17fb80 .param/l "LENGTH_SEND" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x5e3f4a17fbc0 .param/l "PAUSE" 0 6 8, +C4<00000000000000000000000000001010>;
L_0x5e3f4a1d2a20 .functor NOT 1, L_0x5e3f4a1e7370, C4<0>, C4<0>, C4<0>;
L_0x5e3f4a1e7300 .functor AND 1, v0x5e3f4a1d1c60_0, L_0x5e3f4a1d2a20, C4<1>, C4<1>;
v0x5e3f4a1bbcb0_0 .var "CIPO", 0 0;
v0x5e3f4a1bbd90_0 .var "CIPO_register", 15 0;
v0x5e3f4a1bbe70_0 .net "COPI", 0 0, v0x5e3f4a14c9f0_0;  alias, 1 drivers
v0x5e3f4a1bbf40_0 .var "COPI_register", 15 0;
v0x5e3f4a1bbfe0_0 .net "CS", 0 0, L_0x5e3f4a1e7370;  1 drivers
v0x5e3f4a1bc0f0_0 .net "SCK", 0 0, L_0x5e3f4a1e3760;  alias, 1 drivers
v0x5e3f4a1bc190_0 .net *"_ivl_0", 0 0, L_0x5e3f4a1d2a20;  1 drivers
v0x5e3f4a1bc250_0 .var "count", 5 0;
v0x5e3f4a1bc330_0 .net "data_send", 15 0, v0x5e3f4a1d1470_0;  alias, 1 drivers
v0x5e3f4a1bc410_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
v0x5e3f4a1bc4e0_0 .net "rst_internal", 0 0, L_0x5e3f4a1e7300;  1 drivers
E_0x5e3f4a1a8360 .event negedge, v0x5e3f4a1bc4e0_0, v0x5e3f4a1ba0d0_0;
E_0x5e3f4a1a86a0/0 .event negedge, v0x5e3f4a1bc4e0_0;
E_0x5e3f4a1a86a0/1 .event posedge, v0x5e3f4a1ba0d0_0;
E_0x5e3f4a1a86a0 .event/or E_0x5e3f4a1a86a0/0, E_0x5e3f4a1a86a0/1;
S_0x5e3f4a1bc6a0 .scope module, "SPI_P_2" "SPI_Periphery" 4 174, 6 3 0, S_0x5e3f4a169260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "COPI";
    .port_info 3 /INPUT 1 "CS";
    .port_info 4 /INPUT 16 "data_send";
    .port_info 5 /OUTPUT 1 "CIPO";
    .port_info 6 /OUTPUT 16 "COPI_register";
P_0x5e3f4a181380 .param/l "LENGTH_COUNT" 0 6 7, +C4<00000000000000000000000000000110>;
P_0x5e3f4a1813c0 .param/l "LENGTH_RECIEVED" 0 6 6, +C4<00000000000000000000000000010000>;
P_0x5e3f4a181400 .param/l "LENGTH_SEND" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x5e3f4a181440 .param/l "PAUSE" 0 6 8, +C4<00000000000000000000000000001010>;
L_0x5e3f4a1e7460 .functor NOT 1, L_0x5e3f4a1e7590, C4<0>, C4<0>, C4<0>;
L_0x5e3f4a1e74d0 .functor AND 1, v0x5e3f4a1d1c60_0, L_0x5e3f4a1e7460, C4<1>, C4<1>;
v0x5e3f4a1bcbd0_0 .var "CIPO", 0 0;
v0x5e3f4a1bccb0_0 .var "CIPO_register", 15 0;
v0x5e3f4a1bcd90_0 .net "COPI", 0 0, v0x5e3f4a14c9f0_0;  alias, 1 drivers
v0x5e3f4a1bceb0_0 .var "COPI_register", 15 0;
v0x5e3f4a1bcf70_0 .net "CS", 0 0, L_0x5e3f4a1e7590;  1 drivers
v0x5e3f4a1bd080_0 .net "SCK", 0 0, L_0x5e3f4a1e3760;  alias, 1 drivers
v0x5e3f4a1bd170_0 .net *"_ivl_0", 0 0, L_0x5e3f4a1e7460;  1 drivers
v0x5e3f4a1bd250_0 .var "count", 5 0;
v0x5e3f4a1bd330_0 .net "data_send", 15 0, v0x5e3f4a1d1470_0;  alias, 1 drivers
v0x5e3f4a1bd3f0_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
v0x5e3f4a1bd490_0 .net "rst_internal", 0 0, L_0x5e3f4a1e74d0;  1 drivers
E_0x5e3f4a1bcb10 .event negedge, v0x5e3f4a1bd490_0, v0x5e3f4a1ba0d0_0;
E_0x5e3f4a1bcb70/0 .event negedge, v0x5e3f4a1bd490_0;
E_0x5e3f4a1bcb70/1 .event posedge, v0x5e3f4a1ba0d0_0;
E_0x5e3f4a1bcb70 .event/or E_0x5e3f4a1bcb70/0, E_0x5e3f4a1bcb70/1;
S_0x5e3f4a1bd650 .scope module, "SPI_P_3" "SPI_Periphery" 4 189, 6 3 0, S_0x5e3f4a169260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "COPI";
    .port_info 3 /INPUT 1 "CS";
    .port_info 4 /INPUT 16 "data_send";
    .port_info 5 /OUTPUT 1 "CIPO";
    .port_info 6 /OUTPUT 16 "COPI_register";
P_0x5e3f4a17fc10 .param/l "LENGTH_COUNT" 0 6 7, +C4<00000000000000000000000000000110>;
P_0x5e3f4a17fc50 .param/l "LENGTH_RECIEVED" 0 6 6, +C4<00000000000000000000000000010000>;
P_0x5e3f4a17fc90 .param/l "LENGTH_SEND" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x5e3f4a17fcd0 .param/l "PAUSE" 0 6 8, +C4<00000000000000000000000000001010>;
L_0x5e3f4a1e7710 .functor NOT 1, L_0x5e3f4a1e7840, C4<0>, C4<0>, C4<0>;
L_0x5e3f4a1e7780 .functor AND 1, v0x5e3f4a1d1c60_0, L_0x5e3f4a1e7710, C4<1>, C4<1>;
v0x5e3f4a1bdb30_0 .var "CIPO", 0 0;
v0x5e3f4a1bdc10_0 .var "CIPO_register", 15 0;
v0x5e3f4a1bdcf0_0 .net "COPI", 0 0, v0x5e3f4a14c9f0_0;  alias, 1 drivers
v0x5e3f4a1bddc0_0 .var "COPI_register", 15 0;
v0x5e3f4a1bde80_0 .net "CS", 0 0, L_0x5e3f4a1e7840;  1 drivers
v0x5e3f4a1bdf90_0 .net "SCK", 0 0, L_0x5e3f4a1e3760;  alias, 1 drivers
v0x5e3f4a1be030_0 .net *"_ivl_0", 0 0, L_0x5e3f4a1e7710;  1 drivers
v0x5e3f4a1be110_0 .var "count", 5 0;
v0x5e3f4a1be1f0_0 .net "data_send", 15 0, v0x5e3f4a1d1470_0;  alias, 1 drivers
v0x5e3f4a1be2b0_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
v0x5e3f4a1be350_0 .net "rst_internal", 0 0, L_0x5e3f4a1e7780;  1 drivers
E_0x5e3f4a1bda50 .event negedge, v0x5e3f4a1be350_0, v0x5e3f4a1ba0d0_0;
E_0x5e3f4a1bdad0/0 .event negedge, v0x5e3f4a1be350_0;
E_0x5e3f4a1bdad0/1 .event posedge, v0x5e3f4a1ba0d0_0;
E_0x5e3f4a1bdad0 .event/or E_0x5e3f4a1bdad0/0, E_0x5e3f4a1bdad0/1;
S_0x5e3f4a1be530 .scope module, "u_spi_reg" "top" 4 99, 7 1 0, S_0x5e3f4a169260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 16 "data_send_p";
    .port_info 4 /INPUT 1 "SCK";
    .port_info 5 /INPUT 1 "CS";
    .port_info 6 /INPUT 1 "COPI";
    .port_info 7 /OUTPUT 1 "CIPO";
    .port_info 8 /OUTPUT 16 "COPI_register";
    .port_info 9 /OUTPUT 1 "duty_high0";
    .port_info 10 /OUTPUT 1 "duty_low0";
    .port_info 11 /OUTPUT 1 "duty_high1";
    .port_info 12 /OUTPUT 1 "duty_low1";
    .port_info 13 /OUTPUT 1 "duty_high2";
    .port_info 14 /OUTPUT 1 "duty_low2";
    .port_info 15 /OUTPUT 1 "duty_high3";
    .port_info 16 /OUTPUT 1 "duty_low3";
    .port_info 17 /OUTPUT 1 "convst_bar";
    .port_info 18 /OUTPUT 10 "mon_duty_high";
    .port_info 19 /OUTPUT 10 "mon_duty_low";
    .port_info 20 /OUTPUT 1 "mode_manual";
    .port_info 21 /OUTPUT 1 "en_pwm";
    .port_info 22 /OUTPUT 10 "freq_switch";
    .port_info 23 /OUTPUT 10 "duty_high_manual";
    .port_info 24 /OUTPUT 10 "duty_low_manual";
    .port_info 25 /OUTPUT 60 "regfile";
P_0x5e3f4a1be760 .param/l "LENGTH_COUNT_C" 0 7 7, +C4<00000000000000000000000000000110>;
P_0x5e3f4a1be7a0 .param/l "LENGTH_COUNT_P" 0 7 8, +C4<00000000000000000000000000000110>;
P_0x5e3f4a1be7e0 .param/l "LENGTH_RECIEVED_C" 0 7 5, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1be820 .param/l "LENGTH_RECIEVED_P" 0 7 6, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1be860 .param/l "LENGTH_SEND_C" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1be8a0 .param/l "LENGTH_SEND_P" 0 7 4, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1be8e0 .param/l "PAUSE" 0 7 2, +C4<00000000000000000000000000001010>;
P_0x5e3f4a1be920 .param/l "PERIPHERY_COUNT" 0 7 9, +C4<00000000000000000000000000000100>;
P_0x5e3f4a1be960 .param/l "PERIPHERY_SELECT" 0 7 10, +C4<00000000000000000000000000000010>;
v0x5e3f4a1cb770_0 .net "CIPO", 0 0, v0x5e3f4a1c9680_0;  alias, 1 drivers
v0x5e3f4a1cb830_0 .net "COPI", 0 0, v0x5e3f4a14c9f0_0;  alias, 1 drivers
v0x5e3f4a1cb8f0_0 .net "COPI_register", 15 0, v0x5e3f4a1c9910_0;  alias, 1 drivers
v0x5e3f4a1cb990_0 .net "CS", 0 0, L_0x5e3f4a1e7150;  1 drivers
v0x5e3f4a1cba30_0 .net "SCK", 0 0, L_0x5e3f4a1e3760;  alias, 1 drivers
v0x5e3f4a1cbb20_0 .net "clk", 0 0, v0x5e3f4a1d1310_0;  alias, 1 drivers
v0x5e3f4a1cbbc0_0 .net "clk_comp", 0 0, v0x5e3f4a1bf470_0;  1 drivers
v0x5e3f4a1cbcb0_0 .net "clk_dpwm", 0 0, v0x5e3f4a1bf540_0;  1 drivers
v0x5e3f4a1cbda0_0 .net "convst_bar", 0 0, v0x5e3f4a1bf600_0;  alias, 1 drivers
v0x5e3f4a1cbe40_0 .net "count", 6 0, v0x5e3f4a1c0d70_0;  1 drivers
v0x5e3f4a1cbee0_0 .net "d_n", 9 0, L_0x5e3f4a1e56a0;  1 drivers
v0x5e3f4a1cbfd0_0 .net "d_n_input", 6 0, L_0x5e3f4a1e3f20;  1 drivers
v0x5e3f4a1cc0e0_0 .net "data_in", 7 0, v0x5e3f4a1cee70_0;  1 drivers
v0x5e3f4a1cc1a0_0 .net "data_send_p", 15 0, v0x5e3f4a1d1470_0;  alias, 1 drivers
v0x5e3f4a1cc240_0 .net "duty_high", 0 0, v0x5e3f4a1c0f30_0;  1 drivers
v0x5e3f4a1cc330_0 .net "duty_high0", 0 0, L_0x5e3f4a1e6890;  alias, 1 drivers
v0x5e3f4a1cc3f0_0 .net "duty_high1", 0 0, L_0x5e3f4a1e6980;  alias, 1 drivers
v0x5e3f4a1cc5c0_0 .net "duty_high2", 0 0, L_0x5e3f4a1e6b00;  alias, 1 drivers
v0x5e3f4a1cc680_0 .net "duty_high3", 0 0, L_0x5e3f4a1e6ba0;  alias, 1 drivers
v0x5e3f4a1cc740_0 .net "duty_high_manual", 9 0, L_0x5e3f4a1e6120;  alias, 1 drivers
v0x5e3f4a1cc800_0 .net "duty_high_reg", 3 0, L_0x5e3f4a1e58e0;  1 drivers
v0x5e3f4a1cc8a0_0 .net "duty_low", 0 0, v0x5e3f4a1c0fd0_0;  1 drivers
v0x5e3f4a1cc990_0 .net "duty_low0", 0 0, L_0x5e3f4a1e6cc0;  alias, 1 drivers
v0x5e3f4a1cca30_0 .net "duty_low1", 0 0, L_0x5e3f4a1e6db0;  alias, 1 drivers
v0x5e3f4a1ccaf0_0 .net "duty_low2", 0 0, L_0x5e3f4a1e6f70;  alias, 1 drivers
v0x5e3f4a1ccbb0_0 .net "duty_low3", 0 0, L_0x5e3f4a1e7010;  alias, 1 drivers
v0x5e3f4a1ccc70_0 .net "duty_low_manual", 9 0, L_0x5e3f4a1e6190;  alias, 1 drivers
v0x5e3f4a1ccd30_0 .net "duty_low_reg", 3 0, L_0x5e3f4a1e6590;  1 drivers
v0x5e3f4a1ccdd0_0 .net "en_pwm", 0 0, L_0x5e3f4a1e6050;  alias, 1 drivers
v0x5e3f4a1cce70_0 .net "err", 3 0, v0x5e3f4a1c15e0_0;  1 drivers
v0x5e3f4a1ccf60_0 .net "freq_switch", 9 0, L_0x5e3f4a1e6230;  alias, 1 drivers
v0x5e3f4a1cd000_0 .net "mode_manual", 0 0, L_0x5e3f4a1e5f80;  alias, 1 drivers
v0x5e3f4a1cd0a0_0 .var "mon_duty_high", 9 0;
v0x5e3f4a1cd350_0 .var "mon_duty_low", 9 0;
v0x5e3f4a1cd430 .array "regfile", 5 0, 9 0;
v0x5e3f4a1cd4f0_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
L_0x5e3f4a1e6890 .part L_0x5e3f4a1e58e0, 0, 1;
L_0x5e3f4a1e6980 .part L_0x5e3f4a1e58e0, 1, 1;
L_0x5e3f4a1e6b00 .part L_0x5e3f4a1e58e0, 2, 1;
L_0x5e3f4a1e6ba0 .part L_0x5e3f4a1e58e0, 3, 1;
L_0x5e3f4a1e6cc0 .part L_0x5e3f4a1e6590, 0, 1;
L_0x5e3f4a1e6db0 .part L_0x5e3f4a1e6590, 1, 1;
L_0x5e3f4a1e6f70 .part L_0x5e3f4a1e6590, 2, 1;
L_0x5e3f4a1e7010 .part L_0x5e3f4a1e6590, 3, 1;
S_0x5e3f4a1bf020 .scope module, "clkdivider" "clkdivider" 7 56, 8 1 0, S_0x5e3f4a1be530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "count";
    .port_info 3 /OUTPUT 1 "convst_bar";
    .port_info 4 /OUTPUT 1 "clk_comp";
    .port_info 5 /OUTPUT 1 "clk_dpwm";
v0x5e3f4a1bf2c0_0 .net "clk", 0 0, v0x5e3f4a1d1310_0;  alias, 1 drivers
v0x5e3f4a1bf3b0_0 .var "clk2", 5 0;
v0x5e3f4a1bf470_0 .var "clk_comp", 0 0;
v0x5e3f4a1bf540_0 .var "clk_dpwm", 0 0;
v0x5e3f4a1bf600_0 .var "convst_bar", 0 0;
v0x5e3f4a1bf710_0 .net "count", 6 0, v0x5e3f4a1c0d70_0;  alias, 1 drivers
v0x5e3f4a1bf7f0_0 .net "count_lsb", 3 0, L_0x5e3f4a1e39b0;  1 drivers
v0x5e3f4a1bf8d0_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
L_0x5e3f4a1e39b0 .part v0x5e3f4a1c0d70_0, 2, 4;
S_0x5e3f4a1bfa70 .scope module, "dither" "dither" 7 64, 9 1 0, S_0x5e3f4a1be530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "d_n_input";
    .port_info 3 /OUTPUT 7 "d_dith";
L_0x5e3f4a14be20 .functor BUFZ 8, L_0x5e3f4a1e3a50, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5e3f4a1bfca0_0 .net *"_ivl_0", 7 0, L_0x5e3f4a1e3a50;  1 drivers
v0x5e3f4a1bfda0_0 .net *"_ivl_11", 6 0, L_0x5e3f4a1e3d20;  1 drivers
v0x5e3f4a1bfe80_0 .net *"_ivl_12", 6 0, L_0x5e3f4a1e3e80;  1 drivers
L_0x7f096fd862a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1bff70_0 .net *"_ivl_15", 5 0, L_0x7f096fd862a0;  1 drivers
v0x5e3f4a1c0050_0 .net *"_ivl_3", 2 0, L_0x5e3f4a1e3af0;  1 drivers
v0x5e3f4a1c0180_0 .net *"_ivl_4", 4 0, L_0x5e3f4a1e3b90;  1 drivers
L_0x7f096fd86258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1c0260_0 .net *"_ivl_7", 1 0, L_0x7f096fd86258;  1 drivers
v0x5e3f4a1c0340_0 .net "clk_in", 0 0, v0x5e3f4a1bf540_0;  alias, 1 drivers
v0x5e3f4a1c03e0_0 .var "count", 2 0;
v0x5e3f4a1c04a0_0 .net "d_dith", 6 0, L_0x5e3f4a1e3f20;  alias, 1 drivers
v0x5e3f4a1c0580_0 .net "d_n_input", 9 0, L_0x5e3f4a1e56a0;  alias, 1 drivers
v0x5e3f4a1c0660 .array "dith_T", 0 7, 7 0;
v0x5e3f4a1c0720_0 .var "dith_point", 0 0;
v0x5e3f4a1c07e0_0 .net "dith_raw", 7 0, L_0x5e3f4a14be20;  1 drivers
v0x5e3f4a1c08c0_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
E_0x5e3f4a1a8170 .event anyedge, v0x5e3f4a1c03e0_0;
E_0x5e3f4a1bfc40 .event posedge, v0x5e3f4a1bb430_0, v0x5e3f4a1bf540_0;
L_0x5e3f4a1e3a50 .array/port v0x5e3f4a1c0660, L_0x5e3f4a1e3b90;
L_0x5e3f4a1e3af0 .part L_0x5e3f4a1e56a0, 0, 3;
L_0x5e3f4a1e3b90 .concat [ 3 2 0 0], L_0x5e3f4a1e3af0, L_0x7f096fd86258;
L_0x5e3f4a1e3d20 .part L_0x5e3f4a1e56a0, 3, 7;
L_0x5e3f4a1e3e80 .concat [ 1 6 0 0], v0x5e3f4a1c0720_0, L_0x7f096fd862a0;
L_0x5e3f4a1e3f20 .arith/sum 7, L_0x5e3f4a1e3d20, L_0x5e3f4a1e3e80;
S_0x5e3f4a1c0a10 .scope module, "dither_time" "dither_time" 7 71, 10 1 0, S_0x5e3f4a1be530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "d_n_input";
    .port_info 3 /OUTPUT 1 "duty_high";
    .port_info 4 /OUTPUT 1 "duty_low";
    .port_info 5 /OUTPUT 7 "count";
v0x5e3f4a1c0c80_0 .net "clk", 0 0, v0x5e3f4a1d1310_0;  alias, 1 drivers
v0x5e3f4a1c0d70_0 .var "count", 6 0;
v0x5e3f4a1c0e30_0 .net "d_n_input", 6 0, L_0x5e3f4a1e3f20;  alias, 1 drivers
v0x5e3f4a1c0f30_0 .var "duty_high", 0 0;
v0x5e3f4a1c0fd0_0 .var "duty_low", 0 0;
v0x5e3f4a1c10c0_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
S_0x5e3f4a1c1260 .scope module, "encoder" "encoder" 7 50, 11 1 0, S_0x5e3f4a1be530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "datain";
    .port_info 3 /OUTPUT 4 "en";
v0x5e3f4a1c1440_0 .net "clk", 0 0, v0x5e3f4a1d1310_0;  alias, 1 drivers
v0x5e3f4a1c1500_0 .net "datain", 7 0, v0x5e3f4a1cee70_0;  alias, 1 drivers
v0x5e3f4a1c15e0_0 .var "en", 3 0;
v0x5e3f4a1c16d0_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
S_0x5e3f4a1c1820 .scope module, "stanley" "stanley" 7 80, 12 2 0, S_0x5e3f4a1be530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "err_in";
    .port_info 3 /OUTPUT 10 "d_comp";
P_0x5e3f4a1a6630 .param/l "DUTY_MAX" 1 12 19, +C4<0111100011001101>;
P_0x5e3f4a1a6670 .param/l "DUTY_MAX_WIDE" 1 12 20, +C4<000111100011001101>;
v0x5e3f4a1c1e10_0 .net *"_ivl_1", 0 0, L_0x5e3f4a1e40a0;  1 drivers
v0x5e3f4a1c1ef0_0 .net *"_ivl_10", 17 0, L_0x5e3f4a1e4530;  1 drivers
v0x5e3f4a1c1fd0_0 .net *"_ivl_12", 17 0, L_0x5e3f4a1e46b0;  1 drivers
v0x5e3f4a1c2090_0 .net *"_ivl_15", 0 0, L_0x5e3f4a1e47f0;  1 drivers
v0x5e3f4a1c2170_0 .net *"_ivl_16", 1 0, L_0x5e3f4a1e48e0;  1 drivers
v0x5e3f4a1c2250_0 .net *"_ivl_18", 17 0, L_0x5e3f4a1e49d0;  1 drivers
v0x5e3f4a1c2330_0 .net *"_ivl_2", 1 0, L_0x5e3f4a1e4140;  1 drivers
v0x5e3f4a1c2410_0 .net *"_ivl_20", 17 0, L_0x5e3f4a1e4b70;  1 drivers
v0x5e3f4a1c24f0_0 .net *"_ivl_23", 0 0, L_0x5e3f4a1e4c60;  1 drivers
v0x5e3f4a1c25d0_0 .net *"_ivl_24", 1 0, L_0x5e3f4a1e4d70;  1 drivers
v0x5e3f4a1c26b0_0 .net *"_ivl_26", 17 0, L_0x5e3f4a1e4e60;  1 drivers
v0x5e3f4a1c2790_0 .net *"_ivl_28", 17 0, L_0x5e3f4a1e5020;  1 drivers
v0x5e3f4a1c2870_0 .net *"_ivl_31", 0 0, L_0x5e3f4a1e5160;  1 drivers
v0x5e3f4a1c2950_0 .net *"_ivl_32", 1 0, L_0x5e3f4a1e5290;  1 drivers
v0x5e3f4a1c2a30_0 .net *"_ivl_34", 17 0, L_0x5e3f4a1e5380;  1 drivers
v0x5e3f4a1c2b10_0 .net *"_ivl_4", 17 0, L_0x5e3f4a1e4230;  1 drivers
v0x5e3f4a1c2bf0_0 .net *"_ivl_7", 0 0, L_0x5e3f4a1e4370;  1 drivers
v0x5e3f4a1c2de0_0 .net *"_ivl_8", 1 0, L_0x5e3f4a1e4440;  1 drivers
v0x5e3f4a1c2ec0_0 .var/s "ae_product", 15 0;
v0x5e3f4a1c2fa0_0 .var/s "be_product", 15 0;
v0x5e3f4a1c3080_0 .var/s "ce_product", 15 0;
v0x5e3f4a1c3160_0 .net "clk", 0 0, v0x5e3f4a1bf470_0;  alias, 1 drivers
v0x5e3f4a1c3200_0 .net "d_comp", 9 0, L_0x5e3f4a1e56a0;  alias, 1 drivers
v0x5e3f4a1c32a0_0 .var/s "d_n_1", 15 0;
v0x5e3f4a1c3360_0 .net/s "d_n_pre_wide", 17 0, L_0x5e3f4a1e5560;  1 drivers
v0x5e3f4a1c3440_0 .var/s "d_n_reg", 15 0;
v0x5e3f4a1c3520_0 .var/s "de_product", 15 0;
v0x5e3f4a1c3600_0 .var "en", 3 0;
v0x5e3f4a1c36e0_0 .var "en1", 3 0;
v0x5e3f4a1c37c0_0 .var "en2", 3 0;
v0x5e3f4a1c38a0_0 .var "en3", 3 0;
v0x5e3f4a1c3980_0 .net "err_in", 3 0, v0x5e3f4a1c15e0_0;  alias, 1 drivers
v0x5e3f4a1c3a70_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
E_0x5e3f4a1c0ba0 .event anyedge, v0x5e3f4a1c3360_0;
E_0x5e3f4a1c1bc0 .event anyedge, v0x5e3f4a1c38a0_0;
E_0x5e3f4a1c1c20 .event anyedge, v0x5e3f4a1c37c0_0;
E_0x5e3f4a1c1c80 .event anyedge, v0x5e3f4a1c36e0_0;
E_0x5e3f4a1c1d10 .event anyedge, v0x5e3f4a1c3600_0;
E_0x5e3f4a1c1d70 .event posedge, v0x5e3f4a1bb430_0, v0x5e3f4a1bf470_0;
L_0x5e3f4a1e40a0 .part v0x5e3f4a1c2ec0_0, 15, 1;
L_0x5e3f4a1e4140 .concat [ 1 1 0 0], L_0x5e3f4a1e40a0, L_0x5e3f4a1e40a0;
L_0x5e3f4a1e4230 .concat [ 16 2 0 0], v0x5e3f4a1c2ec0_0, L_0x5e3f4a1e4140;
L_0x5e3f4a1e4370 .part v0x5e3f4a1c2fa0_0, 15, 1;
L_0x5e3f4a1e4440 .concat [ 1 1 0 0], L_0x5e3f4a1e4370, L_0x5e3f4a1e4370;
L_0x5e3f4a1e4530 .concat [ 16 2 0 0], v0x5e3f4a1c2fa0_0, L_0x5e3f4a1e4440;
L_0x5e3f4a1e46b0 .arith/sum 18, L_0x5e3f4a1e4230, L_0x5e3f4a1e4530;
L_0x5e3f4a1e47f0 .part v0x5e3f4a1c3080_0, 15, 1;
L_0x5e3f4a1e48e0 .concat [ 1 1 0 0], L_0x5e3f4a1e47f0, L_0x5e3f4a1e47f0;
L_0x5e3f4a1e49d0 .concat [ 16 2 0 0], v0x5e3f4a1c3080_0, L_0x5e3f4a1e48e0;
L_0x5e3f4a1e4b70 .arith/sum 18, L_0x5e3f4a1e46b0, L_0x5e3f4a1e49d0;
L_0x5e3f4a1e4c60 .part v0x5e3f4a1c3520_0, 15, 1;
L_0x5e3f4a1e4d70 .concat [ 1 1 0 0], L_0x5e3f4a1e4c60, L_0x5e3f4a1e4c60;
L_0x5e3f4a1e4e60 .concat [ 16 2 0 0], v0x5e3f4a1c3520_0, L_0x5e3f4a1e4d70;
L_0x5e3f4a1e5020 .arith/sum 18, L_0x5e3f4a1e4b70, L_0x5e3f4a1e4e60;
L_0x5e3f4a1e5160 .part v0x5e3f4a1c32a0_0, 15, 1;
L_0x5e3f4a1e5290 .concat [ 1 1 0 0], L_0x5e3f4a1e5160, L_0x5e3f4a1e5160;
L_0x5e3f4a1e5380 .concat [ 16 2 0 0], v0x5e3f4a1c32a0_0, L_0x5e3f4a1e5290;
L_0x5e3f4a1e5560 .arith/sum 18, L_0x5e3f4a1e5020, L_0x5e3f4a1e5380;
L_0x5e3f4a1e56a0 .part v0x5e3f4a1c3440_0, 6, 10;
S_0x5e3f4a1c3db0 .scope module, "u_shift_high" "shift_register_phase_shifter" 7 91, 13 6 0, S_0x5e3f4a1be530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pwm_in";
    .port_info 4 /OUTPUT 4 "pwm_ph";
P_0x5e3f4a1c3f40 .param/l "NPHASES" 0 13 8, +C4<00000000000000000000000000000100>;
P_0x5e3f4a1c3f80 .param/l "PERIOD" 0 13 7, +C4<00000000000000000000000010000000>;
P_0x5e3f4a1c3fc0 .param/l "PHASE_STEP" 1 13 19, +C4<00000000000000000000000000100000>;
v0x5e3f4a1c5bb0_0 .net "clk", 0 0, v0x5e3f4a1d1310_0;  alias, 1 drivers
L_0x7f096fd862e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1c5c70_0 .net "en", 0 0, L_0x7f096fd862e8;  1 drivers
v0x5e3f4a1c5d30_0 .net "pwm_in", 0 0, v0x5e3f4a1c0f30_0;  alias, 1 drivers
v0x5e3f4a1c5e30_0 .net "pwm_ph", 3 0, L_0x5e3f4a1e58e0;  alias, 1 drivers
v0x5e3f4a1c5ed0_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
v0x5e3f4a1c5f70_0 .var "shreg", 127 0;
E_0x5e3f4a1c4190 .event posedge, v0x5e3f4a1baff0_0;
L_0x5e3f4a1e54c0 .part v0x5e3f4a1c5f70_0, 31, 1;
L_0x5e3f4a1e57f0 .part v0x5e3f4a1c5f70_0, 63, 1;
L_0x5e3f4a1e58e0 .concat8 [ 1 1 1 1], L_0x5e3f4a1e4d00, L_0x5e3f4a1e54c0, L_0x5e3f4a1e57f0, L_0x5e3f4a1e5ac0;
L_0x5e3f4a1e5ac0 .part v0x5e3f4a1c5f70_0, 95, 1;
S_0x5e3f4a1c4210 .scope generate, "GEN_TAPS[0]" "GEN_TAPS[0]" 13 33, 13 33 0, S_0x5e3f4a1c3db0;
 .timescale -9 -12;
P_0x5e3f4a1a80e0 .param/l "DLY" 1 13 34, +C4<00000000000000000000000000000000>;
P_0x5e3f4a1a8120 .param/l "k" 1 13 33, +C4<00>;
S_0x5e3f4a1c4540 .scope generate, "TAP0" "TAP0" 13 36, 13 36 0, S_0x5e3f4a1c4210;
 .timescale -9 -12;
L_0x5e3f4a1e4d00 .functor BUFZ 1, v0x5e3f4a1c0f30_0, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1c4720_0 .net *"_ivl_1", 0 0, L_0x5e3f4a1e4d00;  1 drivers
S_0x5e3f4a1c4820 .scope generate, "GEN_TAPS[1]" "GEN_TAPS[1]" 13 33, 13 33 0, S_0x5e3f4a1c3db0;
 .timescale -9 -12;
P_0x5e3f4a1a8050 .param/l "DLY" 1 13 34, +C4<00000000000000000000000000100000>;
P_0x5e3f4a1a8090 .param/l "k" 1 13 33, +C4<01>;
S_0x5e3f4a1c4bc0 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x5e3f4a1c4820;
 .timescale -9 -12;
v0x5e3f4a1c4da0_0 .net *"_ivl_0", 0 0, L_0x5e3f4a1e54c0;  1 drivers
S_0x5e3f4a1c4ea0 .scope generate, "GEN_TAPS[2]" "GEN_TAPS[2]" 13 33, 13 33 0, S_0x5e3f4a1c3db0;
 .timescale -9 -12;
P_0x5e3f4a1c4a90 .param/l "DLY" 1 13 34, +C4<00000000000000000000000001000000>;
P_0x5e3f4a1c4ad0 .param/l "k" 1 13 33, +C4<010>;
S_0x5e3f4a1c5250 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x5e3f4a1c4ea0;
 .timescale -9 -12;
v0x5e3f4a1c5430_0 .net *"_ivl_0", 0 0, L_0x5e3f4a1e57f0;  1 drivers
S_0x5e3f4a1c5530 .scope generate, "GEN_TAPS[3]" "GEN_TAPS[3]" 13 33, 13 33 0, S_0x5e3f4a1c3db0;
 .timescale -9 -12;
P_0x5e3f4a1c5120 .param/l "DLY" 1 13 34, +C4<00000000000000000000000001100000>;
P_0x5e3f4a1c5160 .param/l "k" 1 13 33, +C4<011>;
S_0x5e3f4a1c58d0 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x5e3f4a1c5530;
 .timescale -9 -12;
v0x5e3f4a1c5ab0_0 .net *"_ivl_0", 0 0, L_0x5e3f4a1e5ac0;  1 drivers
S_0x5e3f4a1c60f0 .scope module, "u_shift_low" "shift_register_phase_shifter" 7 132, 13 6 0, S_0x5e3f4a1be530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pwm_in";
    .port_info 4 /OUTPUT 4 "pwm_ph";
P_0x5e3f4a1c62d0 .param/l "NPHASES" 0 13 8, +C4<00000000000000000000000000000100>;
P_0x5e3f4a1c6310 .param/l "PERIOD" 0 13 7, +C4<00000000000000000000000010000000>;
P_0x5e3f4a1c6350 .param/l "PHASE_STEP" 1 13 19, +C4<00000000000000000000000000100000>;
v0x5e3f4a1c7fe0_0 .net "clk", 0 0, v0x5e3f4a1d1310_0;  alias, 1 drivers
L_0x7f096fd86330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1c80a0_0 .net "en", 0 0, L_0x7f096fd86330;  1 drivers
v0x5e3f4a1c8160_0 .net "pwm_in", 0 0, v0x5e3f4a1c0fd0_0;  alias, 1 drivers
v0x5e3f4a1c8260_0 .net "pwm_ph", 3 0, L_0x5e3f4a1e6590;  alias, 1 drivers
v0x5e3f4a1c8300_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
v0x5e3f4a1c83f0_0 .var "shreg", 127 0;
L_0x5e3f4a1e6370 .part v0x5e3f4a1c83f0_0, 31, 1;
L_0x5e3f4a1e6470 .part v0x5e3f4a1c83f0_0, 63, 1;
L_0x5e3f4a1e6590 .concat8 [ 1 1 1 1], L_0x5e3f4a1e62d0, L_0x5e3f4a1e6370, L_0x5e3f4a1e6470, L_0x5e3f4a1e6770;
L_0x5e3f4a1e6770 .part v0x5e3f4a1c83f0_0, 95, 1;
S_0x5e3f4a1c65b0 .scope generate, "GEN_TAPS[0]" "GEN_TAPS[0]" 13 33, 13 33 0, S_0x5e3f4a1c60f0;
 .timescale -9 -12;
P_0x5e3f4a1c63f0 .param/l "DLY" 1 13 34, +C4<00000000000000000000000000000000>;
P_0x5e3f4a1c6430 .param/l "k" 1 13 33, +C4<00>;
S_0x5e3f4a1c6970 .scope generate, "TAP0" "TAP0" 13 36, 13 36 0, S_0x5e3f4a1c65b0;
 .timescale -9 -12;
L_0x5e3f4a1e62d0 .functor BUFZ 1, v0x5e3f4a1c0fd0_0, C4<0>, C4<0>, C4<0>;
v0x5e3f4a1c6b50_0 .net *"_ivl_1", 0 0, L_0x5e3f4a1e62d0;  1 drivers
S_0x5e3f4a1c6c50 .scope generate, "GEN_TAPS[1]" "GEN_TAPS[1]" 13 33, 13 33 0, S_0x5e3f4a1c60f0;
 .timescale -9 -12;
P_0x5e3f4a1c6820 .param/l "DLY" 1 13 34, +C4<00000000000000000000000000100000>;
P_0x5e3f4a1c6860 .param/l "k" 1 13 33, +C4<01>;
S_0x5e3f4a1c6ff0 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x5e3f4a1c6c50;
 .timescale -9 -12;
v0x5e3f4a1c71d0_0 .net *"_ivl_0", 0 0, L_0x5e3f4a1e6370;  1 drivers
S_0x5e3f4a1c72d0 .scope generate, "GEN_TAPS[2]" "GEN_TAPS[2]" 13 33, 13 33 0, S_0x5e3f4a1c60f0;
 .timescale -9 -12;
P_0x5e3f4a1c6ec0 .param/l "DLY" 1 13 34, +C4<00000000000000000000000001000000>;
P_0x5e3f4a1c6f00 .param/l "k" 1 13 33, +C4<010>;
S_0x5e3f4a1c7680 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x5e3f4a1c72d0;
 .timescale -9 -12;
v0x5e3f4a1c7860_0 .net *"_ivl_0", 0 0, L_0x5e3f4a1e6470;  1 drivers
S_0x5e3f4a1c7960 .scope generate, "GEN_TAPS[3]" "GEN_TAPS[3]" 13 33, 13 33 0, S_0x5e3f4a1c60f0;
 .timescale -9 -12;
P_0x5e3f4a1c7550 .param/l "DLY" 1 13 34, +C4<00000000000000000000000001100000>;
P_0x5e3f4a1c7590 .param/l "k" 1 13 33, +C4<011>;
S_0x5e3f4a1c7d00 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x5e3f4a1c7960;
 .timescale -9 -12;
v0x5e3f4a1c7ee0_0 .net *"_ivl_0", 0 0, L_0x5e3f4a1e6770;  1 drivers
S_0x5e3f4a1c8570 .scope module, "u_spi_reg1" "spi_reg" 7 110, 14 11 0, S_0x5e3f4a1be530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "COPI";
    .port_info 3 /INPUT 1 "CS";
    .port_info 4 /INPUT 16 "data_send_p";
    .port_info 5 /OUTPUT 1 "CIPO";
    .port_info 6 /OUTPUT 1 "mode_manual";
    .port_info 7 /OUTPUT 1 "en_pwm";
    .port_info 8 /OUTPUT 10 "duty_high";
    .port_info 9 /OUTPUT 10 "duty_low";
    .port_info 10 /OUTPUT 10 "freq_switch";
    .port_info 11 /OUTPUT 16 "COPI_register";
P_0x5e3f4a1c8750 .param/l "LENGTH_COUNT_C" 0 14 17, +C4<00000000000000000000000000000110>;
P_0x5e3f4a1c8790 .param/l "LENGTH_COUNT_P" 0 14 18, +C4<00000000000000000000000000000110>;
P_0x5e3f4a1c87d0 .param/l "LENGTH_RECIEVED_C" 0 14 15, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1c8810 .param/l "LENGTH_RECIEVED_P" 0 14 16, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1c8850 .param/l "LENGTH_SEND_C" 0 14 13, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1c8890 .param/l "LENGTH_SEND_P" 0 14 14, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1c88d0 .param/l "PAUSE" 0 14 12, +C4<00000000000000000000000000001010>;
P_0x5e3f4a1c8910 .param/l "PERIPHERY_COUNT" 0 14 19, +C4<00000000000000000000000000000100>;
P_0x5e3f4a1c8950 .param/l "PERIPHERY_SELECT" 0 14 20, +C4<00000000000000000000000000000010>;
L_0x5e3f4a1e6120 .functor BUFZ 10, v0x5e3f4a1cad60_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x5e3f4a1e6190 .functor BUFZ 10, v0x5e3f4a1cae40_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x5e3f4a1e6230 .functor BUFZ 10, v0x5e3f4a1caf20_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5e3f4a1ca150_0 .net "CIPO", 0 0, v0x5e3f4a1c9680_0;  alias, 1 drivers
v0x5e3f4a1ca210_0 .net "COPI", 0 0, v0x5e3f4a14c9f0_0;  alias, 1 drivers
v0x5e3f4a1ca2b0_0 .net "COPI_register", 15 0, v0x5e3f4a1c9910_0;  alias, 1 drivers
v0x5e3f4a1ca3b0_0 .net "CS", 0 0, L_0x5e3f4a1e7150;  alias, 1 drivers
v0x5e3f4a1ca480_0 .net "SCK", 0 0, L_0x5e3f4a1e3760;  alias, 1 drivers
v0x5e3f4a1ca520_0 .net "addr", 3 0, L_0x5e3f4a1e5e40;  1 drivers
v0x5e3f4a1ca5c0_0 .var "addr_lat", 3 0;
v0x5e3f4a1ca680_0 .net "data_send_p", 15 0, v0x5e3f4a1d1470_0;  alias, 1 drivers
v0x5e3f4a1ca7d0_0 .net "duty_high", 9 0, L_0x5e3f4a1e6120;  alias, 1 drivers
v0x5e3f4a1ca940_0 .net "duty_low", 9 0, L_0x5e3f4a1e6190;  alias, 1 drivers
v0x5e3f4a1caa20_0 .net "en_pwm", 0 0, L_0x5e3f4a1e6050;  alias, 1 drivers
v0x5e3f4a1caae0_0 .net "freq_switch", 9 0, L_0x5e3f4a1e6230;  alias, 1 drivers
v0x5e3f4a1cabc0_0 .net "mode_manual", 0 0, L_0x5e3f4a1e5f80;  alias, 1 drivers
v0x5e3f4a1cac80_0 .var "regfile0", 9 0;
v0x5e3f4a1cad60_0 .var "regfile1", 9 0;
v0x5e3f4a1cae40_0 .var "regfile2", 9 0;
v0x5e3f4a1caf20_0 .var "regfile3", 9 0;
v0x5e3f4a1cb110_0 .var "regfile4", 9 0;
v0x5e3f4a1cb1f0_0 .var "regfile5", 9 0;
v0x5e3f4a1cb2d0_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
v0x5e3f4a1cb370_0 .net "wdata", 9 0, L_0x5e3f4a1e5ee0;  1 drivers
v0x5e3f4a1cb450_0 .var "wdata_lat", 9 0;
v0x5e3f4a1cb530_0 .var "we", 0 0;
E_0x5e3f4a1c8f20 .event posedge, v0x5e3f4a1ba0d0_0;
L_0x5e3f4a1e5e40 .part v0x5e3f4a1c9910_0, 0, 4;
L_0x5e3f4a1e5ee0 .part v0x5e3f4a1c9910_0, 4, 10;
L_0x5e3f4a1e5f80 .part v0x5e3f4a1cac80_0, 0, 1;
L_0x5e3f4a1e6050 .part v0x5e3f4a1cac80_0, 1, 1;
S_0x5e3f4a1c8fa0 .scope module, "SPI_P_0" "SPI_Periphery" 14 53, 6 3 0, S_0x5e3f4a1c8570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "COPI";
    .port_info 3 /INPUT 1 "CS";
    .port_info 4 /INPUT 16 "data_send";
    .port_info 5 /OUTPUT 1 "CIPO";
    .port_info 6 /OUTPUT 16 "COPI_register";
P_0x5e3f4a1c91a0 .param/l "LENGTH_COUNT" 0 6 7, +C4<00000000000000000000000000000110>;
P_0x5e3f4a1c91e0 .param/l "LENGTH_RECIEVED" 0 6 6, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1c9220 .param/l "LENGTH_SEND" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x5e3f4a1c9260 .param/l "PAUSE" 0 6 8, +C4<00000000000000000000000000001010>;
L_0x5e3f4a14d370 .functor NOT 1, L_0x5e3f4a1e7150, C4<0>, C4<0>, C4<0>;
L_0x5e3f4a094e30 .functor AND 1, v0x5e3f4a1d1c60_0, L_0x5e3f4a14d370, C4<1>, C4<1>;
v0x5e3f4a1c9680_0 .var "CIPO", 0 0;
v0x5e3f4a1c9760_0 .var "CIPO_register", 15 0;
v0x5e3f4a1c9840_0 .net "COPI", 0 0, v0x5e3f4a14c9f0_0;  alias, 1 drivers
v0x5e3f4a1c9910_0 .var "COPI_register", 15 0;
v0x5e3f4a1c99d0_0 .net "CS", 0 0, L_0x5e3f4a1e7150;  alias, 1 drivers
v0x5e3f4a1c9a90_0 .net "SCK", 0 0, L_0x5e3f4a1e3760;  alias, 1 drivers
v0x5e3f4a1c9bc0_0 .net *"_ivl_0", 0 0, L_0x5e3f4a14d370;  1 drivers
v0x5e3f4a1c9ca0_0 .var "count", 5 0;
v0x5e3f4a1c9d80_0 .net "data_send", 15 0, v0x5e3f4a1d1470_0;  alias, 1 drivers
v0x5e3f4a1c9ed0_0 .net "rst", 0 0, v0x5e3f4a1d1c60_0;  alias, 1 drivers
v0x5e3f4a1c9f70_0 .net "rst_internal", 0 0, L_0x5e3f4a094e30;  1 drivers
E_0x5e3f4a1c95a0 .event negedge, v0x5e3f4a1c9f70_0, v0x5e3f4a1ba0d0_0;
E_0x5e3f4a1c9620/0 .event negedge, v0x5e3f4a1c9f70_0;
E_0x5e3f4a1c9620/1 .event posedge, v0x5e3f4a1ba0d0_0;
E_0x5e3f4a1c9620 .event/or E_0x5e3f4a1c9620/0, E_0x5e3f4a1c9620/1;
S_0x5e3f4a1cffd0 .scope autotask, "assert_rf_unchanged" "assert_rf_unchanged" 3 75, 3 75 0, S_0x5e3f4a15b200;
 .timescale -9 -10;
v0x5e3f4a1d01b0_0 .var/str "tag";
TD_SPI_TB.assert_rf_unchanged ;
    %load/vec4 v0x5e3f4a1cac80_0;
    %load/vec4 v0x5e3f4a1d1610_0;
    %cmp/ne;
    %jmp/1 T_0.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1cad60_0;
    %load/vec4 v0x5e3f4a1d16f0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.6;
    %jmp/1 T_0.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1cae40_0;
    %load/vec4 v0x5e3f4a1d18e0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.5;
    %jmp/1 T_0.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1caf20_0;
    %load/vec4 v0x5e3f4a1d19c0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.4;
    %jmp/1 T_0.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1cb110_0;
    %load/vec4 v0x5e3f4a1d1aa0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.3;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1cb1f0_0;
    %load/vec4 v0x5e3f4a1d1b80_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 83 "$display", "[T5][FAIL] regfile changed unexpectedly (%s)", v0x5e3f4a1d01b0_0 {0 0 0};
    %vpi_call/w 3 84 "$display", "  old: r0=%h r1=%h r2=%h r3=%h r4=%h r5=%h", v0x5e3f4a1d1610_0, v0x5e3f4a1d16f0_0, v0x5e3f4a1d18e0_0, v0x5e3f4a1d19c0_0, v0x5e3f4a1d1aa0_0, v0x5e3f4a1d1b80_0 {0 0 0};
    %vpi_call/w 3 85 "$display", "  new: r0=%h r1=%h r2=%h r3=%h r4=%h r5=%h", v0x5e3f4a1cac80_0, v0x5e3f4a1cad60_0, v0x5e3f4a1cae40_0, v0x5e3f4a1caf20_0, v0x5e3f4a1cb110_0, v0x5e3f4a1cb1f0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 90 "$display", "[T5][OK] regfile unchanged (%s)", v0x5e3f4a1d01b0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5e3f4a1d0270 .scope autotask, "snapshot_rf" "snapshot_rf" 3 64, 3 64 0, S_0x5e3f4a15b200;
 .timescale -9 -10;
TD_SPI_TB.snapshot_rf ;
    %load/vec4 v0x5e3f4a1cac80_0;
    %store/vec4 v0x5e3f4a1d1610_0, 0, 10;
    %load/vec4 v0x5e3f4a1cad60_0;
    %store/vec4 v0x5e3f4a1d16f0_0, 0, 10;
    %load/vec4 v0x5e3f4a1cae40_0;
    %store/vec4 v0x5e3f4a1d18e0_0, 0, 10;
    %load/vec4 v0x5e3f4a1caf20_0;
    %store/vec4 v0x5e3f4a1d19c0_0, 0, 10;
    %load/vec4 v0x5e3f4a1cb110_0;
    %store/vec4 v0x5e3f4a1d1aa0_0, 0, 10;
    %load/vec4 v0x5e3f4a1cb1f0_0;
    %store/vec4 v0x5e3f4a1d1b80_0, 0, 10;
    %end;
S_0x5e3f4a1d0480 .scope autotask, "spi_write0" "spi_write0" 3 45, 3 45 0, S_0x5e3f4a15b200;
 .timescale -9 -10;
; Elide local/automatic net v0x5e3f4a1d0680_0 name=_ivl_3
v0x5e3f4a1d0780_0 .var "addr", 3 0;
v0x5e3f4a1d0860_0 .var "wdata", 9 0;
E_0x5e3f4a113ec0 .event posedge, L_0x5e3f4a1d1ed0;
TD_SPI_TB.spi_write0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e3f4a1d0a50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5e3f4a1d0860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e3f4a1d0780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 48, 0, 32;
T_2.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.8, 5;
    %jmp/1 T_2.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_2.7;
T_2.8 ;
    %pop/vec4 1;
    %wait E_0x5e3f4a113ec0;
    %delay 1000, 0;
    %end;
    .scope S_0x5e3f4a169690;
T_3 ;
    %wait E_0x5e3f4a1a8660;
    %load/vec4 v0x5e3f4a1bb430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1bb670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1bb4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1baf30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a14c920_0, 0;
    %pushi/vec4 43, 0, 6;
    %assign/vec4 v0x5e3f4a1bb190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3f4a1401f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e3f4a1bb5b0_0;
    %assign/vec4 v0x5e3f4a1bb670_0, 0;
    %load/vec4 v0x5e3f4a1bb5b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.3, 9;
    %load/vec4 v0x5e3f4a1bb670_0;
    %inv;
    %and;
T_3.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x5e3f4a1baf30_0;
    %inv;
    %and;
T_3.2;
    %assign/vec4 v0x5e3f4a1bb4f0_0, 0;
    %load/vec4 v0x5e3f4a1bb0b0_0;
    %cmpi/u 27, 0, 6;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_3.6, 5;
    %load/vec4 v0x5e3f4a1bb0b0_0;
    %cmpi/u 44, 0, 6;
    %flag_get/vec4 5;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5e3f4a14c080_0;
    %load/vec4 v0x5e3f4a14c920_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e3f4a14c920_0, 0;
T_3.4 ;
    %load/vec4 v0x5e3f4a1bb4f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e3f4a1bb190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1baf30_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3f4a1bb350_0, 0, 32;
T_3.9 ;
    %load/vec4 v0x5e3f4a1bb350_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.10, 5;
    %load/vec4 v0x5e3f4a14d5e0_0;
    %load/vec4 v0x5e3f4a1bb350_0;
    %pad/u 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5e3f4a1bb350_0;
    %assign/vec4/off/d v0x5e3f4a1401f0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e3f4a1bb350_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5e3f4a1bb350_0, 0, 32;
    %jmp T_3.9;
T_3.10 ;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x5e3f4a1bb190_0;
    %cmpi/u 43, 0, 6;
    %jmp/0xz  T_3.11, 5;
    %load/vec4 v0x5e3f4a1bb190_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1bb190_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1baf30_0, 0;
T_3.12 ;
T_3.8 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e3f4a169690;
T_4 ;
    %wait E_0x5e3f4a067c40;
    %load/vec4 v0x5e3f4a1bb430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a14d510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a14c9f0_0, 0;
    %pushi/vec4 44, 0, 6;
    %assign/vec4 v0x5e3f4a1bb0b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5e3f4a1bb4f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e3f4a1bb0b0_0, 0;
    %load/vec4 v0x5e3f4a1bb270_0;
    %assign/vec4 v0x5e3f4a14d510_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5e3f4a1bb0b0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x5e3f4a14d510_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5e3f4a14c9f0_0, 0;
    %load/vec4 v0x5e3f4a14d510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5e3f4a14d510_0, 0;
    %load/vec4 v0x5e3f4a1bb0b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1bb0b0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5e3f4a1bb0b0_0;
    %pad/u 32;
    %cmpi/u 44, 0, 32;
    %jmp/0xz  T_4.6, 5;
    %load/vec4 v0x5e3f4a1bb0b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1bb0b0_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e3f4a1c1260;
T_5 ;
    %wait E_0x5e3f4a1a8660;
    %load/vec4 v0x5e3f4a1c16d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3f4a1c15e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x5e3f4a1c1500_0;
    %cmpi/u 176, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %load/vec4 v0x5e3f4a1c1500_0;
    %cmpi/u 180, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %load/vec4 v0x5e3f4a1c1500_0;
    %cmpi/u 184, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %load/vec4 v0x5e3f4a1c1500_0;
    %cmpi/u 188, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %load/vec4 v0x5e3f4a1c1500_0;
    %cmpi/u 192, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %load/vec4 v0x5e3f4a1c1500_0;
    %cmpi/u 196, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %load/vec4 v0x5e3f4a1c1500_0;
    %cmpi/u 200, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %load/vec4 v0x5e3f4a1c1500_0;
    %cmpi/u 204, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5e3f4a1c15e0_0, 0;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5e3f4a1c15e0_0, 0;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5e3f4a1c15e0_0, 0;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5e3f4a1c15e0_0, 0;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5e3f4a1c15e0_0, 0;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3f4a1c15e0_0, 0;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5e3f4a1c15e0_0, 0;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5e3f4a1c15e0_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5e3f4a1c15e0_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e3f4a1bf020;
T_6 ;
    %wait E_0x5e3f4a1a8660;
    %load/vec4 v0x5e3f4a1bf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1bf600_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e3f4a1bf7f0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1bf600_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1bf600_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e3f4a1bf020;
T_7 ;
    %wait E_0x5e3f4a1a8660;
    %load/vec4 v0x5e3f4a1bf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1bf470_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5e3f4a1bf7f0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1bf470_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1bf470_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5e3f4a1bf020;
T_8 ;
    %wait E_0x5e3f4a1a8660;
    %load/vec4 v0x5e3f4a1bf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e3f4a1bf3b0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3f4a1bf540_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5e3f4a1bf3b0_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5e3f4a1bf540_0;
    %inv;
    %store/vec4 v0x5e3f4a1bf540_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e3f4a1bf3b0_0, 0, 6;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5e3f4a1bf3b0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5e3f4a1bf3b0_0, 0, 6;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e3f4a1bfa70;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3f4a1c0660, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3f4a1c0660, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3f4a1c0660, 4, 0;
    %pushi/vec4 37, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3f4a1c0660, 4, 0;
    %pushi/vec4 85, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3f4a1c0660, 4, 0;
    %pushi/vec4 91, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3f4a1c0660, 4, 0;
    %pushi/vec4 119, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3f4a1c0660, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e3f4a1c0660, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x5e3f4a1bfa70;
T_10 ;
    %wait E_0x5e3f4a1bfc40;
    %load/vec4 v0x5e3f4a1c08c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e3f4a1c03e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5e3f4a1c03e0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e3f4a1c03e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5e3f4a1c03e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5e3f4a1c03e0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e3f4a1bfa70;
T_11 ;
    %wait E_0x5e3f4a1a8170;
    %load/vec4 v0x5e3f4a1c03e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3f4a1c0720_0, 0, 1;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0x5e3f4a1c07e0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5e3f4a1c0720_0, 0, 1;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0x5e3f4a1c07e0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x5e3f4a1c0720_0, 0, 1;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x5e3f4a1c07e0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x5e3f4a1c0720_0, 0, 1;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x5e3f4a1c07e0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x5e3f4a1c0720_0, 0, 1;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x5e3f4a1c07e0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5e3f4a1c0720_0, 0, 1;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x5e3f4a1c07e0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x5e3f4a1c0720_0, 0, 1;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x5e3f4a1c07e0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5e3f4a1c0720_0, 0, 1;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x5e3f4a1c07e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5e3f4a1c0720_0, 0, 1;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5e3f4a1c0a10;
T_12 ;
    %wait E_0x5e3f4a1a8660;
    %load/vec4 v0x5e3f4a1c10c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5e3f4a1c0d70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5e3f4a1c0d70_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5e3f4a1c0d70_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5e3f4a1c0d70_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5e3f4a1c0d70_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e3f4a1c0a10;
T_13 ;
    %wait E_0x5e3f4a1a8660;
    %load/vec4 v0x5e3f4a1c10c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1c0f30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5e3f4a1c0d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1c0f30_0, 0;
T_13.2 ;
    %load/vec4 v0x5e3f4a1c0e30_0;
    %load/vec4 v0x5e3f4a1c0d70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1c0f30_0, 0;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5e3f4a1c0a10;
T_14 ;
    %wait E_0x5e3f4a1a8660;
    %load/vec4 v0x5e3f4a1c10c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1c0fd0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5e3f4a1c0d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1c0fd0_0, 0;
T_14.2 ;
    %load/vec4 v0x5e3f4a1c0d70_0;
    %cmpi/u 112, 0, 7;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1c0fd0_0, 0;
T_14.4 ;
    %load/vec4 v0x5e3f4a1c0e30_0;
    %addi 10, 0, 7;
    %load/vec4 v0x5e3f4a1c0d70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1c0fd0_0, 0;
T_14.6 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5e3f4a1c1820;
T_15 ;
    %wait E_0x5e3f4a1c1d70;
    %load/vec4 v0x5e3f4a1c3a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3f4a1c3600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3f4a1c36e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3f4a1c37c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3f4a1c38a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a1c32a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5e3f4a1c3980_0;
    %assign/vec4 v0x5e3f4a1c3600_0, 0;
    %load/vec4 v0x5e3f4a1c3600_0;
    %assign/vec4 v0x5e3f4a1c36e0_0, 0;
    %load/vec4 v0x5e3f4a1c36e0_0;
    %assign/vec4 v0x5e3f4a1c37c0_0, 0;
    %load/vec4 v0x5e3f4a1c37c0_0;
    %assign/vec4 v0x5e3f4a1c38a0_0, 0;
    %load/vec4 v0x5e3f4a1c3440_0;
    %assign/vec4 v0x5e3f4a1c32a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5e3f4a1c1820;
T_16 ;
    %wait E_0x5e3f4a1c1d10;
    %load/vec4 v0x5e3f4a1c3600_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1c2ec0_0, 0, 16;
    %jmp T_16.10;
T_16.0 ;
    %pushi/vec4 59392, 0, 16;
    %store/vec4 v0x5e3f4a1c2ec0_0, 0, 16;
    %jmp T_16.10;
T_16.1 ;
    %pushi/vec4 60928, 0, 16;
    %store/vec4 v0x5e3f4a1c2ec0_0, 0, 16;
    %jmp T_16.10;
T_16.2 ;
    %pushi/vec4 62464, 0, 16;
    %store/vec4 v0x5e3f4a1c2ec0_0, 0, 16;
    %jmp T_16.10;
T_16.3 ;
    %pushi/vec4 64000, 0, 16;
    %store/vec4 v0x5e3f4a1c2ec0_0, 0, 16;
    %jmp T_16.10;
T_16.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1c2ec0_0, 0, 16;
    %jmp T_16.10;
T_16.5 ;
    %pushi/vec4 1536, 0, 16;
    %store/vec4 v0x5e3f4a1c2ec0_0, 0, 16;
    %jmp T_16.10;
T_16.6 ;
    %pushi/vec4 3072, 0, 16;
    %store/vec4 v0x5e3f4a1c2ec0_0, 0, 16;
    %jmp T_16.10;
T_16.7 ;
    %pushi/vec4 4608, 0, 16;
    %store/vec4 v0x5e3f4a1c2ec0_0, 0, 16;
    %jmp T_16.10;
T_16.8 ;
    %pushi/vec4 6144, 0, 16;
    %store/vec4 v0x5e3f4a1c2ec0_0, 0, 16;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5e3f4a1c1820;
T_17 ;
    %wait E_0x5e3f4a1c1c80;
    %load/vec4 v0x5e3f4a1c36e0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1c2fa0_0, 0, 16;
    %jmp T_17.10;
T_17.0 ;
    %pushi/vec4 5108, 0, 16;
    %store/vec4 v0x5e3f4a1c2fa0_0, 0, 16;
    %jmp T_17.10;
T_17.1 ;
    %pushi/vec4 3831, 0, 16;
    %store/vec4 v0x5e3f4a1c2fa0_0, 0, 16;
    %jmp T_17.10;
T_17.2 ;
    %pushi/vec4 2554, 0, 16;
    %store/vec4 v0x5e3f4a1c2fa0_0, 0, 16;
    %jmp T_17.10;
T_17.3 ;
    %pushi/vec4 1277, 0, 16;
    %store/vec4 v0x5e3f4a1c2fa0_0, 0, 16;
    %jmp T_17.10;
T_17.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1c2fa0_0, 0, 16;
    %jmp T_17.10;
T_17.5 ;
    %pushi/vec4 64259, 0, 16;
    %store/vec4 v0x5e3f4a1c2fa0_0, 0, 16;
    %jmp T_17.10;
T_17.6 ;
    %pushi/vec4 62982, 0, 16;
    %store/vec4 v0x5e3f4a1c2fa0_0, 0, 16;
    %jmp T_17.10;
T_17.7 ;
    %pushi/vec4 61705, 0, 16;
    %store/vec4 v0x5e3f4a1c2fa0_0, 0, 16;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 60428, 0, 16;
    %store/vec4 v0x5e3f4a1c2fa0_0, 0, 16;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5e3f4a1c1820;
T_18 ;
    %wait E_0x5e3f4a1c1c20;
    %load/vec4 v0x5e3f4a1c37c0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1c3080_0, 0, 16;
    %jmp T_18.10;
T_18.0 ;
    %pushi/vec4 6140, 0, 16;
    %store/vec4 v0x5e3f4a1c3080_0, 0, 16;
    %jmp T_18.10;
T_18.1 ;
    %pushi/vec4 4605, 0, 16;
    %store/vec4 v0x5e3f4a1c3080_0, 0, 16;
    %jmp T_18.10;
T_18.2 ;
    %pushi/vec4 3070, 0, 16;
    %store/vec4 v0x5e3f4a1c3080_0, 0, 16;
    %jmp T_18.10;
T_18.3 ;
    %pushi/vec4 1535, 0, 16;
    %store/vec4 v0x5e3f4a1c3080_0, 0, 16;
    %jmp T_18.10;
T_18.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1c3080_0, 0, 16;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 64001, 0, 16;
    %store/vec4 v0x5e3f4a1c3080_0, 0, 16;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 62466, 0, 16;
    %store/vec4 v0x5e3f4a1c3080_0, 0, 16;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 60931, 0, 16;
    %store/vec4 v0x5e3f4a1c3080_0, 0, 16;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 59396, 0, 16;
    %store/vec4 v0x5e3f4a1c3080_0, 0, 16;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5e3f4a1c1820;
T_19 ;
    %wait E_0x5e3f4a1c1bc0;
    %load/vec4 v0x5e3f4a1c38a0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1c3520_0, 0, 16;
    %jmp T_19.10;
T_19.0 ;
    %pushi/vec4 60424, 0, 16;
    %store/vec4 v0x5e3f4a1c3520_0, 0, 16;
    %jmp T_19.10;
T_19.1 ;
    %pushi/vec4 61702, 0, 16;
    %store/vec4 v0x5e3f4a1c3520_0, 0, 16;
    %jmp T_19.10;
T_19.2 ;
    %pushi/vec4 62980, 0, 16;
    %store/vec4 v0x5e3f4a1c3520_0, 0, 16;
    %jmp T_19.10;
T_19.3 ;
    %pushi/vec4 64258, 0, 16;
    %store/vec4 v0x5e3f4a1c3520_0, 0, 16;
    %jmp T_19.10;
T_19.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1c3520_0, 0, 16;
    %jmp T_19.10;
T_19.5 ;
    %pushi/vec4 1278, 0, 16;
    %store/vec4 v0x5e3f4a1c3520_0, 0, 16;
    %jmp T_19.10;
T_19.6 ;
    %pushi/vec4 2556, 0, 16;
    %store/vec4 v0x5e3f4a1c3520_0, 0, 16;
    %jmp T_19.10;
T_19.7 ;
    %pushi/vec4 3834, 0, 16;
    %store/vec4 v0x5e3f4a1c3520_0, 0, 16;
    %jmp T_19.10;
T_19.8 ;
    %pushi/vec4 5112, 0, 16;
    %store/vec4 v0x5e3f4a1c3520_0, 0, 16;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5e3f4a1c1820;
T_20 ;
    %wait E_0x5e3f4a1c0ba0;
    %load/vec4 v0x5e3f4a1c3360_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_20.0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1c3440_0, 0, 16;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5e3f4a1c3360_0;
    %cmpi/s 30925, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.2, 5;
    %pushi/vec4 30925, 0, 16;
    %store/vec4 v0x5e3f4a1c3440_0, 0, 16;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x5e3f4a1c3360_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5e3f4a1c3440_0, 0, 16;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5e3f4a1c3db0;
T_21 ;
    %wait E_0x5e3f4a1c4190;
    %load/vec4 v0x5e3f4a1c5ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5e3f4a1c5f70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5e3f4a1c5c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5e3f4a1c5f70_0;
    %parti/s 127, 0, 2;
    %load/vec4 v0x5e3f4a1c5d30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e3f4a1c5f70_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5e3f4a1c8fa0;
T_22 ;
    %wait E_0x5e3f4a1c9620;
    %load/vec4 v0x5e3f4a1c9f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e3f4a1c9ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a1c9910_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5e3f4a1c9ca0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_22.2, 5;
    %load/vec4 v0x5e3f4a1c9840_0;
    %load/vec4 v0x5e3f4a1c9910_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e3f4a1c9910_0, 0;
    %load/vec4 v0x5e3f4a1c9ca0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1c9ca0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5e3f4a1c9ca0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_22.4, 5;
    %load/vec4 v0x5e3f4a1c9ca0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1c9ca0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5e3f4a1c9ca0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e3f4a1c9ca0_0, 0;
T_22.6 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5e3f4a1c8fa0;
T_23 ;
    %wait E_0x5e3f4a1c95a0;
    %load/vec4 v0x5e3f4a1c9f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5e3f4a1c99d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %assign/vec4 v0x5e3f4a1c9680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a1c9760_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5e3f4a1c9ca0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x5e3f4a1c9d80_0;
    %assign/vec4 v0x5e3f4a1c9760_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x5e3f4a1c9ca0_0;
    %pad/u 32;
    %cmpi/u 34, 0, 32;
    %jmp/0xz  T_23.6, 5;
    %load/vec4 v0x5e3f4a1c99d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_23.8, 8;
    %load/vec4 v0x5e3f4a1c9760_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %assign/vec4 v0x5e3f4a1c9680_0, 0;
    %load/vec4 v0x5e3f4a1c9760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5e3f4a1c9760_0, 0;
T_23.6 ;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5e3f4a1c8570;
T_24 ;
    %wait E_0x5e3f4a1c8f20;
    %load/vec4 v0x5e3f4a1cb2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e3f4a1ca5c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5e3f4a1cb450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1cb530_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5e3f4a1ca2b0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x5e3f4a1ca5c0_0, 0;
    %load/vec4 v0x5e3f4a1ca2b0_0;
    %parti/s 10, 4, 4;
    %assign/vec4 v0x5e3f4a1cb450_0, 0;
    %load/vec4 v0x5e3f4a1ca2b0_0;
    %parti/s 4, 0, 2;
    %cmpi/u 5, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5e3f4a1cb530_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5e3f4a1c8570;
T_25 ;
    %wait E_0x5e3f4a1c8f20;
    %load/vec4 v0x5e3f4a1cb2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5e3f4a1cac80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5e3f4a1cad60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5e3f4a1cae40_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5e3f4a1caf20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5e3f4a1cb110_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5e3f4a1cb1f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5e3f4a1cb530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5e3f4a1ca5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %jmp T_25.11;
T_25.4 ;
    %load/vec4 v0x5e3f4a1cb450_0;
    %assign/vec4 v0x5e3f4a1cac80_0, 0;
    %jmp T_25.11;
T_25.5 ;
    %load/vec4 v0x5e3f4a1cb450_0;
    %assign/vec4 v0x5e3f4a1cad60_0, 0;
    %jmp T_25.11;
T_25.6 ;
    %load/vec4 v0x5e3f4a1cb450_0;
    %assign/vec4 v0x5e3f4a1cae40_0, 0;
    %jmp T_25.11;
T_25.7 ;
    %load/vec4 v0x5e3f4a1cb450_0;
    %assign/vec4 v0x5e3f4a1caf20_0, 0;
    %jmp T_25.11;
T_25.8 ;
    %load/vec4 v0x5e3f4a1cb450_0;
    %assign/vec4 v0x5e3f4a1cb110_0, 0;
    %jmp T_25.11;
T_25.9 ;
    %load/vec4 v0x5e3f4a1cb450_0;
    %assign/vec4 v0x5e3f4a1cb1f0_0, 0;
    %jmp T_25.11;
T_25.11 ;
    %pop/vec4 1;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5e3f4a1c60f0;
T_26 ;
    %wait E_0x5e3f4a1c4190;
    %load/vec4 v0x5e3f4a1c8300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5e3f4a1c83f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5e3f4a1c80a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5e3f4a1c83f0_0;
    %parti/s 127, 0, 2;
    %load/vec4 v0x5e3f4a1c8160_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e3f4a1c83f0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5e3f4a1bb8d0;
T_27 ;
    %wait E_0x5e3f4a1a86a0;
    %load/vec4 v0x5e3f4a1bc4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e3f4a1bc250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a1bbf40_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5e3f4a1bc250_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_27.2, 5;
    %load/vec4 v0x5e3f4a1bbe70_0;
    %load/vec4 v0x5e3f4a1bbf40_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e3f4a1bbf40_0, 0;
    %load/vec4 v0x5e3f4a1bc250_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1bc250_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x5e3f4a1bc250_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_27.4, 5;
    %load/vec4 v0x5e3f4a1bc250_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1bc250_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x5e3f4a1bc250_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e3f4a1bc250_0, 0;
T_27.6 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5e3f4a1bb8d0;
T_28 ;
    %wait E_0x5e3f4a1a8360;
    %load/vec4 v0x5e3f4a1bc4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5e3f4a1bbfe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_28.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.3, 8;
T_28.2 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_28.3, 8;
 ; End of false expr.
    %blend;
T_28.3;
    %assign/vec4 v0x5e3f4a1bbcb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a1bbd90_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5e3f4a1bc250_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x5e3f4a1bc330_0;
    %assign/vec4 v0x5e3f4a1bbd90_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x5e3f4a1bc250_0;
    %pad/u 32;
    %cmpi/u 34, 0, 32;
    %jmp/0xz  T_28.6, 5;
    %load/vec4 v0x5e3f4a1bbfe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %load/vec4 v0x5e3f4a1bbd90_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %assign/vec4 v0x5e3f4a1bbcb0_0, 0;
    %load/vec4 v0x5e3f4a1bbd90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5e3f4a1bbd90_0, 0;
T_28.6 ;
T_28.5 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5e3f4a1bc6a0;
T_29 ;
    %wait E_0x5e3f4a1bcb70;
    %load/vec4 v0x5e3f4a1bd490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e3f4a1bd250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a1bceb0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5e3f4a1bd250_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_29.2, 5;
    %load/vec4 v0x5e3f4a1bcd90_0;
    %load/vec4 v0x5e3f4a1bceb0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e3f4a1bceb0_0, 0;
    %load/vec4 v0x5e3f4a1bd250_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1bd250_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5e3f4a1bd250_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_29.4, 5;
    %load/vec4 v0x5e3f4a1bd250_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1bd250_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x5e3f4a1bd250_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_29.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e3f4a1bd250_0, 0;
T_29.6 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5e3f4a1bc6a0;
T_30 ;
    %wait E_0x5e3f4a1bcb10;
    %load/vec4 v0x5e3f4a1bd490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x5e3f4a1bcf70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_30.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.3, 8;
T_30.2 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_30.3, 8;
 ; End of false expr.
    %blend;
T_30.3;
    %assign/vec4 v0x5e3f4a1bcbd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a1bccb0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5e3f4a1bd250_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x5e3f4a1bd330_0;
    %assign/vec4 v0x5e3f4a1bccb0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x5e3f4a1bd250_0;
    %pad/u 32;
    %cmpi/u 34, 0, 32;
    %jmp/0xz  T_30.6, 5;
    %load/vec4 v0x5e3f4a1bcf70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_30.8, 8;
    %load/vec4 v0x5e3f4a1bccb0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_30.9, 8;
T_30.8 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_30.9, 8;
 ; End of false expr.
    %blend;
T_30.9;
    %assign/vec4 v0x5e3f4a1bcbd0_0, 0;
    %load/vec4 v0x5e3f4a1bccb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5e3f4a1bccb0_0, 0;
T_30.6 ;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5e3f4a1bd650;
T_31 ;
    %wait E_0x5e3f4a1bdad0;
    %load/vec4 v0x5e3f4a1be350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e3f4a1be110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a1bddc0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5e3f4a1be110_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_31.2, 5;
    %load/vec4 v0x5e3f4a1bdcf0_0;
    %load/vec4 v0x5e3f4a1bddc0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e3f4a1bddc0_0, 0;
    %load/vec4 v0x5e3f4a1be110_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1be110_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x5e3f4a1be110_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_31.4, 5;
    %load/vec4 v0x5e3f4a1be110_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5e3f4a1be110_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x5e3f4a1be110_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_31.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5e3f4a1be110_0, 0;
T_31.6 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5e3f4a1bd650;
T_32 ;
    %wait E_0x5e3f4a1bda50;
    %load/vec4 v0x5e3f4a1be350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x5e3f4a1bde80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_32.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.3, 8;
T_32.2 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_32.3, 8;
 ; End of false expr.
    %blend;
T_32.3;
    %assign/vec4 v0x5e3f4a1bdb30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5e3f4a1bdc10_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5e3f4a1be110_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x5e3f4a1be1f0_0;
    %assign/vec4 v0x5e3f4a1bdc10_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x5e3f4a1be110_0;
    %pad/u 32;
    %cmpi/u 34, 0, 32;
    %jmp/0xz  T_32.6, 5;
    %load/vec4 v0x5e3f4a1bde80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_32.8, 8;
    %load/vec4 v0x5e3f4a1bdc10_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %assign/vec4 v0x5e3f4a1bdb30_0, 0;
    %load/vec4 v0x5e3f4a1bdc10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5e3f4a1bdc10_0, 0;
T_32.6 ;
T_32.5 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5e3f4a15b200;
T_33 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5e3f4a1d0b60_0, 0, 32;
    %end;
    .thread T_33, $init;
    .scope S_0x5e3f4a15b200;
T_34 ;
    %vpi_call/w 3 100 "$dumpfile", "tb_spi.vcd" {0 0 0};
    %vpi_call/w 3 101 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e3f4a15b200 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3f4a1d1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3f4a1d1310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3f4a1d1d00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e3f4a1d0a50_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3f4a1d1df0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3f4a1d1470_0, 0, 16;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3f4a1d1c60_0, 0, 1;
    %delay 1100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3f4a1d1530_0, 0, 32;
T_34.0 ;
    %load/vec4 v0x5e3f4a1d1530_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_34.1, 5;
    %vpi_func 3 116 "$dist_uniform" 32, v0x5e3f4a1d0b60_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %vpi_func 3 117 "$dist_uniform" 32, v0x5e3f4a1d0b60_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x5e3f4a1d1470_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.3, 5;
    %jmp/1 T_34.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.2;
T_34.3 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1cd990_0;
    %load/vec4 v0x5e3f4a1d1470_0;
    %cmp/e;
    %jmp/0xz  T_34.4, 4;
    %vpi_call/w 3 130 "$display", "\012Data sent from periphary is %b data recieved in the controller is %b on iteration number %d-success", v0x5e3f4a1d1470_0, v0x5e3f4a1cd990_0, v0x5e3f4a1d1530_0 {0 0 0};
    %jmp T_34.5;
T_34.4 ;
    %vpi_call/w 3 133 "$display", "\012Data sent from Peripheral unit to controller is %b data recieved is %b on iteration number %d- fail", v0x5e3f4a1d1470_0, v0x5e3f4a1cd990_0, v0x5e3f4a1d1530_0 {0 0 0};
T_34.5 ;
    %load/vec4 v0x5e3f4a1cdad0_0;
    %load/vec4 v0x5e3f4a1d13b0_0;
    %cmp/e;
    %jmp/0xz  T_34.6, 4;
    %vpi_call/w 3 139 "$display", "\012Data sent from controller is %b data recieved in the Peripheral unit is %b on iteration number %d-success", v0x5e3f4a1d13b0_0, v0x5e3f4a1cdad0_0, v0x5e3f4a1d1530_0 {0 0 0};
    %jmp T_34.7;
T_34.6 ;
    %vpi_call/w 3 142 "$display", "\012Data sent from controller to periphary is %b data recieved is %b on iteration number %d- fail", v0x5e3f4a1d13b0_0, v0x5e3f4a1cdad0_0, v0x5e3f4a1d1530_0 {0 0 0};
T_34.7 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e3f4a1d1530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5e3f4a1d1530_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %vpi_call/w 3 147 "$display", "\012Test 1 completed successfully\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3f4a1d1530_0, 0, 32;
T_34.8 ;
    %load/vec4 v0x5e3f4a1d1530_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_34.9, 5;
    %vpi_func 3 153 "$dist_uniform" 32, v0x5e3f4a1d0b60_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %vpi_func 3 154 "$dist_uniform" 32, v0x5e3f4a1d0b60_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x5e3f4a1d1470_0, 0, 16;
    %vpi_func 3 155 "$dist_uniform" 32, v0x5e3f4a1d0b60_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000101010 {0 0 0};
    %store/vec4 v0x5e3f4a1d1df0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %load/vec4 v0x5e3f4a1d1df0_0;
T_34.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.11, 5;
    %jmp/1 T_34.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.10;
T_34.11 ;
    %pop/vec4 1;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 45, 0, 32;
    %load/vec4 v0x5e3f4a1d1df0_0;
    %sub;
T_34.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.13, 5;
    %jmp/1 T_34.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.12;
T_34.13 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1cd990_0;
    %load/vec4 v0x5e3f4a1d1470_0;
    %cmp/e;
    %jmp/0xz  T_34.14, 4;
    %vpi_call/w 3 176 "$display", "\012Data sent from periphary is %b data recieved in the controller is %b on iteration number %d-success", v0x5e3f4a1d1470_0, v0x5e3f4a1cd990_0, v0x5e3f4a1d1530_0 {0 0 0};
    %jmp T_34.15;
T_34.14 ;
    %vpi_call/w 3 179 "$display", "\012Data sent from Peripheral unit to controller is %b data recieved is %b on iteration number %d- fail", v0x5e3f4a1d1470_0, v0x5e3f4a1cd990_0, v0x5e3f4a1d1530_0 {0 0 0};
T_34.15 ;
    %load/vec4 v0x5e3f4a1cdad0_0;
    %load/vec4 v0x5e3f4a1d13b0_0;
    %cmp/e;
    %jmp/0xz  T_34.16, 4;
    %vpi_call/w 3 185 "$display", "\012Data sent from controller is %b data recieved in the Peripheral unit is %b on iteration number %d-success", v0x5e3f4a1d13b0_0, v0x5e3f4a1cdad0_0, v0x5e3f4a1d1530_0 {0 0 0};
    %jmp T_34.17;
T_34.16 ;
    %vpi_call/w 3 188 "$display", "\012Data sent from controller to periphary is %b data recieved is %b on iteration number %d- fail", v0x5e3f4a1d13b0_0, v0x5e3f4a1cdad0_0, v0x5e3f4a1d1530_0 {0 0 0};
T_34.17 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e3f4a1d1530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5e3f4a1d1530_0, 0, 32;
    %jmp T_34.8;
T_34.9 ;
    %vpi_call/w 3 193 "$display", "\012Test 2 completed successfully\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e3f4a1d1530_0, 0, 32;
T_34.18 ;
    %load/vec4 v0x5e3f4a1d1530_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_34.19, 5;
    %vpi_func 3 198 "$dist_uniform" 32, v0x5e3f4a1d0b60_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %vpi_func 3 199 "$dist_uniform" 32, v0x5e3f4a1d0b60_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x5e3f4a1d1470_0, 0, 16;
    %vpi_func 3 200 "$dist_uniform" 32, v0x5e3f4a1d0b60_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %pad/s 2;
    %store/vec4 v0x5e3f4a1d0a50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.21, 5;
    %jmp/1 T_34.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.20;
T_34.21 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1cd990_0;
    %load/vec4 v0x5e3f4a1d1470_0;
    %cmp/e;
    %jmp/0xz  T_34.22, 4;
    %vpi_call/w 3 213 "$display", "\012Data sent from periphary number %d is %b data recieved in the controller is %b on iteration number %d-success", v0x5e3f4a1d0a50_0, v0x5e3f4a1d1470_0, v0x5e3f4a1cd990_0, v0x5e3f4a1d1530_0 {0 0 0};
    %jmp T_34.23;
T_34.22 ;
    %vpi_call/w 3 216 "$display", "\012Data sent from periphery number %d to controller is %b data recieved is %b on iteration number %d- fail", v0x5e3f4a1d0a50_0, v0x5e3f4a1d1470_0, v0x5e3f4a1cd990_0, v0x5e3f4a1d1530_0 {0 0 0};
    %vpi_call/w 3 217 "$finish" {0 0 0};
T_34.23 ;
    %load/vec4 v0x5e3f4a1d0950_0;
    %load/vec4 v0x5e3f4a1d13b0_0;
    %cmp/e;
    %jmp/0xz  T_34.24, 4;
    %vpi_call/w 3 222 "$display", "\012Data sent from controller is %b data recieved in the periphery number %d is %b on iteration number %d-success", v0x5e3f4a1d13b0_0, v0x5e3f4a1d0a50_0, v0x5e3f4a1d0950_0, v0x5e3f4a1d1530_0 {0 0 0};
    %jmp T_34.25;
T_34.24 ;
    %vpi_call/w 3 224 "$display", "\012Data sent from controller to periphary number %d is %b data recieved is %b on iteration number %d- fail", v0x5e3f4a1d0a50_0, v0x5e3f4a1d13b0_0, v0x5e3f4a1d0950_0, v0x5e3f4a1d1530_0 {0 0 0};
    %vpi_call/w 3 225 "$finish" {0 0 0};
T_34.25 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e3f4a1d1530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5e3f4a1d1530_0, 0, 32;
    %jmp T_34.18;
T_34.19 ;
    %vpi_call/w 3 230 "$display", "\012Test 3 completed successfully\012" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e3f4a1d0a50_0, 0, 2;
    %pushi/vec4 8241, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.27, 5;
    %jmp/1 T_34.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.26;
T_34.27 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1ca7d0_0;
    %cmpi/ne 515, 0, 10;
    %jmp/0xz  T_34.28, 6;
    %vpi_call/w 3 250 "$display", "[T4][FAIL] addr duty_high=%h", v0x5e3f4a1ca520_0 {0 0 0};
    %vpi_call/w 3 251 "$display", "[T4][FAIL] WDATA duty_high=%h", v0x5e3f4a1cb370_0 {0 0 0};
    %vpi_call/w 3 252 "$display", "[T4][FAIL] REG1 duty_high=%h", v0x5e3f4a1ca7d0_0 {0 0 0};
    %vpi_call/w 3 253 "$display", "[T4][FAIL] REG1 duty_high=%h", &PV<v0x5e3f4a1cad60_0, 5, 10> {0 0 0};
    %vpi_call/w 3 254 "$finish" {0 0 0};
T_34.28 ;
    %vpi_call/w 3 256 "$display", "[T4][OK] REG1 duty_high=0x155" {0 0 0};
    %pushi/vec4 48, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.31, 5;
    %jmp/1 T_34.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.30;
T_34.31 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1cd000_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_34.34, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1ccdd0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_34.34;
    %jmp/0xz  T_34.32, 6;
    %vpi_call/w 3 272 "$display", "[T4][FAIL] REG0 mode_manual=%b en_pwm=%b", v0x5e3f4a1cd000_0, v0x5e3f4a1ccdd0_0 {0 0 0};
    %vpi_call/w 3 275 "$finish" {0 0 0};
T_34.32 ;
    %vpi_call/w 3 277 "$display", "[T4][OK] REG0 mode_manual=1 en_pwm=1" {0 0 0};
    %pushi/vec4 2722, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.35 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.36, 5;
    %jmp/1 T_34.36, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.35;
T_34.36 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1ca940_0;
    %cmpi/ne 170, 0, 10;
    %jmp/0xz  T_34.37, 6;
    %vpi_call/w 3 294 "$display", "[T4][FAIL] REG2 duty_low=%h", v0x5e3f4a1ca940_0 {0 0 0};
T_34.37 ;
    %vpi_call/w 3 297 "$display", "[T4][OK] REG2 duty_low=0x0AA" {0 0 0};
    %pushi/vec4 15363, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.40, 5;
    %jmp/1 T_34.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.39;
T_34.40 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1ccf60_0;
    %cmpi/ne 960, 0, 10;
    %jmp/0xz  T_34.41, 6;
    %vpi_call/w 3 312 "$display", "[T4][FAIL] REG3 freq_switch=%h", v0x5e3f4a1ccf60_0 {0 0 0};
    %vpi_call/w 3 313 "$finish" {0 0 0};
T_34.41 ;
    %vpi_call/w 3 315 "$display", "[T4][OK] REG3 freq_switch=0x3C0" {0 0 0};
    %vpi_call/w 3 316 "$display", "\012Test 4 completed successfully\012" {0 0 0};
    %vpi_call/w 3 321 "$display", "\012[T5] Extreme / Corner Case Tests begin\012" {0 0 0};
    %pushi/vec4 8177, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.43 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.44, 5;
    %jmp/1 T_34.44, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.43;
T_34.44 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1ca7d0_0;
    %cmpi/ne 511, 0, 10;
    %jmp/0xz  T_34.45, 6;
    %vpi_call/w 3 334 "$display", "[T5][FAIL] REG1 max write expected 1FF got %h", v0x5e3f4a1ca7d0_0 {0 0 0};
    %vpi_call/w 3 335 "$finish" {0 0 0};
T_34.45 ;
    %vpi_call/w 3 337 "$display", "[T5][OK] REG1 max=1FF" {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.47 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.48, 5;
    %jmp/1 T_34.48, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.47;
T_34.48 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1cc240_0;
    %pad/u 10;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_34.49, 6;
    %vpi_call/w 3 348 "$display", "[T5][FAIL] REG1 min write expected 000 got %h", v0x5e3f4a1cc240_0 {0 0 0};
    %vpi_call/w 3 349 "$finish" {0 0 0};
T_34.49 ;
    %vpi_call/w 3 351 "$display", "[T5][OK] REG1 min=0" {0 0 0};
    %pushi/vec4 48, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.51 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.52, 5;
    %jmp/1 T_34.52, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.51;
T_34.52 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1cd000_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_34.55, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1ccdd0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_34.55;
    %jmp/0xz  T_34.53, 6;
    %vpi_call/w 3 365 "$display", "[T5][FAIL] REG0 bits write expected 11 got mode=%b en=%b", v0x5e3f4a1cd000_0, v0x5e3f4a1ccdd0_0 {0 0 0};
    %vpi_call/w 3 367 "$finish" {0 0 0};
T_34.53 ;
    %vpi_call/w 3 369 "$display", "[T5][OK] REG0 bits=11" {0 0 0};
    %pushi/vec4 16373, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.56 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.57, 5;
    %jmp/1 T_34.57, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.56;
T_34.57 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1cb1f0_0;
    %cmpi/ne 1023, 0, 10;
    %jmp/0xz  T_34.58, 6;
    %vpi_call/w 3 380 "$display", "[T5][FAIL] REG5 max write expected 3FF got %h", v0x5e3f4a1cb1f0_0 {0 0 0};
    %vpi_call/w 3 381 "$finish" {0 0 0};
T_34.58 ;
    %vpi_call/w 3 383 "$display", "[T5][OK] REG5 max=3FF" {0 0 0};
    %alloc S_0x5e3f4a1d0270;
    %fork TD_SPI_TB.snapshot_rf, S_0x5e3f4a1d0270;
    %join;
    %free S_0x5e3f4a1d0270;
    %pushi/vec4 5462, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.61, 5;
    %jmp/1 T_34.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.60;
T_34.61 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %alloc S_0x5e3f4a1cffd0;
    %pushi/str "illegal addr 6";
    %store/str v0x5e3f4a1d01b0_0;
    %fork TD_SPI_TB.assert_rf_unchanged, S_0x5e3f4a1cffd0;
    %join;
    %free S_0x5e3f4a1cffd0;
    %alloc S_0x5e3f4a1d0270;
    %fork TD_SPI_TB.snapshot_rf, S_0x5e3f4a1d0270;
    %join;
    %free S_0x5e3f4a1d0270;
    %pushi/vec4 10927, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.62 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.63, 5;
    %jmp/1 T_34.63, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.62;
T_34.63 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %alloc S_0x5e3f4a1cffd0;
    %pushi/str "illegal addr F";
    %store/str v0x5e3f4a1d01b0_0;
    %fork TD_SPI_TB.assert_rf_unchanged, S_0x5e3f4a1cffd0;
    %join;
    %free S_0x5e3f4a1cffd0;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.64 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.65, 5;
    %jmp/1 T_34.65, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.64;
T_34.65 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 34, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.66 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.67, 5;
    %jmp/1 T_34.67, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.66;
T_34.67 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 15010, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.68 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.69, 5;
    %jmp/1 T_34.69, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.68;
T_34.69 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1cc8a0_0;
    %pad/u 10;
    %cmpi/ne 938, 0, 10;
    %jmp/0xz  T_34.70, 6;
    %vpi_call/w 3 440 "$display", "[T5][FAIL] overwrite REG2 expected 3AA got %h", v0x5e3f4a1cc8a0_0 {0 0 0};
    %vpi_call/w 3 441 "$finish" {0 0 0};
T_34.70 ;
    %vpi_call/w 3 443 "$display", "[T5][OK] overwrite REG2 last-wins" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e3f4a1d0a50_0, 0, 2;
    %pushi/vec4 259, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.72 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.73, 5;
    %jmp/1 T_34.73, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.72;
T_34.73 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 515, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.74 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.75, 5;
    %jmp/1 T_34.75, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.74;
T_34.75 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 15363, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.76 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.77, 5;
    %jmp/1 T_34.77, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.76;
T_34.77 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1ccf60_0;
    %cmpi/ne 960, 0, 10;
    %jmp/0xz  T_34.78, 6;
    %vpi_call/w 3 473 "$display", "[T5][FAIL] back-to-back REG3 expected 3C0 got %h", v0x5e3f4a1ccf60_0 {0 0 0};
    %vpi_call/w 3 474 "$finish" {0 0 0};
T_34.78 ;
    %vpi_call/w 3 476 "$display", "[T5][OK] back-to-back REG3 last-wins" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1c60_0, 0;
    %pushi/vec4 5, 0, 32;
T_34.80 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.81, 5;
    %jmp/1 T_34.81, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %jmp T_34.80;
T_34.81 ;
    %pop/vec4 1;
    %load/vec4 v0x5e3f4a1cac80_0;
    %cmpi/ne 0, 0, 10;
    %jmp/1 T_34.88, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1cad60_0;
    %cmpi/ne 0, 0, 10;
    %flag_or 6, 8;
T_34.88;
    %jmp/1 T_34.87, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1cae40_0;
    %cmpi/ne 0, 0, 10;
    %flag_or 6, 8;
T_34.87;
    %jmp/1 T_34.86, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1caf20_0;
    %cmpi/ne 0, 0, 10;
    %flag_or 6, 8;
T_34.86;
    %jmp/1 T_34.85, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1cb110_0;
    %cmpi/ne 0, 0, 10;
    %flag_or 6, 8;
T_34.85;
    %jmp/1 T_34.84, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5e3f4a1cb1f0_0;
    %cmpi/ne 0, 0, 10;
    %flag_or 6, 8;
T_34.84;
    %jmp/0xz  T_34.82, 6;
    %vpi_call/w 3 489 "$display", "[T5][FAIL] reset did not clear regfile" {0 0 0};
T_34.82 ;
    %vpi_call/w 3 492 "$display", "[T5][OK] reset clears regfile" {0 0 0};
    %pushi/vec4 5457, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.89 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.90, 5;
    %jmp/1 T_34.90, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.89;
T_34.90 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1cad60_0;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_34.91, 6;
    %vpi_call/w 3 505 "$display", "[T5][FAIL] write during reset should not stick, got %h", v0x5e3f4a1cad60_0 {0 0 0};
T_34.91 ;
    %vpi_call/w 3 508 "$display", "[T5][OK] write during reset ignored" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1c60_0, 0;
    %pushi/vec4 5, 0, 32;
T_34.93 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.94, 5;
    %jmp/1 T_34.94, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %jmp T_34.93;
T_34.94 ;
    %pop/vec4 1;
    %pushi/vec4 5457, 0, 16;
    %store/vec4 v0x5e3f4a1d13b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.95 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.96, 5;
    %jmp/1 T_34.96, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e3f4a1c4190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e3f4a1d1d00_0, 0;
    %jmp T_34.95;
T_34.96 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x5e3f4a1cad60_0;
    %cmpi/ne 341, 0, 10;
    %jmp/0xz  T_34.97, 6;
    %vpi_call/w 3 523 "$display", "[T5][FAIL] after reset release write failed, got %h", v0x5e3f4a1cad60_0 {0 0 0};
T_34.97 ;
    %vpi_call/w 3 526 "$display", "[T5][OK] after reset release write works" {0 0 0};
    %vpi_call/w 3 528 "$display", "\012[T5] Extreme / Corner Case Tests completed successfully\012" {0 0 0};
    %vpi_call/w 3 530 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x5e3f4a15b200;
T_35 ;
    %delay 10000, 0;
    %load/vec4 v0x5e3f4a1d1310_0;
    %inv;
    %store/vec4 v0x5e3f4a1d1310_0, 0, 1;
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "test/tb_reg.v";
    "SPI.v";
    "spi_master.v";
    "spi_slave.v";
    "top.v";
    "clkdivider.v";
    "dither.v";
    "dither_deadtime_count.v";
    "encoder.v";
    "convert.v";
    "shift_register_phase_shifter.v";
    "spi_reg.v";
