Simulation Parameters:
Trace Prefix: test_traces/app1_trace/app1
SeSet Index Bits: 2
Associativity: 2
Block Bits: 5
Block Size (Bytes): 32
Number of Sets: 4
Cache Size (KB per core): 0.25
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU (invalid lines replaced first)
Bus Arbitration: Fixed Priority (Core 0 highest, Core 3 lowest) with Transaction Priority (BusRdX > BusRd > WriteBack)
Memory Latency: 100 cycles

Core 0 Statistics:
Total Instructions: 294898
Total Reads: 175744
Total Writes: 119154
Total Execution Cycles: 192057
Idle Cycles: 19807943
Cache Misses: 102841
Cache Miss Rate: 34.87%
Cache Evictions: 102832
Writebacks: 42113
Bus Invalidations: 0
Data Traffic (Bytes): 6582112

Core 1 Statistics:
Total Instructions: 294578
Total Reads: 175639
Total Writes: 118939
Total Execution Cycles: 191732
Idle Cycles: 19808268
Cache Misses: 102846
Cache Miss Rate: 34.91%
Cache Evictions: 102837
Writebacks: 42235
Bus Invalidations: 0
Data Traffic (Bytes): 6582112

Core 2 Statistics:
Total Instructions: 1
Total Reads: 1
Total Writes: 0
Total Execution Cycles: 0
Idle Cycles: 20000000
Cache Misses: 1
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 6582112

Core 3 Statistics:
Total Instructions: 13
Total Reads: 1
Total Writes: 12
Total Execution Cycles: 7
Idle Cycles: 19999993
Cache Misses: 6
Cache Miss Rate: 46.15%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 6582112

Overall Bus Summary:
Total Bus Transactions: 205691
Total Bus Traffic (Bytes): 6582112
