/**********************************************************************************************************************
 *  COPYRIGHT
 *  -------------------------------------------------------------------------------------------------------------------
 *  \verbatim
 *  Copyright (c) 2023 by Vector Informatik GmbH.                                                  All rights reserved.
 *
 *                This software is copyright protected and proprietary to Vector Informatik GmbH.
 *                Vector Informatik GmbH grants to you only those rights as set out in the license conditions.
 *                All other rights remain with Vector Informatik GmbH.
 *  \endverbatim
 *  -------------------------------------------------------------------------------------------------------------------
 *  FILE DESCRIPTION
 *  -----------------------------------------------------------------------------------------------------------------*/
/** \file  File:  BrsMainStartup.c
 *      Project:  Vector Basic Runtime System
 *       Module:  BrsMain
 *
 *  \brief Description:  Vector Basic Runtime System module source for startup routines.
 *
 *  \attention Please note:
 *    The demo and example programs only show special aspects of the software. With regard to the fact
 *    that these programs are meant for demonstration purposes only, Vector Informatik liability shall be
 *    expressly excluded in cases of ordinary negligence, to the extent admissible by law or statute.
 *********************************************************************************************************************/
 
/**********************************************************************************************************************
 *  REVISION HISTORY
 *  -------------------------------------------------------------------------------------------------------------------
 *  Refer to BrsMain.h.
 *********************************************************************************************************************/
 
/**********************************************************************************************************************
 *  EXAMPLE CODE ONLY
 *  -------------------------------------------------------------------------------------------------------------------
 *  This Example Code is only intended for illustrating an example of a possible BSW integration and BSW configuration.
 *  The Example Code has not passed any quality control measures and may be incomplete. The Example Code is neither
 *  intended nor qualified for use in series production. The Example Code as well as any of its modifications and/or
 *  implementations must be tested with diligent care and must comply with all quality requirements which are necessary
 *  according to the state of the art before their use.
 *********************************************************************************************************************/
 
#define _BRSMAINSTARTUP_C_
 
/**********************************************************************************************************************
 *  INCLUDES
 *********************************************************************************************************************/
#include "BrsMain.h"
 
#include "vLinkGen_Lcfg.h"
/* IVI */
#include "RRAM_Backup.h"
/* IVI */
#include "RecordData.h"
 
#include "SHRVSTD_EnrtyPoint_Appl_Func.h"
 
/**********************************************************************************************************************
 *  VERSION CHECK
 *********************************************************************************************************************/
#if (BRSMAIN_VERSION != 0x0211u)
  #error "Header and source file are inconsistent!"
#endif
#if (BRSMAIN_BUGFIX_VERSION != 0x02u)
  #error "Different versions of bugfix in Header and Source used!"
#endif
 
/**********************************************************************************************************************
 *  CONFIGURATION CHECK
 *********************************************************************************************************************/
#if (!defined (BRS_INIT_PATTERN_BLOCKS))           || \
    (!defined (BRS_INIT_PATTERN_HARDRESET_BLOCKS)) || \
    (!defined (BRS_INIT_PATTERN_AREAS))            || \
    (!defined (BRS_INIT_PATTERN_HARDRESET_AREAS))
  #error "Your environment is missing the mandatory init pattern. They should be generated out of vBRS in Configurator5."
#endif
 
#if (VLINKGEN_CFG_MAJOR_VERSION != 2u)
  #error "This StartUpCode is dependent to the vLinkGen version! vLinkGen major version does not fit!"
#else
# if (VLINKGEN_CFG_MINOR_VERSION < 4u)
  #error "This StartUpCode is dependent to the vLinkGen version! Your vLinkGen minor version is too old!"
# endif
#endif
 
 
/**********************************************************************************************************************
 *  DEFINITION + MACROS
 *********************************************************************************************************************/
 
/**********************************************************************************************************************
 *  GLOBAL VARIABLES
 *********************************************************************************************************************/
#define BRS_START_SEC_SHARED_VAR
#include "Brs_MemMap.h"
volatile brsMain_ResetReasonType brsMain_ResetReason;
#define BRS_STOP_SEC_SHARED_VAR
#include "Brs_MemMap.h"
 
/**********************************************************************************************************************
 *  GLOBAL CONST VARIABLES
 *********************************************************************************************************************/
extern uint32 _RESET_CAUSE1_START[];
 
/**********************************************************************************************************************
 *  LOCAL VARIABLES
 *********************************************************************************************************************/
 
/**********************************************************************************************************************
 *  LOCAL CONST VARIABLES
 *********************************************************************************************************************/
#define CAUSE_POWER_ON_RES   (0x40010000u)
/**********************************************************************************************************************
 *  PROTOTYPES OF GLOBAL FUNCTIONS
 *********************************************************************************************************************/
 
/**********************************************************************************************************************
 *  PROTOTYPES OF LOCAL FUNCTIONS
 *********************************************************************************************************************/
void Brs_MemoryZeroInit(const vLinkGen_MemAreaSet *, uint32, uint32);
void Brs_MemoryInit(const vLinkGen_RamMemAreaSet *, uint32);
 
/**********************************************************************************************************************
 *  FUNCTION DEFINITIONS
 *********************************************************************************************************************/
#if defined (BRS_FIRST_EXECUTION_INSTANCE)
/* This code is only needed for the first instance in the system */
#define BRS_START_SEC_STARTUP_CODE
#include "Brs_MemMap.h"
/*****************************************************************************/
/* @brief      Unified routine for Pre Main() Startup.
 * @pre        Stack pointer needs to be initilialized in StartUpCode before.
 * @param[in]  -
 * @param[out] -
 * @return     -
 * @context    Function is called from assembler startup code.
 *             Called by all cores from the booting execution instance.
 *****************************************************************************/
void Brs_PreMainStartup(void)
{
#if defined (BRSHW_EARLYINIT_AVAILABLE)
  BrsHwEarlyInitPowerOn();
#endif
 
#if (BRS_CPU_CORE_AMOUNT>1)
  if (BrsHw_GetCore() == BRSHW_INIT_CORE_ID)
#endif
  {
    /* CM7_0 */
    /* Enable (unlock) access to ITCM and DTCM Registers */
    (*((volatile uint32 *)0x4020000Cu)) &= 0xFFFFFFFCu;
   
    /* Enable ITCM and DTCM, Enable RMW */
    (*((volatile uint32 *)0x4020000Cu)) |= 0x00000F00u;
   
    /* ITCMCR EN/RMW/RETEN enabled to access ITCM */
    (*((volatile uint32 *)0xE000EF90u)) |= 0x00000007u;
   
    /* DTCMCR EN/RMW/RETEN enabled to access DTCM */
    (*((volatile uint32 *)0xE000EF94u)) |= 0x00000007u;
 
  /* <<< for SREC */
    if ((_RESET_CAUSE1_START[0] & CAUSE_POWER_ON_RES) != 0u) {
      uint32 i;
      uint32 *p = (uint32 *)SRAM_M0_SREC_ADDR;
      for (i=0; i<(SRAM_M0_SREC_SIZE/4); i++) {
        *(p + i) = 0x00000000u;
      }
      SRAM_M0_SREC_M7_0_HEADER = SRAM_M0_SREC_REGION_MAGIC_NUM;
    }
 
    SRAM_M0_SREC_M7_0_WDTM_ALIVE_COUNTER_1MS = SRAM_M0_SREC_M7_0_WDTM_ALIVE_COUNTER_1MS_CUR;
    SRAM_M0_SREC_M7_0_WDTM_REF_CYCLES_1MS = SRAM_M0_SREC_M7_0_WDTM_REF_CYCLES_1MS_CUR;
    SRAM_M0_SREC_M7_0_WDTM_ALIVE_COUNTER_10MS = SRAM_M0_SREC_M7_0_WDTM_ALIVE_COUNTER_10MS_CUR;
    SRAM_M0_SREC_M7_0_WDTM_REF_CYCLES_10MS = SRAM_M0_SREC_M7_0_WDTM_REF_CYCLES_10MS_CUR;
    SRAM_M0_SREC_M7_0_WDTM_ALIVE_COUNTER_BG = SRAM_M0_SREC_M7_0_WDTM_ALIVE_COUNTER_BG_CUR;
    SRAM_M0_SREC_M7_0_WDTM_REF_CYCLES_BG = SRAM_M0_SREC_M7_0_WDTM_REF_CYCLES_BG_CUR;
 
    SRAM_M0_SREC_M7_0_METER_APP_10MS_STEP = SRAM_M0_SREC_M7_0_METER_APP_10MS_STEP_CUR;
    SRAM_M0_SREC_M7_0_TSK_CYC_BSW_CM7_0_STEP = SRAM_M0_SREC_M7_0_TSK_CYC_BSW_CM7_0_STEP_CUR;
    SRAM_M0_SREC_M7_0_TSK_I2C_DEVICE_CH6_STEP = SRAM_M0_SREC_M7_0_TSK_I2C_DEVICE_CH6_STEP_CUR;
    SRAM_M0_SREC_M7_0_TSK_I2C_DEVICE_CH8_STEP = SRAM_M0_SREC_M7_0_TSK_I2C_DEVICE_CH8_STEP_CUR;
    SRAM_M0_SREC_M7_0_TSK_I2C_DEVICE_CH9_STEP = SRAM_M0_SREC_M7_0_TSK_I2C_DEVICE_CH9_STEP_CUR;
 
    SRAM_M0_SREC_M7_0_TASK_ACT_02 = SRAM_M0_SREC_M7_0_TASK_ACT_02_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_03 = SRAM_M0_SREC_M7_0_TASK_ACT_03_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_04 = SRAM_M0_SREC_M7_0_TASK_ACT_04_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_05 = SRAM_M0_SREC_M7_0_TASK_ACT_05_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_06 = SRAM_M0_SREC_M7_0_TASK_ACT_06_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_07 = SRAM_M0_SREC_M7_0_TASK_ACT_07_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_08 = SRAM_M0_SREC_M7_0_TASK_ACT_08_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_09 = SRAM_M0_SREC_M7_0_TASK_ACT_09_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_10 = SRAM_M0_SREC_M7_0_TASK_ACT_10_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_11 = SRAM_M0_SREC_M7_0_TASK_ACT_11_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_12 = SRAM_M0_SREC_M7_0_TASK_ACT_12_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_13 = SRAM_M0_SREC_M7_0_TASK_ACT_13_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_14 = SRAM_M0_SREC_M7_0_TASK_ACT_14_C;
    SRAM_M0_SREC_M7_0_TASK_ACT_15 = SRAM_M0_SREC_M7_0_TASK_ACT_15_C;
 
    SRAM_M0_SREC_M7_0_MCWDT0_CTR0_CNT = SRAM_M0_SREC_M7_0_MCWDT0_CTR0_CNT_CUR;
 
    SRAM_M0_SREC_M7_0_PRE_TASK_LAST = SRAM_M0_SREC_M7_0_PRE_TASK;
    SRAM_M0_SREC_M7_0_POST_TASK_LAST = SRAM_M0_SREC_M7_0_POST_TASK;
 
    SRAM_M0_SREC_M7_x_RESCAUSE = _RESET_CAUSE1_START[0];
    SRAM_M0_SREC_M7_0_EI2_STEP = SRAM_M0_SREC_M7_0_EI2_STEP_CUR;
    SRAM_M0_SREC_M7_0_I2EXC_STEP = SRAM_M0_SREC_M7_0_I2EXC_STEP_CUR;
    SRAM_M0_SREC_M7_0_I2ISR_STEP = SRAM_M0_SREC_M7_0_I2ISR_STEP_CUR;
    SRAM_M0_SREC_M7_0_I2FB_STEP = SRAM_M0_SREC_M7_0_I2FB_STEP_CUR;
    SRAM_M0_SREC_M7_0_BSW_CTR_HIST0 = SRAM_M0_SREC_M7_0_BSW_CTR_HIST0_CUR;
    SRAM_M0_SREC_M7_0_BSW_CTR_HIST1 = SRAM_M0_SREC_M7_0_BSW_CTR_HIST1_CUR;
    SRAM_M0_SREC_M7_0_BSW_CTR_HIST2 = SRAM_M0_SREC_M7_0_BSW_CTR_HIST2_CUR;
    SRAM_M0_SREC_M7_0_BSW_CTR_HIST3 = SRAM_M0_SREC_M7_0_BSW_CTR_HIST3_CUR;
    SRAM_M0_SREC_M7_0_BSW_CTR_HIST4 = SRAM_M0_SREC_M7_0_BSW_CTR_HIST4_CUR;
    SRAM_M0_SREC_M7_0_BSW_CTR_HIST5 = SRAM_M0_SREC_M7_0_BSW_CTR_HIST5_CUR;
    SRAM_M0_SREC_M7_0_BSW_CTR_HIST6 = SRAM_M0_SREC_M7_0_BSW_CTR_HIST6_CUR;
    SRAM_M0_SREC_M7_0_BSW_CTR_HIST7 = SRAM_M0_SREC_M7_0_BSW_CTR_HIST7_CUR;
  /* for SREC >>> */
 
  } else {
    /* CM7_1 */
    /* Enable (unlock) access to ITCM and DTCM Registers */
    (*((volatile uint32 *)0x4020040Cu)) &= 0xFFFFFFFCu;
   
    /* Enable ITCM and DTCM, Enable RMW */
    (*((volatile uint32 *)0x4020040Cu)) |= 0x00000F00u;
 
  /* <<< for SREC */
    SRAM_M0_SREC_M7_0_WDTM_ALIVE_COUNTER_NAVI = SRAM_M0_SREC_M7_0_WDTM_ALIVE_COUNTER_NAVI_CUR;
    SRAM_M0_SREC_M7_0_WDTM_REF_CYCLES_NAVI = SRAM_M0_SREC_M7_0_WDTM_REF_CYCLES_NAVI_CUR;
    SRAM_M0_SREC_M7_1_PRE_TASK_LAST = SRAM_M0_SREC_M7_1_PRE_TASK;
    SRAM_M0_SREC_M7_1_POST_TASK_LAST = SRAM_M0_SREC_M7_1_POST_TASK;
    SRAM_M0_SREC_M7_1_I2EXC_STEP = SRAM_M0_SREC_M7_1_I2EXC_STEP_CUR;
    SRAM_M0_SREC_M7_1_I2ISR_STEP = SRAM_M0_SREC_M7_1_I2ISR_STEP_CUR;
    SRAM_M0_SREC_M7_1_I2FB_STEP = SRAM_M0_SREC_M7_1_I2FB_STEP_CUR;
  /* for SREC >>> */
  }
 
  EntryPoint_Sfm_set_debug_log_info();
 
  brsMain_ResetReason = BrsHwGetResetReasonStartup(); /* ResetCause is handled by both cores. */
 
  Brs_ApplicationEntry();
 
  BrsMainExceptionStartup(); /* Illegal return from main */
}
#define BRS_STOP_SEC_STARTUP_CODE
#include "Brs_MemMap.h"
#endif /*BRS_FIRST_EXECUTION_INSTANCE*/
 
/*****************************************************************************/
/* @brief      Unified application entry for Pre Main() Startup.
 * @pre        Stack pointer needs to be initilialized in StartUpCode before.
 * @param[in]  -
 * @param[out] -
 * @return     -
 * @context    Function is called from Brs_PreMainStartup() of the booting
 *             execution instance or is the direct application entry of
 *             non-booting execution instances (e.g. FBL, with a previously
 *             running BootManager). All APIs are called with current Core ID.
 *****************************************************************************/
void Brs_ApplicationEntry(void)
{
  uint32 coreID;
 
  coreID = BrsHw_GetCore();
 
#if 0 /* ATEC�b�� */
  BrsMain_MemoryInit_StageZero_Hook(coreID);
#endif /* ATEC�b�� */
 
#if (VLINKGEN_CFG_NUM_ZERO_INIT_ZERO_GROUPS>1uL)
  /* vLinkGen_ZeroInit_Zero_GroupsSet contains vLinkGen VarSectionGroups, configured with Init Policy "ZERO_INIT" and Init Stage "ZERO" */
  Brs_MemoryZeroInit(&vLinkGen_ZeroInit_Zero_GroupsSet, BRS_INIT_PATTERN_AREAS, coreID);
#endif
 
#if (VLINKGEN_CFG_NUM_INIT_ZERO_GROUPS>1uL)
  /* vLinkGen_Init_Zero_GroupsSet contains vLinkGen VarSectionGroups, configured with Init Policy "INIT" and Init Stage "ZERO" */
  Brs_MemoryInit(&vLinkGen_Init_Zero_GroupsSet, coreID);
#endif
 
#if 0 /* ATEC�b�� */
  BrsMain_MemoryInit_StageHardReset_Hook(coreID);
#endif /* ATEC�b�� */
 
#if (VLINKGEN_CFG_NUM_ZERO_INIT_HARD_RESET_BLOCKS>1uL)
  if (brsMain_ResetReason != BRSMAIN_RESET_SW)
  {
    /* vLinkGen_ZeroInit_HardReset_BlocksSet contains vLinkGen memory region blocks, configured with Init Stage "HARD_RESET_ONLY" */
    Brs_MemoryZeroInit(&vLinkGen_ZeroInit_HardReset_BlocksSet, BRS_INIT_PATTERN_HARDRESET_BLOCKS, coreID);
  }
#endif
 
#if (VLINKGEN_CFG_NUM_ZERO_INIT_HARD_RESET_GROUPS>1uL)
  if (brsMain_ResetReason != BRSMAIN_RESET_SW)
  {
    /* vLinkGen_ZeroInit_HardReset_GroupsSet contains vLinkGen VarSectionGroups, configured with Init Policy "ZERO_INIT" and Init Stage "HARD_RESET_ONLY" */
    Brs_MemoryZeroInit(&vLinkGen_ZeroInit_HardReset_GroupsSet, BRS_INIT_PATTERN_HARDRESET_AREAS, coreID);
  }
#endif
 
#if (VLINKGEN_CFG_NUM_INIT_HARD_RESET_GROUPS>1uL)
  if (brsMain_ResetReason != BRSMAIN_RESET_SW)
  {
    /* vLinkGen_Init_HardReset_GroupsSet contains vLinkGen VarSectionGroups, configured with Init Policy "INIT" and Init Stage "HARD_RESET_ONLY" */
    Brs_MemoryInit(&vLinkGen_Init_HardReset_GroupsSet, coreID);
  }
#endif
 
#if 0 /* ATEC�b�� */
  BrsMain_MemoryInit_StageOne_Hook(coreID);
#endif /* ATEC�b�� */
 
#if (VLINKGEN_CFG_NUM_ZERO_INIT_ONE_BLOCKS>1uL)
  /* vLinkGen_ZeroInit_One_BlocksSet contains vLinkGen memory region blocks, configured with Init Stage "ONE" */
  Brs_MemoryZeroInit(&vLinkGen_ZeroInit_One_BlocksSet, BRS_INIT_PATTERN_BLOCKS, coreID);
#endif
 
#if (VLINKGEN_CFG_NUM_ZERO_INIT_ONE_GROUPS>1uL)
  /* vLinkGen_ZeroInit_One_GroupsSet contains vLinkGen VarSectionGroups, configured with Init Policy "ZERO_INIT" and Init Stage "ONE" */
  Brs_MemoryZeroInit(&vLinkGen_ZeroInit_One_GroupsSet, BRS_INIT_PATTERN_AREAS, coreID);
#endif
 
#if (VLINKGEN_CFG_NUM_INIT_ONE_GROUPS>1uL)
  /* vLinkGen_Init_One_GroupsSet contains vLinkGen VarSectionGroups, configured with Init Policy "INIT" and Init Stage "ONE" */
  Brs_MemoryInit(&vLinkGen_Init_One_GroupsSet, coreID);
#endif
 
#if 0 /* ATEC�b�� */
  BrsMain_MemoryInit_StageTwo_Hook(coreID);
#endif /* ATEC�b�� */
 
#if (VLINKGEN_CFG_NUM_ZERO_INIT_TWO_GROUPS>1uL)
  /* vLinkGen_ZeroInit_Two_GroupsSet contains vLinkGen VarSectionGroups, configured with Init Policy "ZERO_INIT" and Init Stage "TWO" */
  Brs_MemoryZeroInit(&vLinkGen_ZeroInit_Two_GroupsSet, BRS_INIT_PATTERN_AREAS, coreID);
#endif
 
#if (VLINKGEN_CFG_NUM_INIT_TWO_GROUPS>1uL)
  /* vLinkGen_Init_Two_GroupsSet contains vLinkGen VarSectionGroups, configured with Init Policy "INIT" and Init Stage "TWO" */
  Brs_MemoryInit(&vLinkGen_Init_Two_GroupsSet, coreID);
#endif
 
#if 0 /* ATEC�b�� */
  BrsMain_MemoryInit_StageThree_Hook(coreID);
#endif /* ATEC�b�� */
 
#if (VLINKGEN_CFG_NUM_ZERO_INIT_THREE_GROUPS>1uL)
  /* vLinkGen_ZeroInit_Three_GroupsSet contains vLinkGen VarSectionGroups, configured with Init Policy "ZERO_INIT" and Init Stage "THREE" */
  Brs_MemoryZeroInit(&vLinkGen_ZeroInit_Three_GroupsSet, BRS_INIT_PATTERN_AREAS, coreID);
#endif
 
#if (VLINKGEN_CFG_NUM_INIT_THREE_GROUPS>1uL)
  /* vLinkGen_Init_Three_GroupsSet contains vLinkGen VarSectionGroups, configured with Init Policy "INIT" and Init Stage "THREE" */
  Brs_MemoryInit(&vLinkGen_Init_Three_GroupsSet, coreID);
#endif
/* IVI */
  if (BRSHW_INIT_CORE_ID != BrsHw_GetCore())
  {
    wvdBootRRAMCheck();
  }
/* IVI */
 
#if 0 /* ATEC�b�� */
  BrsMain_PreMainHook(coreID);
#endif /* ATEC�b�� */
 
#if defined (BRS_ENABLE_OS_MULTICORESUPPORT)
  if (coreID == BRSHW_INIT_CORE_ID)
  {
    BrsHw_UnlockCores(coreID); /* unlocks all previously locked cores */
  }
#endif
  main();
 
  BrsMainExceptionHandler(kBrsIllegalReturnFromMain, BRSERROR_MODULE_BRSMAIN, (uint16)(__LINE__));
}
 
/*****************************************************************************/
/* @brief      Generic routine for RAM zeroing.
 * @pre        -
 * @param[in]  memAreaSet shall point to the first element of a vLinkGen_MemAreaSet struct array
 * @param[in]  InitPattern describes the pattern, to be used for the memory initialization
 * @param[in]  coreId shall describe the ID of the current CPU
 * @param[out] -
 * @return     -
 * @context    Function is called from Brs_PreMainStartup() to initialize memory ares,
 *             generated out of vLinkGen configuration
 *****************************************************************************/
void Brs_MemoryZeroInit(const vLinkGen_MemAreaSet *memAreaSet, uint32 InitPattern, uint32 coreId)
{
  uint32 i;
#if !defined (BRSHW_ASM_MEMORY_ZERO_INIT_LOOP_AVAILABLE)
  volatile uint32 *memPtr;
#endif
 
  for (i=0; i<memAreaSet->Num; i++)
  {
    if ((memAreaSet->Areas[i].Core==coreId) && ((memAreaSet->Areas[i].End - memAreaSet->Areas[i].Start) > 0))
    {
#if defined (BRSHW_ASM_MEMORY_ZERO_INIT_LOOP_AVAILABLE)
      BrsHw_AsmMemoryZeroInitLoop(memAreaSet->Areas[i].Start, memAreaSet->Areas[i].End, InitPattern);
 
#else
      memPtr = (volatile uint32*)memAreaSet->Areas[i].Start;
      while ((uint32)memPtr < memAreaSet->Areas[i].End)
      {
        *memPtr = InitPattern;
        memPtr++;
      }
#endif /*else BRSHW_ASM_MEMORY_ZERO_INIT_LOOP_AVAILABLE*/
    }
  }
}
 
/*****************************************************************************/
/* @brief      Generic routine for ROM to RAM initialization.
 * @pre        -
 * @param[in]  memAreasSet shall point to the first element of a vLinkGen_RamMemAreaSet struct array
 * @param[in]  coreId shall describe the ID of the current CPU
 * @param[out] -
 * @return     -
 * @context    Function is called from Brs_PreMainStartup() to initialize memory ares,
 *             generated out of vLinkGen configuration
 *****************************************************************************/
void Brs_MemoryInit(const vLinkGen_RamMemAreaSet *memAreasSet, uint32 coreId)
{
  volatile uint32 *memPtr;
  volatile uint32 *romPtr;
  uint32 i;
 
  for (i=0; i<memAreasSet->Num; i++)
  {
    if ((memAreasSet->Areas[i].Core==coreId) && ((memAreasSet->Areas[i].End - memAreasSet->Areas[i].Start) > 0))
    {
      if ((memAreasSet->Areas[i].End - memAreasSet->Areas[i].Start) != (memAreasSet->Areas[i].Romend - memAreasSet->Areas[i].Romstart))
      {
        /* Defined size in rom does not match ram size */
        BrsMainExceptionHandler(kBrsIllegalParameter, BRSERROR_MODULE_BRSMAINSTARTUP, (uint16)(__LINE__));
      }
 
      memPtr = (volatile uint32*)memAreasSet->Areas[i].Start;
      romPtr = (volatile uint32*)memAreasSet->Areas[i].Romstart;
      while ((uint32)memPtr < memAreasSet->Areas[i].End)
      {
        *memPtr = *romPtr;
        memPtr++;
        romPtr++;
      }
    }
  }
}
 
#if !defined (_MICROSOFT_C_VTT_)
# if defined (BRS_FIRST_EXECUTION_INSTANCE)
/* This code is only needed for the first instance in the system */
#define BRS_START_SEC_STARTUP_CODE
#include "Brs_MemMap.h"
/*****************************************************************************/
/* @brief      This is the central exeption/issue handler of BRS, in startup
 *             phase.
 * @pre        -
 * @param[in]  -
 * @param[out] -
 * @return     -
 * @context    This function implements an endless loop. The recommendation is
 *             to set a breakpoint on top of this function to see if any check
 *             has failed during the startup code execution.
 *****************************************************************************/
void BrsMainExceptionStartup(void)
{
  volatile uint8 BrsMainStartup_Continue;
  BrsMainStartup_Continue = 0;
  while (BrsMainStartup_Continue == 0)
  {
    /* Set BrsMainStartup_Continue to 1 to continue here.
     *  If the debugger is not able to show the stack properly, this mechanism can be used to find the
     *  source of the exception. */
  }
}
#define BRS_STOP_SEC_STARTUP_CODE
#include "Brs_MemMap.h"
# endif /*BRS_FIRST_EXECUTION_INSTANCE*/
#endif /*_MICROSOFT_C_VTT_*/
 
 