ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv5-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"stm32u5xx_hal_cortex.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c"
  21              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  22              		.align	1
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	__NVIC_EnableIRQ:
  28              	.LVL0:
  29              	.LFB122:
  30              		.file 2 "Drivers/CMSIS/Include/core_cm33.h"
   1:Drivers/CMSIS/Include/core_cm33.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm33.h ****  * @file     core_cm33.h
   3:Drivers/CMSIS/Include/core_cm33.h ****  * @brief    CMSIS Cortex-M33 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm33.h ****  * @version  V5.1.0
   5:Drivers/CMSIS/Include/core_cm33.h ****  * @date     12. November 2018
   6:Drivers/CMSIS/Include/core_cm33.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm33.h **** /*
   8:Drivers/CMSIS/Include/core_cm33.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm33.h ****  *
  10:Drivers/CMSIS/Include/core_cm33.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm33.h ****  *
  12:Drivers/CMSIS/Include/core_cm33.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm33.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm33.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm33.h ****  *
  16:Drivers/CMSIS/Include/core_cm33.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm33.h ****  *
  18:Drivers/CMSIS/Include/core_cm33.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm33.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm33.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm33.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm33.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm33.h ****  */
  24:Drivers/CMSIS/Include/core_cm33.h **** 
  25:Drivers/CMSIS/Include/core_cm33.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm33.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm33.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm33.h ****   #pragma clang system_header   /* treat file as system include file */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 2


  29:Drivers/CMSIS/Include/core_cm33.h **** #endif
  30:Drivers/CMSIS/Include/core_cm33.h **** 
  31:Drivers/CMSIS/Include/core_cm33.h **** #ifndef __CORE_CM33_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm33.h **** #define __CORE_CM33_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm33.h **** 
  34:Drivers/CMSIS/Include/core_cm33.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm33.h **** 
  36:Drivers/CMSIS/Include/core_cm33.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm33.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm33.h **** #endif
  39:Drivers/CMSIS/Include/core_cm33.h **** 
  40:Drivers/CMSIS/Include/core_cm33.h **** /**
  41:Drivers/CMSIS/Include/core_cm33.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm33.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm33.h **** 
  44:Drivers/CMSIS/Include/core_cm33.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm33.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm33.h **** 
  47:Drivers/CMSIS/Include/core_cm33.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm33.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm33.h **** 
  50:Drivers/CMSIS/Include/core_cm33.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm33.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm33.h ****  */
  53:Drivers/CMSIS/Include/core_cm33.h **** 
  54:Drivers/CMSIS/Include/core_cm33.h **** 
  55:Drivers/CMSIS/Include/core_cm33.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm33.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm33.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm33.h **** /**
  59:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup Cortex_M33
  60:Drivers/CMSIS/Include/core_cm33.h ****   @{
  61:Drivers/CMSIS/Include/core_cm33.h ****  */
  62:Drivers/CMSIS/Include/core_cm33.h **** 
  63:Drivers/CMSIS/Include/core_cm33.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm33.h **** 
  65:Drivers/CMSIS/Include/core_cm33.h **** /*  CMSIS CM33 definitions */
  66:Drivers/CMSIS/Include/core_cm33.h **** #define __CM33_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31
  67:Drivers/CMSIS/Include/core_cm33.h **** #define __CM33_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15
  68:Drivers/CMSIS/Include/core_cm33.h **** #define __CM33_CMSIS_VERSION       ((__CM33_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm33.h ****                                      __CM33_CMSIS_VERSION_SUB           )      /*!< \deprecated CMS
  70:Drivers/CMSIS/Include/core_cm33.h **** 
  71:Drivers/CMSIS/Include/core_cm33.h **** #define __CORTEX_M                 (33U)                                       /*!< Cortex-M Core *
  72:Drivers/CMSIS/Include/core_cm33.h **** 
  73:Drivers/CMSIS/Include/core_cm33.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm33.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm33.h **** */
  76:Drivers/CMSIS/Include/core_cm33.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__TARGET_FPU_VFP)
  78:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm33.h ****     #else
  81:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm33.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm33.h ****   #else
  85:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 3


  86:Drivers/CMSIS/Include/core_cm33.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm33.h **** 
  88:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
  89:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
  90:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED       1U
  91:Drivers/CMSIS/Include/core_cm33.h ****     #else
  92:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
  93:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED         0U
  94:Drivers/CMSIS/Include/core_cm33.h ****     #endif
  95:Drivers/CMSIS/Include/core_cm33.h ****   #else
  96:Drivers/CMSIS/Include/core_cm33.h ****     #define __DSP_USED         0U
  97:Drivers/CMSIS/Include/core_cm33.h ****   #endif
  98:Drivers/CMSIS/Include/core_cm33.h **** 
  99:Drivers/CMSIS/Include/core_cm33.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 100:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FP)
 101:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 102:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 103:Drivers/CMSIS/Include/core_cm33.h ****     #else
 104:Drivers/CMSIS/Include/core_cm33.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 105:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 106:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 107:Drivers/CMSIS/Include/core_cm33.h ****   #else
 108:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 109:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 110:Drivers/CMSIS/Include/core_cm33.h **** 
 111:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 112:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 113:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED       1U
 114:Drivers/CMSIS/Include/core_cm33.h ****     #else
 115:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 116:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED         0U
 117:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 118:Drivers/CMSIS/Include/core_cm33.h ****   #else
 119:Drivers/CMSIS/Include/core_cm33.h ****     #define __DSP_USED         0U
 120:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 121:Drivers/CMSIS/Include/core_cm33.h **** 
 122:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __GNUC__ )
 123:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 124:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 126:Drivers/CMSIS/Include/core_cm33.h ****     #else
 127:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 129:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 130:Drivers/CMSIS/Include/core_cm33.h ****   #else
 131:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 132:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 133:Drivers/CMSIS/Include/core_cm33.h **** 
 134:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 135:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 136:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED       1U
 137:Drivers/CMSIS/Include/core_cm33.h ****     #else
 138:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 139:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED         0U
 140:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 141:Drivers/CMSIS/Include/core_cm33.h ****   #else
 142:Drivers/CMSIS/Include/core_cm33.h ****     #define __DSP_USED         0U
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 4


 143:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm33.h **** 
 145:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __ICCARM__ )
 146:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARMVFP__)
 147:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 148:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 149:Drivers/CMSIS/Include/core_cm33.h ****     #else
 150:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 151:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 152:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 153:Drivers/CMSIS/Include/core_cm33.h ****   #else
 154:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 155:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 156:Drivers/CMSIS/Include/core_cm33.h **** 
 157:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 158:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 159:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED       1U
 160:Drivers/CMSIS/Include/core_cm33.h ****     #else
 161:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 162:Drivers/CMSIS/Include/core_cm33.h ****       #define __DSP_USED         0U
 163:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 164:Drivers/CMSIS/Include/core_cm33.h ****   #else
 165:Drivers/CMSIS/Include/core_cm33.h ****     #define __DSP_USED         0U
 166:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 167:Drivers/CMSIS/Include/core_cm33.h **** 
 168:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __TI_ARM__ )
 169:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__TI_VFP_SUPPORT__)
 170:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 171:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 172:Drivers/CMSIS/Include/core_cm33.h ****     #else
 173:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 174:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 175:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 176:Drivers/CMSIS/Include/core_cm33.h ****   #else
 177:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 178:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 179:Drivers/CMSIS/Include/core_cm33.h **** 
 180:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __TASKING__ )
 181:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__FPU_VFP__)
 182:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 183:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 184:Drivers/CMSIS/Include/core_cm33.h ****     #else
 185:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 186:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 187:Drivers/CMSIS/Include/core_cm33.h ****     #endif
 188:Drivers/CMSIS/Include/core_cm33.h ****   #else
 189:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 190:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm33.h **** 
 192:Drivers/CMSIS/Include/core_cm33.h **** #elif defined ( __CSMC__ )
 193:Drivers/CMSIS/Include/core_cm33.h ****   #if ( __CSMC__ & 0x400U)
 194:Drivers/CMSIS/Include/core_cm33.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 195:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       1U
 196:Drivers/CMSIS/Include/core_cm33.h ****     #else
 197:Drivers/CMSIS/Include/core_cm33.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 198:Drivers/CMSIS/Include/core_cm33.h ****       #define __FPU_USED       0U
 199:Drivers/CMSIS/Include/core_cm33.h ****     #endif
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 5


 200:Drivers/CMSIS/Include/core_cm33.h ****   #else
 201:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_USED         0U
 202:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 203:Drivers/CMSIS/Include/core_cm33.h **** 
 204:Drivers/CMSIS/Include/core_cm33.h **** #endif
 205:Drivers/CMSIS/Include/core_cm33.h **** 
 206:Drivers/CMSIS/Include/core_cm33.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 207:Drivers/CMSIS/Include/core_cm33.h **** 
 208:Drivers/CMSIS/Include/core_cm33.h **** 
 209:Drivers/CMSIS/Include/core_cm33.h **** #ifdef __cplusplus
 210:Drivers/CMSIS/Include/core_cm33.h **** }
 211:Drivers/CMSIS/Include/core_cm33.h **** #endif
 212:Drivers/CMSIS/Include/core_cm33.h **** 
 213:Drivers/CMSIS/Include/core_cm33.h **** #endif /* __CORE_CM33_H_GENERIC */
 214:Drivers/CMSIS/Include/core_cm33.h **** 
 215:Drivers/CMSIS/Include/core_cm33.h **** #ifndef __CMSIS_GENERIC
 216:Drivers/CMSIS/Include/core_cm33.h **** 
 217:Drivers/CMSIS/Include/core_cm33.h **** #ifndef __CORE_CM33_H_DEPENDANT
 218:Drivers/CMSIS/Include/core_cm33.h **** #define __CORE_CM33_H_DEPENDANT
 219:Drivers/CMSIS/Include/core_cm33.h **** 
 220:Drivers/CMSIS/Include/core_cm33.h **** #ifdef __cplusplus
 221:Drivers/CMSIS/Include/core_cm33.h ****  extern "C" {
 222:Drivers/CMSIS/Include/core_cm33.h **** #endif
 223:Drivers/CMSIS/Include/core_cm33.h **** 
 224:Drivers/CMSIS/Include/core_cm33.h **** /* check device defines and use defaults */
 225:Drivers/CMSIS/Include/core_cm33.h **** #if defined __CHECK_DEVICE_DEFINES
 226:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __CM33_REV
 227:Drivers/CMSIS/Include/core_cm33.h ****     #define __CM33_REV                0x0000U
 228:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__CM33_REV not defined in device header file; using default!"
 229:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 230:Drivers/CMSIS/Include/core_cm33.h **** 
 231:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __FPU_PRESENT
 232:Drivers/CMSIS/Include/core_cm33.h ****     #define __FPU_PRESENT             0U
 233:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 234:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 235:Drivers/CMSIS/Include/core_cm33.h **** 
 236:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __MPU_PRESENT
 237:Drivers/CMSIS/Include/core_cm33.h ****     #define __MPU_PRESENT             0U
 238:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 239:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 240:Drivers/CMSIS/Include/core_cm33.h **** 
 241:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __SAUREGION_PRESENT
 242:Drivers/CMSIS/Include/core_cm33.h ****     #define __SAUREGION_PRESENT       0U
 243:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 244:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 245:Drivers/CMSIS/Include/core_cm33.h **** 
 246:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __DSP_PRESENT
 247:Drivers/CMSIS/Include/core_cm33.h ****     #define __DSP_PRESENT             0U
 248:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__DSP_PRESENT not defined in device header file; using default!"
 249:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 250:Drivers/CMSIS/Include/core_cm33.h **** 
 251:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __NVIC_PRIO_BITS
 252:Drivers/CMSIS/Include/core_cm33.h ****     #define __NVIC_PRIO_BITS          3U
 253:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 254:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 255:Drivers/CMSIS/Include/core_cm33.h **** 
 256:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef __Vendor_SysTickConfig
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 6


 257:Drivers/CMSIS/Include/core_cm33.h ****     #define __Vendor_SysTickConfig    0U
 258:Drivers/CMSIS/Include/core_cm33.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 259:Drivers/CMSIS/Include/core_cm33.h ****   #endif
 260:Drivers/CMSIS/Include/core_cm33.h **** #endif
 261:Drivers/CMSIS/Include/core_cm33.h **** 
 262:Drivers/CMSIS/Include/core_cm33.h **** /* IO definitions (access restrictions to peripheral registers) */
 263:Drivers/CMSIS/Include/core_cm33.h **** /**
 264:Drivers/CMSIS/Include/core_cm33.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 265:Drivers/CMSIS/Include/core_cm33.h **** 
 266:Drivers/CMSIS/Include/core_cm33.h ****     <strong>IO Type Qualifiers</strong> are used
 267:Drivers/CMSIS/Include/core_cm33.h ****     \li to specify the access to peripheral variables.
 268:Drivers/CMSIS/Include/core_cm33.h ****     \li for automatic generation of peripheral register debug information.
 269:Drivers/CMSIS/Include/core_cm33.h **** */
 270:Drivers/CMSIS/Include/core_cm33.h **** #ifdef __cplusplus
 271:Drivers/CMSIS/Include/core_cm33.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 272:Drivers/CMSIS/Include/core_cm33.h **** #else
 273:Drivers/CMSIS/Include/core_cm33.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 274:Drivers/CMSIS/Include/core_cm33.h **** #endif
 275:Drivers/CMSIS/Include/core_cm33.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 276:Drivers/CMSIS/Include/core_cm33.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 277:Drivers/CMSIS/Include/core_cm33.h **** 
 278:Drivers/CMSIS/Include/core_cm33.h **** /* following defines should be used for structure members */
 279:Drivers/CMSIS/Include/core_cm33.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 280:Drivers/CMSIS/Include/core_cm33.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 281:Drivers/CMSIS/Include/core_cm33.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 282:Drivers/CMSIS/Include/core_cm33.h **** 
 283:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group Cortex_M33 */
 284:Drivers/CMSIS/Include/core_cm33.h **** 
 285:Drivers/CMSIS/Include/core_cm33.h **** 
 286:Drivers/CMSIS/Include/core_cm33.h **** 
 287:Drivers/CMSIS/Include/core_cm33.h **** /*******************************************************************************
 288:Drivers/CMSIS/Include/core_cm33.h ****  *                 Register Abstraction
 289:Drivers/CMSIS/Include/core_cm33.h ****   Core Register contain:
 290:Drivers/CMSIS/Include/core_cm33.h ****   - Core Register
 291:Drivers/CMSIS/Include/core_cm33.h ****   - Core NVIC Register
 292:Drivers/CMSIS/Include/core_cm33.h ****   - Core SCB Register
 293:Drivers/CMSIS/Include/core_cm33.h ****   - Core SysTick Register
 294:Drivers/CMSIS/Include/core_cm33.h ****   - Core Debug Register
 295:Drivers/CMSIS/Include/core_cm33.h ****   - Core MPU Register
 296:Drivers/CMSIS/Include/core_cm33.h ****   - Core SAU Register
 297:Drivers/CMSIS/Include/core_cm33.h ****   - Core FPU Register
 298:Drivers/CMSIS/Include/core_cm33.h ****  ******************************************************************************/
 299:Drivers/CMSIS/Include/core_cm33.h **** /**
 300:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 301:Drivers/CMSIS/Include/core_cm33.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 302:Drivers/CMSIS/Include/core_cm33.h **** */
 303:Drivers/CMSIS/Include/core_cm33.h **** 
 304:Drivers/CMSIS/Include/core_cm33.h **** /**
 305:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup    CMSIS_core_register
 306:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 307:Drivers/CMSIS/Include/core_cm33.h ****   \brief      Core Register type definitions.
 308:Drivers/CMSIS/Include/core_cm33.h ****   @{
 309:Drivers/CMSIS/Include/core_cm33.h ****  */
 310:Drivers/CMSIS/Include/core_cm33.h **** 
 311:Drivers/CMSIS/Include/core_cm33.h **** /**
 312:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 313:Drivers/CMSIS/Include/core_cm33.h ****  */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 7


 314:Drivers/CMSIS/Include/core_cm33.h **** typedef union
 315:Drivers/CMSIS/Include/core_cm33.h **** {
 316:Drivers/CMSIS/Include/core_cm33.h ****   struct
 317:Drivers/CMSIS/Include/core_cm33.h ****   {
 318:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 319:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 320:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 321:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 322:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 323:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 324:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 325:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 326:Drivers/CMSIS/Include/core_cm33.h ****   } b;                                   /*!< Structure used for bit  access */
 327:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t w;                            /*!< Type      used for word access */
 328:Drivers/CMSIS/Include/core_cm33.h **** } APSR_Type;
 329:Drivers/CMSIS/Include/core_cm33.h **** 
 330:Drivers/CMSIS/Include/core_cm33.h **** /* APSR Register Definitions */
 331:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 332:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 333:Drivers/CMSIS/Include/core_cm33.h **** 
 334:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 335:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 336:Drivers/CMSIS/Include/core_cm33.h **** 
 337:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 338:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 339:Drivers/CMSIS/Include/core_cm33.h **** 
 340:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 341:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 342:Drivers/CMSIS/Include/core_cm33.h **** 
 343:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 344:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 345:Drivers/CMSIS/Include/core_cm33.h **** 
 346:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 347:Drivers/CMSIS/Include/core_cm33.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 348:Drivers/CMSIS/Include/core_cm33.h **** 
 349:Drivers/CMSIS/Include/core_cm33.h **** 
 350:Drivers/CMSIS/Include/core_cm33.h **** /**
 351:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 352:Drivers/CMSIS/Include/core_cm33.h ****  */
 353:Drivers/CMSIS/Include/core_cm33.h **** typedef union
 354:Drivers/CMSIS/Include/core_cm33.h **** {
 355:Drivers/CMSIS/Include/core_cm33.h ****   struct
 356:Drivers/CMSIS/Include/core_cm33.h ****   {
 357:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 358:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 359:Drivers/CMSIS/Include/core_cm33.h ****   } b;                                   /*!< Structure used for bit  access */
 360:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t w;                            /*!< Type      used for word access */
 361:Drivers/CMSIS/Include/core_cm33.h **** } IPSR_Type;
 362:Drivers/CMSIS/Include/core_cm33.h **** 
 363:Drivers/CMSIS/Include/core_cm33.h **** /* IPSR Register Definitions */
 364:Drivers/CMSIS/Include/core_cm33.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 365:Drivers/CMSIS/Include/core_cm33.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 366:Drivers/CMSIS/Include/core_cm33.h **** 
 367:Drivers/CMSIS/Include/core_cm33.h **** 
 368:Drivers/CMSIS/Include/core_cm33.h **** /**
 369:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 370:Drivers/CMSIS/Include/core_cm33.h ****  */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 8


 371:Drivers/CMSIS/Include/core_cm33.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm33.h **** {
 373:Drivers/CMSIS/Include/core_cm33.h ****   struct
 374:Drivers/CMSIS/Include/core_cm33.h ****   {
 375:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 376:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 377:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 378:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 379:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 380:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 381:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 382:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 383:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 384:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 385:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 386:Drivers/CMSIS/Include/core_cm33.h ****   } b;                                   /*!< Structure used for bit  access */
 387:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t w;                            /*!< Type      used for word access */
 388:Drivers/CMSIS/Include/core_cm33.h **** } xPSR_Type;
 389:Drivers/CMSIS/Include/core_cm33.h **** 
 390:Drivers/CMSIS/Include/core_cm33.h **** /* xPSR Register Definitions */
 391:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 392:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 393:Drivers/CMSIS/Include/core_cm33.h **** 
 394:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 395:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 396:Drivers/CMSIS/Include/core_cm33.h **** 
 397:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 398:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 399:Drivers/CMSIS/Include/core_cm33.h **** 
 400:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 401:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 402:Drivers/CMSIS/Include/core_cm33.h **** 
 403:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 404:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 405:Drivers/CMSIS/Include/core_cm33.h **** 
 406:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 407:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 408:Drivers/CMSIS/Include/core_cm33.h **** 
 409:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 410:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 411:Drivers/CMSIS/Include/core_cm33.h **** 
 412:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 413:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 414:Drivers/CMSIS/Include/core_cm33.h **** 
 415:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 416:Drivers/CMSIS/Include/core_cm33.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 417:Drivers/CMSIS/Include/core_cm33.h **** 
 418:Drivers/CMSIS/Include/core_cm33.h **** 
 419:Drivers/CMSIS/Include/core_cm33.h **** /**
 420:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Union type to access the Control Registers (CONTROL).
 421:Drivers/CMSIS/Include/core_cm33.h ****  */
 422:Drivers/CMSIS/Include/core_cm33.h **** typedef union
 423:Drivers/CMSIS/Include/core_cm33.h **** {
 424:Drivers/CMSIS/Include/core_cm33.h ****   struct
 425:Drivers/CMSIS/Include/core_cm33.h ****   {
 426:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 427:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 9


 428:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
 429:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
 430:Drivers/CMSIS/Include/core_cm33.h ****     uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
 431:Drivers/CMSIS/Include/core_cm33.h ****   } b;                                   /*!< Structure used for bit  access */
 432:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t w;                            /*!< Type      used for word access */
 433:Drivers/CMSIS/Include/core_cm33.h **** } CONTROL_Type;
 434:Drivers/CMSIS/Include/core_cm33.h **** 
 435:Drivers/CMSIS/Include/core_cm33.h **** /* CONTROL Register Definitions */
 436:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_SFPA_Pos                    3U                                            /*!< CONT
 437:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONT
 438:Drivers/CMSIS/Include/core_cm33.h **** 
 439:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 440:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 441:Drivers/CMSIS/Include/core_cm33.h **** 
 442:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 443:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 444:Drivers/CMSIS/Include/core_cm33.h **** 
 445:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 446:Drivers/CMSIS/Include/core_cm33.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 447:Drivers/CMSIS/Include/core_cm33.h **** 
 448:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_CORE */
 449:Drivers/CMSIS/Include/core_cm33.h **** 
 450:Drivers/CMSIS/Include/core_cm33.h **** 
 451:Drivers/CMSIS/Include/core_cm33.h **** /**
 452:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup    CMSIS_core_register
 453:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 454:Drivers/CMSIS/Include/core_cm33.h ****   \brief      Type definitions for the NVIC Registers
 455:Drivers/CMSIS/Include/core_cm33.h ****   @{
 456:Drivers/CMSIS/Include/core_cm33.h ****  */
 457:Drivers/CMSIS/Include/core_cm33.h **** 
 458:Drivers/CMSIS/Include/core_cm33.h **** /**
 459:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 460:Drivers/CMSIS/Include/core_cm33.h ****  */
 461:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
 462:Drivers/CMSIS/Include/core_cm33.h **** {
 463:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 464:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[16U];
 465:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 466:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RSERVED1[16U];
 467:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 468:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED2[16U];
 469:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 470:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED3[16U];
 471:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 472:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[16U];
 473:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 474:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED5[16U];
 475:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 476:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED6[580U];
 477:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 478:Drivers/CMSIS/Include/core_cm33.h **** }  NVIC_Type;
 479:Drivers/CMSIS/Include/core_cm33.h **** 
 480:Drivers/CMSIS/Include/core_cm33.h **** /* Software Triggered Interrupt Register Definitions */
 481:Drivers/CMSIS/Include/core_cm33.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 482:Drivers/CMSIS/Include/core_cm33.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 483:Drivers/CMSIS/Include/core_cm33.h **** 
 484:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_NVIC */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 10


 485:Drivers/CMSIS/Include/core_cm33.h **** 
 486:Drivers/CMSIS/Include/core_cm33.h **** 
 487:Drivers/CMSIS/Include/core_cm33.h **** /**
 488:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
 489:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 490:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the System Control Block Registers
 491:Drivers/CMSIS/Include/core_cm33.h ****   @{
 492:Drivers/CMSIS/Include/core_cm33.h ****  */
 493:Drivers/CMSIS/Include/core_cm33.h **** 
 494:Drivers/CMSIS/Include/core_cm33.h **** /**
 495:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the System Control Block (SCB).
 496:Drivers/CMSIS/Include/core_cm33.h ****  */
 497:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
 498:Drivers/CMSIS/Include/core_cm33.h **** {
 499:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 500:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 501:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 502:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 503:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 504:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 505:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 506:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 507:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 508:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 509:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 510:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 511:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 512:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 513:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 514:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 515:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ID_ADR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 516:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 517:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 518:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 519:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 520:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 521:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 522:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 523:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Regist
 524:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED3[92U];
 525:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 526:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[15U];
 527:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 528:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 529:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 530:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED5[1U];
 531:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 532:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED6[1U];
 533:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 534:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 535:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 536:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 537:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 538:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 539:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 540:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 541:Drivers/CMSIS/Include/core_cm33.h **** } SCB_Type;
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 11


 542:Drivers/CMSIS/Include/core_cm33.h **** 
 543:Drivers/CMSIS/Include/core_cm33.h **** /* SCB CPUID Register Definitions */
 544:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm33.h **** 
 547:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm33.h **** 
 550:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm33.h **** 
 553:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm33.h **** 
 556:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm33.h **** 
 559:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Interrupt Control State Register Definitions */
 560:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm33.h **** 
 563:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm33.h **** 
 566:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm33.h **** 
 569:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm33.h **** 
 572:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm33.h **** 
 575:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm33.h **** 
 578:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm33.h **** 
 581:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm33.h **** 
 584:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm33.h **** 
 587:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm33.h **** 
 590:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm33.h **** 
 593:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm33.h **** 
 596:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 12


 599:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Vector Table Offset Register Definitions */
 600:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm33.h **** 
 603:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 604:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm33.h **** 
 607:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm33.h **** 
 610:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm33.h **** 
 613:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm33.h **** 
 616:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm33.h **** 
 619:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm33.h **** 
 622:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm33.h **** 
 625:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm33.h **** 
 628:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm33.h **** 
 631:Drivers/CMSIS/Include/core_cm33.h **** /* SCB System Control Register Definitions */
 632:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm33.h **** 
 635:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 636:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm33.h **** 
 638:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 639:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm33.h **** 
 641:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm33.h **** 
 644:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Configuration Control Register Definitions */
 645:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm33.h **** 
 648:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm33.h **** 
 651:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm33.h **** 
 654:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 655:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 13


 656:Drivers/CMSIS/Include/core_cm33.h **** 
 657:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm33.h **** 
 660:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 662:Drivers/CMSIS/Include/core_cm33.h **** 
 663:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 665:Drivers/CMSIS/Include/core_cm33.h **** 
 666:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm33.h **** 
 669:Drivers/CMSIS/Include/core_cm33.h **** /* SCB System Handler Control and State Register Definitions */
 670:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm33.h **** 
 673:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB 
 674:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm33.h **** 
 676:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB 
 677:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm33.h **** 
 679:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 680:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm33.h **** 
 682:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm33.h **** 
 685:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm33.h **** 
 688:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm33.h **** 
 691:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm33.h **** 
 694:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm33.h **** 
 697:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm33.h **** 
 700:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm33.h **** 
 703:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm33.h **** 
 706:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 708:Drivers/CMSIS/Include/core_cm33.h **** 
 709:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 711:Drivers/CMSIS/Include/core_cm33.h **** 
 712:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 14


 713:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 714:Drivers/CMSIS/Include/core_cm33.h **** 
 715:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB 
 716:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB 
 717:Drivers/CMSIS/Include/core_cm33.h **** 
 718:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 719:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 720:Drivers/CMSIS/Include/core_cm33.h **** 
 721:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 722:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 723:Drivers/CMSIS/Include/core_cm33.h **** 
 724:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 725:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 726:Drivers/CMSIS/Include/core_cm33.h **** 
 727:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 728:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 729:Drivers/CMSIS/Include/core_cm33.h **** 
 730:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Configurable Fault Status Register Definitions */
 731:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 732:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 733:Drivers/CMSIS/Include/core_cm33.h **** 
 734:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 735:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 736:Drivers/CMSIS/Include/core_cm33.h **** 
 737:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 738:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 739:Drivers/CMSIS/Include/core_cm33.h **** 
 740:Drivers/CMSIS/Include/core_cm33.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 741:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 742:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 743:Drivers/CMSIS/Include/core_cm33.h **** 
 744:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 745:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 746:Drivers/CMSIS/Include/core_cm33.h **** 
 747:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 748:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 749:Drivers/CMSIS/Include/core_cm33.h **** 
 750:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 751:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 752:Drivers/CMSIS/Include/core_cm33.h **** 
 753:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 754:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 755:Drivers/CMSIS/Include/core_cm33.h **** 
 756:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 757:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 758:Drivers/CMSIS/Include/core_cm33.h **** 
 759:Drivers/CMSIS/Include/core_cm33.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 760:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 761:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 762:Drivers/CMSIS/Include/core_cm33.h **** 
 763:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 764:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 765:Drivers/CMSIS/Include/core_cm33.h **** 
 766:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 767:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 768:Drivers/CMSIS/Include/core_cm33.h **** 
 769:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 15


 770:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 771:Drivers/CMSIS/Include/core_cm33.h **** 
 772:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 773:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 774:Drivers/CMSIS/Include/core_cm33.h **** 
 775:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 776:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 777:Drivers/CMSIS/Include/core_cm33.h **** 
 778:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 779:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 780:Drivers/CMSIS/Include/core_cm33.h **** 
 781:Drivers/CMSIS/Include/core_cm33.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 782:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 783:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 784:Drivers/CMSIS/Include/core_cm33.h **** 
 785:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 786:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 787:Drivers/CMSIS/Include/core_cm33.h **** 
 788:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB 
 789:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB 
 790:Drivers/CMSIS/Include/core_cm33.h **** 
 791:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 792:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 793:Drivers/CMSIS/Include/core_cm33.h **** 
 794:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 795:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 796:Drivers/CMSIS/Include/core_cm33.h **** 
 797:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 798:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 799:Drivers/CMSIS/Include/core_cm33.h **** 
 800:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 801:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 802:Drivers/CMSIS/Include/core_cm33.h **** 
 803:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Hard Fault Status Register Definitions */
 804:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 805:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 806:Drivers/CMSIS/Include/core_cm33.h **** 
 807:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 808:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 809:Drivers/CMSIS/Include/core_cm33.h **** 
 810:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 811:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 812:Drivers/CMSIS/Include/core_cm33.h **** 
 813:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Debug Fault Status Register Definitions */
 814:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 815:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 816:Drivers/CMSIS/Include/core_cm33.h **** 
 817:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 818:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 819:Drivers/CMSIS/Include/core_cm33.h **** 
 820:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 821:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 822:Drivers/CMSIS/Include/core_cm33.h **** 
 823:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 824:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 825:Drivers/CMSIS/Include/core_cm33.h **** 
 826:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 16


 827:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 828:Drivers/CMSIS/Include/core_cm33.h **** 
 829:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Non-Secure Access Control Register Definitions */
 830:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB 
 831:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB 
 832:Drivers/CMSIS/Include/core_cm33.h **** 
 833:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB 
 834:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB 
 835:Drivers/CMSIS/Include/core_cm33.h **** 
 836:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB 
 837:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB 
 838:Drivers/CMSIS/Include/core_cm33.h **** 
 839:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Cache Level ID Register Definitions */
 840:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 841:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 842:Drivers/CMSIS/Include/core_cm33.h **** 
 843:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 844:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 845:Drivers/CMSIS/Include/core_cm33.h **** 
 846:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Cache Type Register Definitions */
 847:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 848:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 849:Drivers/CMSIS/Include/core_cm33.h **** 
 850:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 851:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 852:Drivers/CMSIS/Include/core_cm33.h **** 
 853:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 854:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 855:Drivers/CMSIS/Include/core_cm33.h **** 
 856:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 857:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 858:Drivers/CMSIS/Include/core_cm33.h **** 
 859:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 860:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 861:Drivers/CMSIS/Include/core_cm33.h **** 
 862:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Cache Size ID Register Definitions */
 863:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 864:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 865:Drivers/CMSIS/Include/core_cm33.h **** 
 866:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 867:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 868:Drivers/CMSIS/Include/core_cm33.h **** 
 869:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 870:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 871:Drivers/CMSIS/Include/core_cm33.h **** 
 872:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 873:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 874:Drivers/CMSIS/Include/core_cm33.h **** 
 875:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 876:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 877:Drivers/CMSIS/Include/core_cm33.h **** 
 878:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 879:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 880:Drivers/CMSIS/Include/core_cm33.h **** 
 881:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 882:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 883:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 17


 884:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Cache Size Selection Register Definitions */
 885:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 886:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 887:Drivers/CMSIS/Include/core_cm33.h **** 
 888:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 889:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 890:Drivers/CMSIS/Include/core_cm33.h **** 
 891:Drivers/CMSIS/Include/core_cm33.h **** /* SCB Software Triggered Interrupt Register Definitions */
 892:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 893:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 894:Drivers/CMSIS/Include/core_cm33.h **** 
 895:Drivers/CMSIS/Include/core_cm33.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 896:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 897:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 898:Drivers/CMSIS/Include/core_cm33.h **** 
 899:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 900:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 901:Drivers/CMSIS/Include/core_cm33.h **** 
 902:Drivers/CMSIS/Include/core_cm33.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 903:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 904:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 905:Drivers/CMSIS/Include/core_cm33.h **** 
 906:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 907:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 908:Drivers/CMSIS/Include/core_cm33.h **** 
 909:Drivers/CMSIS/Include/core_cm33.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 910:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 911:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 912:Drivers/CMSIS/Include/core_cm33.h **** 
 913:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 914:Drivers/CMSIS/Include/core_cm33.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 915:Drivers/CMSIS/Include/core_cm33.h **** 
 916:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_SCB */
 917:Drivers/CMSIS/Include/core_cm33.h **** 
 918:Drivers/CMSIS/Include/core_cm33.h **** 
 919:Drivers/CMSIS/Include/core_cm33.h **** /**
 920:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
 921:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 922:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 923:Drivers/CMSIS/Include/core_cm33.h ****   @{
 924:Drivers/CMSIS/Include/core_cm33.h ****  */
 925:Drivers/CMSIS/Include/core_cm33.h **** 
 926:Drivers/CMSIS/Include/core_cm33.h **** /**
 927:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 928:Drivers/CMSIS/Include/core_cm33.h ****  */
 929:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
 930:Drivers/CMSIS/Include/core_cm33.h **** {
 931:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[1U];
 932:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 933:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 934:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Regis
 935:Drivers/CMSIS/Include/core_cm33.h **** } SCnSCB_Type;
 936:Drivers/CMSIS/Include/core_cm33.h **** 
 937:Drivers/CMSIS/Include/core_cm33.h **** /* Interrupt Controller Type Register Definitions */
 938:Drivers/CMSIS/Include/core_cm33.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 939:Drivers/CMSIS/Include/core_cm33.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 940:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 18


 941:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_SCnotSCB */
 942:Drivers/CMSIS/Include/core_cm33.h **** 
 943:Drivers/CMSIS/Include/core_cm33.h **** 
 944:Drivers/CMSIS/Include/core_cm33.h **** /**
 945:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
 946:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 947:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the System Timer Registers.
 948:Drivers/CMSIS/Include/core_cm33.h ****   @{
 949:Drivers/CMSIS/Include/core_cm33.h ****  */
 950:Drivers/CMSIS/Include/core_cm33.h **** 
 951:Drivers/CMSIS/Include/core_cm33.h **** /**
 952:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the System Timer (SysTick).
 953:Drivers/CMSIS/Include/core_cm33.h ****  */
 954:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
 955:Drivers/CMSIS/Include/core_cm33.h **** {
 956:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 957:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 958:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 959:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 960:Drivers/CMSIS/Include/core_cm33.h **** } SysTick_Type;
 961:Drivers/CMSIS/Include/core_cm33.h **** 
 962:Drivers/CMSIS/Include/core_cm33.h **** /* SysTick Control / Status Register Definitions */
 963:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 964:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 965:Drivers/CMSIS/Include/core_cm33.h **** 
 966:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 967:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 968:Drivers/CMSIS/Include/core_cm33.h **** 
 969:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 970:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 971:Drivers/CMSIS/Include/core_cm33.h **** 
 972:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 973:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 974:Drivers/CMSIS/Include/core_cm33.h **** 
 975:Drivers/CMSIS/Include/core_cm33.h **** /* SysTick Reload Register Definitions */
 976:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 977:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 978:Drivers/CMSIS/Include/core_cm33.h **** 
 979:Drivers/CMSIS/Include/core_cm33.h **** /* SysTick Current Register Definitions */
 980:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 981:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 982:Drivers/CMSIS/Include/core_cm33.h **** 
 983:Drivers/CMSIS/Include/core_cm33.h **** /* SysTick Calibration Register Definitions */
 984:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 985:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 986:Drivers/CMSIS/Include/core_cm33.h **** 
 987:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 988:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 989:Drivers/CMSIS/Include/core_cm33.h **** 
 990:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 991:Drivers/CMSIS/Include/core_cm33.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 992:Drivers/CMSIS/Include/core_cm33.h **** 
 993:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_SysTick */
 994:Drivers/CMSIS/Include/core_cm33.h **** 
 995:Drivers/CMSIS/Include/core_cm33.h **** 
 996:Drivers/CMSIS/Include/core_cm33.h **** /**
 997:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 19


 998:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 999:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1000:Drivers/CMSIS/Include/core_cm33.h ****   @{
1001:Drivers/CMSIS/Include/core_cm33.h ****  */
1002:Drivers/CMSIS/Include/core_cm33.h **** 
1003:Drivers/CMSIS/Include/core_cm33.h **** /**
1004:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1005:Drivers/CMSIS/Include/core_cm33.h ****  */
1006:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1007:Drivers/CMSIS/Include/core_cm33.h **** {
1008:Drivers/CMSIS/Include/core_cm33.h ****   __OM  union
1009:Drivers/CMSIS/Include/core_cm33.h ****   {
1010:Drivers/CMSIS/Include/core_cm33.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1011:Drivers/CMSIS/Include/core_cm33.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1012:Drivers/CMSIS/Include/core_cm33.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1013:Drivers/CMSIS/Include/core_cm33.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1014:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[864U];
1015:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1016:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED1[15U];
1017:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1018:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED2[15U];
1019:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1020:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED3[32U];
1021:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[43U];
1022:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1023:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1024:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED5[1U];
1025:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register
1026:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED6[4U];
1027:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1028:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1029:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1030:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1031:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1032:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1033:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1034:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1035:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1036:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1037:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1038:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1039:Drivers/CMSIS/Include/core_cm33.h **** } ITM_Type;
1040:Drivers/CMSIS/Include/core_cm33.h **** 
1041:Drivers/CMSIS/Include/core_cm33.h **** /* ITM Stimulus Port Register Definitions */
1042:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM 
1043:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM 
1044:Drivers/CMSIS/Include/core_cm33.h **** 
1045:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM 
1046:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM 
1047:Drivers/CMSIS/Include/core_cm33.h **** 
1048:Drivers/CMSIS/Include/core_cm33.h **** /* ITM Trace Privilege Register Definitions */
1049:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1050:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1051:Drivers/CMSIS/Include/core_cm33.h **** 
1052:Drivers/CMSIS/Include/core_cm33.h **** /* ITM Trace Control Register Definitions */
1053:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1054:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 20


1055:Drivers/CMSIS/Include/core_cm33.h **** 
1056:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
1057:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
1058:Drivers/CMSIS/Include/core_cm33.h **** 
1059:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1060:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1061:Drivers/CMSIS/Include/core_cm33.h **** 
1062:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
1063:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
1064:Drivers/CMSIS/Include/core_cm33.h **** 
1065:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM 
1066:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM 
1067:Drivers/CMSIS/Include/core_cm33.h **** 
1068:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1069:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1070:Drivers/CMSIS/Include/core_cm33.h **** 
1071:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1072:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1073:Drivers/CMSIS/Include/core_cm33.h **** 
1074:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1075:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1076:Drivers/CMSIS/Include/core_cm33.h **** 
1077:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1078:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1079:Drivers/CMSIS/Include/core_cm33.h **** 
1080:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1081:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1082:Drivers/CMSIS/Include/core_cm33.h **** 
1083:Drivers/CMSIS/Include/core_cm33.h **** /* ITM Lock Status Register Definitions */
1084:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1085:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1086:Drivers/CMSIS/Include/core_cm33.h **** 
1087:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1088:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1089:Drivers/CMSIS/Include/core_cm33.h **** 
1090:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1091:Drivers/CMSIS/Include/core_cm33.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1092:Drivers/CMSIS/Include/core_cm33.h **** 
1093:Drivers/CMSIS/Include/core_cm33.h **** /*@}*/ /* end of group CMSIS_ITM */
1094:Drivers/CMSIS/Include/core_cm33.h **** 
1095:Drivers/CMSIS/Include/core_cm33.h **** 
1096:Drivers/CMSIS/Include/core_cm33.h **** /**
1097:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1098:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1099:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1100:Drivers/CMSIS/Include/core_cm33.h ****   @{
1101:Drivers/CMSIS/Include/core_cm33.h ****  */
1102:Drivers/CMSIS/Include/core_cm33.h **** 
1103:Drivers/CMSIS/Include/core_cm33.h **** /**
1104:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1105:Drivers/CMSIS/Include/core_cm33.h ****  */
1106:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1107:Drivers/CMSIS/Include/core_cm33.h **** {
1108:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1109:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1110:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1111:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 21


1112:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1113:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1114:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1115:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1116:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1117:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED1[1U];
1118:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1119:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED2[1U];
1120:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1121:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED3[1U];
1122:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1123:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[1U];
1124:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1125:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED5[1U];
1126:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1127:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED6[1U];
1128:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1129:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED7[1U];
1130:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1131:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED8[1U];
1132:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
1133:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED9[1U];
1134:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
1135:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED10[1U];
1136:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
1137:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED11[1U];
1138:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
1139:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED12[1U];
1140:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
1141:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED13[1U];
1142:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
1143:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED14[1U];
1144:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
1145:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED15[1U];
1146:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
1147:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED16[1U];
1148:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
1149:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED17[1U];
1150:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
1151:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED18[1U];
1152:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
1153:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED19[1U];
1154:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
1155:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED20[1U];
1156:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
1157:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED21[1U];
1158:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
1159:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED22[1U];
1160:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
1161:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED23[1U];
1162:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
1163:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED24[1U];
1164:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
1165:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED25[1U];
1166:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
1167:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED26[1U];
1168:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 22


1169:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED27[1U];
1170:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
1171:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED28[1U];
1172:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
1173:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED29[1U];
1174:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
1175:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED30[1U];
1176:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
1177:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED31[1U];
1178:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
1179:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED32[934U];
1180:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1181:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED33[1U];
1182:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
1183:Drivers/CMSIS/Include/core_cm33.h **** } DWT_Type;
1184:Drivers/CMSIS/Include/core_cm33.h **** 
1185:Drivers/CMSIS/Include/core_cm33.h **** /* DWT Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1187:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1188:Drivers/CMSIS/Include/core_cm33.h **** 
1189:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1190:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1191:Drivers/CMSIS/Include/core_cm33.h **** 
1192:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1193:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1194:Drivers/CMSIS/Include/core_cm33.h **** 
1195:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1196:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1197:Drivers/CMSIS/Include/core_cm33.h **** 
1198:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1199:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1200:Drivers/CMSIS/Include/core_cm33.h **** 
1201:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTR
1202:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTR
1203:Drivers/CMSIS/Include/core_cm33.h **** 
1204:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1205:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1206:Drivers/CMSIS/Include/core_cm33.h **** 
1207:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1208:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1209:Drivers/CMSIS/Include/core_cm33.h **** 
1210:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1211:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1212:Drivers/CMSIS/Include/core_cm33.h **** 
1213:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1214:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1215:Drivers/CMSIS/Include/core_cm33.h **** 
1216:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1217:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1218:Drivers/CMSIS/Include/core_cm33.h **** 
1219:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1220:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1221:Drivers/CMSIS/Include/core_cm33.h **** 
1222:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1223:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1224:Drivers/CMSIS/Include/core_cm33.h **** 
1225:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 23


1226:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1227:Drivers/CMSIS/Include/core_cm33.h **** 
1228:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1229:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1230:Drivers/CMSIS/Include/core_cm33.h **** 
1231:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1232:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1233:Drivers/CMSIS/Include/core_cm33.h **** 
1234:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1235:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1236:Drivers/CMSIS/Include/core_cm33.h **** 
1237:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1238:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1239:Drivers/CMSIS/Include/core_cm33.h **** 
1240:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1241:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1242:Drivers/CMSIS/Include/core_cm33.h **** 
1243:Drivers/CMSIS/Include/core_cm33.h **** /* DWT CPI Count Register Definitions */
1244:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1245:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1246:Drivers/CMSIS/Include/core_cm33.h **** 
1247:Drivers/CMSIS/Include/core_cm33.h **** /* DWT Exception Overhead Count Register Definitions */
1248:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1249:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1250:Drivers/CMSIS/Include/core_cm33.h **** 
1251:Drivers/CMSIS/Include/core_cm33.h **** /* DWT Sleep Count Register Definitions */
1252:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1253:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1254:Drivers/CMSIS/Include/core_cm33.h **** 
1255:Drivers/CMSIS/Include/core_cm33.h **** /* DWT LSU Count Register Definitions */
1256:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1257:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1258:Drivers/CMSIS/Include/core_cm33.h **** 
1259:Drivers/CMSIS/Include/core_cm33.h **** /* DWT Folded-instruction Count Register Definitions */
1260:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1261:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1262:Drivers/CMSIS/Include/core_cm33.h **** 
1263:Drivers/CMSIS/Include/core_cm33.h **** /* DWT Comparator Function Register Definitions */
1264:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
1265:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
1266:Drivers/CMSIS/Include/core_cm33.h **** 
1267:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1268:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1269:Drivers/CMSIS/Include/core_cm33.h **** 
1270:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1271:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1272:Drivers/CMSIS/Include/core_cm33.h **** 
1273:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
1274:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
1275:Drivers/CMSIS/Include/core_cm33.h **** 
1276:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
1277:Drivers/CMSIS/Include/core_cm33.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
1278:Drivers/CMSIS/Include/core_cm33.h **** 
1279:Drivers/CMSIS/Include/core_cm33.h **** /*@}*/ /* end of group CMSIS_DWT */
1280:Drivers/CMSIS/Include/core_cm33.h **** 
1281:Drivers/CMSIS/Include/core_cm33.h **** 
1282:Drivers/CMSIS/Include/core_cm33.h **** /**
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 24


1283:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1284:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1285:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1286:Drivers/CMSIS/Include/core_cm33.h ****   @{
1287:Drivers/CMSIS/Include/core_cm33.h ****  */
1288:Drivers/CMSIS/Include/core_cm33.h **** 
1289:Drivers/CMSIS/Include/core_cm33.h **** /**
1290:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1291:Drivers/CMSIS/Include/core_cm33.h ****  */
1292:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1293:Drivers/CMSIS/Include/core_cm33.h **** {
1294:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1295:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1296:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[2U];
1297:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1298:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED1[55U];
1299:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1300:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED2[131U];
1301:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1302:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1303:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
1304:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED3[759U];
1305:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1306:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 
1307:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Reg
1308:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[1U];
1309:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Reg
1310:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 
1311:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1312:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED5[39U];
1313:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1314:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1315:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED7[8U];
1316:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
1317:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register 
1318:Drivers/CMSIS/Include/core_cm33.h **** } TPI_Type;
1319:Drivers/CMSIS/Include/core_cm33.h **** 
1320:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1321:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1322:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1323:Drivers/CMSIS/Include/core_cm33.h **** 
1324:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Selected Pin Protocol Register Definitions */
1325:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1326:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1327:Drivers/CMSIS/Include/core_cm33.h **** 
1328:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Formatter and Flush Status Register Definitions */
1329:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1330:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1331:Drivers/CMSIS/Include/core_cm33.h **** 
1332:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1333:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1334:Drivers/CMSIS/Include/core_cm33.h **** 
1335:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1336:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1337:Drivers/CMSIS/Include/core_cm33.h **** 
1338:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1339:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 25


1340:Drivers/CMSIS/Include/core_cm33.h **** 
1341:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Formatter and Flush Control Register Definitions */
1342:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1343:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1344:Drivers/CMSIS/Include/core_cm33.h **** 
1345:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFC
1346:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFC
1347:Drivers/CMSIS/Include/core_cm33.h **** 
1348:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1349:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1350:Drivers/CMSIS/Include/core_cm33.h **** 
1351:Drivers/CMSIS/Include/core_cm33.h **** /* TPI TRIGGER Register Definitions */
1352:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1353:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1354:Drivers/CMSIS/Include/core_cm33.h **** 
1355:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Integration Test FIFO Test Data 0 Register Definitions */
1356:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITF
1357:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITF
1358:Drivers/CMSIS/Include/core_cm33.h **** 
1359:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITF
1360:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI IT
1361:Drivers/CMSIS/Include/core_cm33.h **** 
1362:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITF
1363:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITF
1364:Drivers/CMSIS/Include/core_cm33.h **** 
1365:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITF
1366:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI IT
1367:Drivers/CMSIS/Include/core_cm33.h **** 
1368:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITF
1369:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITF
1370:Drivers/CMSIS/Include/core_cm33.h **** 
1371:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITF
1372:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITF
1373:Drivers/CMSIS/Include/core_cm33.h **** 
1374:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI IT
1375:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI I
1376:Drivers/CMSIS/Include/core_cm33.h **** 
1377:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Integration Test ATB Control Register 2 Register Definitions */
1378:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITA
1379:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITA
1380:Drivers/CMSIS/Include/core_cm33.h **** 
1381:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITA
1382:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITA
1383:Drivers/CMSIS/Include/core_cm33.h **** 
1384:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITA
1385:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITA
1386:Drivers/CMSIS/Include/core_cm33.h **** 
1387:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITA
1388:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITA
1389:Drivers/CMSIS/Include/core_cm33.h **** 
1390:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Integration Test FIFO Test Data 1 Register Definitions */
1391:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITF
1392:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITF
1393:Drivers/CMSIS/Include/core_cm33.h **** 
1394:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITF
1395:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI IT
1396:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 26


1397:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITF
1398:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITF
1399:Drivers/CMSIS/Include/core_cm33.h **** 
1400:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITF
1401:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI IT
1402:Drivers/CMSIS/Include/core_cm33.h **** 
1403:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITF
1404:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITF
1405:Drivers/CMSIS/Include/core_cm33.h **** 
1406:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITF
1407:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITF
1408:Drivers/CMSIS/Include/core_cm33.h **** 
1409:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI IT
1410:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI I
1411:Drivers/CMSIS/Include/core_cm33.h **** 
1412:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Integration Test ATB Control Register 0 Definitions */
1413:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITA
1414:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITA
1415:Drivers/CMSIS/Include/core_cm33.h **** 
1416:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITA
1417:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITA
1418:Drivers/CMSIS/Include/core_cm33.h **** 
1419:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITA
1420:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITA
1421:Drivers/CMSIS/Include/core_cm33.h **** 
1422:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITA
1423:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITA
1424:Drivers/CMSIS/Include/core_cm33.h **** 
1425:Drivers/CMSIS/Include/core_cm33.h **** /* TPI Integration Mode Control Register Definitions */
1426:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1427:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1428:Drivers/CMSIS/Include/core_cm33.h **** 
1429:Drivers/CMSIS/Include/core_cm33.h **** /* TPI DEVID Register Definitions */
1430:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1431:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1432:Drivers/CMSIS/Include/core_cm33.h **** 
1433:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1434:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1435:Drivers/CMSIS/Include/core_cm33.h **** 
1436:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1437:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1438:Drivers/CMSIS/Include/core_cm33.h **** 
1439:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEV
1440:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEV
1441:Drivers/CMSIS/Include/core_cm33.h **** 
1442:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1443:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1444:Drivers/CMSIS/Include/core_cm33.h **** 
1445:Drivers/CMSIS/Include/core_cm33.h **** /* TPI DEVTYPE Register Definitions */
1446:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1447:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1448:Drivers/CMSIS/Include/core_cm33.h **** 
1449:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1450:Drivers/CMSIS/Include/core_cm33.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1451:Drivers/CMSIS/Include/core_cm33.h **** 
1452:Drivers/CMSIS/Include/core_cm33.h **** /*@}*/ /* end of group CMSIS_TPI */
1453:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 27


1454:Drivers/CMSIS/Include/core_cm33.h **** 
1455:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1456:Drivers/CMSIS/Include/core_cm33.h **** /**
1457:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1458:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1459:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1460:Drivers/CMSIS/Include/core_cm33.h ****   @{
1461:Drivers/CMSIS/Include/core_cm33.h ****  */
1462:Drivers/CMSIS/Include/core_cm33.h **** 
1463:Drivers/CMSIS/Include/core_cm33.h **** /**
1464:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1465:Drivers/CMSIS/Include/core_cm33.h ****  */
1466:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1467:Drivers/CMSIS/Include/core_cm33.h **** {
1468:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1469:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1470:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
1471:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1472:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
1473:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register
1474:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Registe
1475:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register
1476:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Registe
1477:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register
1478:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Registe
1479:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[1];
1480:Drivers/CMSIS/Include/core_cm33.h ****   union {
1481:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t MAIR[2];
1482:Drivers/CMSIS/Include/core_cm33.h ****   struct {
1483:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
1484:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
1485:Drivers/CMSIS/Include/core_cm33.h ****   };
1486:Drivers/CMSIS/Include/core_cm33.h ****   };
1487:Drivers/CMSIS/Include/core_cm33.h **** } MPU_Type;
1488:Drivers/CMSIS/Include/core_cm33.h **** 
1489:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_RALIASES                  4U
1490:Drivers/CMSIS/Include/core_cm33.h **** 
1491:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Type Register Definitions */
1492:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1493:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1494:Drivers/CMSIS/Include/core_cm33.h **** 
1495:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1496:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1497:Drivers/CMSIS/Include/core_cm33.h **** 
1498:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1499:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1500:Drivers/CMSIS/Include/core_cm33.h **** 
1501:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Control Register Definitions */
1502:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1503:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1504:Drivers/CMSIS/Include/core_cm33.h **** 
1505:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1506:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1507:Drivers/CMSIS/Include/core_cm33.h **** 
1508:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1509:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1510:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 28


1511:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Region Number Register Definitions */
1512:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1513:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1514:Drivers/CMSIS/Include/core_cm33.h **** 
1515:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Region Base Address Register Definitions */
1516:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
1517:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
1518:Drivers/CMSIS/Include/core_cm33.h **** 
1519:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
1520:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
1521:Drivers/CMSIS/Include/core_cm33.h **** 
1522:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
1523:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
1524:Drivers/CMSIS/Include/core_cm33.h **** 
1525:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
1526:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
1527:Drivers/CMSIS/Include/core_cm33.h **** 
1528:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Region Limit Address Register Definitions */
1529:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
1530:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
1531:Drivers/CMSIS/Include/core_cm33.h **** 
1532:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
1533:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU 
1534:Drivers/CMSIS/Include/core_cm33.h **** 
1535:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
1536:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
1537:Drivers/CMSIS/Include/core_cm33.h **** 
1538:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Memory Attribute Indirection Register 0 Definitions */
1539:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
1540:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
1541:Drivers/CMSIS/Include/core_cm33.h **** 
1542:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
1543:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
1544:Drivers/CMSIS/Include/core_cm33.h **** 
1545:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
1546:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
1547:Drivers/CMSIS/Include/core_cm33.h **** 
1548:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
1549:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
1550:Drivers/CMSIS/Include/core_cm33.h **** 
1551:Drivers/CMSIS/Include/core_cm33.h **** /* MPU Memory Attribute Indirection Register 1 Definitions */
1552:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
1553:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
1554:Drivers/CMSIS/Include/core_cm33.h **** 
1555:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
1556:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
1557:Drivers/CMSIS/Include/core_cm33.h **** 
1558:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
1559:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
1560:Drivers/CMSIS/Include/core_cm33.h **** 
1561:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
1562:Drivers/CMSIS/Include/core_cm33.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
1563:Drivers/CMSIS/Include/core_cm33.h **** 
1564:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_MPU */
1565:Drivers/CMSIS/Include/core_cm33.h **** #endif
1566:Drivers/CMSIS/Include/core_cm33.h **** 
1567:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 29


1568:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1569:Drivers/CMSIS/Include/core_cm33.h **** /**
1570:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1571:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
1572:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
1573:Drivers/CMSIS/Include/core_cm33.h ****   @{
1574:Drivers/CMSIS/Include/core_cm33.h ****  */
1575:Drivers/CMSIS/Include/core_cm33.h **** 
1576:Drivers/CMSIS/Include/core_cm33.h **** /**
1577:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
1578:Drivers/CMSIS/Include/core_cm33.h ****  */
1579:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1580:Drivers/CMSIS/Include/core_cm33.h **** {
1581:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
1582:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
1583:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
1584:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
1585:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
1586:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
1587:Drivers/CMSIS/Include/core_cm33.h **** #else
1588:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[3];
1589:Drivers/CMSIS/Include/core_cm33.h **** #endif
1590:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
1591:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
1592:Drivers/CMSIS/Include/core_cm33.h **** } SAU_Type;
1593:Drivers/CMSIS/Include/core_cm33.h **** 
1594:Drivers/CMSIS/Include/core_cm33.h **** /* SAU Control Register Definitions */
1595:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
1596:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
1597:Drivers/CMSIS/Include/core_cm33.h **** 
1598:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
1599:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
1600:Drivers/CMSIS/Include/core_cm33.h **** 
1601:Drivers/CMSIS/Include/core_cm33.h **** /* SAU Type Register Definitions */
1602:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
1603:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
1604:Drivers/CMSIS/Include/core_cm33.h **** 
1605:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
1606:Drivers/CMSIS/Include/core_cm33.h **** /* SAU Region Number Register Definitions */
1607:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
1608:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
1609:Drivers/CMSIS/Include/core_cm33.h **** 
1610:Drivers/CMSIS/Include/core_cm33.h **** /* SAU Region Base Address Register Definitions */
1611:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
1612:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
1613:Drivers/CMSIS/Include/core_cm33.h **** 
1614:Drivers/CMSIS/Include/core_cm33.h **** /* SAU Region Limit Address Register Definitions */
1615:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
1616:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
1617:Drivers/CMSIS/Include/core_cm33.h **** 
1618:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
1619:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
1620:Drivers/CMSIS/Include/core_cm33.h **** 
1621:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
1622:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
1623:Drivers/CMSIS/Include/core_cm33.h **** 
1624:Drivers/CMSIS/Include/core_cm33.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 30


1625:Drivers/CMSIS/Include/core_cm33.h **** 
1626:Drivers/CMSIS/Include/core_cm33.h **** /* Secure Fault Status Register Definitions */
1627:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU 
1628:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU 
1629:Drivers/CMSIS/Include/core_cm33.h **** 
1630:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU 
1631:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU 
1632:Drivers/CMSIS/Include/core_cm33.h **** 
1633:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU 
1634:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU 
1635:Drivers/CMSIS/Include/core_cm33.h **** 
1636:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU 
1637:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU 
1638:Drivers/CMSIS/Include/core_cm33.h **** 
1639:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU 
1640:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU 
1641:Drivers/CMSIS/Include/core_cm33.h **** 
1642:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU 
1643:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU 
1644:Drivers/CMSIS/Include/core_cm33.h **** 
1645:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU 
1646:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU 
1647:Drivers/CMSIS/Include/core_cm33.h **** 
1648:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU 
1649:Drivers/CMSIS/Include/core_cm33.h **** #define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU 
1650:Drivers/CMSIS/Include/core_cm33.h **** 
1651:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_SAU */
1652:Drivers/CMSIS/Include/core_cm33.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
1653:Drivers/CMSIS/Include/core_cm33.h **** 
1654:Drivers/CMSIS/Include/core_cm33.h **** 
1655:Drivers/CMSIS/Include/core_cm33.h **** /**
1656:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1657:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1658:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1659:Drivers/CMSIS/Include/core_cm33.h ****   @{
1660:Drivers/CMSIS/Include/core_cm33.h ****  */
1661:Drivers/CMSIS/Include/core_cm33.h **** 
1662:Drivers/CMSIS/Include/core_cm33.h **** /**
1663:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1664:Drivers/CMSIS/Include/core_cm33.h ****  */
1665:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
1666:Drivers/CMSIS/Include/core_cm33.h **** {
1667:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED0[1U];
1668:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1669:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1670:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1671:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1672:Drivers/CMSIS/Include/core_cm33.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1673:Drivers/CMSIS/Include/core_cm33.h **** } FPU_Type;
1674:Drivers/CMSIS/Include/core_cm33.h **** 
1675:Drivers/CMSIS/Include/core_cm33.h **** /* Floating-Point Context Control Register Definitions */
1676:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1677:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1678:Drivers/CMSIS/Include/core_cm33.h **** 
1679:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1680:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1681:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 31


1682:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCC
1683:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCC
1684:Drivers/CMSIS/Include/core_cm33.h **** 
1685:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCC
1686:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCC
1687:Drivers/CMSIS/Include/core_cm33.h **** 
1688:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCC
1689:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCC
1690:Drivers/CMSIS/Include/core_cm33.h **** 
1691:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCC
1692:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCC
1693:Drivers/CMSIS/Include/core_cm33.h **** 
1694:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCC
1695:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCC
1696:Drivers/CMSIS/Include/core_cm33.h **** 
1697:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCC
1698:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCC
1699:Drivers/CMSIS/Include/core_cm33.h **** 
1700:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1701:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1702:Drivers/CMSIS/Include/core_cm33.h **** 
1703:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCC
1704:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCC
1705:Drivers/CMSIS/Include/core_cm33.h **** 
1706:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1707:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1708:Drivers/CMSIS/Include/core_cm33.h **** 
1709:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1710:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1711:Drivers/CMSIS/Include/core_cm33.h **** 
1712:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1713:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1714:Drivers/CMSIS/Include/core_cm33.h **** 
1715:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1716:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1717:Drivers/CMSIS/Include/core_cm33.h **** 
1718:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCC
1719:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCC
1720:Drivers/CMSIS/Include/core_cm33.h **** 
1721:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1722:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1723:Drivers/CMSIS/Include/core_cm33.h **** 
1724:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1725:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1726:Drivers/CMSIS/Include/core_cm33.h **** 
1727:Drivers/CMSIS/Include/core_cm33.h **** /* Floating-Point Context Address Register Definitions */
1728:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1729:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1730:Drivers/CMSIS/Include/core_cm33.h **** 
1731:Drivers/CMSIS/Include/core_cm33.h **** /* Floating-Point Default Status Control Register Definitions */
1732:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1733:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1734:Drivers/CMSIS/Include/core_cm33.h **** 
1735:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1736:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1737:Drivers/CMSIS/Include/core_cm33.h **** 
1738:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 32


1739:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1740:Drivers/CMSIS/Include/core_cm33.h **** 
1741:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1742:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1743:Drivers/CMSIS/Include/core_cm33.h **** 
1744:Drivers/CMSIS/Include/core_cm33.h **** /* Media and FP Feature Register 0 Definitions */
1745:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1746:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1747:Drivers/CMSIS/Include/core_cm33.h **** 
1748:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1749:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1750:Drivers/CMSIS/Include/core_cm33.h **** 
1751:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1752:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1753:Drivers/CMSIS/Include/core_cm33.h **** 
1754:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1755:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1756:Drivers/CMSIS/Include/core_cm33.h **** 
1757:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1758:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1759:Drivers/CMSIS/Include/core_cm33.h **** 
1760:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1761:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1762:Drivers/CMSIS/Include/core_cm33.h **** 
1763:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1764:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1765:Drivers/CMSIS/Include/core_cm33.h **** 
1766:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1767:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1768:Drivers/CMSIS/Include/core_cm33.h **** 
1769:Drivers/CMSIS/Include/core_cm33.h **** /* Media and FP Feature Register 1 Definitions */
1770:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1771:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1772:Drivers/CMSIS/Include/core_cm33.h **** 
1773:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1774:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1775:Drivers/CMSIS/Include/core_cm33.h **** 
1776:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1777:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1778:Drivers/CMSIS/Include/core_cm33.h **** 
1779:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1780:Drivers/CMSIS/Include/core_cm33.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1781:Drivers/CMSIS/Include/core_cm33.h **** 
1782:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_FPU */
1783:Drivers/CMSIS/Include/core_cm33.h **** 
1784:Drivers/CMSIS/Include/core_cm33.h **** 
1785:Drivers/CMSIS/Include/core_cm33.h **** /**
1786:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_core_register
1787:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1788:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Type definitions for the Core Debug Registers
1789:Drivers/CMSIS/Include/core_cm33.h ****   @{
1790:Drivers/CMSIS/Include/core_cm33.h ****  */
1791:Drivers/CMSIS/Include/core_cm33.h **** 
1792:Drivers/CMSIS/Include/core_cm33.h **** /**
1793:Drivers/CMSIS/Include/core_cm33.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1794:Drivers/CMSIS/Include/core_cm33.h ****  */
1795:Drivers/CMSIS/Include/core_cm33.h **** typedef struct
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 33


1796:Drivers/CMSIS/Include/core_cm33.h **** {
1797:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1798:Drivers/CMSIS/Include/core_cm33.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1799:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1800:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1801:Drivers/CMSIS/Include/core_cm33.h ****         uint32_t RESERVED4[1U];
1802:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
1803:Drivers/CMSIS/Include/core_cm33.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
1804:Drivers/CMSIS/Include/core_cm33.h **** } CoreDebug_Type;
1805:Drivers/CMSIS/Include/core_cm33.h **** 
1806:Drivers/CMSIS/Include/core_cm33.h **** /* Debug Halting Control and Status Register Definitions */
1807:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1808:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1809:Drivers/CMSIS/Include/core_cm33.h **** 
1810:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< Core
1811:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< Core
1812:Drivers/CMSIS/Include/core_cm33.h **** 
1813:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1814:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1815:Drivers/CMSIS/Include/core_cm33.h **** 
1816:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1817:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1818:Drivers/CMSIS/Include/core_cm33.h **** 
1819:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1820:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1821:Drivers/CMSIS/Include/core_cm33.h **** 
1822:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1823:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1824:Drivers/CMSIS/Include/core_cm33.h **** 
1825:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1826:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1827:Drivers/CMSIS/Include/core_cm33.h **** 
1828:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1829:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1830:Drivers/CMSIS/Include/core_cm33.h **** 
1831:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1832:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1833:Drivers/CMSIS/Include/core_cm33.h **** 
1834:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1835:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1836:Drivers/CMSIS/Include/core_cm33.h **** 
1837:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1838:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1839:Drivers/CMSIS/Include/core_cm33.h **** 
1840:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1841:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1842:Drivers/CMSIS/Include/core_cm33.h **** 
1843:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1844:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1845:Drivers/CMSIS/Include/core_cm33.h **** 
1846:Drivers/CMSIS/Include/core_cm33.h **** /* Debug Core Register Selector Register Definitions */
1847:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1848:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1849:Drivers/CMSIS/Include/core_cm33.h **** 
1850:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1851:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1852:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 34


1853:Drivers/CMSIS/Include/core_cm33.h **** /* Debug Exception and Monitor Control Register Definitions */
1854:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1855:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1856:Drivers/CMSIS/Include/core_cm33.h **** 
1857:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1858:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1859:Drivers/CMSIS/Include/core_cm33.h **** 
1860:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1861:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1862:Drivers/CMSIS/Include/core_cm33.h **** 
1863:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1864:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1865:Drivers/CMSIS/Include/core_cm33.h **** 
1866:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1867:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1868:Drivers/CMSIS/Include/core_cm33.h **** 
1869:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1870:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1871:Drivers/CMSIS/Include/core_cm33.h **** 
1872:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1873:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1874:Drivers/CMSIS/Include/core_cm33.h **** 
1875:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1876:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1877:Drivers/CMSIS/Include/core_cm33.h **** 
1878:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1879:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1880:Drivers/CMSIS/Include/core_cm33.h **** 
1881:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1882:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1883:Drivers/CMSIS/Include/core_cm33.h **** 
1884:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1885:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1886:Drivers/CMSIS/Include/core_cm33.h **** 
1887:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1888:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1889:Drivers/CMSIS/Include/core_cm33.h **** 
1890:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1891:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1892:Drivers/CMSIS/Include/core_cm33.h **** 
1893:Drivers/CMSIS/Include/core_cm33.h **** /* Debug Authentication Control Register Definitions */
1894:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< Core
1895:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< Core
1896:Drivers/CMSIS/Include/core_cm33.h **** 
1897:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< Core
1898:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< Core
1899:Drivers/CMSIS/Include/core_cm33.h **** 
1900:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< Core
1901:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< Core
1902:Drivers/CMSIS/Include/core_cm33.h **** 
1903:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< Core
1904:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< Core
1905:Drivers/CMSIS/Include/core_cm33.h **** 
1906:Drivers/CMSIS/Include/core_cm33.h **** /* Debug Security Control and Status Register Definitions */
1907:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< Core
1908:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< Core
1909:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 35


1910:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< Core
1911:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< Core
1912:Drivers/CMSIS/Include/core_cm33.h **** 
1913:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< Core
1914:Drivers/CMSIS/Include/core_cm33.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< Core
1915:Drivers/CMSIS/Include/core_cm33.h **** 
1916:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_CoreDebug */
1917:Drivers/CMSIS/Include/core_cm33.h **** 
1918:Drivers/CMSIS/Include/core_cm33.h **** 
1919:Drivers/CMSIS/Include/core_cm33.h **** /**
1920:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup    CMSIS_core_register
1921:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1922:Drivers/CMSIS/Include/core_cm33.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1923:Drivers/CMSIS/Include/core_cm33.h ****   @{
1924:Drivers/CMSIS/Include/core_cm33.h ****  */
1925:Drivers/CMSIS/Include/core_cm33.h **** 
1926:Drivers/CMSIS/Include/core_cm33.h **** /**
1927:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1928:Drivers/CMSIS/Include/core_cm33.h ****   \param[in] field  Name of the register bit field.
1929:Drivers/CMSIS/Include/core_cm33.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1930:Drivers/CMSIS/Include/core_cm33.h ****   \return           Masked and shifted value.
1931:Drivers/CMSIS/Include/core_cm33.h **** */
1932:Drivers/CMSIS/Include/core_cm33.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1933:Drivers/CMSIS/Include/core_cm33.h **** 
1934:Drivers/CMSIS/Include/core_cm33.h **** /**
1935:Drivers/CMSIS/Include/core_cm33.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1936:Drivers/CMSIS/Include/core_cm33.h ****   \param[in] field  Name of the register bit field.
1937:Drivers/CMSIS/Include/core_cm33.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1938:Drivers/CMSIS/Include/core_cm33.h ****   \return           Masked and shifted bit field value.
1939:Drivers/CMSIS/Include/core_cm33.h **** */
1940:Drivers/CMSIS/Include/core_cm33.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1941:Drivers/CMSIS/Include/core_cm33.h **** 
1942:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of group CMSIS_core_bitfield */
1943:Drivers/CMSIS/Include/core_cm33.h **** 
1944:Drivers/CMSIS/Include/core_cm33.h **** 
1945:Drivers/CMSIS/Include/core_cm33.h **** /**
1946:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup    CMSIS_core_register
1947:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup   CMSIS_core_base     Core Definitions
1948:Drivers/CMSIS/Include/core_cm33.h ****   \brief      Definitions for base addresses, unions, and structures.
1949:Drivers/CMSIS/Include/core_cm33.h ****   @{
1950:Drivers/CMSIS/Include/core_cm33.h ****  */
1951:Drivers/CMSIS/Include/core_cm33.h **** 
1952:Drivers/CMSIS/Include/core_cm33.h **** /* Memory mapping of Core Hardware */
1953:Drivers/CMSIS/Include/core_cm33.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
1954:Drivers/CMSIS/Include/core_cm33.h ****   #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
1955:Drivers/CMSIS/Include/core_cm33.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
1956:Drivers/CMSIS/Include/core_cm33.h ****   #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
1957:Drivers/CMSIS/Include/core_cm33.h ****   #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< Core Debug Base Addre
1958:Drivers/CMSIS/Include/core_cm33.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
1959:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
1960:Drivers/CMSIS/Include/core_cm33.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
1961:Drivers/CMSIS/Include/core_cm33.h **** 
1962:Drivers/CMSIS/Include/core_cm33.h ****   #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Regist
1963:Drivers/CMSIS/Include/core_cm33.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
1964:Drivers/CMSIS/Include/core_cm33.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
1965:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
1966:Drivers/CMSIS/Include/core_cm33.h ****   #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration str
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 36


1967:Drivers/CMSIS/Include/core_cm33.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
1968:Drivers/CMSIS/Include/core_cm33.h ****   #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration str
1969:Drivers/CMSIS/Include/core_cm33.h ****   #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< Core Debug configurat
1970:Drivers/CMSIS/Include/core_cm33.h **** 
1971:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1972:Drivers/CMSIS/Include/core_cm33.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
1973:Drivers/CMSIS/Include/core_cm33.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
1974:Drivers/CMSIS/Include/core_cm33.h ****   #endif
1975:Drivers/CMSIS/Include/core_cm33.h **** 
1976:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1977:Drivers/CMSIS/Include/core_cm33.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
1978:Drivers/CMSIS/Include/core_cm33.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
1979:Drivers/CMSIS/Include/core_cm33.h ****   #endif
1980:Drivers/CMSIS/Include/core_cm33.h **** 
1981:Drivers/CMSIS/Include/core_cm33.h ****   #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit *
1982:Drivers/CMSIS/Include/core_cm33.h ****   #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit *
1983:Drivers/CMSIS/Include/core_cm33.h **** 
1984:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
1985:Drivers/CMSIS/Include/core_cm33.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
1986:Drivers/CMSIS/Include/core_cm33.h ****   #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< Core Debug Base Addre
1987:Drivers/CMSIS/Include/core_cm33.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
1988:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
1989:Drivers/CMSIS/Include/core_cm33.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
1990:Drivers/CMSIS/Include/core_cm33.h **** 
1991:Drivers/CMSIS/Include/core_cm33.h ****   #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Regist
1992:Drivers/CMSIS/Include/core_cm33.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
1993:Drivers/CMSIS/Include/core_cm33.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
1994:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
1995:Drivers/CMSIS/Include/core_cm33.h ****   #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< Core Debug configurat
1996:Drivers/CMSIS/Include/core_cm33.h **** 
1997:Drivers/CMSIS/Include/core_cm33.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1998:Drivers/CMSIS/Include/core_cm33.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
1999:Drivers/CMSIS/Include/core_cm33.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
2000:Drivers/CMSIS/Include/core_cm33.h ****   #endif
2001:Drivers/CMSIS/Include/core_cm33.h **** 
2002:Drivers/CMSIS/Include/core_cm33.h ****   #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit  
2003:Drivers/CMSIS/Include/core_cm33.h ****   #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit  
2004:Drivers/CMSIS/Include/core_cm33.h **** 
2005:Drivers/CMSIS/Include/core_cm33.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
2006:Drivers/CMSIS/Include/core_cm33.h **** /*@} */
2007:Drivers/CMSIS/Include/core_cm33.h **** 
2008:Drivers/CMSIS/Include/core_cm33.h **** 
2009:Drivers/CMSIS/Include/core_cm33.h **** 
2010:Drivers/CMSIS/Include/core_cm33.h **** /*******************************************************************************
2011:Drivers/CMSIS/Include/core_cm33.h ****  *                Hardware Abstraction Layer
2012:Drivers/CMSIS/Include/core_cm33.h ****   Core Function Interface contains:
2013:Drivers/CMSIS/Include/core_cm33.h ****   - Core NVIC Functions
2014:Drivers/CMSIS/Include/core_cm33.h ****   - Core SysTick Functions
2015:Drivers/CMSIS/Include/core_cm33.h ****   - Core Debug Functions
2016:Drivers/CMSIS/Include/core_cm33.h ****   - Core Register Access Functions
2017:Drivers/CMSIS/Include/core_cm33.h ****  ******************************************************************************/
2018:Drivers/CMSIS/Include/core_cm33.h **** /**
2019:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
2020:Drivers/CMSIS/Include/core_cm33.h **** */
2021:Drivers/CMSIS/Include/core_cm33.h **** 
2022:Drivers/CMSIS/Include/core_cm33.h **** 
2023:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 37


2024:Drivers/CMSIS/Include/core_cm33.h **** /* ##########################   NVIC functions  #################################### */
2025:Drivers/CMSIS/Include/core_cm33.h **** /**
2026:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_Core_FunctionInterface
2027:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
2028:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
2029:Drivers/CMSIS/Include/core_cm33.h ****   @{
2030:Drivers/CMSIS/Include/core_cm33.h ****  */
2031:Drivers/CMSIS/Include/core_cm33.h **** 
2032:Drivers/CMSIS/Include/core_cm33.h **** #ifdef CMSIS_NVIC_VIRTUAL
2033:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
2034:Drivers/CMSIS/Include/core_cm33.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
2035:Drivers/CMSIS/Include/core_cm33.h ****   #endif
2036:Drivers/CMSIS/Include/core_cm33.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
2037:Drivers/CMSIS/Include/core_cm33.h **** #else
2038:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
2039:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
2040:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
2041:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
2042:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
2043:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
2044:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
2045:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
2046:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetActive              __NVIC_GetActive
2047:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
2048:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
2049:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
2050:Drivers/CMSIS/Include/core_cm33.h **** #endif /* CMSIS_NVIC_VIRTUAL */
2051:Drivers/CMSIS/Include/core_cm33.h **** 
2052:Drivers/CMSIS/Include/core_cm33.h **** #ifdef CMSIS_VECTAB_VIRTUAL
2053:Drivers/CMSIS/Include/core_cm33.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
2054:Drivers/CMSIS/Include/core_cm33.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
2055:Drivers/CMSIS/Include/core_cm33.h ****   #endif
2056:Drivers/CMSIS/Include/core_cm33.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
2057:Drivers/CMSIS/Include/core_cm33.h **** #else
2058:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_SetVector              __NVIC_SetVector
2059:Drivers/CMSIS/Include/core_cm33.h ****   #define NVIC_GetVector              __NVIC_GetVector
2060:Drivers/CMSIS/Include/core_cm33.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
2061:Drivers/CMSIS/Include/core_cm33.h **** 
2062:Drivers/CMSIS/Include/core_cm33.h **** #define NVIC_USER_IRQ_OFFSET          16
2063:Drivers/CMSIS/Include/core_cm33.h **** 
2064:Drivers/CMSIS/Include/core_cm33.h **** 
2065:Drivers/CMSIS/Include/core_cm33.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
2066:Drivers/CMSIS/Include/core_cm33.h **** 
2067:Drivers/CMSIS/Include/core_cm33.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
2068:Drivers/CMSIS/Include/core_cm33.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
2069:Drivers/CMSIS/Include/core_cm33.h **** 
2070:Drivers/CMSIS/Include/core_cm33.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
2071:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
2072:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
2073:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
2074:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
2075:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
2076:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
2077:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
2078:Drivers/CMSIS/Include/core_cm33.h **** 
2079:Drivers/CMSIS/Include/core_cm33.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
2080:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 38


2081:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
2082:Drivers/CMSIS/Include/core_cm33.h **** #else 
2083:Drivers/CMSIS/Include/core_cm33.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
2084:Drivers/CMSIS/Include/core_cm33.h **** #endif
2085:Drivers/CMSIS/Include/core_cm33.h **** 
2086:Drivers/CMSIS/Include/core_cm33.h **** 
2087:Drivers/CMSIS/Include/core_cm33.h **** /**
2088:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Priority Grouping
2089:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the priority grouping field using the required unlock sequence.
2090:Drivers/CMSIS/Include/core_cm33.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
2091:Drivers/CMSIS/Include/core_cm33.h ****            Only values from 0..7 are used.
2092:Drivers/CMSIS/Include/core_cm33.h ****            In case of a conflict between priority grouping and available
2093:Drivers/CMSIS/Include/core_cm33.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2094:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      PriorityGroup  Priority grouping field.
2095:Drivers/CMSIS/Include/core_cm33.h ****  */
2096:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
2097:Drivers/CMSIS/Include/core_cm33.h **** {
2098:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t reg_value;
2099:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
2100:Drivers/CMSIS/Include/core_cm33.h **** 
2101:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
2102:Drivers/CMSIS/Include/core_cm33.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
2103:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  (reg_value                                   |
2104:Drivers/CMSIS/Include/core_cm33.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
2105:Drivers/CMSIS/Include/core_cm33.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
2106:Drivers/CMSIS/Include/core_cm33.h ****   SCB->AIRCR =  reg_value;
2107:Drivers/CMSIS/Include/core_cm33.h **** }
2108:Drivers/CMSIS/Include/core_cm33.h **** 
2109:Drivers/CMSIS/Include/core_cm33.h **** 
2110:Drivers/CMSIS/Include/core_cm33.h **** /**
2111:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Priority Grouping
2112:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
2113:Drivers/CMSIS/Include/core_cm33.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
2114:Drivers/CMSIS/Include/core_cm33.h ****  */
2115:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
2116:Drivers/CMSIS/Include/core_cm33.h **** {
2117:Drivers/CMSIS/Include/core_cm33.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
2118:Drivers/CMSIS/Include/core_cm33.h **** }
2119:Drivers/CMSIS/Include/core_cm33.h **** 
2120:Drivers/CMSIS/Include/core_cm33.h **** 
2121:Drivers/CMSIS/Include/core_cm33.h **** /**
2122:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Enable Interrupt
2123:Drivers/CMSIS/Include/core_cm33.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
2124:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2125:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2126:Drivers/CMSIS/Include/core_cm33.h ****  */
2127:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
2128:Drivers/CMSIS/Include/core_cm33.h **** {
  31              		.loc 2 2128 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		@ link register save eliminated.
2129:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
  36              		.loc 2 2129 3 view .LVU1
  37              		.loc 2 2129 6 is_stmt 0 view .LVU2
  38 0000 0028     		cmp	r0, #0
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 39


  39              	.LVL1:
  40              		.loc 2 2129 6 view .LVU3
  41 0002 07DB     		blt	.L1
2130:Drivers/CMSIS/Include/core_cm33.h ****   {
2131:Drivers/CMSIS/Include/core_cm33.h ****     __COMPILER_BARRIER();
  42              		.loc 2 2131 5 is_stmt 1 view .LVU4
2132:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  43              		.loc 2 2132 5 view .LVU5
  44              		.loc 2 2132 81 is_stmt 0 view .LVU6
  45 0004 00F01F02 		and	r2, r0, #31
  46              		.loc 2 2132 34 view .LVU7
  47 0008 4009     		lsrs	r0, r0, #5
  48              		.loc 2 2132 45 view .LVU8
  49 000a 0123     		movs	r3, #1
  50 000c 9340     		lsls	r3, r3, r2
  51              		.loc 2 2132 43 view .LVU9
  52 000e 024A     		ldr	r2, .L3
  53 0010 42F82030 		str	r3, [r2, r0, lsl #2]
2133:Drivers/CMSIS/Include/core_cm33.h ****     __COMPILER_BARRIER();
  54              		.loc 2 2133 5 is_stmt 1 view .LVU10
  55              	.L1:
2134:Drivers/CMSIS/Include/core_cm33.h ****   }
2135:Drivers/CMSIS/Include/core_cm33.h **** }
  56              		.loc 2 2135 1 is_stmt 0 view .LVU11
  57 0014 7047     		bx	lr
  58              	.L4:
  59 0016 00BF     		.align	2
  60              	.L3:
  61 0018 00E100E0 		.word	-536813312
  62              		.cfi_endproc
  63              	.LFE122:
  65              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
  66              		.align	1
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	__NVIC_DisableIRQ:
  72              	.LVL2:
  73              	.LFB124:
2136:Drivers/CMSIS/Include/core_cm33.h **** 
2137:Drivers/CMSIS/Include/core_cm33.h **** 
2138:Drivers/CMSIS/Include/core_cm33.h **** /**
2139:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Interrupt Enable status
2140:Drivers/CMSIS/Include/core_cm33.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
2141:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2142:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  Interrupt is not enabled.
2143:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  Interrupt is enabled.
2144:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2145:Drivers/CMSIS/Include/core_cm33.h ****  */
2146:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
2147:Drivers/CMSIS/Include/core_cm33.h **** {
2148:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2149:Drivers/CMSIS/Include/core_cm33.h ****   {
2150:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2151:Drivers/CMSIS/Include/core_cm33.h ****   }
2152:Drivers/CMSIS/Include/core_cm33.h ****   else
2153:Drivers/CMSIS/Include/core_cm33.h ****   {
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 40


2154:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2155:Drivers/CMSIS/Include/core_cm33.h ****   }
2156:Drivers/CMSIS/Include/core_cm33.h **** }
2157:Drivers/CMSIS/Include/core_cm33.h **** 
2158:Drivers/CMSIS/Include/core_cm33.h **** 
2159:Drivers/CMSIS/Include/core_cm33.h **** /**
2160:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Disable Interrupt
2161:Drivers/CMSIS/Include/core_cm33.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
2162:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2163:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2164:Drivers/CMSIS/Include/core_cm33.h ****  */
2165:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
2166:Drivers/CMSIS/Include/core_cm33.h **** {
  74              		.loc 2 2166 1 is_stmt 1 view -0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
2167:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
  79              		.loc 2 2167 3 view .LVU13
  80              		.loc 2 2167 6 is_stmt 0 view .LVU14
  81 0000 0028     		cmp	r0, #0
  82              	.LVL3:
  83              		.loc 2 2167 6 view .LVU15
  84 0002 0CDB     		blt	.L5
2168:Drivers/CMSIS/Include/core_cm33.h ****   {
2169:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  85              		.loc 2 2169 5 is_stmt 1 view .LVU16
  86              		.loc 2 2169 81 is_stmt 0 view .LVU17
  87 0004 00F01F02 		and	r2, r0, #31
  88              		.loc 2 2169 34 view .LVU18
  89 0008 4009     		lsrs	r0, r0, #5
  90              		.loc 2 2169 45 view .LVU19
  91 000a 0123     		movs	r3, #1
  92 000c 9340     		lsls	r3, r3, r2
  93              		.loc 2 2169 43 view .LVU20
  94 000e 2030     		adds	r0, r0, #32
  95 0010 034A     		ldr	r2, .L7
  96 0012 42F82030 		str	r3, [r2, r0, lsl #2]
2170:Drivers/CMSIS/Include/core_cm33.h ****     __DSB();
  97              		.loc 2 2170 5 is_stmt 1 view .LVU21
  98              	.LBB40:
  99              	.LBI40:
 100              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 41


  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 42


  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 43


 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 44


 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 45


 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 46


 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 47


 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 48


 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 49


 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 50


 527:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 51


 584:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 52


 641:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 53


 698:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 54


 755:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 55


 812:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 56


 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 57


 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 101              		.loc 3 944 27 view .LVU22
 102              	.LBB41:
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 103              		.loc 3 946 3 view .LVU23
 104              		.syntax unified
 105              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 106 0016 BFF34F8F 		dsb 0xF
 107              	@ 0 "" 2
 108              		.thumb
 109              		.syntax unified
 110              	.LBE41:
 111              	.LBE40:
2171:Drivers/CMSIS/Include/core_cm33.h ****     __ISB();
 112              		.loc 2 2171 5 view .LVU24
 113              	.LBB42:
 114              	.LBI42:
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 115              		.loc 3 933 27 view .LVU25
 116              	.LBB43:
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 117              		.loc 3 935 3 view .LVU26
 118              		.syntax unified
 119              	@ 935 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 120 001a BFF36F8F 		isb 0xF
 121              	@ 0 "" 2
 122              		.thumb
 123              		.syntax unified
 124              	.L5:
 125              	.LBE43:
 126              	.LBE42:
2172:Drivers/CMSIS/Include/core_cm33.h ****   }
2173:Drivers/CMSIS/Include/core_cm33.h **** }
 127              		.loc 2 2173 1 is_stmt 0 view .LVU27
 128 001e 7047     		bx	lr
 129              	.L8:
 130              		.align	2
 131              	.L7:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 58


 132 0020 00E100E0 		.word	-536813312
 133              		.cfi_endproc
 134              	.LFE124:
 136              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 137              		.align	1
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	__NVIC_SetPriority:
 143              	.LVL4:
 144              	.LFB129:
2174:Drivers/CMSIS/Include/core_cm33.h **** 
2175:Drivers/CMSIS/Include/core_cm33.h **** 
2176:Drivers/CMSIS/Include/core_cm33.h **** /**
2177:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Pending Interrupt
2178:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
2179:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2180:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  Interrupt status is not pending.
2181:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  Interrupt status is pending.
2182:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2183:Drivers/CMSIS/Include/core_cm33.h ****  */
2184:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
2185:Drivers/CMSIS/Include/core_cm33.h **** {
2186:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2187:Drivers/CMSIS/Include/core_cm33.h ****   {
2188:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2189:Drivers/CMSIS/Include/core_cm33.h ****   }
2190:Drivers/CMSIS/Include/core_cm33.h ****   else
2191:Drivers/CMSIS/Include/core_cm33.h ****   {
2192:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2193:Drivers/CMSIS/Include/core_cm33.h ****   }
2194:Drivers/CMSIS/Include/core_cm33.h **** }
2195:Drivers/CMSIS/Include/core_cm33.h **** 
2196:Drivers/CMSIS/Include/core_cm33.h **** 
2197:Drivers/CMSIS/Include/core_cm33.h **** /**
2198:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Pending Interrupt
2199:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
2200:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2201:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2202:Drivers/CMSIS/Include/core_cm33.h ****  */
2203:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
2204:Drivers/CMSIS/Include/core_cm33.h **** {
2205:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2206:Drivers/CMSIS/Include/core_cm33.h ****   {
2207:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2208:Drivers/CMSIS/Include/core_cm33.h ****   }
2209:Drivers/CMSIS/Include/core_cm33.h **** }
2210:Drivers/CMSIS/Include/core_cm33.h **** 
2211:Drivers/CMSIS/Include/core_cm33.h **** 
2212:Drivers/CMSIS/Include/core_cm33.h **** /**
2213:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Clear Pending Interrupt
2214:Drivers/CMSIS/Include/core_cm33.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
2215:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2216:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2217:Drivers/CMSIS/Include/core_cm33.h ****  */
2218:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
2219:Drivers/CMSIS/Include/core_cm33.h **** {
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 59


2220:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2221:Drivers/CMSIS/Include/core_cm33.h ****   {
2222:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2223:Drivers/CMSIS/Include/core_cm33.h ****   }
2224:Drivers/CMSIS/Include/core_cm33.h **** }
2225:Drivers/CMSIS/Include/core_cm33.h **** 
2226:Drivers/CMSIS/Include/core_cm33.h **** 
2227:Drivers/CMSIS/Include/core_cm33.h **** /**
2228:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Active Interrupt
2229:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
2230:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2231:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  Interrupt status is not active.
2232:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  Interrupt status is active.
2233:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2234:Drivers/CMSIS/Include/core_cm33.h ****  */
2235:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2236:Drivers/CMSIS/Include/core_cm33.h **** {
2237:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2238:Drivers/CMSIS/Include/core_cm33.h ****   {
2239:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2240:Drivers/CMSIS/Include/core_cm33.h ****   }
2241:Drivers/CMSIS/Include/core_cm33.h ****   else
2242:Drivers/CMSIS/Include/core_cm33.h ****   {
2243:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2244:Drivers/CMSIS/Include/core_cm33.h ****   }
2245:Drivers/CMSIS/Include/core_cm33.h **** }
2246:Drivers/CMSIS/Include/core_cm33.h **** 
2247:Drivers/CMSIS/Include/core_cm33.h **** 
2248:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2249:Drivers/CMSIS/Include/core_cm33.h **** /**
2250:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Interrupt Target State
2251:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for th
2252:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2253:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  if interrupt is assigned to Secure
2254:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  if interrupt is assigned to Non Secure
2255:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2256:Drivers/CMSIS/Include/core_cm33.h ****  */
2257:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
2258:Drivers/CMSIS/Include/core_cm33.h **** {
2259:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2260:Drivers/CMSIS/Include/core_cm33.h ****   {
2261:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2262:Drivers/CMSIS/Include/core_cm33.h ****   }
2263:Drivers/CMSIS/Include/core_cm33.h ****   else
2264:Drivers/CMSIS/Include/core_cm33.h ****   {
2265:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2266:Drivers/CMSIS/Include/core_cm33.h ****   }
2267:Drivers/CMSIS/Include/core_cm33.h **** }
2268:Drivers/CMSIS/Include/core_cm33.h **** 
2269:Drivers/CMSIS/Include/core_cm33.h **** 
2270:Drivers/CMSIS/Include/core_cm33.h **** /**
2271:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Interrupt Target State
2272:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the
2273:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2274:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  if interrupt is assigned to Secure
2275:Drivers/CMSIS/Include/core_cm33.h ****                       1  if interrupt is assigned to Non Secure
2276:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 60


2277:Drivers/CMSIS/Include/core_cm33.h ****  */
2278:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
2279:Drivers/CMSIS/Include/core_cm33.h **** {
2280:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2281:Drivers/CMSIS/Include/core_cm33.h ****   {
2282:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
2283:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2284:Drivers/CMSIS/Include/core_cm33.h ****   }
2285:Drivers/CMSIS/Include/core_cm33.h ****   else
2286:Drivers/CMSIS/Include/core_cm33.h ****   {
2287:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2288:Drivers/CMSIS/Include/core_cm33.h ****   }
2289:Drivers/CMSIS/Include/core_cm33.h **** }
2290:Drivers/CMSIS/Include/core_cm33.h **** 
2291:Drivers/CMSIS/Include/core_cm33.h **** 
2292:Drivers/CMSIS/Include/core_cm33.h **** /**
2293:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Clear Interrupt Target State
2294:Drivers/CMSIS/Include/core_cm33.h ****   \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for t
2295:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2296:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  if interrupt is assigned to Secure
2297:Drivers/CMSIS/Include/core_cm33.h ****                       1  if interrupt is assigned to Non Secure
2298:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2299:Drivers/CMSIS/Include/core_cm33.h ****  */
2300:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
2301:Drivers/CMSIS/Include/core_cm33.h **** {
2302:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2303:Drivers/CMSIS/Include/core_cm33.h ****   {
2304:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
2305:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2306:Drivers/CMSIS/Include/core_cm33.h ****   }
2307:Drivers/CMSIS/Include/core_cm33.h ****   else
2308:Drivers/CMSIS/Include/core_cm33.h ****   {
2309:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2310:Drivers/CMSIS/Include/core_cm33.h ****   }
2311:Drivers/CMSIS/Include/core_cm33.h **** }
2312:Drivers/CMSIS/Include/core_cm33.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
2313:Drivers/CMSIS/Include/core_cm33.h **** 
2314:Drivers/CMSIS/Include/core_cm33.h **** 
2315:Drivers/CMSIS/Include/core_cm33.h **** /**
2316:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Interrupt Priority
2317:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2318:Drivers/CMSIS/Include/core_cm33.h ****            The interrupt number can be positive to specify a device specific interrupt,
2319:Drivers/CMSIS/Include/core_cm33.h ****            or negative to specify a processor exception.
2320:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Interrupt number.
2321:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]  priority  Priority to set.
2322:Drivers/CMSIS/Include/core_cm33.h ****   \note    The priority cannot be set for every processor exception.
2323:Drivers/CMSIS/Include/core_cm33.h ****  */
2324:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2325:Drivers/CMSIS/Include/core_cm33.h **** {
 145              		.loc 2 2325 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
2326:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
 150              		.loc 2 2326 3 view .LVU29
 151              		.loc 2 2326 6 is_stmt 0 view .LVU30
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 61


 152 0000 0028     		cmp	r0, #0
 153              	.LVL5:
 154              		.loc 2 2326 6 view .LVU31
 155 0002 08DB     		blt	.L10
2327:Drivers/CMSIS/Include/core_cm33.h ****   {
2328:Drivers/CMSIS/Include/core_cm33.h ****     NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 156              		.loc 2 2328 5 is_stmt 1 view .LVU32
 157              		.loc 2 2328 49 is_stmt 0 view .LVU33
 158 0004 0901     		lsls	r1, r1, #4
 159              	.LVL6:
 160              		.loc 2 2328 49 view .LVU34
 161 0006 C9B2     		uxtb	r1, r1
 162              		.loc 2 2328 47 view .LVU35
 163 0008 00F16040 		add	r0, r0, #-536870912
 164 000c 00F56140 		add	r0, r0, #57600
 165 0010 80F80013 		strb	r1, [r0, #768]
 166 0014 7047     		bx	lr
 167              	.LVL7:
 168              	.L10:
2329:Drivers/CMSIS/Include/core_cm33.h ****   }
2330:Drivers/CMSIS/Include/core_cm33.h ****   else
2331:Drivers/CMSIS/Include/core_cm33.h ****   {
2332:Drivers/CMSIS/Include/core_cm33.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 169              		.loc 2 2332 5 is_stmt 1 view .LVU36
 170              		.loc 2 2332 33 is_stmt 0 view .LVU37
 171 0016 00F00F00 		and	r0, r0, #15
 172              		.loc 2 2332 49 view .LVU38
 173 001a 0901     		lsls	r1, r1, #4
 174              	.LVL8:
 175              		.loc 2 2332 49 view .LVU39
 176 001c C9B2     		uxtb	r1, r1
 177              		.loc 2 2332 47 view .LVU40
 178 001e 014B     		ldr	r3, .L12
 179 0020 1954     		strb	r1, [r3, r0]
2333:Drivers/CMSIS/Include/core_cm33.h ****   }
2334:Drivers/CMSIS/Include/core_cm33.h **** }
 180              		.loc 2 2334 1 view .LVU41
 181 0022 7047     		bx	lr
 182              	.L13:
 183              		.align	2
 184              	.L12:
 185 0024 14ED00E0 		.word	-536810220
 186              		.cfi_endproc
 187              	.LFE129:
 189              		.section	.text.__NVIC_GetPriority,"ax",%progbits
 190              		.align	1
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	__NVIC_GetPriority:
 196              	.LVL9:
 197              	.LFB130:
2335:Drivers/CMSIS/Include/core_cm33.h **** 
2336:Drivers/CMSIS/Include/core_cm33.h **** 
2337:Drivers/CMSIS/Include/core_cm33.h **** /**
2338:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Interrupt Priority
2339:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 62


2340:Drivers/CMSIS/Include/core_cm33.h ****            The interrupt number can be positive to specify a device specific interrupt,
2341:Drivers/CMSIS/Include/core_cm33.h ****            or negative to specify a processor exception.
2342:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   IRQn  Interrupt number.
2343:Drivers/CMSIS/Include/core_cm33.h ****   \return             Interrupt Priority.
2344:Drivers/CMSIS/Include/core_cm33.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2345:Drivers/CMSIS/Include/core_cm33.h ****  */
2346:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2347:Drivers/CMSIS/Include/core_cm33.h **** {
 198              		.loc 2 2347 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
2348:Drivers/CMSIS/Include/core_cm33.h **** 
2349:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
 203              		.loc 2 2349 3 view .LVU43
 204              		.loc 2 2349 6 is_stmt 0 view .LVU44
 205 0000 0028     		cmp	r0, #0
 206              	.LVL10:
 207              		.loc 2 2349 6 view .LVU45
 208 0002 07DB     		blt	.L15
2350:Drivers/CMSIS/Include/core_cm33.h ****   {
2351:Drivers/CMSIS/Include/core_cm33.h ****     return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 209              		.loc 2 2351 5 is_stmt 1 view .LVU46
 210              		.loc 2 2351 32 is_stmt 0 view .LVU47
 211 0004 00F16040 		add	r0, r0, #-536870912
 212 0008 00F56140 		add	r0, r0, #57600
 213 000c 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
 214              		.loc 2 2351 65 view .LVU48
 215 0010 0009     		lsrs	r0, r0, #4
 216 0012 7047     		bx	lr
 217              	.L15:
2352:Drivers/CMSIS/Include/core_cm33.h ****   }
2353:Drivers/CMSIS/Include/core_cm33.h ****   else
2354:Drivers/CMSIS/Include/core_cm33.h ****   {
2355:Drivers/CMSIS/Include/core_cm33.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 218              		.loc 2 2355 5 is_stmt 1 view .LVU49
 219              		.loc 2 2355 51 is_stmt 0 view .LVU50
 220 0014 00F00F00 		and	r0, r0, #15
 221              		.loc 2 2355 32 view .LVU51
 222 0018 014B     		ldr	r3, .L17
 223 001a 185C     		ldrb	r0, [r3, r0]	@ zero_extendqisi2
 224              		.loc 2 2355 65 view .LVU52
 225 001c 0009     		lsrs	r0, r0, #4
2356:Drivers/CMSIS/Include/core_cm33.h ****   }
2357:Drivers/CMSIS/Include/core_cm33.h **** }
 226              		.loc 2 2357 1 view .LVU53
 227 001e 7047     		bx	lr
 228              	.L18:
 229              		.align	2
 230              	.L17:
 231 0020 14ED00E0 		.word	-536810220
 232              		.cfi_endproc
 233              	.LFE130:
 235              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 236              		.align	1
 237              		.syntax unified
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 63


 238              		.thumb
 239              		.thumb_func
 241              	NVIC_EncodePriority:
 242              	.LVL11:
 243              	.LFB131:
2358:Drivers/CMSIS/Include/core_cm33.h **** 
2359:Drivers/CMSIS/Include/core_cm33.h **** 
2360:Drivers/CMSIS/Include/core_cm33.h **** /**
2361:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Encode Priority
2362:Drivers/CMSIS/Include/core_cm33.h ****   \details Encodes the priority for an interrupt with the given priority group,
2363:Drivers/CMSIS/Include/core_cm33.h ****            preemptive priority value, and subpriority value.
2364:Drivers/CMSIS/Include/core_cm33.h ****            In case of a conflict between priority grouping and available
2365:Drivers/CMSIS/Include/core_cm33.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2366:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]     PriorityGroup  Used priority group.
2367:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2368:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2369:Drivers/CMSIS/Include/core_cm33.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2370:Drivers/CMSIS/Include/core_cm33.h ****  */
2371:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2372:Drivers/CMSIS/Include/core_cm33.h **** {
 244              		.loc 2 2372 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		.loc 2 2372 1 is_stmt 0 view .LVU55
 249 0000 00B5     		push	{lr}
 250              		.cfi_def_cfa_offset 4
 251              		.cfi_offset 14, -4
2373:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 252              		.loc 2 2373 3 is_stmt 1 view .LVU56
 253              		.loc 2 2373 12 is_stmt 0 view .LVU57
 254 0002 00F00700 		and	r0, r0, #7
 255              	.LVL12:
2374:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PreemptPriorityBits;
 256              		.loc 2 2374 3 is_stmt 1 view .LVU58
2375:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t SubPriorityBits;
 257              		.loc 2 2375 3 view .LVU59
2376:Drivers/CMSIS/Include/core_cm33.h **** 
2377:Drivers/CMSIS/Include/core_cm33.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 258              		.loc 2 2377 3 view .LVU60
 259              		.loc 2 2377 31 is_stmt 0 view .LVU61
 260 0006 C0F1070C 		rsb	ip, r0, #7
 261              		.loc 2 2377 23 view .LVU62
 262 000a BCF1040F 		cmp	ip, #4
 263 000e 28BF     		it	cs
 264 0010 4FF0040C 		movcs	ip, #4
 265              	.LVL13:
2378:Drivers/CMSIS/Include/core_cm33.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 266              		.loc 2 2378 3 is_stmt 1 view .LVU63
 267              		.loc 2 2378 44 is_stmt 0 view .LVU64
 268 0014 031D     		adds	r3, r0, #4
 269              		.loc 2 2378 109 view .LVU65
 270 0016 062B     		cmp	r3, #6
 271 0018 0FD9     		bls	.L21
 272              		.loc 2 2378 109 discriminator 1 view .LVU66
 273 001a C31E     		subs	r3, r0, #3
 274              	.L20:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 64


 275              	.LVL14:
2379:Drivers/CMSIS/Include/core_cm33.h **** 
2380:Drivers/CMSIS/Include/core_cm33.h ****   return (
 276              		.loc 2 2380 3 is_stmt 1 discriminator 4 view .LVU67
2381:Drivers/CMSIS/Include/core_cm33.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 277              		.loc 2 2381 30 is_stmt 0 discriminator 4 view .LVU68
 278 001c 4FF0FF3E 		mov	lr, #-1
 279 0020 0EFA0CF0 		lsl	r0, lr, ip
 280              	.LVL15:
 281              		.loc 2 2381 30 discriminator 4 view .LVU69
 282 0024 21EA0001 		bic	r1, r1, r0
 283              	.LVL16:
 284              		.loc 2 2381 82 discriminator 4 view .LVU70
 285 0028 9940     		lsls	r1, r1, r3
2382:Drivers/CMSIS/Include/core_cm33.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 286              		.loc 2 2382 30 discriminator 4 view .LVU71
 287 002a 0EFA03FE 		lsl	lr, lr, r3
 288 002e 22EA0E02 		bic	r2, r2, lr
 289              	.LVL17:
2383:Drivers/CMSIS/Include/core_cm33.h ****          );
2384:Drivers/CMSIS/Include/core_cm33.h **** }
 290              		.loc 2 2384 1 discriminator 4 view .LVU72
 291 0032 41EA0200 		orr	r0, r1, r2
 292 0036 5DF804FB 		ldr	pc, [sp], #4
 293              	.LVL18:
 294              	.L21:
2378:Drivers/CMSIS/Include/core_cm33.h **** 
 295              		.loc 2 2378 109 view .LVU73
 296 003a 0023     		movs	r3, #0
 297 003c EEE7     		b	.L20
 298              		.cfi_endproc
 299              	.LFE131:
 301              		.section	.text.NVIC_DecodePriority,"ax",%progbits
 302              		.align	1
 303              		.syntax unified
 304              		.thumb
 305              		.thumb_func
 307              	NVIC_DecodePriority:
 308              	.LVL19:
 309              	.LFB132:
2385:Drivers/CMSIS/Include/core_cm33.h **** 
2386:Drivers/CMSIS/Include/core_cm33.h **** 
2387:Drivers/CMSIS/Include/core_cm33.h **** /**
2388:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Decode Priority
2389:Drivers/CMSIS/Include/core_cm33.h ****   \details Decodes an interrupt priority value with a given priority group to
2390:Drivers/CMSIS/Include/core_cm33.h ****            preemptive priority value and subpriority value.
2391:Drivers/CMSIS/Include/core_cm33.h ****            In case of a conflict between priority grouping and available
2392:Drivers/CMSIS/Include/core_cm33.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
2393:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
2394:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]     PriorityGroup  Used priority group.
2395:Drivers/CMSIS/Include/core_cm33.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
2396:Drivers/CMSIS/Include/core_cm33.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
2397:Drivers/CMSIS/Include/core_cm33.h ****  */
2398:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
2399:Drivers/CMSIS/Include/core_cm33.h **** {
 310              		.loc 2 2399 1 is_stmt 1 view -0
 311              		.cfi_startproc
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 65


 312              		@ args = 0, pretend = 0, frame = 0
 313              		@ frame_needed = 0, uses_anonymous_args = 0
 314              		.loc 2 2399 1 is_stmt 0 view .LVU75
 315 0000 10B5     		push	{r4, lr}
 316              		.cfi_def_cfa_offset 8
 317              		.cfi_offset 4, -8
 318              		.cfi_offset 14, -4
2400:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 319              		.loc 2 2400 3 is_stmt 1 view .LVU76
 320              		.loc 2 2400 12 is_stmt 0 view .LVU77
 321 0002 01F00701 		and	r1, r1, #7
 322              	.LVL20:
2401:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PreemptPriorityBits;
 323              		.loc 2 2401 3 is_stmt 1 view .LVU78
2402:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t SubPriorityBits;
 324              		.loc 2 2402 3 view .LVU79
2403:Drivers/CMSIS/Include/core_cm33.h **** 
2404:Drivers/CMSIS/Include/core_cm33.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 325              		.loc 2 2404 3 view .LVU80
 326              		.loc 2 2404 31 is_stmt 0 view .LVU81
 327 0006 C1F1070C 		rsb	ip, r1, #7
 328              		.loc 2 2404 23 view .LVU82
 329 000a BCF1040F 		cmp	ip, #4
 330 000e 28BF     		it	cs
 331 0010 4FF0040C 		movcs	ip, #4
 332              	.LVL21:
2405:Drivers/CMSIS/Include/core_cm33.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 333              		.loc 2 2405 3 is_stmt 1 view .LVU83
 334              		.loc 2 2405 44 is_stmt 0 view .LVU84
 335 0014 0C1D     		adds	r4, r1, #4
 336              		.loc 2 2405 109 view .LVU85
 337 0016 062C     		cmp	r4, #6
 338 0018 0FD9     		bls	.L25
 339              		.loc 2 2405 109 discriminator 1 view .LVU86
 340 001a 0339     		subs	r1, r1, #3
 341              	.LVL22:
 342              	.L24:
2406:Drivers/CMSIS/Include/core_cm33.h **** 
2407:Drivers/CMSIS/Include/core_cm33.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 343              		.loc 2 2407 3 is_stmt 1 discriminator 4 view .LVU87
 344              		.loc 2 2407 33 is_stmt 0 discriminator 4 view .LVU88
 345 001c 20FA01F4 		lsr	r4, r0, r1
 346              	.LVL23:
 347              		.loc 2 2407 53 discriminator 4 view .LVU89
 348 0020 4FF0FF3E 		mov	lr, #-1
 349 0024 0EFA0CFC 		lsl	ip, lr, ip
 350              	.LVL24:
 351              		.loc 2 2407 53 discriminator 4 view .LVU90
 352 0028 24EA0C04 		bic	r4, r4, ip
 353              		.loc 2 2407 21 discriminator 4 view .LVU91
 354 002c 1460     		str	r4, [r2]
2408:Drivers/CMSIS/Include/core_cm33.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 355              		.loc 2 2408 3 is_stmt 1 discriminator 4 view .LVU92
 356              		.loc 2 2408 53 is_stmt 0 discriminator 4 view .LVU93
 357 002e 0EFA01FE 		lsl	lr, lr, r1
 358 0032 20EA0E00 		bic	r0, r0, lr
 359              	.LVL25:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 66


 360              		.loc 2 2408 21 discriminator 4 view .LVU94
 361 0036 1860     		str	r0, [r3]
2409:Drivers/CMSIS/Include/core_cm33.h **** }
 362              		.loc 2 2409 1 discriminator 4 view .LVU95
 363 0038 10BD     		pop	{r4, pc}
 364              	.LVL26:
 365              	.L25:
2405:Drivers/CMSIS/Include/core_cm33.h **** 
 366              		.loc 2 2405 109 view .LVU96
 367 003a 0021     		movs	r1, #0
 368              	.LVL27:
2405:Drivers/CMSIS/Include/core_cm33.h **** 
 369              		.loc 2 2405 109 view .LVU97
 370 003c EEE7     		b	.L24
 371              		.cfi_endproc
 372              	.LFE132:
 374              		.section	.text.__NVIC_SystemReset,"ax",%progbits
 375              		.align	1
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 380              	__NVIC_SystemReset:
 381              	.LFB135:
2410:Drivers/CMSIS/Include/core_cm33.h **** 
2411:Drivers/CMSIS/Include/core_cm33.h **** 
2412:Drivers/CMSIS/Include/core_cm33.h **** /**
2413:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Interrupt Vector
2414:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
2415:Drivers/CMSIS/Include/core_cm33.h ****            The interrupt number can be positive to specify a device specific interrupt,
2416:Drivers/CMSIS/Include/core_cm33.h ****            or negative to specify a processor exception.
2417:Drivers/CMSIS/Include/core_cm33.h ****            VTOR must been relocated to SRAM before.
2418:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   IRQn      Interrupt number
2419:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   vector    Address of interrupt handler function
2420:Drivers/CMSIS/Include/core_cm33.h ****  */
2421:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
2422:Drivers/CMSIS/Include/core_cm33.h **** {
2423:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2424:Drivers/CMSIS/Include/core_cm33.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
2425:Drivers/CMSIS/Include/core_cm33.h ****   __DSB();
2426:Drivers/CMSIS/Include/core_cm33.h **** }
2427:Drivers/CMSIS/Include/core_cm33.h **** 
2428:Drivers/CMSIS/Include/core_cm33.h **** 
2429:Drivers/CMSIS/Include/core_cm33.h **** /**
2430:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Interrupt Vector
2431:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads an interrupt vector from interrupt vector table.
2432:Drivers/CMSIS/Include/core_cm33.h ****            The interrupt number can be positive to specify a device specific interrupt,
2433:Drivers/CMSIS/Include/core_cm33.h ****            or negative to specify a processor exception.
2434:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   IRQn      Interrupt number.
2435:Drivers/CMSIS/Include/core_cm33.h ****   \return                 Address of interrupt handler function
2436:Drivers/CMSIS/Include/core_cm33.h ****  */
2437:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
2438:Drivers/CMSIS/Include/core_cm33.h **** {
2439:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
2440:Drivers/CMSIS/Include/core_cm33.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
2441:Drivers/CMSIS/Include/core_cm33.h **** }
2442:Drivers/CMSIS/Include/core_cm33.h **** 
2443:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 67


2444:Drivers/CMSIS/Include/core_cm33.h **** /**
2445:Drivers/CMSIS/Include/core_cm33.h ****   \brief   System Reset
2446:Drivers/CMSIS/Include/core_cm33.h ****   \details Initiates a system reset request to reset the MCU.
2447:Drivers/CMSIS/Include/core_cm33.h ****  */
2448:Drivers/CMSIS/Include/core_cm33.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
2449:Drivers/CMSIS/Include/core_cm33.h **** {
 382              		.loc 2 2449 1 is_stmt 1 view -0
 383              		.cfi_startproc
 384              		@ Volatile: function does not return.
 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387              		@ link register save eliminated.
2450:Drivers/CMSIS/Include/core_cm33.h ****   __DSB();                                                          /* Ensure all outstanding memor
 388              		.loc 2 2450 3 view .LVU99
 389              	.LBB44:
 390              	.LBI44:
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 391              		.loc 3 944 27 view .LVU100
 392              	.LBB45:
 393              		.loc 3 946 3 view .LVU101
 394              		.syntax unified
 395              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 396 0000 BFF34F8F 		dsb 0xF
 397              	@ 0 "" 2
 398              		.thumb
 399              		.syntax unified
 400              	.LBE45:
 401              	.LBE44:
2451:Drivers/CMSIS/Include/core_cm33.h ****                                                                        buffered write are completed
2452:Drivers/CMSIS/Include/core_cm33.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 402              		.loc 2 2452 3 view .LVU102
2453:Drivers/CMSIS/Include/core_cm33.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 403              		.loc 2 2453 32 is_stmt 0 view .LVU103
 404 0004 0549     		ldr	r1, .L29
 405 0006 CA68     		ldr	r2, [r1, #12]
 406              		.loc 2 2453 40 view .LVU104
 407 0008 02F4E062 		and	r2, r2, #1792
2452:Drivers/CMSIS/Include/core_cm33.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 408              		.loc 2 2452 17 view .LVU105
 409 000c 044B     		ldr	r3, .L29+4
 410 000e 1343     		orrs	r3, r3, r2
2452:Drivers/CMSIS/Include/core_cm33.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 411              		.loc 2 2452 15 view .LVU106
 412 0010 CB60     		str	r3, [r1, #12]
2454:Drivers/CMSIS/Include/core_cm33.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2455:Drivers/CMSIS/Include/core_cm33.h ****   __DSB();                                                          /* Ensure completion of memory 
 413              		.loc 2 2455 3 is_stmt 1 view .LVU107
 414              	.LBB46:
 415              	.LBI46:
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 416              		.loc 3 944 27 view .LVU108
 417              	.LBB47:
 418              		.loc 3 946 3 view .LVU109
 419              		.syntax unified
 420              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 421 0012 BFF34F8F 		dsb 0xF
 422              	@ 0 "" 2
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 68


 423              		.thumb
 424              		.syntax unified
 425              	.L28:
 426              	.LBE47:
 427              	.LBE46:
2456:Drivers/CMSIS/Include/core_cm33.h **** 
2457:Drivers/CMSIS/Include/core_cm33.h ****   for(;;)                                                           /* wait until reset */
 428              		.loc 2 2457 3 discriminator 1 view .LVU110
2458:Drivers/CMSIS/Include/core_cm33.h ****   {
2459:Drivers/CMSIS/Include/core_cm33.h ****     __NOP();
 429              		.loc 2 2459 5 discriminator 1 view .LVU111
 430              		.syntax unified
 431              	@ 2459 "Drivers/CMSIS/Include/core_cm33.h" 1
 432 0016 00BF     		nop
 433              	@ 0 "" 2
2457:Drivers/CMSIS/Include/core_cm33.h ****   {
 434              		.loc 2 2457 3 discriminator 1 view .LVU112
 435              		.thumb
 436              		.syntax unified
 437 0018 FDE7     		b	.L28
 438              	.L30:
 439 001a 00BF     		.align	2
 440              	.L29:
 441 001c 00ED00E0 		.word	-536810240
 442 0020 0400FA05 		.word	100270084
 443              		.cfi_endproc
 444              	.LFE135:
 446              		.section	.text.MPU_ConfigRegion,"ax",%progbits
 447              		.align	1
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 452              	MPU_ConfigRegion:
 453              	.LVL28:
 454              	.LFB359:
   1:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
   2:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ******************************************************************************
   3:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @file    stm32u5xx_hal_cortex.c
   4:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @author  MCD Application Team
   5:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
  11:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ******************************************************************************
  12:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @attention
  13:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
  14:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * Copyright (c) 2021 STMicroelectronics.
  15:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * All rights reserved.
  16:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
  17:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * in the root directory of this software component.
  19:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
  21:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ******************************************************************************
  22:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   @verbatim
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 69


  23:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
  24:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                         ##### How to use this driver #####
  25:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
  26:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  27:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  28:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  29:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     ===========================================================
  30:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  31:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  32:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     The Cortex-M33 exceptions are managed by CMSIS functions.
  33:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  34:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.
  35:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  36:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  37:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  38:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  39:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  40:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  41:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  42:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (+@) Lowest pre-emption priority
  43:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (+@) Lowest sub priority
  44:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  45:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  46:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  47:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     *** How to configure SysTick using CORTEX HAL driver ***
  48:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     ========================================================
  49:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  50:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  51:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  52:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  53:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        is a CMSIS function that:
  54:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  55:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  56:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  57:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  58:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  59:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  60:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  61:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  62:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  63:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  64:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        inside the stm32u5xx_hal_cortex.h file.
  65:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  66:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  67:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  68:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  69:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  70:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  71:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  72:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  73:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  74:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  75:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  76:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
  77:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     *** How to configure MPU (secure and non secure) using CORTEX HAL driver ***
  78:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     ===========================================================
  79:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 70


  80:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     This section provides functions allowing to Enable and configure the MPU secure and non-secure.
  81:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  82:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable() function.
  83:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable() function.
  84:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable_NS() function to address the non secure MPU.
  85:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable_NS() function to address the non secure MPU.
  86:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Configure the MPU region using HAL_MPU_ConfigRegion()
  87:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         and HAL_MPU_ConfigRegion_NS() to address the non secure MPU.
  88:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     (#) Configure the MPU Memory attributes using HAL_MPU_ConfigMemoryAttributes()
  89:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****         and HAL_MPU_ConfigMemoryAttributes_NS() to address the non secure MPU.
  90:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  91:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   @endverbatim
  92:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ******************************************************************************
  93:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  94:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   The table below gives the allowed values of the pre-emption priority and subpriority according
  95:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.
  96:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
  97:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ===================================================================================================
  98:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_PriorityGroup  | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority |       Desc
  99:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ===================================================================================================
 100:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****  NVIC_PRIORITYGROUP_0 |                0                  |            0-15            | 0 bit for 
 101:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       |                                   |                            | 4 bits for
 102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ---------------------------------------------------------------------------------------------------
 103:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****  NVIC_PRIORITYGROUP_1 |                0-1                |            0-7             | 1 bit for 
 104:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       |                                   |                            | 3 bits for
 105:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ---------------------------------------------------------------------------------------------------
 106:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****  NVIC_PRIORITYGROUP_2 |                0-3                |            0-3             | 2 bits for
 107:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       |                                   |                            | 2 bits for
 108:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ---------------------------------------------------------------------------------------------------
 109:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****  NVIC_PRIORITYGROUP_3 |                0-7                |            0-1             | 3 bits for
 110:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       |                                   |                            | 1 bit for 
 111:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ---------------------------------------------------------------------------------------------------
 112:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****  NVIC_PRIORITYGROUP_4 |                0-15               |            0               | 4 bits for
 113:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       |                                   |                            | 0 bit for 
 114:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** ===================================================================================================
 115:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 116:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 117:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 118:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #include "stm32u5xx_hal.h"
 119:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 120:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup STM32U5xx_HAL_Driver
 121:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 122:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 123:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 124:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup CORTEX
 125:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 126:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 127:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 128:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 129:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 130:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 131:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 132:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 133:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 134:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 135:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @defgroup CORTEX_Private_Functions CORTEX Private Functions
 136:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 71


 137:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 138:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *const pMPU_RegionInit);
 139:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *const pMPU
 140:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 141:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @}
 142:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 143:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 144:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 145:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 146:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 147:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 148:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 149:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 150:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *  @brief    Initialization and Configuration functions
 152:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
 153:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** @verbatim
 154:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
 155:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 156:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
 157:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
 158:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 159:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       SysTick functionalities
 160:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 161:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** @endverbatim
 162:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 163:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 164:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 165:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 166:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 167:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Set the priority grouping field (pre-emption priority and subpriority)
 168:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         using the required unlock sequence.
 169:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  PriorityGroup: The priority grouping bits length.
 170:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 171:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bit  for pre-emption priority,
 172:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                    4 bits for subpriority
 173:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bit  for pre-emption priority,
 174:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                    3 bits for subpriority
 175:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 176:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                    2 bits for subpriority
 177:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 178:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                    1 bit  for subpriority
 179:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 180:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                    0 bit  for subpriority
 181:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 182:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 183:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 184:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 185:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 186:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 187:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 188:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 190:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 191:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 192:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 193:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 72


 194:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 195:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Set the priority of an interrupt.
 196:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 197:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 198:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 199:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 200:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  PreemptPriority: The pre-emption priority for the IRQn channel.
 201:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 202:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 203:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  SubPriority: the subpriority level for the IRQ channel.
 204:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 205:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
 206:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 207:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 208:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 210:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t prioritygroup;
 211:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 212:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 213:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 215:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 216:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 220:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 221:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 222:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 224:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         function should be called before.
 225:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 226:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 227:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 228:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 230:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 231:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 233:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 234:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 235:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 236:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable interrupt */
 237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 238:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 239:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 240:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 241:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 242:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 243:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 244:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 245:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 246:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 247:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 248:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 250:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 73


 251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 252:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable interrupt */
 254:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 255:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 257:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 258:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 259:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 260:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 261:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 262:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 263:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* System Reset */
 264:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_SystemReset();
 265:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 266:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 267:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 268:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 269:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 270:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 271:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 272:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                  - 1  Function failed.
 273:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 274:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 275:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   return SysTick_Config(TicksNumb);
 277:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 278:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @}
 280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 281:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 282:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 283:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *  @brief   Cortex control functions
 284:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *
 285:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** @verbatim
 286:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
 287:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 288:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   ==============================================================================
 289:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     [..]
 290:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 291:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 292:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 293:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 294:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** @endverbatim
 295:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 296:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 297:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 298:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 299:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
 300:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 301:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 302:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 303:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 304:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 306:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 307:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 74


 308:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 309:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 310:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 311:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 312:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 313:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 314:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param   PriorityGroup: the priority grouping bits length.
 315:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 316:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority,
 317:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                      4 bits for subpriority
 318:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority,
 319:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                      3 bits for subpriority
 320:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 321:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                      2 bits for subpriority
 322:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 323:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                      1 bit for subpriority
 324:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 325:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                                      0 bit for subpriority
 326:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
 327:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
 328:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 329:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 330:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *const pPreemptPriority,
 331:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                           uint32_t *const pSubPriority)
 332:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 333:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 334:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 335:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 336:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 337:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 338:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 339:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 340:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 342:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 343:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 344:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 345:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 346:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 347:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 348:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 349:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set interrupt pending */
 350:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 351:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 352:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 353:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 354:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 355:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 356:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 357:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 358:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 359:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 361:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 362:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 363:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 364:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 75


 365:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 366:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 367:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 368:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 369:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 370:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 371:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 372:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 373:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 374:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 375:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 377:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 379:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Clear pending interrupt */
 380:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 381:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 382:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 383:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 384:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief Get active interrupt (read the active register in NVIC and return the active bit).
 385:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param IRQn External interrupt number
 386:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 387:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 388:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          CMSIS device file (stm32u5xxxx.h))
 389:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 390:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 391:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 392:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 394:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 397:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 399:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 400:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  CLKSource: specifies the SysTick clock source.
 401:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_LSI: LSI clock selected as SysTick clock source.
 403:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
 404:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 405:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 406:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 407:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 408:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 409:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 410:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   switch (CLKSource)
 413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select HCLK as Systick clock source */
 415:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     case SYSTICK_CLKSOURCE_HCLK:
 416:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 418:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select HCLK_DIV8 as Systick clock source */
 419:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     case SYSTICK_CLKSOURCE_HCLK_DIV8:
 420:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 76


 422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 423:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select LSI as Systick clock source */
 424:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     case SYSTICK_CLKSOURCE_LSI:
 425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 426:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 427:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 428:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select LSE as Systick clock source */
 429:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     case SYSTICK_CLKSOURCE_LSE:
 430:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 431:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 432:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 433:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     default:
 434:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       /* Nothing to do */
 435:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 436:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 437:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 438:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 439:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 440:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 441:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 442:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 444:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 445:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 446:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 447:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 448:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 449:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 450:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 451:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 452:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 453:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 454:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 455:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 456:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****    */
 457:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 458:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 459:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 460:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 461:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Enable the MPU.
 462:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault,
 463:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory
 464:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 465:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 466:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 467:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 468:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 469:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 470:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 471:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 472:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 473:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable the MPU */
 474:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 475:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 476:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable fault exceptions */
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 478:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 77


 479:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Follow ARM recommendation with */
 480:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* - Data Memory Barrier and Instruction Synchronization to insure MPU usage */
 481:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Force memory writes before continuing */
 482:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __ISB(); /* Flush and refill pipeline with updated permissions */
 483:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 484:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 485:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 486:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 487:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Enable the non-secure MPU.
 488:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault,
 489:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory
 490:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 491:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 492:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 493:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 494:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 495:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 496:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 497:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_Enable_NS(uint32_t MPU_Control)
 498:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 499:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable the MPU */
 500:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_NS->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 501:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 502:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable fault exceptions */
 503:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 504:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 505:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Follow ARM recommendation with */
 506:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* - Data Memory Barrier and Instruction Synchronization to insure MPU usage */
 507:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Force memory writes before continuing */
 508:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __ISB(); /* Flush and refill pipeline with updated permissions */
 509:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 510:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 511:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 512:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 513:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Disable the MPU.
 514:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 515:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 516:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 517:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 518:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 519:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 520:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable the MPU */
 521:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 522:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 523:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 524:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 525:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 526:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Disable the non-secure MPU.
 527:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 528:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 529:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_Disable_NS(void)
 530:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 531:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 532:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 533:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Disable the MPU */
 534:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_NS->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 535:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 78


 536:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 537:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 538:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 539:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 540:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pMPU_RegionInit: Pointer to a MPU_Region_InitTypeDef structure that contains
 541:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                the initialization and configuration information.
 542:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 543:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 544:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *const pMPU_RegionInit)
 545:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 546:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 547:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 548:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 549:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 550:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 551:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected for non-secure MPU.
 552:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pMPU_RegionInit: Pointer to a MPU_Region_InitTypeDef structure that contains
 553:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                the initialization and configuration information.
 554:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 555:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 556:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_ConfigRegion_NS(const MPU_Region_InitTypeDef *const pMPU_RegionInit)
 557:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 558:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigRegion(MPU_NS, pMPU_RegionInit);
 559:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 560:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 561:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 562:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 563:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initialize and configure the memory attributes.
 564:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pMPU_AttributesInit: Pointer to a MPU_Attributes_InitTypeDef structure that contains
 565:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                the initialization and configuration information.
 566:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 567:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 568:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_ConfigMemoryAttributes(const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
 569:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 570:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 571:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 572:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 573:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 574:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 575:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @brief  Initialize and configure the memory attributes for non-secure MPU.
 576:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @param  pMPU_AttributesInit: Pointer to a MPU_Attributes_InitTypeDef structure that contains
 577:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *                the initialization and configuration information.
 578:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @retval None
 579:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 580:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** void HAL_MPU_ConfigMemoryAttributes_NS(const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
 581:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 582:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU_NS, pMPU_AttributesInit);
 583:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 584:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 585:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 586:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 587:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @}
 588:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 589:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 590:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 591:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @}
 592:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 79


 593:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 594:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /** @addtogroup CORTEX_Private_Functions
 595:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   * @{
 596:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   */
 597:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *const pMPU_RegionInit)
 598:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 455              		.loc 1 598 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459              		@ link register save eliminated.
 599:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 600:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 601:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_INSTANCE(MPUx));
 602:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 603:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
 460              		.loc 1 603 3 view .LVU114
 604:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));
 461              		.loc 1 604 3 view .LVU115
 605:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 606:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Follow ARM recommendation with Data Memory Barrier prior to MPU configuration */
 607:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB();
 462              		.loc 1 607 3 view .LVU116
 463              	.LBB48:
 464              	.LBI48:
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 465              		.loc 3 955 27 view .LVU117
 466              	.LBB49:
 956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 467              		.loc 3 957 3 view .LVU118
 468              		.syntax unified
 469              	@ 957 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 470 0000 BFF35F8F 		dmb 0xF
 471              	@ 0 "" 2
 472              		.thumb
 473              		.syntax unified
 474              	.LBE49:
 475              	.LBE48:
 608:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 609:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set the Region number */
 610:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPUx->RNR = pMPU_RegionInit->Number;
 476              		.loc 1 610 3 view .LVU119
 477              		.loc 1 610 30 is_stmt 0 view .LVU120
 478 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 479              		.loc 1 610 13 view .LVU121
 480 0006 8360     		str	r3, [r0, #8]
 611:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 612:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   if (pMPU_RegionInit->Enable != MPU_REGION_DISABLE)
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 80


 481              		.loc 1 612 3 is_stmt 1 view .LVU122
 482              		.loc 1 612 22 is_stmt 0 view .LVU123
 483 0008 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 484              		.loc 1 612 6 view .LVU124
 485 000a ABB1     		cbz	r3, .L32
 613:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 614:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Check the parameters */
 615:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(pMPU_RegionInit->DisableExec));
 486              		.loc 1 615 5 is_stmt 1 view .LVU125
 616:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(pMPU_RegionInit->AccessPermission));
 487              		.loc 1 616 5 view .LVU126
 617:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(pMPU_RegionInit->IsShareable));
 488              		.loc 1 617 5 view .LVU127
 618:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 619:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
 489              		.loc 1 619 5 view .LVU128
 490              		.loc 1 619 45 is_stmt 0 view .LVU129
 491 000c 4B68     		ldr	r3, [r1, #4]
 492              		.loc 1 619 73 view .LVU130
 493 000e 23F01F03 		bic	r3, r3, #31
 620:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
 494              		.loc 1 620 45 view .LVU131
 495 0012 CA7B     		ldrb	r2, [r1, #15]	@ zero_extendqisi2
 619:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
 496              		.loc 1 619 90 view .LVU132
 497 0014 43EAC203 		orr	r3, r3, r2, lsl #3
 621:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
 498              		.loc 1 621 45 view .LVU133
 499 0018 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
 620:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
 500              		.loc 1 620 90 view .LVU134
 501 001a 43EA4203 		orr	r3, r3, r2, lsl #1
 622:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->DisableExec           << MPU_RBAR_XN_Pos));
 502              		.loc 1 622 45 view .LVU135
 503 001e 8A7B     		ldrb	r2, [r1, #14]	@ zero_extendqisi2
 621:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
 504              		.loc 1 621 90 view .LVU136
 505 0020 1343     		orrs	r3, r3, r2
 619:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
 506              		.loc 1 619 16 view .LVU137
 507 0022 C360     		str	r3, [r0, #12]
 623:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 624:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
 508              		.loc 1 624 5 is_stmt 1 view .LVU138
 509              		.loc 1 624 45 is_stmt 0 view .LVU139
 510 0024 8B68     		ldr	r3, [r1, #8]
 511              		.loc 1 624 79 view .LVU140
 512 0026 23F01F03 		bic	r3, r3, #31
 625:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
 513              		.loc 1 625 45 view .LVU141
 514 002a 0A7B     		ldrb	r2, [r1, #12]	@ zero_extendqisi2
 624:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
 515              		.loc 1 624 95 view .LVU142
 516 002c 43EA4203 		orr	r3, r3, r2, lsl #1
 626:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->Enable                << MPU_RLAR_EN_Pos));
 517              		.loc 1 626 45 view .LVU143
 518 0030 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 81


 625:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
 519              		.loc 1 625 95 view .LVU144
 520 0032 1343     		orrs	r3, r3, r2
 624:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****                   ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
 521              		.loc 1 624 16 view .LVU145
 522 0034 0361     		str	r3, [r0, #16]
 523 0036 7047     		bx	lr
 524              	.L32:
 627:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 628:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   else
 629:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 630:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     MPUx->RLAR = 0U;
 525              		.loc 1 630 5 is_stmt 1 view .LVU146
 526              		.loc 1 630 16 is_stmt 0 view .LVU147
 527 0038 0023     		movs	r3, #0
 528 003a 0361     		str	r3, [r0, #16]
 631:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     MPUx->RBAR = 0U;
 529              		.loc 1 631 5 is_stmt 1 view .LVU148
 530              		.loc 1 631 16 is_stmt 0 view .LVU149
 531 003c C360     		str	r3, [r0, #12]
 632:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 633:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 532              		.loc 1 633 1 view .LVU150
 533 003e 7047     		bx	lr
 534              		.cfi_endproc
 535              	.LFE359:
 537              		.section	.text.MPU_ConfigMemoryAttributes,"ax",%progbits
 538              		.align	1
 539              		.syntax unified
 540              		.thumb
 541              		.thumb_func
 543              	MPU_ConfigMemoryAttributes:
 544              	.LVL29:
 545              	.LFB360:
 634:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *const pMPU
 636:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** {
 546              		.loc 1 636 1 is_stmt 1 view -0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 637:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __IO uint32_t *p_mair;
 551              		.loc 1 637 3 view .LVU152
 638:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t      attr_values;
 552              		.loc 1 638 3 view .LVU153
 639:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t      attr_number;
 553              		.loc 1 639 3 view .LVU154
 640:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 641:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 642:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 643:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_INSTANCE(MPUx));
 644:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** #endif /* __ARM_FEATURE_CMSE */
 645:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_MPU_ATTRIBUTES_NUMBER(pMPU_AttributesInit->Number));
 554              		.loc 1 645 3 view .LVU155
 646:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* No need to check Attributes value as all 0x0..0xFF possible */
 647:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 82


 648:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Follow ARM recommendation with Data Memory Barrier prior to MPUx configuration */
 649:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB();
 555              		.loc 1 649 3 view .LVU156
 556              	.LBB50:
 557              	.LBI50:
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 558              		.loc 3 955 27 view .LVU157
 559              	.LBB51:
 560              		.loc 3 957 3 view .LVU158
 561              		.syntax unified
 562              	@ 957 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 563 0000 BFF35F8F 		dmb 0xF
 564              	@ 0 "" 2
 565              		.thumb
 566              		.syntax unified
 567              	.LBE51:
 568              	.LBE50:
 650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 651:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   if (pMPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
 569              		.loc 1 651 3 view .LVU159
 570              		.loc 1 651 26 is_stmt 0 view .LVU160
 571 0004 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 572              		.loc 1 651 6 view .LVU161
 573 0006 032B     		cmp	r3, #3
 574 0008 0FD8     		bhi	.L35
 652:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 653:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Program MPU_MAIR0 */
 654:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     p_mair = &(MPUx->MAIR0);
 575              		.loc 1 654 5 is_stmt 1 view .LVU162
 576              		.loc 1 654 12 is_stmt 0 view .LVU163
 577 000a 3030     		adds	r0, r0, #48
 578              	.LVL30:
 655:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     attr_number = pMPU_AttributesInit->Number;
 579              		.loc 1 655 5 is_stmt 1 view .LVU164
 580              	.L36:
 656:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 657:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   else
 658:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 659:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Program MPU_MAIR1 */
 660:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     p_mair = &(MPUx->MAIR1);
 661:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 662:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 663:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 664:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   attr_values = *(p_mair);
 581              		.loc 1 664 3 view .LVU165
 582              		.loc 1 664 15 is_stmt 0 view .LVU166
 583 000c 0268     		ldr	r2, [r0]
 584              	.LVL31:
 665:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   attr_values &=  ~(0xFFUL << (attr_number * 8U));
 585              		.loc 1 665 3 is_stmt 1 view .LVU167
 586              		.loc 1 665 44 is_stmt 0 view .LVU168
 587 000e DB00     		lsls	r3, r3, #3
 588              	.LVL32:
 589              		.loc 1 665 28 view .LVU169
 590 0010 4FF0FF0C 		mov	ip, #255
 591 0014 0CFA03FC 		lsl	ip, ip, r3
 592              		.loc 1 665 15 view .LVU170
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 83


 593 0018 22EA0C0C 		bic	ip, r2, ip
 594              	.LVL33:
 666:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
 595              		.loc 1 666 3 is_stmt 1 view .LVU171
 596              		.loc 1 666 59 is_stmt 0 view .LVU172
 597 001c 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 598              		.loc 1 666 72 view .LVU173
 599 001e 02FA03F3 		lsl	r3, r2, r3
 600              		.loc 1 666 27 view .LVU174
 601 0022 43EA0C03 		orr	r3, r3, ip
 602              		.loc 1 666 13 view .LVU175
 603 0026 0360     		str	r3, [r0]
 667:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 604              		.loc 1 667 1 view .LVU176
 605 0028 7047     		bx	lr
 606              	.LVL34:
 607              	.L35:
 660:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 608              		.loc 1 660 5 is_stmt 1 view .LVU177
 660:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 609              		.loc 1 660 12 is_stmt 0 view .LVU178
 610 002a 3430     		adds	r0, r0, #52
 611              	.LVL35:
 661:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 612              		.loc 1 661 5 is_stmt 1 view .LVU179
 661:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 613              		.loc 1 661 17 is_stmt 0 view .LVU180
 614 002c 043B     		subs	r3, r3, #4
 615              	.LVL36:
 661:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   }
 616              		.loc 1 661 17 view .LVU181
 617 002e EDE7     		b	.L36
 618              		.cfi_endproc
 619              	.LFE360:
 621              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
 622              		.align	1
 623              		.global	HAL_NVIC_SetPriorityGrouping
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 628              	HAL_NVIC_SetPriorityGrouping:
 629              	.LVL37:
 630              	.LFB340:
 186:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 631              		.loc 1 186 1 is_stmt 1 view -0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635              		@ link register save eliminated.
 188:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 636              		.loc 1 188 3 view .LVU183
 191:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 637              		.loc 1 191 3 view .LVU184
 638              	.LBB52:
 639              	.LBI52:
2096:Drivers/CMSIS/Include/core_cm33.h **** {
 640              		.loc 2 2096 22 view .LVU185
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 84


 641              	.LBB53:
2098:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 642              		.loc 2 2098 3 view .LVU186
2099:Drivers/CMSIS/Include/core_cm33.h **** 
 643              		.loc 2 2099 3 view .LVU187
2101:Drivers/CMSIS/Include/core_cm33.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 644              		.loc 2 2101 3 view .LVU188
2101:Drivers/CMSIS/Include/core_cm33.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 645              		.loc 2 2101 14 is_stmt 0 view .LVU189
 646 0000 074A     		ldr	r2, .L38
 647 0002 D368     		ldr	r3, [r2, #12]
 648              	.LVL38:
2102:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  (reg_value                                   |
 649              		.loc 2 2102 3 is_stmt 1 view .LVU190
2102:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  (reg_value                                   |
 650              		.loc 2 2102 13 is_stmt 0 view .LVU191
 651 0004 23F4E063 		bic	r3, r3, #1792
 652              	.LVL39:
2102:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  (reg_value                                   |
 653              		.loc 2 2102 13 view .LVU192
 654 0008 1B04     		lsls	r3, r3, #16
 655 000a 1B0C     		lsrs	r3, r3, #16
 656              	.LVL40:
2103:Drivers/CMSIS/Include/core_cm33.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 657              		.loc 2 2103 3 is_stmt 1 view .LVU193
2105:Drivers/CMSIS/Include/core_cm33.h ****   SCB->AIRCR =  reg_value;
 658              		.loc 2 2105 35 is_stmt 0 view .LVU194
 659 000c 0002     		lsls	r0, r0, #8
 660              	.LVL41:
2105:Drivers/CMSIS/Include/core_cm33.h ****   SCB->AIRCR =  reg_value;
 661              		.loc 2 2105 35 view .LVU195
 662 000e 00F4E060 		and	r0, r0, #1792
2104:Drivers/CMSIS/Include/core_cm33.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
 663              		.loc 2 2104 62 view .LVU196
 664 0012 0343     		orrs	r3, r3, r0
 665              	.LVL42:
2103:Drivers/CMSIS/Include/core_cm33.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 666              		.loc 2 2103 14 view .LVU197
 667 0014 43F0BF63 		orr	r3, r3, #100139008
 668 0018 43F40033 		orr	r3, r3, #131072
 669              	.LVL43:
2106:Drivers/CMSIS/Include/core_cm33.h **** }
 670              		.loc 2 2106 3 is_stmt 1 view .LVU198
2106:Drivers/CMSIS/Include/core_cm33.h **** }
 671              		.loc 2 2106 14 is_stmt 0 view .LVU199
 672 001c D360     		str	r3, [r2, #12]
 673              	.LVL44:
2106:Drivers/CMSIS/Include/core_cm33.h **** }
 674              		.loc 2 2106 14 view .LVU200
 675              	.LBE53:
 676              	.LBE52:
 192:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 677              		.loc 1 192 1 view .LVU201
 678 001e 7047     		bx	lr
 679              	.L39:
 680              		.align	2
 681              	.L38:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 85


 682 0020 00ED00E0 		.word	-536810240
 683              		.cfi_endproc
 684              	.LFE340:
 686              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 687              		.align	1
 688              		.global	HAL_NVIC_SetPriority
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 693              	HAL_NVIC_SetPriority:
 694              	.LVL45:
 695              	.LFB341:
 209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t prioritygroup;
 696              		.loc 1 209 1 is_stmt 1 view -0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 0
 699              		@ frame_needed = 0, uses_anonymous_args = 0
 209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   uint32_t prioritygroup;
 700              		.loc 1 209 1 is_stmt 0 view .LVU203
 701 0000 10B5     		push	{r4, lr}
 702              		.cfi_def_cfa_offset 8
 703              		.cfi_offset 4, -8
 704              		.cfi_offset 14, -4
 705 0002 0446     		mov	r4, r0
 210:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 706              		.loc 1 210 3 is_stmt 1 view .LVU204
 213:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 707              		.loc 1 213 3 view .LVU205
 214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 708              		.loc 1 214 3 view .LVU206
 216:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 709              		.loc 1 216 3 view .LVU207
 710              	.LBB54:
 711              	.LBI54:
2115:Drivers/CMSIS/Include/core_cm33.h **** {
 712              		.loc 2 2115 26 view .LVU208
 713              	.LBB55:
2117:Drivers/CMSIS/Include/core_cm33.h **** }
 714              		.loc 2 2117 3 view .LVU209
2117:Drivers/CMSIS/Include/core_cm33.h **** }
 715              		.loc 2 2117 26 is_stmt 0 view .LVU210
 716 0004 054B     		ldr	r3, .L42
 717 0006 D868     		ldr	r0, [r3, #12]
 718              	.LVL46:
2117:Drivers/CMSIS/Include/core_cm33.h **** }
 719              		.loc 2 2117 26 view .LVU211
 720              	.LBE55:
 721              	.LBE54:
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 722              		.loc 1 218 3 is_stmt 1 view .LVU212
 723 0008 C0F30220 		ubfx	r0, r0, #8, #3
 724              	.LVL47:
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 725              		.loc 1 218 3 is_stmt 0 view .LVU213
 726 000c FFF7FEFF 		bl	NVIC_EncodePriority
 727              	.LVL48:
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 86


 728              		.loc 1 218 3 view .LVU214
 729 0010 0146     		mov	r1, r0
 730 0012 2046     		mov	r0, r4
 731 0014 FFF7FEFF 		bl	__NVIC_SetPriority
 732              	.LVL49:
 219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 733              		.loc 1 219 1 view .LVU215
 734 0018 10BD     		pop	{r4, pc}
 735              	.L43:
 736 001a 00BF     		.align	2
 737              	.L42:
 738 001c 00ED00E0 		.word	-536810240
 739              		.cfi_endproc
 740              	.LFE341:
 742              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 743              		.align	1
 744              		.global	HAL_NVIC_EnableIRQ
 745              		.syntax unified
 746              		.thumb
 747              		.thumb_func
 749              	HAL_NVIC_EnableIRQ:
 750              	.LVL50:
 751              	.LFB342:
 232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 752              		.loc 1 232 1 is_stmt 1 view -0
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 0
 755              		@ frame_needed = 0, uses_anonymous_args = 0
 232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 756              		.loc 1 232 1 is_stmt 0 view .LVU217
 757 0000 08B5     		push	{r3, lr}
 758              		.cfi_def_cfa_offset 8
 759              		.cfi_offset 3, -8
 760              		.cfi_offset 14, -4
 234:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 761              		.loc 1 234 3 is_stmt 1 view .LVU218
 237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 762              		.loc 1 237 3 view .LVU219
 763 0002 FFF7FEFF 		bl	__NVIC_EnableIRQ
 764              	.LVL51:
 238:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 765              		.loc 1 238 1 is_stmt 0 view .LVU220
 766 0006 08BD     		pop	{r3, pc}
 767              		.cfi_endproc
 768              	.LFE342:
 770              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 771              		.align	1
 772              		.global	HAL_NVIC_DisableIRQ
 773              		.syntax unified
 774              		.thumb
 775              		.thumb_func
 777              	HAL_NVIC_DisableIRQ:
 778              	.LVL52:
 779              	.LFB343:
 249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 780              		.loc 1 249 1 is_stmt 1 view -0
 781              		.cfi_startproc
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 87


 782              		@ args = 0, pretend = 0, frame = 0
 783              		@ frame_needed = 0, uses_anonymous_args = 0
 249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 784              		.loc 1 249 1 is_stmt 0 view .LVU222
 785 0000 08B5     		push	{r3, lr}
 786              		.cfi_def_cfa_offset 8
 787              		.cfi_offset 3, -8
 788              		.cfi_offset 14, -4
 251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 789              		.loc 1 251 3 is_stmt 1 view .LVU223
 254:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 790              		.loc 1 254 3 view .LVU224
 791 0002 FFF7FEFF 		bl	__NVIC_DisableIRQ
 792              	.LVL53:
 255:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 793              		.loc 1 255 1 is_stmt 0 view .LVU225
 794 0006 08BD     		pop	{r3, pc}
 795              		.cfi_endproc
 796              	.LFE343:
 798              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 799              		.align	1
 800              		.global	HAL_NVIC_SystemReset
 801              		.syntax unified
 802              		.thumb
 803              		.thumb_func
 805              	HAL_NVIC_SystemReset:
 806              	.LFB344:
 262:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* System Reset */
 807              		.loc 1 262 1 is_stmt 1 view -0
 808              		.cfi_startproc
 809              		@ Volatile: function does not return.
 810              		@ args = 0, pretend = 0, frame = 0
 811              		@ frame_needed = 0, uses_anonymous_args = 0
 812 0000 08B5     		push	{r3, lr}
 813              		.cfi_def_cfa_offset 8
 814              		.cfi_offset 3, -8
 815              		.cfi_offset 14, -4
 264:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 816              		.loc 1 264 3 view .LVU227
 817 0002 FFF7FEFF 		bl	__NVIC_SystemReset
 818              	.LVL54:
 819              		.cfi_endproc
 820              	.LFE344:
 822              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 823              		.align	1
 824              		.global	HAL_SYSTICK_Config
 825              		.syntax unified
 826              		.thumb
 827              		.thumb_func
 829              	HAL_SYSTICK_Config:
 830              	.LVL55:
 831              	.LFB345:
 275:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   return SysTick_Config(TicksNumb);
 832              		.loc 1 275 1 view -0
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 0
 835              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 88


 836              		@ link register save eliminated.
 276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 837              		.loc 1 276 3 view .LVU229
 838              	.LBB56:
 839              	.LBI56:
2460:Drivers/CMSIS/Include/core_cm33.h ****   }
2461:Drivers/CMSIS/Include/core_cm33.h **** }
2462:Drivers/CMSIS/Include/core_cm33.h **** 
2463:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2464:Drivers/CMSIS/Include/core_cm33.h **** /**
2465:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Priority Grouping (non-secure)
2466:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the non-secure priority grouping field when in secure state using the required unlo
2467:Drivers/CMSIS/Include/core_cm33.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
2468:Drivers/CMSIS/Include/core_cm33.h ****            Only values from 0..7 are used.
2469:Drivers/CMSIS/Include/core_cm33.h ****            In case of a conflict between priority grouping and available
2470:Drivers/CMSIS/Include/core_cm33.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2471:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      PriorityGroup  Priority grouping field.
2472:Drivers/CMSIS/Include/core_cm33.h ****  */
2473:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
2474:Drivers/CMSIS/Include/core_cm33.h **** {
2475:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t reg_value;
2476:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
2477:Drivers/CMSIS/Include/core_cm33.h **** 
2478:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  SCB_NS->AIRCR;                                                /* read old register 
2479:Drivers/CMSIS/Include/core_cm33.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
2480:Drivers/CMSIS/Include/core_cm33.h ****   reg_value  =  (reg_value                                   |
2481:Drivers/CMSIS/Include/core_cm33.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
2482:Drivers/CMSIS/Include/core_cm33.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
2483:Drivers/CMSIS/Include/core_cm33.h ****   SCB_NS->AIRCR =  reg_value;
2484:Drivers/CMSIS/Include/core_cm33.h **** }
2485:Drivers/CMSIS/Include/core_cm33.h **** 
2486:Drivers/CMSIS/Include/core_cm33.h **** 
2487:Drivers/CMSIS/Include/core_cm33.h **** /**
2488:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Priority Grouping (non-secure)
2489:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the priority grouping field from the non-secure NVIC when in secure state.
2490:Drivers/CMSIS/Include/core_cm33.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
2491:Drivers/CMSIS/Include/core_cm33.h ****  */
2492:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
2493:Drivers/CMSIS/Include/core_cm33.h **** {
2494:Drivers/CMSIS/Include/core_cm33.h ****   return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
2495:Drivers/CMSIS/Include/core_cm33.h **** }
2496:Drivers/CMSIS/Include/core_cm33.h **** 
2497:Drivers/CMSIS/Include/core_cm33.h **** 
2498:Drivers/CMSIS/Include/core_cm33.h **** /**
2499:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Enable Interrupt (non-secure)
2500:Drivers/CMSIS/Include/core_cm33.h ****   \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in 
2501:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2502:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2503:Drivers/CMSIS/Include/core_cm33.h ****  */
2504:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
2505:Drivers/CMSIS/Include/core_cm33.h **** {
2506:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2507:Drivers/CMSIS/Include/core_cm33.h ****   {
2508:Drivers/CMSIS/Include/core_cm33.h ****     NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2509:Drivers/CMSIS/Include/core_cm33.h ****   }
2510:Drivers/CMSIS/Include/core_cm33.h **** }
2511:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 89


2512:Drivers/CMSIS/Include/core_cm33.h **** 
2513:Drivers/CMSIS/Include/core_cm33.h **** /**
2514:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Interrupt Enable status (non-secure)
2515:Drivers/CMSIS/Include/core_cm33.h ****   \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt con
2516:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2517:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  Interrupt is not enabled.
2518:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  Interrupt is enabled.
2519:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2520:Drivers/CMSIS/Include/core_cm33.h ****  */
2521:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
2522:Drivers/CMSIS/Include/core_cm33.h **** {
2523:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2524:Drivers/CMSIS/Include/core_cm33.h ****   {
2525:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
2526:Drivers/CMSIS/Include/core_cm33.h ****   }
2527:Drivers/CMSIS/Include/core_cm33.h ****   else
2528:Drivers/CMSIS/Include/core_cm33.h ****   {
2529:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2530:Drivers/CMSIS/Include/core_cm33.h ****   }
2531:Drivers/CMSIS/Include/core_cm33.h **** }
2532:Drivers/CMSIS/Include/core_cm33.h **** 
2533:Drivers/CMSIS/Include/core_cm33.h **** 
2534:Drivers/CMSIS/Include/core_cm33.h **** /**
2535:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Disable Interrupt (non-secure)
2536:Drivers/CMSIS/Include/core_cm33.h ****   \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in
2537:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2538:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2539:Drivers/CMSIS/Include/core_cm33.h ****  */
2540:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
2541:Drivers/CMSIS/Include/core_cm33.h **** {
2542:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2543:Drivers/CMSIS/Include/core_cm33.h ****   {
2544:Drivers/CMSIS/Include/core_cm33.h ****     NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2545:Drivers/CMSIS/Include/core_cm33.h ****   }
2546:Drivers/CMSIS/Include/core_cm33.h **** }
2547:Drivers/CMSIS/Include/core_cm33.h **** 
2548:Drivers/CMSIS/Include/core_cm33.h **** 
2549:Drivers/CMSIS/Include/core_cm33.h **** /**
2550:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Pending Interrupt (non-secure)
2551:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns 
2552:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2553:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  Interrupt status is not pending.
2554:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  Interrupt status is pending.
2555:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2556:Drivers/CMSIS/Include/core_cm33.h ****  */
2557:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
2558:Drivers/CMSIS/Include/core_cm33.h **** {
2559:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2560:Drivers/CMSIS/Include/core_cm33.h ****   {
2561:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
2562:Drivers/CMSIS/Include/core_cm33.h ****   }
2563:Drivers/CMSIS/Include/core_cm33.h ****   else
2564:Drivers/CMSIS/Include/core_cm33.h ****   {
2565:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2566:Drivers/CMSIS/Include/core_cm33.h ****   }
2567:Drivers/CMSIS/Include/core_cm33.h **** }
2568:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 90


2569:Drivers/CMSIS/Include/core_cm33.h **** 
2570:Drivers/CMSIS/Include/core_cm33.h **** /**
2571:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Pending Interrupt (non-secure)
2572:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending regis
2573:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2574:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2575:Drivers/CMSIS/Include/core_cm33.h ****  */
2576:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
2577:Drivers/CMSIS/Include/core_cm33.h **** {
2578:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2579:Drivers/CMSIS/Include/core_cm33.h ****   {
2580:Drivers/CMSIS/Include/core_cm33.h ****     NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2581:Drivers/CMSIS/Include/core_cm33.h ****   }
2582:Drivers/CMSIS/Include/core_cm33.h **** }
2583:Drivers/CMSIS/Include/core_cm33.h **** 
2584:Drivers/CMSIS/Include/core_cm33.h **** 
2585:Drivers/CMSIS/Include/core_cm33.h **** /**
2586:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Clear Pending Interrupt (non-secure)
2587:Drivers/CMSIS/Include/core_cm33.h ****   \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending reg
2588:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2589:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2590:Drivers/CMSIS/Include/core_cm33.h ****  */
2591:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
2592:Drivers/CMSIS/Include/core_cm33.h **** {
2593:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2594:Drivers/CMSIS/Include/core_cm33.h ****   {
2595:Drivers/CMSIS/Include/core_cm33.h ****     NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2596:Drivers/CMSIS/Include/core_cm33.h ****   }
2597:Drivers/CMSIS/Include/core_cm33.h **** }
2598:Drivers/CMSIS/Include/core_cm33.h **** 
2599:Drivers/CMSIS/Include/core_cm33.h **** 
2600:Drivers/CMSIS/Include/core_cm33.h **** /**
2601:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Active Interrupt (non-secure)
2602:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the active register in non-secure NVIC when in secure state and returns the active
2603:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Device specific interrupt number.
2604:Drivers/CMSIS/Include/core_cm33.h ****   \return             0  Interrupt status is not active.
2605:Drivers/CMSIS/Include/core_cm33.h ****   \return             1  Interrupt status is active.
2606:Drivers/CMSIS/Include/core_cm33.h ****   \note    IRQn must not be negative.
2607:Drivers/CMSIS/Include/core_cm33.h ****  */
2608:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
2609:Drivers/CMSIS/Include/core_cm33.h **** {
2610:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2611:Drivers/CMSIS/Include/core_cm33.h ****   {
2612:Drivers/CMSIS/Include/core_cm33.h ****     return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
2613:Drivers/CMSIS/Include/core_cm33.h ****   }
2614:Drivers/CMSIS/Include/core_cm33.h ****   else
2615:Drivers/CMSIS/Include/core_cm33.h ****   {
2616:Drivers/CMSIS/Include/core_cm33.h ****     return(0U);
2617:Drivers/CMSIS/Include/core_cm33.h ****   }
2618:Drivers/CMSIS/Include/core_cm33.h **** }
2619:Drivers/CMSIS/Include/core_cm33.h **** 
2620:Drivers/CMSIS/Include/core_cm33.h **** 
2621:Drivers/CMSIS/Include/core_cm33.h **** /**
2622:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Set Interrupt Priority (non-secure)
2623:Drivers/CMSIS/Include/core_cm33.h ****   \details Sets the priority of a non-secure device specific interrupt or a non-secure processor ex
2624:Drivers/CMSIS/Include/core_cm33.h ****            The interrupt number can be positive to specify a device specific interrupt,
2625:Drivers/CMSIS/Include/core_cm33.h ****            or negative to specify a processor exception.
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 91


2626:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]      IRQn  Interrupt number.
2627:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]  priority  Priority to set.
2628:Drivers/CMSIS/Include/core_cm33.h ****   \note    The priority cannot be set for every non-secure processor exception.
2629:Drivers/CMSIS/Include/core_cm33.h ****  */
2630:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
2631:Drivers/CMSIS/Include/core_cm33.h **** {
2632:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2633:Drivers/CMSIS/Include/core_cm33.h ****   {
2634:Drivers/CMSIS/Include/core_cm33.h ****     NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) 
2635:Drivers/CMSIS/Include/core_cm33.h ****   }
2636:Drivers/CMSIS/Include/core_cm33.h ****   else
2637:Drivers/CMSIS/Include/core_cm33.h ****   {
2638:Drivers/CMSIS/Include/core_cm33.h ****     SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) 
2639:Drivers/CMSIS/Include/core_cm33.h ****   }
2640:Drivers/CMSIS/Include/core_cm33.h **** }
2641:Drivers/CMSIS/Include/core_cm33.h **** 
2642:Drivers/CMSIS/Include/core_cm33.h **** 
2643:Drivers/CMSIS/Include/core_cm33.h **** /**
2644:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Get Interrupt Priority (non-secure)
2645:Drivers/CMSIS/Include/core_cm33.h ****   \details Reads the priority of a non-secure device specific interrupt or a non-secure processor e
2646:Drivers/CMSIS/Include/core_cm33.h ****            The interrupt number can be positive to specify a device specific interrupt,
2647:Drivers/CMSIS/Include/core_cm33.h ****            or negative to specify a processor exception.
2648:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]   IRQn  Interrupt number.
2649:Drivers/CMSIS/Include/core_cm33.h ****   \return             Interrupt Priority. Value is aligned automatically to the implemented priorit
2650:Drivers/CMSIS/Include/core_cm33.h ****  */
2651:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
2652:Drivers/CMSIS/Include/core_cm33.h **** {
2653:Drivers/CMSIS/Include/core_cm33.h **** 
2654:Drivers/CMSIS/Include/core_cm33.h ****   if ((int32_t)(IRQn) >= 0)
2655:Drivers/CMSIS/Include/core_cm33.h ****   {
2656:Drivers/CMSIS/Include/core_cm33.h ****     return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
2657:Drivers/CMSIS/Include/core_cm33.h ****   }
2658:Drivers/CMSIS/Include/core_cm33.h ****   else
2659:Drivers/CMSIS/Include/core_cm33.h ****   {
2660:Drivers/CMSIS/Include/core_cm33.h ****     return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2661:Drivers/CMSIS/Include/core_cm33.h ****   }
2662:Drivers/CMSIS/Include/core_cm33.h **** }
2663:Drivers/CMSIS/Include/core_cm33.h **** #endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
2664:Drivers/CMSIS/Include/core_cm33.h **** 
2665:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of CMSIS_Core_NVICFunctions */
2666:Drivers/CMSIS/Include/core_cm33.h **** 
2667:Drivers/CMSIS/Include/core_cm33.h **** /* ##########################  MPU functions  #################################### */
2668:Drivers/CMSIS/Include/core_cm33.h **** 
2669:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2670:Drivers/CMSIS/Include/core_cm33.h **** 
2671:Drivers/CMSIS/Include/core_cm33.h **** #include "mpu_armv8.h"
2672:Drivers/CMSIS/Include/core_cm33.h **** 
2673:Drivers/CMSIS/Include/core_cm33.h **** #endif
2674:Drivers/CMSIS/Include/core_cm33.h **** 
2675:Drivers/CMSIS/Include/core_cm33.h **** /* ##########################  FPU functions  #################################### */
2676:Drivers/CMSIS/Include/core_cm33.h **** /**
2677:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_Core_FunctionInterface
2678:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
2679:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Function that provides FPU type.
2680:Drivers/CMSIS/Include/core_cm33.h ****   @{
2681:Drivers/CMSIS/Include/core_cm33.h ****  */
2682:Drivers/CMSIS/Include/core_cm33.h **** 
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 92


2683:Drivers/CMSIS/Include/core_cm33.h **** /**
2684:Drivers/CMSIS/Include/core_cm33.h ****   \brief   get FPU type
2685:Drivers/CMSIS/Include/core_cm33.h ****   \details returns the FPU type
2686:Drivers/CMSIS/Include/core_cm33.h ****   \returns
2687:Drivers/CMSIS/Include/core_cm33.h ****    - \b  0: No FPU
2688:Drivers/CMSIS/Include/core_cm33.h ****    - \b  1: Single precision FPU
2689:Drivers/CMSIS/Include/core_cm33.h ****    - \b  2: Double + Single precision FPU
2690:Drivers/CMSIS/Include/core_cm33.h ****  */
2691:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2692:Drivers/CMSIS/Include/core_cm33.h **** {
2693:Drivers/CMSIS/Include/core_cm33.h ****   uint32_t mvfr0;
2694:Drivers/CMSIS/Include/core_cm33.h **** 
2695:Drivers/CMSIS/Include/core_cm33.h ****   mvfr0 = FPU->MVFR0;
2696:Drivers/CMSIS/Include/core_cm33.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
2697:Drivers/CMSIS/Include/core_cm33.h ****   {
2698:Drivers/CMSIS/Include/core_cm33.h ****     return 2U;           /* Double + Single precision FPU */
2699:Drivers/CMSIS/Include/core_cm33.h ****   }
2700:Drivers/CMSIS/Include/core_cm33.h ****   else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
2701:Drivers/CMSIS/Include/core_cm33.h ****   {
2702:Drivers/CMSIS/Include/core_cm33.h ****     return 1U;           /* Single precision FPU */
2703:Drivers/CMSIS/Include/core_cm33.h ****   }
2704:Drivers/CMSIS/Include/core_cm33.h ****   else
2705:Drivers/CMSIS/Include/core_cm33.h ****   {
2706:Drivers/CMSIS/Include/core_cm33.h ****     return 0U;           /* No FPU */
2707:Drivers/CMSIS/Include/core_cm33.h ****   }
2708:Drivers/CMSIS/Include/core_cm33.h **** }
2709:Drivers/CMSIS/Include/core_cm33.h **** 
2710:Drivers/CMSIS/Include/core_cm33.h **** 
2711:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of CMSIS_Core_FpuFunctions */
2712:Drivers/CMSIS/Include/core_cm33.h **** 
2713:Drivers/CMSIS/Include/core_cm33.h **** 
2714:Drivers/CMSIS/Include/core_cm33.h **** 
2715:Drivers/CMSIS/Include/core_cm33.h **** /* ##########################   SAU functions  #################################### */
2716:Drivers/CMSIS/Include/core_cm33.h **** /**
2717:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_Core_FunctionInterface
2718:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_Core_SAUFunctions SAU Functions
2719:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Functions that configure the SAU.
2720:Drivers/CMSIS/Include/core_cm33.h ****   @{
2721:Drivers/CMSIS/Include/core_cm33.h ****  */
2722:Drivers/CMSIS/Include/core_cm33.h **** 
2723:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2724:Drivers/CMSIS/Include/core_cm33.h **** 
2725:Drivers/CMSIS/Include/core_cm33.h **** /**
2726:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Enable SAU
2727:Drivers/CMSIS/Include/core_cm33.h ****   \details Enables the Security Attribution Unit (SAU).
2728:Drivers/CMSIS/Include/core_cm33.h ****  */
2729:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void TZ_SAU_Enable(void)
2730:Drivers/CMSIS/Include/core_cm33.h **** {
2731:Drivers/CMSIS/Include/core_cm33.h ****     SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
2732:Drivers/CMSIS/Include/core_cm33.h **** }
2733:Drivers/CMSIS/Include/core_cm33.h **** 
2734:Drivers/CMSIS/Include/core_cm33.h **** 
2735:Drivers/CMSIS/Include/core_cm33.h **** 
2736:Drivers/CMSIS/Include/core_cm33.h **** /**
2737:Drivers/CMSIS/Include/core_cm33.h ****   \brief   Disable SAU
2738:Drivers/CMSIS/Include/core_cm33.h ****   \details Disables the Security Attribution Unit (SAU).
2739:Drivers/CMSIS/Include/core_cm33.h ****  */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 93


2740:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE void TZ_SAU_Disable(void)
2741:Drivers/CMSIS/Include/core_cm33.h **** {
2742:Drivers/CMSIS/Include/core_cm33.h ****     SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
2743:Drivers/CMSIS/Include/core_cm33.h **** }
2744:Drivers/CMSIS/Include/core_cm33.h **** 
2745:Drivers/CMSIS/Include/core_cm33.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
2746:Drivers/CMSIS/Include/core_cm33.h **** 
2747:Drivers/CMSIS/Include/core_cm33.h **** /*@} end of CMSIS_Core_SAUFunctions */
2748:Drivers/CMSIS/Include/core_cm33.h **** 
2749:Drivers/CMSIS/Include/core_cm33.h **** 
2750:Drivers/CMSIS/Include/core_cm33.h **** 
2751:Drivers/CMSIS/Include/core_cm33.h **** 
2752:Drivers/CMSIS/Include/core_cm33.h **** /* ##################################    SysTick function  ########################################
2753:Drivers/CMSIS/Include/core_cm33.h **** /**
2754:Drivers/CMSIS/Include/core_cm33.h ****   \ingroup  CMSIS_Core_FunctionInterface
2755:Drivers/CMSIS/Include/core_cm33.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2756:Drivers/CMSIS/Include/core_cm33.h ****   \brief    Functions that configure the System.
2757:Drivers/CMSIS/Include/core_cm33.h ****   @{
2758:Drivers/CMSIS/Include/core_cm33.h ****  */
2759:Drivers/CMSIS/Include/core_cm33.h **** 
2760:Drivers/CMSIS/Include/core_cm33.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2761:Drivers/CMSIS/Include/core_cm33.h **** 
2762:Drivers/CMSIS/Include/core_cm33.h **** /**
2763:Drivers/CMSIS/Include/core_cm33.h ****   \brief   System Tick Configuration
2764:Drivers/CMSIS/Include/core_cm33.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2765:Drivers/CMSIS/Include/core_cm33.h ****            Counter is in free running mode to generate periodic interrupts.
2766:Drivers/CMSIS/Include/core_cm33.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2767:Drivers/CMSIS/Include/core_cm33.h ****   \return          0  Function succeeded.
2768:Drivers/CMSIS/Include/core_cm33.h ****   \return          1  Function failed.
2769:Drivers/CMSIS/Include/core_cm33.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2770:Drivers/CMSIS/Include/core_cm33.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2771:Drivers/CMSIS/Include/core_cm33.h ****            must contain a vendor-specific implementation of this function.
2772:Drivers/CMSIS/Include/core_cm33.h ****  */
2773:Drivers/CMSIS/Include/core_cm33.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 840              		.loc 2 2773 26 view .LVU230
 841              	.LBB57:
2774:Drivers/CMSIS/Include/core_cm33.h **** {
2775:Drivers/CMSIS/Include/core_cm33.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 842              		.loc 2 2775 3 view .LVU231
 843              		.loc 2 2775 14 is_stmt 0 view .LVU232
 844 0000 0138     		subs	r0, r0, #1
 845              	.LVL56:
 846              		.loc 2 2775 6 view .LVU233
 847 0002 B0F1807F 		cmp	r0, #16777216
 848 0006 0BD2     		bcs	.L52
2776:Drivers/CMSIS/Include/core_cm33.h ****   {
2777:Drivers/CMSIS/Include/core_cm33.h ****     return (1UL);                                                   /* Reload value impossible */
2778:Drivers/CMSIS/Include/core_cm33.h ****   }
2779:Drivers/CMSIS/Include/core_cm33.h **** 
2780:Drivers/CMSIS/Include/core_cm33.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 849              		.loc 2 2780 3 is_stmt 1 view .LVU234
 850              		.loc 2 2780 18 is_stmt 0 view .LVU235
 851 0008 4FF0E023 		mov	r3, #-536813568
 852 000c 5861     		str	r0, [r3, #20]
2781:Drivers/CMSIS/Include/core_cm33.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 853              		.loc 2 2781 3 is_stmt 1 view .LVU236
 854              	.LVL57:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 94


 855              	.LBB58:
 856              	.LBI58:
2324:Drivers/CMSIS/Include/core_cm33.h **** {
 857              		.loc 2 2324 22 view .LVU237
 858              	.LBB59:
2326:Drivers/CMSIS/Include/core_cm33.h ****   {
 859              		.loc 2 2326 3 view .LVU238
2332:Drivers/CMSIS/Include/core_cm33.h ****   }
 860              		.loc 2 2332 5 view .LVU239
2332:Drivers/CMSIS/Include/core_cm33.h ****   }
 861              		.loc 2 2332 47 is_stmt 0 view .LVU240
 862 000e 054A     		ldr	r2, .L53
 863 0010 F021     		movs	r1, #240
 864 0012 82F82310 		strb	r1, [r2, #35]
 865              	.LVL58:
2332:Drivers/CMSIS/Include/core_cm33.h ****   }
 866              		.loc 2 2332 47 view .LVU241
 867              	.LBE59:
 868              	.LBE58:
2782:Drivers/CMSIS/Include/core_cm33.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 869              		.loc 2 2782 3 is_stmt 1 view .LVU242
 870              		.loc 2 2782 18 is_stmt 0 view .LVU243
 871 0016 0020     		movs	r0, #0
 872              	.LVL59:
 873              		.loc 2 2782 18 view .LVU244
 874 0018 9861     		str	r0, [r3, #24]
2783:Drivers/CMSIS/Include/core_cm33.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 875              		.loc 2 2783 3 is_stmt 1 view .LVU245
 876              		.loc 2 2783 18 is_stmt 0 view .LVU246
 877 001a 0722     		movs	r2, #7
 878 001c 1A61     		str	r2, [r3, #16]
2784:Drivers/CMSIS/Include/core_cm33.h ****                    SysTick_CTRL_TICKINT_Msk   |
2785:Drivers/CMSIS/Include/core_cm33.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2786:Drivers/CMSIS/Include/core_cm33.h ****   return (0UL);                                                     /* Function successful */
 879              		.loc 2 2786 3 is_stmt 1 view .LVU247
 880              		.loc 2 2786 10 is_stmt 0 view .LVU248
 881 001e 7047     		bx	lr
 882              	.L52:
2777:Drivers/CMSIS/Include/core_cm33.h ****   }
 883              		.loc 2 2777 12 view .LVU249
 884 0020 0120     		movs	r0, #1
 885              	.LVL60:
2777:Drivers/CMSIS/Include/core_cm33.h ****   }
 886              		.loc 2 2777 12 view .LVU250
 887              	.LBE57:
 888              	.LBE56:
 277:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** /**
 889              		.loc 1 277 1 view .LVU251
 890 0022 7047     		bx	lr
 891              	.L54:
 892              		.align	2
 893              	.L53:
 894 0024 00ED00E0 		.word	-536810240
 895              		.cfi_endproc
 896              	.LFE345:
 898              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 899              		.align	1
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 95


 900              		.global	HAL_NVIC_GetPriorityGrouping
 901              		.syntax unified
 902              		.thumb
 903              		.thumb_func
 905              	HAL_NVIC_GetPriorityGrouping:
 906              	.LFB346:
 303:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 907              		.loc 1 303 1 is_stmt 1 view -0
 908              		.cfi_startproc
 909              		@ args = 0, pretend = 0, frame = 0
 910              		@ frame_needed = 0, uses_anonymous_args = 0
 911              		@ link register save eliminated.
 305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 912              		.loc 1 305 3 view .LVU253
 913              	.LBB60:
 914              	.LBI60:
2115:Drivers/CMSIS/Include/core_cm33.h **** {
 915              		.loc 2 2115 26 view .LVU254
 916              	.LBB61:
2117:Drivers/CMSIS/Include/core_cm33.h **** }
 917              		.loc 2 2117 3 view .LVU255
2117:Drivers/CMSIS/Include/core_cm33.h **** }
 918              		.loc 2 2117 26 is_stmt 0 view .LVU256
 919 0000 024B     		ldr	r3, .L56
 920 0002 D868     		ldr	r0, [r3, #12]
 921              	.LBE61:
 922              	.LBE60:
 306:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 923              		.loc 1 306 1 view .LVU257
 924 0004 C0F30220 		ubfx	r0, r0, #8, #3
 925 0008 7047     		bx	lr
 926              	.L57:
 927 000a 00BF     		.align	2
 928              	.L56:
 929 000c 00ED00E0 		.word	-536810240
 930              		.cfi_endproc
 931              	.LFE346:
 933              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 934              		.align	1
 935              		.global	HAL_NVIC_GetPriority
 936              		.syntax unified
 937              		.thumb
 938              		.thumb_func
 940              	HAL_NVIC_GetPriority:
 941              	.LVL61:
 942              	.LFB347:
 332:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 943              		.loc 1 332 1 is_stmt 1 view -0
 944              		.cfi_startproc
 945              		@ args = 0, pretend = 0, frame = 0
 946              		@ frame_needed = 0, uses_anonymous_args = 0
 332:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 947              		.loc 1 332 1 is_stmt 0 view .LVU259
 948 0000 70B5     		push	{r4, r5, r6, lr}
 949              		.cfi_def_cfa_offset 16
 950              		.cfi_offset 4, -16
 951              		.cfi_offset 5, -12
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 96


 952              		.cfi_offset 6, -8
 953              		.cfi_offset 14, -4
 954 0002 0C46     		mov	r4, r1
 955 0004 1546     		mov	r5, r2
 956 0006 1E46     		mov	r6, r3
 334:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 957              		.loc 1 334 3 is_stmt 1 view .LVU260
 336:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 958              		.loc 1 336 3 view .LVU261
 959 0008 FFF7FEFF 		bl	__NVIC_GetPriority
 960              	.LVL62:
 336:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 961              		.loc 1 336 3 is_stmt 0 view .LVU262
 962 000c 3346     		mov	r3, r6
 963 000e 2A46     		mov	r2, r5
 964 0010 2146     		mov	r1, r4
 965 0012 FFF7FEFF 		bl	NVIC_DecodePriority
 966              	.LVL63:
 337:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 967              		.loc 1 337 1 view .LVU263
 968 0016 70BD     		pop	{r4, r5, r6, pc}
 337:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 969              		.loc 1 337 1 view .LVU264
 970              		.cfi_endproc
 971              	.LFE347:
 973              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 974              		.align	1
 975              		.global	HAL_NVIC_SetPendingIRQ
 976              		.syntax unified
 977              		.thumb
 978              		.thumb_func
 980              	HAL_NVIC_SetPendingIRQ:
 981              	.LVL64:
 982              	.LFB348:
 348:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Set interrupt pending */
 983              		.loc 1 348 1 is_stmt 1 view -0
 984              		.cfi_startproc
 985              		@ args = 0, pretend = 0, frame = 0
 986              		@ frame_needed = 0, uses_anonymous_args = 0
 987              		@ link register save eliminated.
 350:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 988              		.loc 1 350 3 view .LVU266
 989              	.LBB62:
 990              	.LBI62:
2203:Drivers/CMSIS/Include/core_cm33.h **** {
 991              		.loc 2 2203 22 view .LVU267
 992              	.LBB63:
2205:Drivers/CMSIS/Include/core_cm33.h ****   {
 993              		.loc 2 2205 3 view .LVU268
2205:Drivers/CMSIS/Include/core_cm33.h ****   {
 994              		.loc 2 2205 6 is_stmt 0 view .LVU269
 995 0000 0028     		cmp	r0, #0
 996              	.LVL65:
2205:Drivers/CMSIS/Include/core_cm33.h ****   {
 997              		.loc 2 2205 6 view .LVU270
 998 0002 08DB     		blt	.L60
2207:Drivers/CMSIS/Include/core_cm33.h ****   }
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 97


 999              		.loc 2 2207 5 is_stmt 1 view .LVU271
2207:Drivers/CMSIS/Include/core_cm33.h ****   }
 1000              		.loc 2 2207 81 is_stmt 0 view .LVU272
 1001 0004 00F01F02 		and	r2, r0, #31
2207:Drivers/CMSIS/Include/core_cm33.h ****   }
 1002              		.loc 2 2207 34 view .LVU273
 1003 0008 4009     		lsrs	r0, r0, #5
2207:Drivers/CMSIS/Include/core_cm33.h ****   }
 1004              		.loc 2 2207 45 view .LVU274
 1005 000a 0123     		movs	r3, #1
 1006 000c 9340     		lsls	r3, r3, r2
2207:Drivers/CMSIS/Include/core_cm33.h ****   }
 1007              		.loc 2 2207 43 view .LVU275
 1008 000e 4030     		adds	r0, r0, #64
 1009 0010 014A     		ldr	r2, .L62
 1010 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 1011              	.LVL66:
 1012              	.L60:
2207:Drivers/CMSIS/Include/core_cm33.h ****   }
 1013              		.loc 2 2207 43 view .LVU276
 1014              	.LBE63:
 1015              	.LBE62:
 351:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1016              		.loc 1 351 1 view .LVU277
 1017 0016 7047     		bx	lr
 1018              	.L63:
 1019              		.align	2
 1020              	.L62:
 1021 0018 00E100E0 		.word	-536813312
 1022              		.cfi_endproc
 1023              	.LFE348:
 1025              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 1026              		.align	1
 1027              		.global	HAL_NVIC_GetPendingIRQ
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1032              	HAL_NVIC_GetPendingIRQ:
 1033              	.LVL67:
 1034              	.LFB349:
 364:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 1035              		.loc 1 364 1 is_stmt 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039              		@ link register save eliminated.
 366:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1040              		.loc 1 366 3 view .LVU279
 1041              	.LBB64:
 1042              	.LBI64:
2184:Drivers/CMSIS/Include/core_cm33.h **** {
 1043              		.loc 2 2184 26 view .LVU280
 1044              	.LBB65:
2186:Drivers/CMSIS/Include/core_cm33.h ****   {
 1045              		.loc 2 2186 3 view .LVU281
2186:Drivers/CMSIS/Include/core_cm33.h ****   {
 1046              		.loc 2 2186 6 is_stmt 0 view .LVU282
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 98


 1047 0000 0028     		cmp	r0, #0
 1048              	.LVL68:
2186:Drivers/CMSIS/Include/core_cm33.h ****   {
 1049              		.loc 2 2186 6 view .LVU283
 1050 0002 0BDB     		blt	.L66
2188:Drivers/CMSIS/Include/core_cm33.h ****   }
 1051              		.loc 2 2188 5 is_stmt 1 view .LVU284
2188:Drivers/CMSIS/Include/core_cm33.h ****   }
 1052              		.loc 2 2188 54 is_stmt 0 view .LVU285
 1053 0004 4309     		lsrs	r3, r0, #5
2188:Drivers/CMSIS/Include/core_cm33.h ****   }
 1054              		.loc 2 2188 35 view .LVU286
 1055 0006 4033     		adds	r3, r3, #64
 1056 0008 054A     		ldr	r2, .L67
 1057 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
2188:Drivers/CMSIS/Include/core_cm33.h ****   }
 1058              		.loc 2 2188 91 view .LVU287
 1059 000e 00F01F00 		and	r0, r0, #31
2188:Drivers/CMSIS/Include/core_cm33.h ****   }
 1060              		.loc 2 2188 103 view .LVU288
 1061 0012 23FA00F0 		lsr	r0, r3, r0
2188:Drivers/CMSIS/Include/core_cm33.h ****   }
 1062              		.loc 2 2188 12 view .LVU289
 1063 0016 00F00100 		and	r0, r0, #1
 1064 001a 7047     		bx	lr
 1065              	.L66:
2192:Drivers/CMSIS/Include/core_cm33.h ****   }
 1066              		.loc 2 2192 11 view .LVU290
 1067 001c 0020     		movs	r0, #0
 1068              	.LVL69:
2192:Drivers/CMSIS/Include/core_cm33.h ****   }
 1069              		.loc 2 2192 11 view .LVU291
 1070              	.LBE65:
 1071              	.LBE64:
 367:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1072              		.loc 1 367 1 view .LVU292
 1073 001e 7047     		bx	lr
 1074              	.L68:
 1075              		.align	2
 1076              	.L67:
 1077 0020 00E100E0 		.word	-536813312
 1078              		.cfi_endproc
 1079              	.LFE349:
 1081              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 1082              		.align	1
 1083              		.global	HAL_NVIC_ClearPendingIRQ
 1084              		.syntax unified
 1085              		.thumb
 1086              		.thumb_func
 1088              	HAL_NVIC_ClearPendingIRQ:
 1089              	.LVL70:
 1090              	.LFB350:
 378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Clear pending interrupt */
 1091              		.loc 1 378 1 is_stmt 1 view -0
 1092              		.cfi_startproc
 1093              		@ args = 0, pretend = 0, frame = 0
 1094              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 99


 1095              		@ link register save eliminated.
 380:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1096              		.loc 1 380 3 view .LVU294
 1097              	.LBB66:
 1098              	.LBI66:
2218:Drivers/CMSIS/Include/core_cm33.h **** {
 1099              		.loc 2 2218 22 view .LVU295
 1100              	.LBB67:
2220:Drivers/CMSIS/Include/core_cm33.h ****   {
 1101              		.loc 2 2220 3 view .LVU296
2220:Drivers/CMSIS/Include/core_cm33.h ****   {
 1102              		.loc 2 2220 6 is_stmt 0 view .LVU297
 1103 0000 0028     		cmp	r0, #0
 1104              	.LVL71:
2220:Drivers/CMSIS/Include/core_cm33.h ****   {
 1105              		.loc 2 2220 6 view .LVU298
 1106 0002 08DB     		blt	.L69
2222:Drivers/CMSIS/Include/core_cm33.h ****   }
 1107              		.loc 2 2222 5 is_stmt 1 view .LVU299
2222:Drivers/CMSIS/Include/core_cm33.h ****   }
 1108              		.loc 2 2222 81 is_stmt 0 view .LVU300
 1109 0004 00F01F02 		and	r2, r0, #31
2222:Drivers/CMSIS/Include/core_cm33.h ****   }
 1110              		.loc 2 2222 34 view .LVU301
 1111 0008 4009     		lsrs	r0, r0, #5
2222:Drivers/CMSIS/Include/core_cm33.h ****   }
 1112              		.loc 2 2222 45 view .LVU302
 1113 000a 0123     		movs	r3, #1
 1114 000c 9340     		lsls	r3, r3, r2
2222:Drivers/CMSIS/Include/core_cm33.h ****   }
 1115              		.loc 2 2222 43 view .LVU303
 1116 000e 6030     		adds	r0, r0, #96
 1117 0010 014A     		ldr	r2, .L71
 1118 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 1119              	.LVL72:
 1120              	.L69:
2222:Drivers/CMSIS/Include/core_cm33.h ****   }
 1121              		.loc 2 2222 43 view .LVU304
 1122              	.LBE67:
 1123              	.LBE66:
 381:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1124              		.loc 1 381 1 view .LVU305
 1125 0016 7047     		bx	lr
 1126              	.L72:
 1127              		.align	2
 1128              	.L71:
 1129 0018 00E100E0 		.word	-536813312
 1130              		.cfi_endproc
 1131              	.LFE350:
 1133              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1134              		.align	1
 1135              		.global	HAL_NVIC_GetActive
 1136              		.syntax unified
 1137              		.thumb
 1138              		.thumb_func
 1140              	HAL_NVIC_GetActive:
 1141              	.LVL73:
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 100


 1142              	.LFB351:
 393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 1143              		.loc 1 393 1 is_stmt 1 view -0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              		@ link register save eliminated.
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1148              		.loc 1 395 3 view .LVU307
 1149              	.LBB68:
 1150              	.LBI68:
2235:Drivers/CMSIS/Include/core_cm33.h **** {
 1151              		.loc 2 2235 26 view .LVU308
 1152              	.LBB69:
2237:Drivers/CMSIS/Include/core_cm33.h ****   {
 1153              		.loc 2 2237 3 view .LVU309
2237:Drivers/CMSIS/Include/core_cm33.h ****   {
 1154              		.loc 2 2237 6 is_stmt 0 view .LVU310
 1155 0000 0028     		cmp	r0, #0
 1156              	.LVL74:
2237:Drivers/CMSIS/Include/core_cm33.h ****   {
 1157              		.loc 2 2237 6 view .LVU311
 1158 0002 0BDB     		blt	.L75
2239:Drivers/CMSIS/Include/core_cm33.h ****   }
 1159              		.loc 2 2239 5 is_stmt 1 view .LVU312
2239:Drivers/CMSIS/Include/core_cm33.h ****   }
 1160              		.loc 2 2239 54 is_stmt 0 view .LVU313
 1161 0004 4309     		lsrs	r3, r0, #5
2239:Drivers/CMSIS/Include/core_cm33.h ****   }
 1162              		.loc 2 2239 35 view .LVU314
 1163 0006 8033     		adds	r3, r3, #128
 1164 0008 054A     		ldr	r2, .L76
 1165 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
2239:Drivers/CMSIS/Include/core_cm33.h ****   }
 1166              		.loc 2 2239 91 view .LVU315
 1167 000e 00F01F00 		and	r0, r0, #31
2239:Drivers/CMSIS/Include/core_cm33.h ****   }
 1168              		.loc 2 2239 103 view .LVU316
 1169 0012 23FA00F0 		lsr	r0, r3, r0
2239:Drivers/CMSIS/Include/core_cm33.h ****   }
 1170              		.loc 2 2239 12 view .LVU317
 1171 0016 00F00100 		and	r0, r0, #1
 1172 001a 7047     		bx	lr
 1173              	.L75:
2243:Drivers/CMSIS/Include/core_cm33.h ****   }
 1174              		.loc 2 2243 11 view .LVU318
 1175 001c 0020     		movs	r0, #0
 1176              	.LVL75:
2243:Drivers/CMSIS/Include/core_cm33.h ****   }
 1177              		.loc 2 2243 11 view .LVU319
 1178              	.LBE69:
 1179              	.LBE68:
 396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1180              		.loc 1 396 1 view .LVU320
 1181 001e 7047     		bx	lr
 1182              	.L77:
 1183              		.align	2
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 101


 1184              	.L76:
 1185 0020 00E100E0 		.word	-536813312
 1186              		.cfi_endproc
 1187              	.LFE351:
 1189              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1190              		.align	1
 1191              		.global	HAL_SYSTICK_CLKSourceConfig
 1192              		.syntax unified
 1193              		.thumb
 1194              		.thumb_func
 1196              	HAL_SYSTICK_CLKSourceConfig:
 1197              	.LVL76:
 1198              	.LFB352:
 409:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Check the parameters */
 1199              		.loc 1 409 1 is_stmt 1 view -0
 1200              		.cfi_startproc
 1201              		@ args = 0, pretend = 0, frame = 0
 1202              		@ frame_needed = 0, uses_anonymous_args = 0
 1203              		@ link register save eliminated.
 411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   switch (CLKSource)
 1204              		.loc 1 411 3 view .LVU322
 412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   {
 1205              		.loc 1 412 3 view .LVU323
 1206 0000 0428     		cmp	r0, #4
 1207 0002 38D8     		bhi	.L78
 1208 0004 DFE800F0 		tbb	[pc, r0]
 1209              	.L81:
 1210 0008 0A       		.byte	(.L84-.L81)/2
 1211 0009 18       		.byte	(.L83-.L81)/2
 1212 000a 28       		.byte	(.L82-.L81)/2
 1213 000b 37       		.byte	(.L78-.L81)/2
 1214 000c 03       		.byte	(.L80-.L81)/2
 1215 000d 00       		.p2align 1
 1216              	.L80:
 416:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 1217              		.loc 1 416 7 view .LVU324
 1218 000e 4FF0E022 		mov	r2, #-536813568
 1219 0012 1369     		ldr	r3, [r2, #16]
 1220 0014 43F00403 		orr	r3, r3, #4
 1221 0018 1361     		str	r3, [r2, #16]
 417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select HCLK_DIV8 as Systick clock source */
 1222              		.loc 1 417 7 view .LVU325
 1223 001a 7047     		bx	lr
 1224              	.L84:
 420:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 1225              		.loc 1 420 7 view .LVU326
 1226 001c 4FF0E022 		mov	r2, #-536813568
 1227 0020 1369     		ldr	r3, [r2, #16]
 1228 0022 23F00403 		bic	r3, r3, #4
 1229 0026 1361     		str	r3, [r2, #16]
 421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 1230              		.loc 1 421 7 view .LVU327
 1231 0028 134A     		ldr	r2, .L86
 1232 002a D2F8E030 		ldr	r3, [r2, #224]
 1233 002e 23F44003 		bic	r3, r3, #12582912
 1234 0032 C2F8E030 		str	r3, [r2, #224]
 422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select LSI as Systick clock source */
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 102


 1235              		.loc 1 422 7 view .LVU328
 1236 0036 7047     		bx	lr
 1237              	.L83:
 425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 1238              		.loc 1 425 7 view .LVU329
 1239 0038 4FF0E022 		mov	r2, #-536813568
 1240 003c 1369     		ldr	r3, [r2, #16]
 1241 003e 23F00403 		bic	r3, r3, #4
 1242 0042 1361     		str	r3, [r2, #16]
 426:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 1243              		.loc 1 426 7 view .LVU330
 1244 0044 0C4A     		ldr	r2, .L86
 1245 0046 D2F8E030 		ldr	r3, [r2, #224]
 1246 004a 23F44003 		bic	r3, r3, #12582912
 1247 004e 43F48003 		orr	r3, r3, #4194304
 1248 0052 C2F8E030 		str	r3, [r2, #224]
 427:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     /* Select LSE as Systick clock source */
 1249              		.loc 1 427 7 view .LVU331
 1250 0056 7047     		bx	lr
 1251              	.L82:
 430:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 1252              		.loc 1 430 7 view .LVU332
 1253 0058 4FF0E022 		mov	r2, #-536813568
 1254 005c 1369     		ldr	r3, [r2, #16]
 1255 005e 23F00403 		bic	r3, r3, #4
 1256 0062 1361     		str	r3, [r2, #16]
 431:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****       break;
 1257              		.loc 1 431 7 view .LVU333
 1258 0064 044A     		ldr	r2, .L86
 1259 0066 D2F8E030 		ldr	r3, [r2, #224]
 1260 006a 23F44003 		bic	r3, r3, #12582912
 1261 006e 43F40003 		orr	r3, r3, #8388608
 1262 0072 C2F8E030 		str	r3, [r2, #224]
 432:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****     default:
 1263              		.loc 1 432 7 view .LVU334
 1264              	.L78:
 437:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1265              		.loc 1 437 1 is_stmt 0 view .LVU335
 1266 0076 7047     		bx	lr
 1267              	.L87:
 1268              		.align	2
 1269              	.L86:
 1270 0078 000C0246 		.word	1174539264
 1271              		.cfi_endproc
 1272              	.LFE352:
 1274              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1275              		.align	1
 1276              		.weak	HAL_SYSTICK_Callback
 1277              		.syntax unified
 1278              		.thumb
 1279              		.thumb_func
 1281              	HAL_SYSTICK_Callback:
 1282              	.LFB354:
 453:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 1283              		.loc 1 453 1 is_stmt 1 view -0
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 103


 1286              		@ frame_needed = 0, uses_anonymous_args = 0
 1287              		@ link register save eliminated.
 457:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1288              		.loc 1 457 1 view .LVU337
 1289 0000 7047     		bx	lr
 1290              		.cfi_endproc
 1291              	.LFE354:
 1293              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1294              		.align	1
 1295              		.global	HAL_SYSTICK_IRQHandler
 1296              		.syntax unified
 1297              		.thumb
 1298              		.thumb_func
 1300              	HAL_SYSTICK_IRQHandler:
 1301              	.LFB353:
 444:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1302              		.loc 1 444 1 view -0
 1303              		.cfi_startproc
 1304              		@ args = 0, pretend = 0, frame = 0
 1305              		@ frame_needed = 0, uses_anonymous_args = 0
 1306 0000 08B5     		push	{r3, lr}
 1307              		.cfi_def_cfa_offset 8
 1308              		.cfi_offset 3, -8
 1309              		.cfi_offset 14, -4
 445:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1310              		.loc 1 445 3 view .LVU339
 1311 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1312              	.LVL77:
 446:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1313              		.loc 1 446 1 is_stmt 0 view .LVU340
 1314 0006 08BD     		pop	{r3, pc}
 1315              		.cfi_endproc
 1316              	.LFE353:
 1318              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1319              		.align	1
 1320              		.global	HAL_MPU_Enable
 1321              		.syntax unified
 1322              		.thumb
 1323              		.thumb_func
 1325              	HAL_MPU_Enable:
 1326              	.LVL78:
 1327              	.LFB355:
 472:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   /* Enable the MPU */
 1328              		.loc 1 472 1 is_stmt 1 view -0
 1329              		.cfi_startproc
 1330              		@ args = 0, pretend = 0, frame = 0
 1331              		@ frame_needed = 0, uses_anonymous_args = 0
 1332              		@ link register save eliminated.
 474:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1333              		.loc 1 474 3 view .LVU342
 474:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1334              		.loc 1 474 29 is_stmt 0 view .LVU343
 1335 0000 40F00100 		orr	r0, r0, #1
 1336              	.LVL79:
 474:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1337              		.loc 1 474 15 view .LVU344
 1338 0004 054B     		ldr	r3, .L92
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 104


 1339 0006 C3F89400 		str	r0, [r3, #148]
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1340              		.loc 1 477 3 is_stmt 1 view .LVU345
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1341              		.loc 1 477 6 is_stmt 0 view .LVU346
 1342 000a 5A6A     		ldr	r2, [r3, #36]
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1343              		.loc 1 477 14 view .LVU347
 1344 000c 42F48032 		orr	r2, r2, #65536
 1345 0010 5A62     		str	r2, [r3, #36]
 481:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __ISB(); /* Flush and refill pipeline with updated permissions */
 1346              		.loc 1 481 3 is_stmt 1 view .LVU348
 1347              	.LBB70:
 1348              	.LBI70:
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1349              		.loc 3 955 27 view .LVU349
 1350              	.LBB71:
 1351              		.loc 3 957 3 view .LVU350
 1352              		.syntax unified
 1353              	@ 957 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1354 0012 BFF35F8F 		dmb 0xF
 1355              	@ 0 "" 2
 1356              		.thumb
 1357              		.syntax unified
 1358              	.LBE71:
 1359              	.LBE70:
 482:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1360              		.loc 1 482 3 view .LVU351
 1361              	.LBB72:
 1362              	.LBI72:
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1363              		.loc 3 933 27 view .LVU352
 1364              	.LBB73:
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1365              		.loc 3 935 3 view .LVU353
 1366              		.syntax unified
 1367              	@ 935 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1368 0016 BFF36F8F 		isb 0xF
 1369              	@ 0 "" 2
 1370              		.thumb
 1371              		.syntax unified
 1372              	.LBE73:
 1373              	.LBE72:
 483:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1374              		.loc 1 483 1 is_stmt 0 view .LVU354
 1375 001a 7047     		bx	lr
 1376              	.L93:
 1377              		.align	2
 1378              	.L92:
 1379 001c 00ED00E0 		.word	-536810240
 1380              		.cfi_endproc
 1381              	.LFE355:
 1383              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 1384              		.align	1
 1385              		.global	HAL_MPU_Disable
 1386              		.syntax unified
 1387              		.thumb
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 105


 1388              		.thumb_func
 1390              	HAL_MPU_Disable:
 1391              	.LFB356:
 517:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 1392              		.loc 1 517 1 is_stmt 1 view -0
 1393              		.cfi_startproc
 1394              		@ args = 0, pretend = 0, frame = 0
 1395              		@ frame_needed = 0, uses_anonymous_args = 0
 1396              		@ link register save eliminated.
 518:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1397              		.loc 1 518 3 view .LVU356
 1398              	.LBB74:
 1399              	.LBI74:
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1400              		.loc 3 955 27 view .LVU357
 1401              	.LBB75:
 1402              		.loc 3 957 3 view .LVU358
 1403              		.syntax unified
 1404              	@ 957 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1405 0000 BFF35F8F 		dmb 0xF
 1406              	@ 0 "" 2
 1407              		.thumb
 1408              		.syntax unified
 1409              	.LBE75:
 1410              	.LBE74:
 521:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1411              		.loc 1 521 3 view .LVU359
 521:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1412              		.loc 1 521 6 is_stmt 0 view .LVU360
 1413 0004 034A     		ldr	r2, .L95
 1414 0006 D2F89430 		ldr	r3, [r2, #148]
 521:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1415              		.loc 1 521 14 view .LVU361
 1416 000a 23F00103 		bic	r3, r3, #1
 1417 000e C2F89430 		str	r3, [r2, #148]
 522:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1418              		.loc 1 522 1 view .LVU362
 1419 0012 7047     		bx	lr
 1420              	.L96:
 1421              		.align	2
 1422              	.L95:
 1423 0014 00ED00E0 		.word	-536810240
 1424              		.cfi_endproc
 1425              	.LFE356:
 1427              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 1428              		.align	1
 1429              		.global	HAL_MPU_ConfigRegion
 1430              		.syntax unified
 1431              		.thumb
 1432              		.thumb_func
 1434              	HAL_MPU_ConfigRegion:
 1435              	.LVL80:
 1436              	.LFB357:
 545:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 1437              		.loc 1 545 1 is_stmt 1 view -0
 1438              		.cfi_startproc
 1439              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 106


 1440              		@ frame_needed = 0, uses_anonymous_args = 0
 545:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 1441              		.loc 1 545 1 is_stmt 0 view .LVU364
 1442 0000 08B5     		push	{r3, lr}
 1443              		.cfi_def_cfa_offset 8
 1444              		.cfi_offset 3, -8
 1445              		.cfi_offset 14, -4
 1446 0002 0146     		mov	r1, r0
 546:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1447              		.loc 1 546 3 is_stmt 1 view .LVU365
 1448 0004 0148     		ldr	r0, .L99
 1449              	.LVL81:
 546:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1450              		.loc 1 546 3 is_stmt 0 view .LVU366
 1451 0006 FFF7FEFF 		bl	MPU_ConfigRegion
 1452              	.LVL82:
 547:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1453              		.loc 1 547 1 view .LVU367
 1454 000a 08BD     		pop	{r3, pc}
 1455              	.L100:
 1456              		.align	2
 1457              	.L99:
 1458 000c 90ED00E0 		.word	-536810096
 1459              		.cfi_endproc
 1460              	.LFE357:
 1462              		.section	.text.HAL_MPU_ConfigMemoryAttributes,"ax",%progbits
 1463              		.align	1
 1464              		.global	HAL_MPU_ConfigMemoryAttributes
 1465              		.syntax unified
 1466              		.thumb
 1467              		.thumb_func
 1469              	HAL_MPU_ConfigMemoryAttributes:
 1470              	.LVL83:
 1471              	.LFB358:
 569:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 1472              		.loc 1 569 1 is_stmt 1 view -0
 1473              		.cfi_startproc
 1474              		@ args = 0, pretend = 0, frame = 0
 1475              		@ frame_needed = 0, uses_anonymous_args = 0
 569:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 1476              		.loc 1 569 1 is_stmt 0 view .LVU369
 1477 0000 08B5     		push	{r3, lr}
 1478              		.cfi_def_cfa_offset 8
 1479              		.cfi_offset 3, -8
 1480              		.cfi_offset 14, -4
 1481 0002 0146     		mov	r1, r0
 570:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1482              		.loc 1 570 3 is_stmt 1 view .LVU370
 1483 0004 0148     		ldr	r0, .L103
 1484              	.LVL84:
 570:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** }
 1485              		.loc 1 570 3 is_stmt 0 view .LVU371
 1486 0006 FFF7FEFF 		bl	MPU_ConfigMemoryAttributes
 1487              	.LVL85:
 571:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_cortex.c **** 
 1488              		.loc 1 571 1 view .LVU372
 1489 000a 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 107


 1490              	.L104:
 1491              		.align	2
 1492              	.L103:
 1493 000c 90ED00E0 		.word	-536810096
 1494              		.cfi_endproc
 1495              	.LFE358:
 1497              		.text
 1498              	.Letext0:
 1499              		.file 4 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u575xx.h"
 1500              		.file 5 "c:\\users\\ya\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpack-
 1501              		.file 6 "c:\\users\\ya\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpack-
 1502              		.file 7 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_cortex.h"
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 108


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32u5xx_hal_cortex.c
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:22     .text.__NVIC_EnableIRQ:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:27     .text.__NVIC_EnableIRQ:0000000000000000 __NVIC_EnableIRQ
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:61     .text.__NVIC_EnableIRQ:0000000000000018 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:66     .text.__NVIC_DisableIRQ:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:71     .text.__NVIC_DisableIRQ:0000000000000000 __NVIC_DisableIRQ
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:132    .text.__NVIC_DisableIRQ:0000000000000020 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:137    .text.__NVIC_SetPriority:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:142    .text.__NVIC_SetPriority:0000000000000000 __NVIC_SetPriority
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:185    .text.__NVIC_SetPriority:0000000000000024 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:190    .text.__NVIC_GetPriority:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:195    .text.__NVIC_GetPriority:0000000000000000 __NVIC_GetPriority
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:231    .text.__NVIC_GetPriority:0000000000000020 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:236    .text.NVIC_EncodePriority:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:241    .text.NVIC_EncodePriority:0000000000000000 NVIC_EncodePriority
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:302    .text.NVIC_DecodePriority:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:307    .text.NVIC_DecodePriority:0000000000000000 NVIC_DecodePriority
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:375    .text.__NVIC_SystemReset:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:380    .text.__NVIC_SystemReset:0000000000000000 __NVIC_SystemReset
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:441    .text.__NVIC_SystemReset:000000000000001c $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:447    .text.MPU_ConfigRegion:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:452    .text.MPU_ConfigRegion:0000000000000000 MPU_ConfigRegion
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:538    .text.MPU_ConfigMemoryAttributes:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:543    .text.MPU_ConfigMemoryAttributes:0000000000000000 MPU_ConfigMemoryAttributes
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:622    .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:628    .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:682    .text.HAL_NVIC_SetPriorityGrouping:0000000000000020 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:687    .text.HAL_NVIC_SetPriority:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:693    .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:738    .text.HAL_NVIC_SetPriority:000000000000001c $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:743    .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:749    .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:771    .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:777    .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:799    .text.HAL_NVIC_SystemReset:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:805    .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:823    .text.HAL_SYSTICK_Config:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:829    .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:894    .text.HAL_SYSTICK_Config:0000000000000024 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:899    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:905    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:929    .text.HAL_NVIC_GetPriorityGrouping:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:934    .text.HAL_NVIC_GetPriority:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:940    .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:974    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:980    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1021   .text.HAL_NVIC_SetPendingIRQ:0000000000000018 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1026   .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1032   .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1077   .text.HAL_NVIC_GetPendingIRQ:0000000000000020 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1082   .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1088   .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1129   .text.HAL_NVIC_ClearPendingIRQ:0000000000000018 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1134   .text.HAL_NVIC_GetActive:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1140   .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1185   .text.HAL_NVIC_GetActive:0000000000000020 $d
ARM GAS  C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s 			page 109


C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1190   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1196   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1210   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000008 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1270   .text.HAL_SYSTICK_CLKSourceConfig:0000000000000078 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1275   .text.HAL_SYSTICK_Callback:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1281   .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1294   .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1300   .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1319   .text.HAL_MPU_Enable:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1325   .text.HAL_MPU_Enable:0000000000000000 HAL_MPU_Enable
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1379   .text.HAL_MPU_Enable:000000000000001c $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1384   .text.HAL_MPU_Disable:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1390   .text.HAL_MPU_Disable:0000000000000000 HAL_MPU_Disable
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1423   .text.HAL_MPU_Disable:0000000000000014 $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1428   .text.HAL_MPU_ConfigRegion:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1434   .text.HAL_MPU_ConfigRegion:0000000000000000 HAL_MPU_ConfigRegion
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1458   .text.HAL_MPU_ConfigRegion:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1463   .text.HAL_MPU_ConfigMemoryAttributes:0000000000000000 $t
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1469   .text.HAL_MPU_ConfigMemoryAttributes:0000000000000000 HAL_MPU_ConfigMemoryAttributes
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1493   .text.HAL_MPU_ConfigMemoryAttributes:000000000000000c $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1215   .text.HAL_SYSTICK_CLKSourceConfig:000000000000000d $d
C:\Users\Ya\AppData\Local\Temp\ccSNeMgk.s:1215   .text.HAL_SYSTICK_CLKSourceConfig:000000000000000e $t

NO UNDEFINED SYMBOLS
