<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="ADD_RAM_OUTPUT_REGISTER" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ADD_USEDW_MSB_BIT" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="CLOCKS_ARE_SYNCHRONIZED" TYPE="STRING" VALUE="FALSE|TRUE|FALSE_LOW_LATENCY" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="DELAY_RDUSEDW" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="DELAY_WRUSEDW" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_NUMWORDS" TYPE="INTEGER" />
		<PARAMETER NAME="LPM_SHOWAHEAD" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="LPM_WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="LPM_WIDTHU" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="MAXIMIZE_SPEED" TYPE="INTEGER" DEFAULT_VALUE="5" LPM_HINT="ON" />
		<PARAMETER NAME="OVERFLOW_CHECKING" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RAM_BLOCK_TYPE" TYPE="STRING" VALUE="AUTO|M-RAM(MEGARAM)|M4K|M512|M9K|M144K|MLAB(LUTRAM)" DEFAULT_VALUE_INDEX="0" LPM_HINT="ON" />
		<PARAMETER NAME="RDSYNC_DELAYPIPE" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="UNDERFLOW_CHECKING" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="USE_EAB" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRITE_ACLR_SYNCH" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="WRSYNC_DELAYPIPE" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="dcfifo" />
		<PARAMETER NAME="add_width" TYPE="INTEGER" VALUE="1" CONTEXT="SIM_ONLY" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="data" TYPE="INPUT" WIDTH="lpm_width" />
		<PORT NAME="q" TYPE="OUTPUT" WIDTH="lpm_width" />
		<PORT NAME="rdclk" TYPE="INPUT" />
		<PORT NAME="rdempty" TYPE="OUTPUT" />
		<PORT NAME="rdfull" TYPE="OUTPUT" />
		<PORT NAME="rdreq" TYPE="INPUT" />
		<PORT NAME="rdusedw" TYPE="OUTPUT" WIDTH="lpm_widthu" />
		<PORT NAME="wrclk" TYPE="INPUT" />
		<PORT NAME="wrempty" TYPE="OUTPUT" />
		<PORT NAME="wrfull" TYPE="OUTPUT" />
		<PORT NAME="wrreq" TYPE="INPUT" />
		<PORT NAME="wrusedw" TYPE="OUTPUT" WIDTH="lpm_widthu" />
	</PORTS>
</ROOT>
