// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package cptra_pm_reg_pkg;

    localparam CPTRA_PM_REG_DATA_WIDTH = 32;
    localparam CPTRA_PM_REG_MIN_ADDR_WIDTH = 3;

    typedef struct packed{
        logic cptra_rst_b;
    } cptra_pm_reg__in_t;

    typedef struct packed{
        logic value;
    } pm_clk_off_field__out_t;

    typedef struct packed{
        logic value;
    } pm_dyn_cg_en_field__out_t;

    typedef struct packed{
        pm_clk_off_field__out_t clk_off;
        pm_dyn_cg_en_field__out_t dyn_cg_en;
    } cptra_pm_reg__aes_pm_ctrl__out_t;

    typedef struct packed{
        cptra_pm_reg__aes_pm_ctrl__out_t aes_pm_ctrl;
    } cptra_pm_reg__out_t;

    localparam CPTRA_PM_REG_ADDR_WIDTH = 32'd3;

endpackage