// Seed: 344254568
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_8 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire _id_8;
  output wire id_7;
  output logic [7:0] id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  inout uwire id_1;
  wire id_12;
  always id_6[id_8] <= id_5[-1];
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_1 = 1;
  id_16 :
  assert property (@(posedge id_12) -1'b0)
  else;
endmodule
