
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000038                       # Number of seconds simulated
sim_ticks                                    37789500                       # Number of ticks simulated
final_tick                                   37789500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187375                       # Simulator instruction rate (inst/s)
host_op_rate                                   196986                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30470108                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679184                       # Number of bytes of host memory used
host_seconds                                     1.24                       # Real time elapsed on the host
sim_insts                                      232380                       # Number of instructions simulated
sim_ops                                        244302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          21568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              91776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 10                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1014461689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         570740550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          89760383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          30484658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          89760383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          30484658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          94841160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          28791066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          91453975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          32178251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          88066791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          28791066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          89760383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          28791066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          89760383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          30484658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2428611122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1014461689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     89760383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     89760383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     94841160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     91453975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     88066791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     89760383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     89760383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1647865148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16935921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16935921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16935921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1014461689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        570740550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         89760383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         30484658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         89760383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         30484658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         94841160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         28791066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         91453975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         32178251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         88066791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         28791066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         89760383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         28791066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         89760383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         30484658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2445547043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1435                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         10                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1435                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       10                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  90752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   91840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      37782000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1435                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   10                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.850534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.505930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.016387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          121     43.06%     43.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     18.86%     61.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      7.12%     69.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      6.76%     75.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      4.63%     80.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.85%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      3.20%     86.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.07%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35     12.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          281                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     32999750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                59587250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7090000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23272.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42022.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2401.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2430.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.03                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1125                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26146.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1368360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   746625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5998200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21445965                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                58500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               31651890                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1006.379397                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE         1000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30424000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1115400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20767950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               625500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24846900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            791.176564                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1166000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29432750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9666                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7462                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              925                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6601                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3547                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            53.734283                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    872                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 268                       # Number of system calls
system.cpu0.numCycles                           75580                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         47651                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9666                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4419                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        22016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2003                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5336                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  612                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             41235                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.345216                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.758782                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   31897     77.35%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     699      1.70%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     867      2.10%     81.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     643      1.56%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     570      1.38%     84.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     502      1.22%     85.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     622      1.51%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     894      2.17%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4541     11.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               41235                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.127891                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.630471                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14371                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                18171                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     7284                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  707                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   702                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 924                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  311                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 48484                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1119                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   702                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15053                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2387                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9719                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     7263                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 6111                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 46703                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   194                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   226                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  5426                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              56790                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               219960                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           57705                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                39053                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   17737                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               139                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           138                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3402                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                7178                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               6139                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              648                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             589                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     43681                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                283                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    38436                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               81                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          12626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        32767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            70                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        41235                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.932121                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.848135                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              29542     71.64%     71.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3208      7.78%     79.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2014      4.88%     84.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               1620      3.93%     88.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1595      3.87%     92.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1072      2.60%     94.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                903      2.19%     96.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               1066      2.59%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                215      0.52%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          41235                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    659     58.42%     58.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    25      2.22%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   211     18.71%     79.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  233     20.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                25989     67.62%     67.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 361      0.94%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6691     17.41%     85.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               5392     14.03%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 38436                       # Type of FU issued
system.cpu0.iq.rate                          0.508547                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1128                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.029347                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            119256                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            56623                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        36500                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 60                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 39532                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     32                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             120                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2691                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1350                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          132                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   702                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1769                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  545                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              43972                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              212                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 7178                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                6139                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               133                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  516                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            63                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           128                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          554                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 682                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                37597                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 6390                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              839                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       11595                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6287                       # Number of branches executed
system.cpu0.iew.exec_stores                      5205                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.497446                       # Inst execution rate
system.cpu0.iew.wb_sent                         36819                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        36528                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    20500                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    43638                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.483302                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.469774                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          12637                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            213                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              626                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        39229                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.798848                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.934534                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        30376     77.43%     77.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         3051      7.78%     85.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1380      3.52%     88.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          590      1.50%     90.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          947      2.41%     92.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          685      1.75%     94.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          362      0.92%     95.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          332      0.85%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1506      3.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        39229                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               26736                       # Number of instructions committed
system.cpu0.commit.committedOps                 31338                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          9276                       # Number of memory references committed
system.cpu0.commit.loads                         4487                       # Number of loads committed
system.cpu0.commit.membars                        121                       # Number of memory barriers committed
system.cpu0.commit.branches                      5296                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    26619                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 331                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           21711     69.28%     69.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            348      1.11%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     70.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           4487     14.32%     84.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4789     15.28%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            31338                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1506                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       81229                       # The number of ROB reads
system.cpu0.rob.rob_writes                      89971                       # The number of ROB writes
system.cpu0.timesIdled                            401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          34345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      26736                       # Number of Instructions Simulated
system.cpu0.committedOps                        31338                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.826900                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.826900                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.353744                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.353744                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   44597                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  20299                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   129657                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   24963                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  12598                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               24                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          176.269231                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               8529                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              319                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.736677                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   176.269231                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.172138                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.172138                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          295                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.288086                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            21757                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           21757                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         5688                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           5688                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2736                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2736                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         8424                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            8424                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         8429                       # number of overall hits
system.cpu0.dcache.overall_hits::total           8429                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          267                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1902                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1902                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2169                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2169                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2170                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2170                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16330270                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16330270                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    114203720                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    114203720                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    130533990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    130533990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    130533990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    130533990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         5955                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         5955                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4638                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4638                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        10593                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        10593                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        10599                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        10599                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.044836                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044836                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.410091                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.410091                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.204758                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.204758                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.204736                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.204736                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 61162.059925                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61162.059925                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 60044.016824                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60044.016824                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 42812.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42812.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 60181.645920                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60181.645920                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 60153.912442                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60153.912442                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu0.dcache.writebacks::total               10                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          108                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1714                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1714                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1822                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1822                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1822                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1822                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          188                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          348                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          348                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10253249                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10253249                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     11583253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11583253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       158250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       158250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     21836502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     21836502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     21888752                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     21888752                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.026700                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.026700                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.040535                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040535                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.032757                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032757                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.032833                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032833                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 64485.842767                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64485.842767                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 61613.047872                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61613.047872                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 39562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 62929.400576                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 62929.400576                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 62898.712644                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 62898.712644                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              220                       # number of replacements
system.cpu0.icache.tags.tagsinuse          248.614043                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4542                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.582638                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   248.614043                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.485574                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.485574                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            11271                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           11271                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4542                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4542                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4542                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4542                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4542                       # number of overall hits
system.cpu0.icache.overall_hits::total           4542                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          794                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          794                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          794                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           794                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          794                       # number of overall misses
system.cpu0.icache.overall_misses::total          794                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44427500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44427500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44427500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44427500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44427500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44427500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5336                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5336                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5336                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5336                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5336                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5336                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.148801                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.148801                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.148801                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.148801                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.148801                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.148801                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55954.030227                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55954.030227                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55954.030227                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55954.030227                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55954.030227                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55954.030227                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          194                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          194                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          194                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          600                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          600                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          600                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34219250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34219250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34219250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34219250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34219250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34219250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.112444                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112444                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.112444                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112444                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.112444                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112444                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 57032.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57032.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 57032.083333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57032.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 57032.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57032.083333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  10790                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            10181                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              159                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                6778                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   5409                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.802302                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    268                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           16354                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2822                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         45177                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      10790                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              5677                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9178                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    415                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     1215                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   75                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             12229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.896148                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.845926                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    5665     46.32%     46.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     193      1.58%     47.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      85      0.70%     48.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     247      2.02%     50.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     181      1.48%     52.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     212      1.73%     53.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     178      1.46%     55.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      54      0.44%     55.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5414     44.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               12229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.659777                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.762443                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2185                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3926                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     5275                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  662                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   180                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 293                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 44405                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   180                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2612                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1067                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          2189                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     5465                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  715                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 43534                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   366                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              75713                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               211111                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           58703                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                66890                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    8822                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                64                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            63                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     3214                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                6133                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1186                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              485                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             547                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     42422                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                106                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    40576                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               49                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        11913                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        12229                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.318015                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       3.160677                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4902     40.09%     40.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                661      5.41%     45.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                526      4.30%     49.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                406      3.32%     53.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                187      1.53%     54.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                244      2.00%     56.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1545     12.63%     69.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3657     29.90%     99.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                101      0.83%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          12229                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2760     92.62%     92.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    28      0.94%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   133      4.46%     98.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   59      1.98%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                33215     81.86%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 196      0.48%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6167     15.20%     97.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                998      2.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 40576                       # Type of FU issued
system.cpu1.iq.rate                          2.481106                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2980                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.073442                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             96410                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            47244                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        40000                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 43556                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          755                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          342                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           82                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   180                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    500                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    3                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              42531                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 6133                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1186                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                51                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            53                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 138                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                40386                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 6091                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              190                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        7048                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    9212                       # Number of branches executed
system.cpu1.iew.exec_stores                       957                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.469488                       # Inst execution rate
system.cpu1.iew.wb_sent                         40113                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        40000                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    28433                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    56708                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.445885                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.501393                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4701                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             99                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              132                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        11550                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.274805                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.667633                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         5062     43.83%     43.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         1524     13.19%     57.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          183      1.58%     58.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          196      1.70%     60.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           98      0.85%     61.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5           77      0.67%     61.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           65      0.56%     62.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          581      5.03%     67.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         3764     32.59%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        11550                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               36543                       # Number of instructions committed
system.cpu1.commit.committedOps                 37824                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          6222                       # Number of memory references committed
system.cpu1.commit.loads                         5378                       # Number of loads committed
system.cpu1.commit.membars                         50                       # Number of memory barriers committed
system.cpu1.commit.branches                      8799                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    29247                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 136                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           31407     83.03%     83.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            195      0.52%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           5378     14.22%     97.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           844      2.23%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            37824                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 3764                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       49778                       # The number of ROB reads
system.cpu1.rob.rob_writes                      85734                       # The number of ROB writes
system.cpu1.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       59225                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      36543                       # Number of Instructions Simulated
system.cpu1.committedOps                        37824                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.447528                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.447528                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.234499                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.234499                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   54079                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  17498                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   138627                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   53014                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   7517                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            6.035612                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               6649                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           174.973684                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     6.035612                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005894                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.005894                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            13627                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           13627                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         5837                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           5837                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          810                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           810                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         6647                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            6647                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         6649                       # number of overall hits
system.cpu1.dcache.overall_hits::total           6649                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           97                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           23                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            7                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          120                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           120                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          124                       # number of overall misses
system.cpu1.dcache.overall_misses::total          124                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      7913706                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      7913706                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2907998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2907998                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        89499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        89499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        38499                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     10821704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     10821704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     10821704                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     10821704                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         5934                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         5934                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          833                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          833                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         6767                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6767                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         6773                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6773                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.016346                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016346                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.027611                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027611                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.017733                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017733                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.018308                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018308                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 81584.597938                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81584.597938                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 126434.695652                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126434.695652                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12785.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12785.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  9624.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9624.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 90180.866667                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90180.866667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 87271.806452                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87271.806452                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          650                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     9.600000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          650                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           59                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           73                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           73                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           38                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           47                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           50                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1383257                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1383257                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       771251                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       771251                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        93750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        93750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        67501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        67501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2154508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2154508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2248258                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2248258                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006404                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006404                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.010804                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.010804                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.006945                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006945                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.007382                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007382                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 36401.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36401.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 85694.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85694.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        31250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        31250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9643                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9643                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  7000.250000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7000.250000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 45840.595745                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45840.595745                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 44965.160000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44965.160000                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.236740                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1129                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.301887                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.236740                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016087                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016087                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             2483                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            2483                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         1129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1129                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         1129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         1129                       # number of overall hits
system.cpu1.icache.overall_hits::total           1129                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           86                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           86                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           86                       # number of overall misses
system.cpu1.icache.overall_misses::total           86                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      9344000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9344000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      9344000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9344000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      9344000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9344000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         1215                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1215                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         1215                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1215                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         1215                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1215                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.070782                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.070782                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.070782                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.070782                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.070782                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.070782                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 108651.162791                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 108651.162791                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 108651.162791                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 108651.162791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 108651.162791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 108651.162791                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          163                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           33                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           33                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           33                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4760750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4760750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4760750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4760750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4760750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4760750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.043621                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.043621                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.043621                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.043621                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.043621                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.043621                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 89825.471698                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89825.471698                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 89825.471698                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89825.471698                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 89825.471698                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89825.471698                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  10238                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             9660                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              146                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                6025                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   5125                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.062241                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    249                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           15835                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2698                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         42919                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      10238                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              5374                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8380                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    387                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     1149                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   75                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             11295                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             4.006817                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.844973                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    5063     44.83%     44.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     189      1.67%     46.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      80      0.71%     47.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     230      2.04%     49.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     168      1.49%     50.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     193      1.71%     52.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     165      1.46%     53.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      65      0.58%     54.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    5142     45.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               11295                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.646542                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.710388                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2149                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3352                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     5018                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  609                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   166                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 270                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 42120                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   166                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2544                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    482                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          2227                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     5189                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  686                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 41304                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   337                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    28                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands              71823                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               200366                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           55742                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                63643                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    8179                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                58                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            57                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     3034                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                5808                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1133                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              471                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             536                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     40261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 98                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    38554                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               46                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        10898                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        11295                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.413369                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       3.156182                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               4323     38.27%     38.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                651      5.76%     44.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                495      4.38%     48.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                374      3.31%     51.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                194      1.72%     53.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                217      1.92%     55.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1462     12.94%     68.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               3474     30.76%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                105      0.93%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          11295                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2623     92.88%     92.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    22      0.78%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     93.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   119      4.21%     97.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   60      2.12%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                31555     81.85%     81.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 196      0.51%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                5836     15.14%     97.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                967      2.51%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 38554                       # Type of FU issued
system.cpu2.iq.rate                          2.434733                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2824                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.073248                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             91273                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            44697                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        38057                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 41378                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          673                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          317                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   166                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    450                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              40362                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 5808                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1133                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                45                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            48                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 123                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                38401                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 5781                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              153                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        6710                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    8753                       # Number of branches executed
system.cpu2.iew.exec_stores                       929                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.425071                       # Inst execution rate
system.cpu2.iew.wb_sent                         38159                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        38057                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    27033                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    53922                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.403347                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.501335                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4276                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             92                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              119                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        10678                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.374508                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.681032                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4520     42.33%     42.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         1429     13.38%     55.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          177      1.66%     57.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          181      1.70%     59.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           92      0.86%     59.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           76      0.71%     60.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           56      0.52%     61.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          553      5.18%     66.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3594     33.66%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        10678                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               34786                       # Number of instructions committed
system.cpu2.commit.committedOps                 36033                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          5951                       # Number of memory references committed
system.cpu2.commit.loads                         5135                       # Number of loads committed
system.cpu2.commit.membars                         49                       # Number of memory barriers committed
system.cpu2.commit.branches                      8366                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    27883                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 132                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           29887     82.94%     82.94% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            195      0.54%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           5135     14.25%     97.74% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           816      2.26%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            36033                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 3594                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       46873                       # The number of ROB reads
system.cpu2.rob.rob_writes                      81295                       # The number of ROB writes
system.cpu2.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       59744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      34786                       # Number of Instructions Simulated
system.cpu2.committedOps                        36033                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.455212                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.455212                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.196779                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.196779                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   51443                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  16668                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   131817                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   50345                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   7203                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            6.055155                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               6329                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               39                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           162.282051                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     6.055155                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.005913                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.005913                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.038086                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            12971                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           12971                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         5542                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5542                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          785                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           785                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         6327                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            6327                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         6329                       # number of overall hits
system.cpu2.dcache.overall_hits::total           6329                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           94                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           94                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           25                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          119                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           119                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          123                       # number of overall misses
system.cpu2.dcache.overall_misses::total          123                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3657211                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3657211                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1480748                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1480748                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        40499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        40499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      5137959                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5137959                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      5137959                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5137959                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         5636                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         5636                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          810                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          810                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         6446                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         6446                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         6452                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         6452                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.016678                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016678                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.030864                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.030864                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.018461                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018461                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.019064                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019064                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 38906.500000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38906.500000                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 59229.920000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59229.920000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13499.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13499.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 12333.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 43176.126050                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43176.126050                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 41772.024390                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41772.024390                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     8.400000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           54                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           69                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           69                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           40                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           10                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           50                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           53                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1303005                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1303005                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       416001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       416001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        97750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        97750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1719006                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1719006                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1816756                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1816756                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.007097                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007097                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.012346                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.012346                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.007757                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007757                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.008215                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.008215                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 32575.125000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32575.125000                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 41600.100000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 41600.100000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 32583.333333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 32583.333333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 10000.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10000.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 34380.120000                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 34380.120000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 34278.415094                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 34278.415094                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.908719                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               1066                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            20.113208                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.908719                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.015447                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.015447                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2351                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2351                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         1066                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1066                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         1066                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1066                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         1066                       # number of overall hits
system.cpu2.icache.overall_hits::total           1066                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           83                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           83                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           83                       # number of overall misses
system.cpu2.icache.overall_misses::total           83                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      7009000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7009000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      7009000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7009000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      7009000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7009000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         1149                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1149                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         1149                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1149                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         1149                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1149                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.072237                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.072237                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.072237                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.072237                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.072237                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.072237                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 84445.783133                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 84445.783133                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 84445.783133                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 84445.783133                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 84445.783133                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 84445.783133                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    59.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           30                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           30                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4927500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4927500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4927500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4927500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4927500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4927500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.046127                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.046127                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.046127                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.046127                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.046127                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.046127                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 92971.698113                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 92971.698113                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 92971.698113                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 92971.698113                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 92971.698113                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 92971.698113                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   8855                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             8267                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              163                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                5043                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   4391                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            87.071188                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    233                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           15261                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         37430                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       8855                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4624                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         7304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    405                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     1132                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   76                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             10337                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.844539                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.833982                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    4823     46.66%     46.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     176      1.70%     48.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      73      0.71%     49.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     222      2.15%     51.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     154      1.49%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     201      1.94%     54.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     156      1.51%     56.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      60      0.58%     56.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4472     43.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               10337                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.580237                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.452657                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2082                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3127                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     4414                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  540                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   173                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 281                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 36890                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   173                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2441                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    456                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2157                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     4561                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  548                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 36059                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                   278                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands              61930                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               174810                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           48576                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                54265                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    7650                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                61                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            61                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     2539                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                5111                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1119                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              395                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             466                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     35001                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                101                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    33349                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               43                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        10566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            16                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        10337                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.226178                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       3.153656                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               4224     40.86%     40.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                626      6.06%     46.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                455      4.40%     51.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                350      3.39%     54.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                152      1.47%     56.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                207      2.00%     58.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1236     11.96%     70.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2992     28.94%     99.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                 95      0.92%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          10337                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2242     92.45%     92.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    29      1.20%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   103      4.25%     97.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   51      2.10%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                27174     81.48%     81.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 196      0.59%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                5084     15.24%     97.32% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                895      2.68%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 33349                       # Type of FU issued
system.cpu3.iq.rate                          2.185243                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2425                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.072716                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             79503                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            39450                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        32841                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 35774                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          708                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          429                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   173                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    456                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              35105                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               72                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 5111                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1119                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                47                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            43                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 141                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                33141                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 5016                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              208                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        5855                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    7514                       # Number of branches executed
system.cpu3.iew.exec_stores                       839                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.171614                       # Inst execution rate
system.cpu3.iew.wb_sent                         32933                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        32841                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    23295                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    46352                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.151956                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.502567                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4266                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              134                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         9707                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.169465                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.636965                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4349     44.80%     44.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         1291     13.30%     58.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          175      1.80%     59.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          172      1.77%     61.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           83      0.86%     62.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           74      0.76%     63.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           52      0.54%     63.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          493      5.08%     68.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3018     31.09%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         9707                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               29737                       # Number of instructions committed
system.cpu3.commit.committedOps                 30766                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          5093                       # Number of memory references committed
system.cpu3.commit.loads                         4403                       # Number of loads committed
system.cpu3.commit.membars                         42                       # Number of memory barriers committed
system.cpu3.commit.branches                      7122                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    23822                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 110                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           25478     82.81%     82.81% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            195      0.63%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.45% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           4403     14.31%     97.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           690      2.24%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            30766                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 3018                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       41305                       # The number of ROB reads
system.cpu3.rob.rob_writes                      70775                       # The number of ROB writes
system.cpu3.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       60318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      29737                       # Number of Instructions Simulated
system.cpu3.committedOps                        30766                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.513199                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.513199                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.948562                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.948562                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   44330                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  14548                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   113871                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   42978                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   6373                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    46                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            5.866412                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5467                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           136.675000                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     5.866412                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.005729                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.005729                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            11276                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           11276                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         4811                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           4811                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          653                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           653                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data         5464                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5464                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         5466                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5466                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          101                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           23                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data           11                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          124                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           124                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          128                       # number of overall misses
system.cpu3.dcache.overall_misses::total          128                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      3348488                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3348488                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1713250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1713250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data       136000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       136000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      5061738                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      5061738                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      5061738                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      5061738                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         4912                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4912                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          676                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          676                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         5588                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         5588                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         5594                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         5594                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.020562                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.020562                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.034024                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.034024                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.022190                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022190                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.022882                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022882                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 33153.346535                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33153.346535                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 74489.130435                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74489.130435                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 12363.636364                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12363.636364                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 40820.467742                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 40820.467742                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 39544.828125                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39544.828125                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           63                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           77                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           77                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           38                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data           11                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           47                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           50                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1227501                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1227501                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       544250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       544250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data       150000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       150000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1771751                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1771751                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1921751                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1921751                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.007736                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007736                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.013314                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.013314                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.008411                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.008411                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.008938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.008938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 32302.657895                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32302.657895                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 60472.222222                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60472.222222                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data        50000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        50000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  9363.636364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9363.636364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 37696.829787                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 37696.829787                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 38435.020000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38435.020000                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.718210                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               1046                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.678571                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.718210                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.015075                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.015075                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             2320                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            2320                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         1046                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1046                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         1046                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1046                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         1046                       # number of overall hits
system.cpu3.icache.overall_hits::total           1046                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           86                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           86                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           86                       # number of overall misses
system.cpu3.icache.overall_misses::total           86                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      7320000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7320000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      7320000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7320000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      7320000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7320000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         1132                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         1132                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         1132                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         1132                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         1132                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         1132                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.075972                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.075972                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.075972                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.075972                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.075972                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.075972                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 85116.279070                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 85116.279070                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 85116.279070                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 85116.279070                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 85116.279070                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 85116.279070                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          158                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           30                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           30                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           30                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           56                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           56                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           56                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      5196750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5196750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      5196750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5196750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      5196750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5196750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.049470                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.049470                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.049470                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.049470                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.049470                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.049470                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 92799.107143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 92799.107143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 92799.107143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 92799.107143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 92799.107143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 92799.107143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   8560                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             7980                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              161                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                4641                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   4215                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            90.820944                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    238                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           14720                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              3313                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         36065                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       8560                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              4453                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         6826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    403                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                     1104                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   80                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             10364                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             3.698861                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.832485                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    5038     48.61%     48.61% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     189      1.82%     50.43% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      65      0.63%     51.06% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     209      2.02%     53.08% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     143      1.38%     54.46% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     188      1.81%     56.27% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     163      1.57%     57.84% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                      53      0.51%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    4316     41.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               10364                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.581522                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       2.450068                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    2126                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 3260                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     4289                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                  514                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   174                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 273                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 35691                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                   96                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   174                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    2468                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    460                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          2299                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     4429                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                  533                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 34932                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                   282                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands              59895                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               169282                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           47028                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                52228                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    7652                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                57                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            56                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     2445                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                4974                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               1119                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              384                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             476                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     33884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 84                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    32194                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued               63                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           4301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        10754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        10364                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        3.106330                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       3.146689                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               4434     42.78%     42.78% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                605      5.84%     48.62% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2                465      4.49%     53.11% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3                349      3.37%     56.47% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4                161      1.55%     58.03% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                188      1.81%     59.84% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6               1193     11.51%     71.35% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7               2882     27.81%     99.16% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                 87      0.84%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          10364                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   2208     92.81%     92.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    24      1.01%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     93.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                    97      4.08%     97.90% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                   50      2.10%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                26192     81.36%     81.36% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                 196      0.61%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.97% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                4950     15.38%     97.34% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                856      2.66%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 32194                       # Type of FU issued
system.cpu4.iq.rate                          2.187092                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                       2379                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.073896                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             77194                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            38282                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        31676                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 34573                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          711                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          436                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           43                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   174                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    460                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              33971                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 4974                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                1119                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                40                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            40                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect          100                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 140                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                31982                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 4889                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              212                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        5690                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    7229                       # Number of branches executed
system.cpu4.iew.exec_stores                       801                       # Number of stores executed
system.cpu4.iew.exec_rate                    2.172690                       # Inst execution rate
system.cpu4.iew.wb_sent                         31773                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        31676                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    22466                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    44677                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      2.151902                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.502854                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           4239                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             78                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              134                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples         9729                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     3.049337                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     3.616487                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         4558     46.85%     46.85% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         1243     12.78%     59.63% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          172      1.77%     61.39% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3          167      1.72%     63.11% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           86      0.88%     63.99% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5           68      0.70%     64.69% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6           61      0.63%     65.32% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          463      4.76%     70.08% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         2911     29.92%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total         9729                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               28638                       # Number of instructions committed
system.cpu4.commit.committedOps                 29667                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          4946                       # Number of memory references committed
system.cpu4.commit.loads                         4263                       # Number of loads committed
system.cpu4.commit.membars                         42                       # Number of memory barriers committed
system.cpu4.commit.branches                      6849                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    22996                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                 110                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           24526     82.67%     82.67% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult            195      0.66%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.33% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           4263     14.37%     97.70% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           683      2.30%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            29667                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 2911                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       40308                       # The number of ROB reads
system.cpu4.rob.rob_writes                      68522                       # The number of ROB writes
system.cpu4.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4356                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       60859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      28638                       # Number of Instructions Simulated
system.cpu4.committedOps                        29667                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.514002                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.514002                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.945516                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.945516                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   42732                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  14119                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   109989                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   41325                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   6182                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            5.491910                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               5332                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               39                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           136.717949                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     5.491910                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.005363                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.005363                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.038086                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            10988                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           10988                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         4680                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           4680                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          648                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           648                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            1                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data         5328                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            5328                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         5330                       # number of overall hits
system.cpu4.dcache.overall_hits::total           5330                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data           97                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           28                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            4                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            4                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          125                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           125                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          129                       # number of overall misses
system.cpu4.dcache.overall_misses::total          129                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      3323167                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      3323167                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2887994                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2887994                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        56000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        56000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        39999                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        39999                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      6211161                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      6211161                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      6211161                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      6211161                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         4777                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         4777                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          676                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          676                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         5453                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         5453                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         5459                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         5459                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.020306                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.020306                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.041420                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.041420                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.022923                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.022923                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.023631                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.023631                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 34259.453608                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 34259.453608                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 103142.642857                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 103142.642857                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data        14000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total        14000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data        13333                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total        13333                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 49689.288000                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 49689.288000                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 48148.534884                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 48148.534884                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     7.600000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           63                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           59                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           18                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           77                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           77                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           38                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           10                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            3                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           48                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           51                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1270758                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1270758                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       910003                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       910003                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data       123250                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       123250                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        44000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        44000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        29501                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        29501                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      2180761                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      2180761                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      2304011                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      2304011                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.007955                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.007955                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.014793                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.014793                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.008802                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.008802                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.009342                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.009342                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data        33441                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total        33441                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 91000.300000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 91000.300000                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data 41083.333333                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 41083.333333                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data        11000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  9833.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  9833.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 45432.520833                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 45432.520833                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 45176.686275                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 45176.686275                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            7.217734                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               1018                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            18.851852                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     7.217734                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.014097                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.014097                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             2262                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            2262                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         1018                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1018                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         1018                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1018                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         1018                       # number of overall hits
system.cpu4.icache.overall_hits::total           1018                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           86                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           86                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           86                       # number of overall misses
system.cpu4.icache.overall_misses::total           86                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      6967750                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6967750                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      6967750                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6967750                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      6967750                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6967750                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         1104                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1104                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         1104                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1104                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         1104                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1104                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.077899                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.077899                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.077899                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.077899                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.077899                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.077899                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 81020.348837                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 81020.348837                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 81020.348837                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 81020.348837                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 81020.348837                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 81020.348837                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           32                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           32                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           32                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           54                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           54                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4714000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4714000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4714000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4714000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4714000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4714000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.048913                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.048913                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.048913                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.048913                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.048913                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.048913                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 87296.296296                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 87296.296296                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 87296.296296                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 87296.296296                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 87296.296296                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 87296.296296                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   8047                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             7550                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              142                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                4554                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   3982                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            87.439614                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    222                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           14035                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              2485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         33959                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       8047                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              4204                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         6648                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    357                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                      985                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   66                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples              9319                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             3.852023                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.839182                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    4337     46.54%     46.54% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     179      1.92%     48.46% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      74      0.79%     49.25% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     176      1.89%     51.14% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     133      1.43%     52.57% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     168      1.80%     54.37% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     146      1.57%     55.94% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                      54      0.58%     56.52% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    4052     43.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total                9319                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.573352                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       2.419594                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    1979                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 2690                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     4003                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                  495                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   151                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 228                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 33413                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   151                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    2297                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    410                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1802                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     4146                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                  512                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 32772                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                   268                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              56574                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               158923                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           44224                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                49553                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    7006                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            44                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     2321                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                4715                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                943                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              308                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores             134                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     31874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 83                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    30355                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued               29                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           3806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         9732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples         9319                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        3.257324                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       3.168701                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               3810     40.88%     40.88% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                540      5.79%     46.68% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2                400      4.29%     50.97% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3                288      3.09%     54.06% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4                148      1.59%     55.65% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                199      2.14%     57.79% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6               1102     11.83%     69.61% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7               2704     29.02%     98.63% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                128      1.37%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total           9319                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   2095     90.85%     90.85% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    24      1.04%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     91.89% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                   117      5.07%     96.96% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                   70      3.04%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                24678     81.30%     81.30% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                 196      0.65%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.94% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                4698     15.48%     97.42% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                783      2.58%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 30355                       # Type of FU issued
system.cpu5.iq.rate                          2.162807                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                       2306                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.075968                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             72364                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            35772                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        29872                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 32661                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          671                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          298                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   151                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    407                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              31960                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 4715                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 943                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                40                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            38                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 121                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                30176                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 4628                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              179                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        5372                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    6812                       # Number of branches executed
system.cpu5.iew.exec_stores                       744                       # Number of stores executed
system.cpu5.iew.exec_rate                    2.150053                       # Inst execution rate
system.cpu5.iew.wb_sent                         29972                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        29872                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    21215                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    42171                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      2.128393                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.503071                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           3736                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              115                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples         8760                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     3.213584                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     3.654495                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3964     45.25%     45.25% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         1065     12.16%     57.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          139      1.59%     59.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3          161      1.84%     60.83% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           81      0.92%     61.76% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5           91      1.04%     62.80% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6           59      0.67%     63.47% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          408      4.66%     68.13% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         2792     31.87%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total         8760                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               27189                       # Number of instructions committed
system.cpu5.commit.committedOps                 28151                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          4689                       # Number of memory references committed
system.cpu5.commit.loads                         4044                       # Number of loads committed
system.cpu5.commit.membars                         39                       # Number of memory barriers committed
system.cpu5.commit.branches                      6493                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    21825                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                 103                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           23267     82.65%     82.65% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult            195      0.69%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.34% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           4044     14.37%     97.71% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           645      2.29%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            28151                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 2792                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       37465                       # The number of ROB reads
system.cpu5.rob.rob_writes                      64406                       # The number of ROB writes
system.cpu5.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       61544                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      27189                       # Number of Instructions Simulated
system.cpu5.committedOps                        28151                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.516201                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.516201                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.937228                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.937228                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   40461                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  13261                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                   103812                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   39162                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   5845                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            5.168533                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               5039                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           132.605263                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     5.168533                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.005047                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.005047                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            10399                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           10399                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         4428                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           4428                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          610                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           610                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         5038                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            5038                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         5040                       # number of overall hits
system.cpu5.dcache.overall_hits::total           5040                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data           91                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           25                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            4                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            8                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          116                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           116                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          120                       # number of overall misses
system.cpu5.dcache.overall_misses::total          120                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2844457                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2844457                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1516500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1516500                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data       109000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      4360957                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      4360957                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      4360957                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      4360957                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         4519                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         4519                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          635                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          635                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         5154                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         5154                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         5160                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         5160                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.020137                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.020137                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.039370                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.039370                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.022507                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.022507                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.023256                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.023256                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 31257.769231                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 31257.769231                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data        60660                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        60660                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data        13625                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total        13625                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 37594.456897                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 37594.456897                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 36341.308333                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 36341.308333                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    17.500000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           54                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           15                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           69                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           69                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           37                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           10                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            3                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            8                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           47                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           50                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      1076254                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      1076254                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       464500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       464500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data       140500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       140500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1540754                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1540754                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1681254                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1681254                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.008188                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008188                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.015748                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.015748                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.009119                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.009119                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.009690                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.009690                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 29087.945946                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 29087.945946                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data        46450                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        46450                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data 46833.333333                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 46833.333333                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 10562.500000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10562.500000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data        32782                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total        32782                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 33625.080000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 33625.080000                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.656149                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                905                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            17.403846                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.656149                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.013000                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.013000                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             2022                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            2022                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst          905                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            905                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst          905                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             905                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst          905                       # number of overall hits
system.cpu5.icache.overall_hits::total            905                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           80                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           80                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            80                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           80                       # number of overall misses
system.cpu5.icache.overall_misses::total           80                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      6169000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6169000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      6169000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6169000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      6169000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6169000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst          985                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          985                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst          985                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          985                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst          985                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          985                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.081218                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.081218                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.081218                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.081218                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.081218                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.081218                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 77112.500000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 77112.500000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 77112.500000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 77112.500000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 77112.500000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 77112.500000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           28                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           28                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           28                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           52                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           52                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           52                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4538000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4538000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4538000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4538000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4538000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4538000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.052792                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.052792                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.052792                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.052792                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.052792                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.052792                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 87269.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 87269.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 87269.230769                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 87269.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 87269.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 87269.230769                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   7925                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             7428                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              143                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                4416                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   3907                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            88.473732                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    222                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           13560                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2511                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         33432                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       7925                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              4129                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         6472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    357                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                      977                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples              9169                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             3.856255                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.838734                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    4256     46.42%     46.42% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     188      2.05%     48.47% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      68      0.74%     49.21% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     173      1.89%     51.10% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     126      1.37%     52.47% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     168      1.83%     54.30% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     145      1.58%     55.88% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                      59      0.64%     56.53% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    3986     43.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total                9169                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.584440                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       2.465487                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    1946                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 2641                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     3948                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                  483                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   150                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 226                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 32924                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   150                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    2255                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    402                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1773                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     4089                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                  499                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 32308                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                   261                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              55696                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               156668                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           43594                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                48830                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    6866                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                44                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     2258                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                4651                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                942                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              301                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores             127                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     31400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 81                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    29906                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued               25                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           3741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined         9585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples         9169                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        3.261642                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       3.168847                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               3736     40.75%     40.75% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                535      5.83%     46.58% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                404      4.41%     50.99% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3                285      3.11%     54.10% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4                134      1.46%     55.56% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                203      2.21%     57.77% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6               1073     11.70%     69.47% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7               2673     29.15%     98.63% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                126      1.37%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total           9169                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   2098     91.02%     91.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    23      1.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     92.02% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                   113      4.90%     96.92% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                   71      3.08%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                24303     81.26%     81.26% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                 196      0.66%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.92% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                4625     15.47%     97.39% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                782      2.61%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 29906                       # Type of FU issued
system.cpu6.iq.rate                          2.205457                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                       2305                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.077075                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             71311                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            35231                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        29426                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 32211                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          668                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          303                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   150                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    400                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              31484                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 4651                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 942                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            37                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 121                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                29729                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 4559                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              177                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        5299                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    6708                       # Number of branches executed
system.cpu6.iew.exec_stores                       740                       # Number of stores executed
system.cpu6.iew.exec_rate                    2.192404                       # Inst execution rate
system.cpu6.iew.wb_sent                         29529                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        29426                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    20899                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    41513                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      2.170059                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.503433                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           3743                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              115                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples         8618                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     3.218844                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     3.656501                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3897     45.22%     45.22% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         1046     12.14%     57.36% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          137      1.59%     58.95% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3          159      1.84%     60.79% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           74      0.86%     61.65% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5           90      1.04%     62.69% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           63      0.73%     63.43% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          397      4.61%     68.03% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8         2755     31.97%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total         8618                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               26790                       # Number of instructions committed
system.cpu6.commit.committedOps                 27740                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          4622                       # Number of memory references committed
system.cpu6.commit.loads                         3983                       # Number of loads committed
system.cpu6.commit.membars                         38                       # Number of memory barriers committed
system.cpu6.commit.branches                      6395                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    21510                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                 102                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           22923     82.64%     82.64% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult            195      0.70%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.34% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           3983     14.36%     97.70% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           639      2.30%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            27740                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                 2755                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       36969                       # The number of ROB reads
system.cpu6.rob.rob_writes                      63518                       # The number of ROB writes
system.cpu6.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       62019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      26790                       # Number of Instructions Simulated
system.cpu6.committedOps                        27740                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.506159                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.506159                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.975664                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.975664                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   39864                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  13082                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                   102273                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   38540                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   5771                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            4.884426                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               4973                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               37                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           134.405405                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     4.884426                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.004770                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.004770                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.036133                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            10260                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           10260                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         4367                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           4367                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          602                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           602                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            1                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data         4969                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            4969                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         4971                       # number of overall hits
system.cpu6.dcache.overall_hits::total           4971                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data           90                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           28                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            4                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            6                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          118                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           118                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          122                       # number of overall misses
system.cpu6.dcache.overall_misses::total          122                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2719746                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2719746                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1530002                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1530002                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        74500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        74500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      4249748                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      4249748                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      4249748                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      4249748                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         4457                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         4457                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          630                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          630                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         5087                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         5087                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         5093                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         5093                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.020193                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.020193                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.044444                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.044444                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.023196                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.023196                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.023954                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.023954                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 30219.400000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 30219.400000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 54642.928571                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 54642.928571                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 12416.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 12416.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 36014.813559                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 36014.813559                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data        34834                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total        34834                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    17.500000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           54                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           18                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           72                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           72                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           36                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           10                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            3                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           46                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           49                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      1132003                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      1132003                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       472749                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       472749                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data       117250                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       117250                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        56500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        56500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1604752                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1604752                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1722002                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1722002                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.008077                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008077                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.015873                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.015873                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.009043                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.009043                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.009621                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.009621                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 31444.527778                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 31444.527778                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 47274.900000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 47274.900000                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data 39083.333333                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 39083.333333                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  9416.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9416.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 34885.913043                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 34885.913043                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 35142.897959                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 35142.897959                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.511466                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                895                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            16.886792                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.511466                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.012718                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.012718                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             2007                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            2007                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst          895                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            895                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst          895                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             895                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst          895                       # number of overall hits
system.cpu6.icache.overall_hits::total            895                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           82                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           82                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            82                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           82                       # number of overall misses
system.cpu6.icache.overall_misses::total           82                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      6747497                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6747497                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      6747497                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6747497                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      6747497                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6747497                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst          977                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          977                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst          977                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          977                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst          977                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          977                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.083930                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.083930                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.083930                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.083930                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.083930                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.083930                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 82286.548780                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 82286.548780                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 82286.548780                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 82286.548780                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 82286.548780                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 82286.548780                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          197                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           29                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           29                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           29                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           53                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           53                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           53                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      5015501                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5015501                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      5015501                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5015501                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      5015501                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5015501                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.054248                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.054248                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.054248                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.054248                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.054248                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.054248                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 94632.094340                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 94632.094340                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 94632.094340                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 94632.094340                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 94632.094340                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 94632.094340                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   6513                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             6041                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              137                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                6204                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   3150                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            50.773694                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    183                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           12510                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         27777                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       6513                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              3333                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         5396                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    343                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                      908                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   77                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples              8411                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             3.510284                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.820495                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    4300     51.12%     51.12% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     158      1.88%     53.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                      63      0.75%     53.75% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     136      1.62%     55.37% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     115      1.37%     56.74% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     140      1.66%     58.40% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     135      1.61%     60.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                      49      0.58%     60.59% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    3315     39.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                8411                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.520624                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.220384                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    2024                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 2553                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     3308                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                  384                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   141                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 208                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 27284                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   141                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    2291                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    327                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1861                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     3401                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                  389                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 26678                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                   200                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              45515                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               129350                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           36029                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                39858                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    5657                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     1847                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                3874                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                824                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              296                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores             293                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     25818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 70                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    24543                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued               16                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           3105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         8046                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples         8411                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        2.917965                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       3.117733                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3779     44.93%     44.93% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                544      6.47%     51.40% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                397      4.72%     56.12% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3                284      3.38%     59.49% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4                127      1.51%     61.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                145      1.72%     62.73% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                889     10.57%     73.30% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7               2182     25.94%     99.24% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                 64      0.76%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total           8411                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   1681     92.52%     92.52% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    21      1.16%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     93.67% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                    78      4.29%     97.96% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                   37      2.04%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                19848     80.87%     80.87% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                 196      0.80%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.67% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                3847     15.67%     97.34% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                652      2.66%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 24543                       # Type of FU issued
system.cpu7.iq.rate                          1.961871                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                       1817                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.074033                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             59330                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            29006                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        24163                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 26360                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          563                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          261                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   141                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    327                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              25891                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 3874                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 824                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            26                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 112                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                24391                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 3791                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              152                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        4422                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    5437                       # Number of branches executed
system.cpu7.iew.exec_stores                       631                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.949720                       # Inst execution rate
system.cpu7.iew.wb_sent                         24257                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        24163                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    17054                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    33810                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.931495                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.504407                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           3107                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              107                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples         7942                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     2.868673                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     3.564860                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3906     49.18%     49.18% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1          995     12.53%     61.71% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          156      1.96%     63.67% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3          140      1.76%     65.44% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           68      0.86%     66.29% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5           57      0.72%     67.01% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           58      0.73%     67.74% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7          345      4.34%     72.09% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8         2217     27.91%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total         7942                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               21961                       # Number of instructions committed
system.cpu7.commit.committedOps                 22783                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          3874                       # Number of memory references committed
system.cpu7.commit.loads                         3311                       # Number of loads committed
system.cpu7.commit.membars                         34                       # Number of memory barriers committed
system.cpu7.commit.branches                      5195                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    17729                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  88                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           18714     82.14%     82.14% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult            195      0.86%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.00% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           3311     14.53%     97.53% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           563      2.47%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            22783                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                 2217                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       31277                       # The number of ROB reads
system.cpu7.rob.rob_writes                      52249                       # The number of ROB writes
system.cpu7.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       63069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      21961                       # Number of Instructions Simulated
system.cpu7.committedOps                        22783                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.569646                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.569646                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.755476                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.755476                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   32674                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  11001                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    84147                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   31085                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   4954                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            4.913099                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               4212                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               41                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           102.731707                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     4.913099                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.004798                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.004798                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.040039                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             8659                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            8659                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         3675                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3675                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          531                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           531                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         4206                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4206                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         4208                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4208                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           60                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           24                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            4                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            4                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data           84                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            84                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data           88                       # number of overall misses
system.cpu7.dcache.overall_misses::total           88                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      1886500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      1886500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1314750                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1314750                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        49500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        49500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      3201250                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      3201250                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      3201250                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      3201250                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         3735                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         3735                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          555                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          555                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         4290                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4290                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         4296                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4296                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.016064                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016064                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.043243                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.043243                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.019580                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.019580                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.020484                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.020484                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 31441.666667                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 31441.666667                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 54781.250000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 54781.250000                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data        12375                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        12375                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        12500                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 38110.119048                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 38110.119048                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 36377.840909                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 36377.840909                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           24                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           37                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           37                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           36                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           11                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            3                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           47                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           50                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1162750                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1162750                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       429500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       429500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data       143750                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       143750                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        37500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        37500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1592250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1592250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1736000                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1736000                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.009639                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.009639                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.019820                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.019820                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.010956                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.010956                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.011639                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.011639                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 32298.611111                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 32298.611111                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 39045.454545                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 39045.454545                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data 47916.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 47916.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         9375                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9375                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         9500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 33877.659574                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 33877.659574                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data        34720                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total        34720                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            6.031181                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                825                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            15.566038                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     6.031181                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.011780                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.011780                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             1869                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            1869                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst          825                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            825                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst          825                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             825                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst          825                       # number of overall hits
system.cpu7.icache.overall_hits::total            825                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           83                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           83                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           83                       # number of overall misses
system.cpu7.icache.overall_misses::total           83                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      5645500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5645500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      5645500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5645500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      5645500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5645500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst          908                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          908                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst          908                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          908                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst          908                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          908                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.091410                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.091410                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.091410                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.091410                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.091410                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.091410                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 68018.072289                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 68018.072289                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 68018.072289                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 68018.072289                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 68018.072289                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 68018.072289                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          138                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           30                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           30                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           30                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           53                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4117750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4117750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4117750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4117750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4117750                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4117750                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.058370                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.058370                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.058370                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.058370                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.058370                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.058370                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 77693.396226                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 77693.396226                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 77693.396226                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 77693.396226                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 77693.396226                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 77693.396226                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1465                       # Transaction distribution
system.membus.trans_dist::ReadResp               1464                       # Transaction distribution
system.membus.trans_dist::Writeback                10                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              42                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           81                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port           78                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        22208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   92416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              301                       # Total snoops (count)
system.membus.snoop_fanout::samples              1757                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   1757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                1757                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2141495                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3183750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1862492                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             282750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             302240                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer9.occupancy             285000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer10.occupancy            292243                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer13.occupancy            299250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy            310249                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer17.occupancy            287500                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer18.occupancy            287488                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer21.occupancy            276500                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer22.occupancy            298746                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer25.occupancy            282499                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer26.occupancy            282998                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer29.occupancy            283750                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer30.occupancy            267500                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
