

================================================================
== Vitis HLS Report for 'complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'
================================================================
* Date:           Sat Mar 11 12:57:25 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        complex_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30020|    30020|  0.300 ms|  0.300 ms|  30020|  30020|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_B_ROWS_MAT_B_COLS  |    30012|    30012|        14|          1|          1|  30000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    195|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     195|    189|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    116|    -|
|Register         |        -|    -|     267|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     462|    564|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_8ns_10ns_17_1_1_U58  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   63|    0|
    |urem_8ns_6ns_5_12_1_U59  |urem_8ns_6ns_5_12_1  |        0|   0|  195|  126|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   0|  195|  189|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_4ns_8ns_8ns_11_4_1_U60  |mac_muladd_4ns_8ns_8ns_11_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln61_1_fu_499_p2       |         +|   0|  0|   20|          15|           1|
    |add_ln61_fu_511_p2         |         +|   0|  0|   15|           8|           1|
    |add_ln63_fu_539_p2         |         +|   0|  0|   15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln61_fu_493_p2        |      icmp|   0|  0|   12|          15|          13|
    |icmp_ln63_fu_517_p2        |      icmp|   0|  0|   11|           8|           7|
    |lshr_ln64_fu_595_p2        |      lshr|   0|  0|  100|          32|          32|
    |select_ln61_1_fu_531_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln61_fu_523_p3      |    select|   0|  0|    8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|    2|           2|           1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  195|          92|          68|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         10|    1|         10|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13  |   9|          2|    1|          2|
    |i_fu_162                  |   9|          2|    8|         16|
    |indvar_flatten37_fu_166   |   9|          2|   15|         30|
    |j_fu_158                  |   9|          2|    8|         16|
    |mem_blk_n_AR              |   9|          2|    1|          2|
    |mem_blk_n_R               |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 116|         24|   36|         80|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln64_reg_690          |  11|   0|   11|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_fu_162                  |   8|   0|    8|          0|
    |indvar_flatten37_fu_166   |  15|   0|   15|          0|
    |j_fu_158                  |   8|   0|    8|          0|
    |mem_addr_read_reg_695     |  32|   0|   32|          0|
    |select_ln61_1_reg_674     |   8|   0|    8|          0|
    |select_ln61_reg_669       |   8|   0|    8|          0|
    |trunc_ln61_reg_700        |   5|   0|    5|          0|
    |trunc_ln64_reg_704        |  16|   0|   16|          0|
    |zext_ln61_cast_reg_661    |   5|   0|   32|         27|
    |add_ln64_reg_690          |  64|  32|   11|          0|
    |select_ln61_reg_669       |  64|  32|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 267|  64|  185|         27|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WDATA     |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_WSTRB     |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RDATA     |   in|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|    9|       m_axi|                                            mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                                            mem|       pointer|
|sext_ln64_1         |   in|   62|     ap_none|                                    sext_ln64_1|        scalar|
|MatB_V_address0     |  out|   11|   ap_memory|                                         MatB_V|         array|
|MatB_V_ce0          |  out|    1|   ap_memory|                                         MatB_V|         array|
|MatB_V_we0          |  out|    1|   ap_memory|                                         MatB_V|         array|
|MatB_V_d0           |  out|   16|   ap_memory|                                         MatB_V|         array|
|MatB_V_1_address0   |  out|   11|   ap_memory|                                       MatB_V_1|         array|
|MatB_V_1_ce0        |  out|    1|   ap_memory|                                       MatB_V_1|         array|
|MatB_V_1_we0        |  out|    1|   ap_memory|                                       MatB_V_1|         array|
|MatB_V_1_d0         |  out|   16|   ap_memory|                                       MatB_V_1|         array|
|MatB_V_2_address0   |  out|   11|   ap_memory|                                       MatB_V_2|         array|
|MatB_V_2_ce0        |  out|    1|   ap_memory|                                       MatB_V_2|         array|
|MatB_V_2_we0        |  out|    1|   ap_memory|                                       MatB_V_2|         array|
|MatB_V_2_d0         |  out|   16|   ap_memory|                                       MatB_V_2|         array|
|MatB_V_3_address0   |  out|   11|   ap_memory|                                       MatB_V_3|         array|
|MatB_V_3_ce0        |  out|    1|   ap_memory|                                       MatB_V_3|         array|
|MatB_V_3_we0        |  out|    1|   ap_memory|                                       MatB_V_3|         array|
|MatB_V_3_d0         |  out|   16|   ap_memory|                                       MatB_V_3|         array|
|MatB_V_4_address0   |  out|   11|   ap_memory|                                       MatB_V_4|         array|
|MatB_V_4_ce0        |  out|    1|   ap_memory|                                       MatB_V_4|         array|
|MatB_V_4_we0        |  out|    1|   ap_memory|                                       MatB_V_4|         array|
|MatB_V_4_d0         |  out|   16|   ap_memory|                                       MatB_V_4|         array|
|MatB_V_5_address0   |  out|   11|   ap_memory|                                       MatB_V_5|         array|
|MatB_V_5_ce0        |  out|    1|   ap_memory|                                       MatB_V_5|         array|
|MatB_V_5_we0        |  out|    1|   ap_memory|                                       MatB_V_5|         array|
|MatB_V_5_d0         |  out|   16|   ap_memory|                                       MatB_V_5|         array|
|MatB_V_6_address0   |  out|   11|   ap_memory|                                       MatB_V_6|         array|
|MatB_V_6_ce0        |  out|    1|   ap_memory|                                       MatB_V_6|         array|
|MatB_V_6_we0        |  out|    1|   ap_memory|                                       MatB_V_6|         array|
|MatB_V_6_d0         |  out|   16|   ap_memory|                                       MatB_V_6|         array|
|MatB_V_7_address0   |  out|   11|   ap_memory|                                       MatB_V_7|         array|
|MatB_V_7_ce0        |  out|    1|   ap_memory|                                       MatB_V_7|         array|
|MatB_V_7_we0        |  out|    1|   ap_memory|                                       MatB_V_7|         array|
|MatB_V_7_d0         |  out|   16|   ap_memory|                                       MatB_V_7|         array|
|MatB_V_8_address0   |  out|   11|   ap_memory|                                       MatB_V_8|         array|
|MatB_V_8_ce0        |  out|    1|   ap_memory|                                       MatB_V_8|         array|
|MatB_V_8_we0        |  out|    1|   ap_memory|                                       MatB_V_8|         array|
|MatB_V_8_d0         |  out|   16|   ap_memory|                                       MatB_V_8|         array|
|MatB_V_9_address0   |  out|   11|   ap_memory|                                       MatB_V_9|         array|
|MatB_V_9_ce0        |  out|    1|   ap_memory|                                       MatB_V_9|         array|
|MatB_V_9_we0        |  out|    1|   ap_memory|                                       MatB_V_9|         array|
|MatB_V_9_d0         |  out|   16|   ap_memory|                                       MatB_V_9|         array|
|MatB_V_10_address0  |  out|   11|   ap_memory|                                      MatB_V_10|         array|
|MatB_V_10_ce0       |  out|    1|   ap_memory|                                      MatB_V_10|         array|
|MatB_V_10_we0       |  out|    1|   ap_memory|                                      MatB_V_10|         array|
|MatB_V_10_d0        |  out|   16|   ap_memory|                                      MatB_V_10|         array|
|MatB_V_11_address0  |  out|   11|   ap_memory|                                      MatB_V_11|         array|
|MatB_V_11_ce0       |  out|    1|   ap_memory|                                      MatB_V_11|         array|
|MatB_V_11_we0       |  out|    1|   ap_memory|                                      MatB_V_11|         array|
|MatB_V_11_d0        |  out|   16|   ap_memory|                                      MatB_V_11|         array|
|MatB_V_12_address0  |  out|   11|   ap_memory|                                      MatB_V_12|         array|
|MatB_V_12_ce0       |  out|    1|   ap_memory|                                      MatB_V_12|         array|
|MatB_V_12_we0       |  out|    1|   ap_memory|                                      MatB_V_12|         array|
|MatB_V_12_d0        |  out|   16|   ap_memory|                                      MatB_V_12|         array|
|MatB_V_13_address0  |  out|   11|   ap_memory|                                      MatB_V_13|         array|
|MatB_V_13_ce0       |  out|    1|   ap_memory|                                      MatB_V_13|         array|
|MatB_V_13_we0       |  out|    1|   ap_memory|                                      MatB_V_13|         array|
|MatB_V_13_d0        |  out|   16|   ap_memory|                                      MatB_V_13|         array|
|MatB_V_14_address0  |  out|   11|   ap_memory|                                      MatB_V_14|         array|
|MatB_V_14_ce0       |  out|    1|   ap_memory|                                      MatB_V_14|         array|
|MatB_V_14_we0       |  out|    1|   ap_memory|                                      MatB_V_14|         array|
|MatB_V_14_d0        |  out|   16|   ap_memory|                                      MatB_V_14|         array|
|MatB_V_15_address0  |  out|   11|   ap_memory|                                      MatB_V_15|         array|
|MatB_V_15_ce0       |  out|    1|   ap_memory|                                      MatB_V_15|         array|
|MatB_V_15_we0       |  out|    1|   ap_memory|                                      MatB_V_15|         array|
|MatB_V_15_d0        |  out|   16|   ap_memory|                                      MatB_V_15|         array|
|MatB_V_16_address0  |  out|   11|   ap_memory|                                      MatB_V_16|         array|
|MatB_V_16_ce0       |  out|    1|   ap_memory|                                      MatB_V_16|         array|
|MatB_V_16_we0       |  out|    1|   ap_memory|                                      MatB_V_16|         array|
|MatB_V_16_d0        |  out|   16|   ap_memory|                                      MatB_V_16|         array|
|MatB_V_17_address0  |  out|   11|   ap_memory|                                      MatB_V_17|         array|
|MatB_V_17_ce0       |  out|    1|   ap_memory|                                      MatB_V_17|         array|
|MatB_V_17_we0       |  out|    1|   ap_memory|                                      MatB_V_17|         array|
|MatB_V_17_d0        |  out|   16|   ap_memory|                                      MatB_V_17|         array|
|MatB_V_18_address0  |  out|   11|   ap_memory|                                      MatB_V_18|         array|
|MatB_V_18_ce0       |  out|    1|   ap_memory|                                      MatB_V_18|         array|
|MatB_V_18_we0       |  out|    1|   ap_memory|                                      MatB_V_18|         array|
|MatB_V_18_d0        |  out|   16|   ap_memory|                                      MatB_V_18|         array|
|MatB_V_19_address0  |  out|   11|   ap_memory|                                      MatB_V_19|         array|
|MatB_V_19_ce0       |  out|    1|   ap_memory|                                      MatB_V_19|         array|
|MatB_V_19_we0       |  out|    1|   ap_memory|                                      MatB_V_19|         array|
|MatB_V_19_d0        |  out|   16|   ap_memory|                                      MatB_V_19|         array|
|MatB_DRAM           |   in|   64|     ap_none|                                      MatB_DRAM|        scalar|
|zext_ln61           |   in|    5|     ap_none|                                      zext_ln61|        scalar|
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+

