// Seed: 1642867862
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input wire id_2,
    output tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply1 id_6
);
  initial begin : LABEL_0
    id_6 = ~id_5;
  end
  always @(posedge "" == id_0 or posedge id_2) begin : LABEL_0
    id_3 = 1 & id_4;
  end
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
