
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v
# synth_design -part xc7z020clg484-3 -top f36m_cubic -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f36m_cubic -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 105224 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 252595 ; free virtual = 313727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f36m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:11]
INFO: [Synth 8-6157] synthesizing module 'f32m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:40]
INFO: [Synth 8-6157] synthesizing module 'f3m_cubic' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:54]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:322]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:322]
INFO: [Synth 8-6155] done synthesizing module 'f3m_cubic' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:54]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:337]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:337]
INFO: [Synth 8-6155] done synthesizing module 'f32m_cubic' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:40]
INFO: [Synth 8-6157] synthesizing module 'f32m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:314]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:368]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:368]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:314]
INFO: [Synth 8-6157] synthesizing module 'f32m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:33]
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:349]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:360]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:360]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:349]
INFO: [Synth 8-6155] done synthesizing module 'f32m_sub' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:33]
INFO: [Synth 8-6155] done synthesizing module 'f36m_cubic' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 252539 ; free virtual = 313674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 252547 ; free virtual = 313681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 252547 ; free virtual = 313681
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1578.461 ; gain = 102.820 ; free physical = 252422 ; free virtual = 313558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:31]
Detailed RTL Component Info : 
+---Registers : 
	             1164 Bit    Registers := 1     
	              388 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic.v:31]
Hierarchical RTL Component report 
Module f36m_cubic 
Detailed RTL Component Info : 
+---Registers : 
	             1164 Bit    Registers := 1     
Module f32m_cubic 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1754.062 ; gain = 278.422 ; free physical = 253718 ; free virtual = 314850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1754.066 ; gain = 278.426 ; free physical = 253554 ; free virtual = 314687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1851.328 ; gain = 375.688 ; free physical = 254296 ; free virtual = 315426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1851.332 ; gain = 375.691 ; free physical = 254169 ; free virtual = 315299
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1851.332 ; gain = 375.691 ; free physical = 254167 ; free virtual = 315298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1851.332 ; gain = 375.691 ; free physical = 254167 ; free virtual = 315298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1851.332 ; gain = 375.691 ; free physical = 254167 ; free virtual = 315298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1851.332 ; gain = 375.691 ; free physical = 254155 ; free virtual = 315286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1851.332 ; gain = 375.691 ; free physical = 254153 ; free virtual = 315284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |   868|
|2     |LUT6 |   772|
|3     |FDRE |  2328|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  3968|
|2     |  ins1   |f32m_cubic   |   820|
|3     |  ins2   |f32m_cubic_0 |  1208|
|4     |  ins3   |f32m_cubic_1 |   776|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1851.332 ; gain = 375.691 ; free physical = 254151 ; free virtual = 315282
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1851.332 ; gain = 375.691 ; free physical = 254170 ; free virtual = 315301
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1851.336 ; gain = 375.691 ; free physical = 254195 ; free virtual = 315326
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.504 ; gain = 0.000 ; free physical = 253861 ; free virtual = 314993
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1913.504 ; gain = 437.961 ; free physical = 253904 ; free virtual = 315036
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.773 ; gain = 495.270 ; free physical = 254812 ; free virtual = 315943
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.773 ; gain = 0.000 ; free physical = 254827 ; free virtual = 315957
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.785 ; gain = 0.000 ; free physical = 254725 ; free virtual = 315859
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2537.047 ; gain = 0.004 ; free physical = 254146 ; free virtual = 315343

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 102e1d559

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254137 ; free virtual = 315333

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 102e1d559

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254057 ; free virtual = 315254
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 102e1d559

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254051 ; free virtual = 315248
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 102e1d559

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254044 ; free virtual = 315241
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 102e1d559

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254035 ; free virtual = 315232
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 102e1d559

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254022 ; free virtual = 315219
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 102e1d559

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254035 ; free virtual = 315232
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254034 ; free virtual = 315231
Ending Logic Optimization Task | Checksum: 102e1d559

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254033 ; free virtual = 315230

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 102e1d559

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254018 ; free virtual = 315215

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 102e1d559

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254016 ; free virtual = 315213

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254016 ; free virtual = 315213
Ending Netlist Obfuscation Task | Checksum: 102e1d559

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.047 ; gain = 0.000 ; free physical = 254005 ; free virtual = 315202
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2537.047 ; gain = 0.004 ; free physical = 254004 ; free virtual = 315201
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 102e1d559
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f36m_cubic ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2582.031 ; gain = 4.000 ; free physical = 253926 ; free virtual = 315122
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2588.031 ; gain = 6.000 ; free physical = 253921 ; free virtual = 315118
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.687 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2588.031 ; gain = 10.000 ; free physical = 253915 ; free virtual = 315111
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2767.180 ; gain = 179.148 ; free physical = 253858 ; free virtual = 315055
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2767.180 ; gain = 189.148 ; free physical = 253860 ; free virtual = 315057

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253852 ; free virtual = 315049


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f36m_cubic ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2328
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 102e1d559

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253850 ; free virtual = 315047
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 102e1d559
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2767.180 ; gain = 230.133 ; free physical = 253846 ; free virtual = 315043
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26705144 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 102e1d559

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253902 ; free virtual = 315099
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 102e1d559

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253899 ; free virtual = 315095
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 102e1d559

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253890 ; free virtual = 315087
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 102e1d559

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253884 ; free virtual = 315080
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 102e1d559

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253883 ; free virtual = 315080

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253883 ; free virtual = 315080
Ending Netlist Obfuscation Task | Checksum: 102e1d559

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253883 ; free virtual = 315080
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253526 ; free virtual = 314723
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a9572285

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253526 ; free virtual = 314723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253525 ; free virtual = 314722

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0bb39518

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253383 ; free virtual = 314580

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cdacc576

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253404 ; free virtual = 314601

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cdacc576

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253408 ; free virtual = 314605
Phase 1 Placer Initialization | Checksum: cdacc576

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253410 ; free virtual = 314607

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e4762ce1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253439 ; free virtual = 314636

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253114 ; free virtual = 314314

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 881f3963

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253107 ; free virtual = 314307
Phase 2 Global Placement | Checksum: 15add456

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253090 ; free virtual = 314290

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15add456

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253095 ; free virtual = 314295

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 87ba6f8f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253065 ; free virtual = 314265

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f3a1b07b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253070 ; free virtual = 314270

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: da40ed42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253069 ; free virtual = 314269

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c9482a4e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 253005 ; free virtual = 314205

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c9482a4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252985 ; free virtual = 314185

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f066e797

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252980 ; free virtual = 314180
Phase 3 Detail Placement | Checksum: f066e797

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252974 ; free virtual = 314174

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d7a1e9dc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: d7a1e9dc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252877 ; free virtual = 314077
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.616. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17377f84b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252871 ; free virtual = 314071
Phase 4.1 Post Commit Optimization | Checksum: 17377f84b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252864 ; free virtual = 314064

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17377f84b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252861 ; free virtual = 314061

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17377f84b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252856 ; free virtual = 314056

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252856 ; free virtual = 314056
Phase 4.4 Final Placement Cleanup | Checksum: 1f16dcef8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252853 ; free virtual = 314053
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f16dcef8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252833 ; free virtual = 314033
Ending Placer Task | Checksum: 1441b0169

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252817 ; free virtual = 314017
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252846 ; free virtual = 314046
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252714 ; free virtual = 313914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252600 ; free virtual = 313800
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 252522 ; free virtual = 313726
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ba7195a4 ConstDB: 0 ShapeSum: 89a96bc5 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a[424]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[424]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[425]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[425]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[813]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[813]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[824]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[824]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1013]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1013]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1012]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1012]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[630]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[630]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1019]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1019]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[909]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[909]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[908]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[908]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[901]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[901]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[900]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[900]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[521]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[521]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[520]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[520]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[513]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[513]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[512]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[512]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[570]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[570]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[571]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[571]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[400]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[400]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[401]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[401]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[958]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[958]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[959]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[959]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[788]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[788]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[789]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[789]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[812]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[812]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[436]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[436]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[437]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[437]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[825]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[825]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[625]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[625]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[624]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[624]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[243]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[243]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[242]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[242]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[631]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[631]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[233]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[233]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[232]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[232]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[621]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[621]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[620]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[620]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1009]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1009]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[826]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[826]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1008]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1008]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[830]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[830]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[831]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[831]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[820]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[820]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[821]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[821]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[828]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[828]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[829]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[829]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[432]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[432]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[433]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[433]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[458]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[458]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[846]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[846]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[414]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[414]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[415]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[415]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[639]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[639]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[638]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[638]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1026]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1026]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1011]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1011]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1010]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1010]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[192]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[192]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[581]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[581]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[580]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[580]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[573]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[573]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[572]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[572]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[395]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[395]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[394]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[394]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[465]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[465]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[464]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[464]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[457]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[457]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[456]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[456]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[529]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[529]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[528]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[528]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: d59893ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251827 ; free virtual = 313028
Post Restoration Checksum: NetGraph: 2ac33bb7 NumContArr: aad557f7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d59893ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251845 ; free virtual = 313046

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d59893ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251790 ; free virtual = 312991

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d59893ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251795 ; free virtual = 312996
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1742107d5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251784 ; free virtual = 312985
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.640  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: f674b835

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251784 ; free virtual = 312987

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bf6283d8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251781 ; free virtual = 312982

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.550  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fd8d369d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251773 ; free virtual = 312975
Phase 4 Rip-up And Reroute | Checksum: fd8d369d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251778 ; free virtual = 312980

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fd8d369d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251780 ; free virtual = 312981

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fd8d369d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251773 ; free virtual = 312974
Phase 5 Delay and Skew Optimization | Checksum: fd8d369d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251777 ; free virtual = 312978

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b0369876

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251777 ; free virtual = 312979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.550  | TNS=0.000  | WHS=0.102  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b0369876

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251774 ; free virtual = 312975
Phase 6 Post Hold Fix | Checksum: 1b0369876

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251779 ; free virtual = 312981

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.027959 %
  Global Horizontal Routing Utilization  = 0.0275524 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b0369876

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251776 ; free virtual = 312978

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b0369876

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251770 ; free virtual = 312971

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ca507862

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251777 ; free virtual = 312980

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.550  | TNS=0.000  | WHS=0.102  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ca507862

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251776 ; free virtual = 312980
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251808 ; free virtual = 313013

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251801 ; free virtual = 313005
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251804 ; free virtual = 313009
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251793 ; free virtual = 312996
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2767.180 ; gain = 0.000 ; free physical = 251798 ; free virtual = 313004
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2895.352 ; gain = 0.000 ; free physical = 252231 ; free virtual = 313459
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:51:06 2022...
