
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000035                       # Number of seconds simulated
sim_ticks                                    34601500                       # Number of ticks simulated
final_tick                                   34601500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 282753                       # Simulator instruction rate (inst/s)
host_op_rate                                   282655                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1757873663                       # Simulator tick rate (ticks/s)
host_mem_usage                                 642656                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                        5562                       # Number of instructions simulated
sim_ops                                          5562                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     34601500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              37056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         773145673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         297790558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1070936231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    773145673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        773145673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1849631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1849631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1849631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        773145673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        297790558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1072785862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000039901750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1236                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 60                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         580                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         82                       # Number of write requests accepted
system.mem_ctrls.readBursts                       580                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       82                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  36992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   37120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5248                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      34595500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   580                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   82                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    360.074766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.395030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.598210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           23     21.50%     21.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           23     21.50%     42.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     19.63%     62.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12     11.21%     73.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      6.54%     80.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      5.61%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.87%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.87%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11     10.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          107                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.728207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.724630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2     50.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        26688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 771296042.079100728035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 297790558.212794244289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118376370.966576606035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           82                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13165500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5725250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    352556750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31421.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35560.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4299472.56                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                      8053250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                18890750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2890000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13932.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32682.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1069.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1072.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    151.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      474                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      53                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      52259.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   314985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3398640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 281880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6732840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                51360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         8945010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy           33600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               22859475                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            660.649827                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             19702000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        23000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN        87500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      13836500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     19614500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   178500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    91080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  721140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  52200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3137850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               224160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        12313140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy           51840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               19228470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            555.712036                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             27129250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       473000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       134750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5959250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     26994500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     34601500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    1870                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1177                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               371                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1554                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     369                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             23.745174                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     182                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             104                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               93                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         1178                       # DTB read hits
system.cpu.dtb.read_misses                         18                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     1196                       # DTB read accesses
system.cpu.dtb.write_hits                         953                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                     959                       # DTB write accesses
system.cpu.dtb.data_hits                         2131                       # DTB hits
system.cpu.dtb.data_misses                         24                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                     2155                       # DTB accesses
system.cpu.itb.fetch_hits                        2461                       # ITB hits
system.cpu.itb.fetch_misses                        21                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    2482                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        34601500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            69203                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                        5562                       # Number of instructions committed
system.cpu.committedOps                          5562                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                          1246                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                              12.442107                       # CPI: cycles per instruction
system.cpu.ipc                               0.080372                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                 205      3.69%      3.69% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    3354     60.30%     63.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                      3      0.05%     64.04% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.04% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    12      0.22%     64.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     8      0.14%     64.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.04%     64.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1027     18.46%     82.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                   923     16.59%     99.50% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 6      0.11%     99.60% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               22      0.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                     5562                       # Class of committed instruction
system.cpu.tickCycles                           11989                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                           57214                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions               5998                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                  40                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions              1889                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1381                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     34601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            99.278949                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2032                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.621118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    99.278949                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.096952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.096952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.155273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4359                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4359                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     34601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         1072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1072                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data          776                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            776                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           12                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         1848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1848                       # number of overall hits
system.cpu.dcache.overall_hits::total            1848                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data           76                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            76                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data          227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          227                       # number of overall misses
system.cpu.dcache.overall_misses::total           227                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5525500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5525500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9341000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9341000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        81000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        81000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     14866500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     14866500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     14866500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     14866500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data          927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         2075                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2075                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2075                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2075                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.066202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066202                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.162891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.162891                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.109398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.109398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109398                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72703.947368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72703.947368                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61860.927152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61860.927152                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        81000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        81000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65491.189427                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65491.189427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65491.189427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65491.189427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           64                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           67                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           67                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           73                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          160                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          160                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5265000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5265000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5496000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5496000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        80000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        80000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10761000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10761000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10761000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10761000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.063589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.093851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.093851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.077108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.077108                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.077108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.077108                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72123.287671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72123.287671                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63172.413793                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63172.413793                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        80000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67256.250000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67256.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67256.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67256.250000                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     34601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           187.698211                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2460                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               418                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.885167                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   187.698211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.366598                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.366598                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5340                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5340                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     34601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         2042                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2042                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         2042                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2042                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2042                       # number of overall hits
system.cpu.icache.overall_hits::total            2042                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           419                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          419                       # number of overall misses
system.cpu.icache.overall_misses::total           419                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26798000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26798000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     26798000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26798000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26798000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26798000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         2461                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2461                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2461                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2461                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.170256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.170256                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.170256                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.170256                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.170256                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.170256                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63957.040573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63957.040573                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63957.040573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63957.040573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63957.040573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63957.040573                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           81                       # number of writebacks
system.cpu.icache.writebacks::total                81                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          419                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          419                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          419                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26380000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26380000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26380000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26380000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.170256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.170256                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.170256                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.170256                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.170256                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.170256                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62959.427208                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62959.427208                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62959.427208                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62959.427208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62959.427208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62959.427208                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.membus.snoop_filter.tot_requests           663                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           85                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     34601500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                492                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WritebackClean           81                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                87                       # Transaction distribution
system.membus.trans_dist::ReadExResp               87                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            74                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        31936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   42304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               580                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003448                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.058671                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     578     99.66%     99.66% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.34%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 580                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1086500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2219250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy             865500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
