// Seed: 2852160242
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3,
    input tri1 id_4,
    output uwire id_5,
    input wor id_6,
    output supply1 id_7,
    output tri id_8
);
  wire id_10;
  assign id_8 = 1;
  wire id_11;
  wire id_12, id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output wand id_3,
    output wand id_4,
    input supply0 id_5,
    output wor id_6,
    output wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    output wand id_11,
    input supply0 id_12,
    output wor id_13,
    output wor id_14,
    input wire id_15
    , id_22,
    input tri1 id_16,
    input tri0 id_17,
    output supply0 id_18,
    input tri id_19,
    output tri0 id_20
);
  assign id_4 = id_12 - 1;
  module_0(
      id_3, id_10, id_2, id_19, id_9, id_11, id_17, id_11, id_18
  );
  wire id_23;
  supply0 id_24 = id_12;
endmodule
