Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May  2 16:46:09 2018
| Host         : emuslu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KnightRiderTop_control_sets_placed.rpt
| Design       : KnightRiderTop
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              33 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              42 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------+------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+----------------------+------------------+------------------+----------------+
|  clk_BUFG          | reg1/temp[7]_i_1_n_0 | reset_top_IBUF   |                1 |              8 |
|  clk_top_IBUF_BUFG |                      | reset_top_IBUF   |               13 |             33 |
|  clk_BUFG          | S_top                | reset_top_IBUF   |               12 |             34 |
+--------------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


