// Seed: 1434621599
module module_0 (
    input tri0 id_0
    , id_11,
    input supply0 id_1,
    input tri id_2
    , id_12,
    output wire id_3,
    input wire id_4,
    output tri id_5,
    output tri0 id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9
);
  always @(negedge {id_7{1}} or 1'b0) id_3 = id_0 == id_2;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply1 id_2,
    output uwire id_3,
    output uwire id_4,
    output uwire id_5,
    input wor id_6,
    input wor id_7,
    input wire id_8,
    input wire id_9
    , id_39,
    output tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    input wand id_14,
    input supply0 id_15,
    input wand id_16,
    input wor id_17,
    output uwire id_18,
    input uwire id_19,
    input tri id_20,
    input wand id_21,
    output wire id_22,
    output wor id_23,
    input supply0 id_24,
    input supply1 id_25,
    output wand id_26,
    output supply1 id_27,
    input supply0 id_28,
    output supply1 id_29,
    output tri id_30,
    output wor id_31,
    input tri1 id_32,
    input tri id_33,
    input wand id_34,
    output supply1 id_35,
    input wand id_36,
    output supply0 id_37
);
  wire id_40 = id_16 + id_33;
  module_0(
      id_34, id_14, id_13, id_35, id_13, id_10, id_27, id_21, id_30, id_6
  );
endmodule
