Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at NiosII_Controlled_SectionBAK_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_SectionBAK_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at TLC549_Control_Logic.v(8): always construct contains both blocking and non-blocking assignments File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v Line: 8
Warning (10268): Verilog HDL information at D_flipflop.v(5): always construct contains both blocking and non-blocking assignments File: E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/D_flipflop.v Line: 5
