Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: gbase_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gbase_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gbase_top"
Output Format                      : NGC
Target Device                      : xc5vsx95t-2-ff1136

---- Source Options
Top Module Name                    : gbase_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : []
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipcore" "../submodules/data_out_manager/ipcore" "../submodules/arwen_prog/ipcore" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/binfile_fifo is now defined in a different file.  It was defined in "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/binfile_fifo_synth.vhd", and is now defined in "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/binfile_fifo.vhd".
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/i2c_master_bit_ctrl.vhd" in Library work.
Entity <i2c_master_bit_ctrl> compiled.
Entity <i2c_master_bit_ctrl> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/i2c_master_byte_ctrl.vhd" in Library work.
Entity <i2c_master_byte_ctrl> compiled.
Entity <i2c_master_byte_ctrl> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/single_channel_aurora_xc5vsx95t_tile.vhd" in Library work.
Entity <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE> compiled.
Entity <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_phase_shift.vhd" in Library work.
Entity <si_phase_shift> compiled.
Entity <si_phase_shift> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/rtl/G_PARAMETERS.vhd" in Library work.
Package <G_PARAMETERS> compiled.
Package body <G_PARAMETERS> compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/par/ipcore_dir/load_si_ila.vhd" in Library work.
Entity <load_si_ila> compiled.
Entity <load_si_ila> (Architecture <load_si_ila_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/si_iic_wrapper.vhd" in Library work.
Entity <si_iic_wrapper> compiled.
Entity <si_iic_wrapper> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/i2c_master_top.vhd" in Library work.
Entity <i2c_master_top> compiled.
Entity <i2c_master_top> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/rtl/top_level_desc.vhd" in Library work.
Package <top_level_desc> compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/ddr_interface_pkg.vhd" in Library work.
Package <ddr_interface_pkg> compiled.
Package body <ddr_interface_pkg> compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/gp_iic_wrapper.vhd" in Library work.
Entity <gp_iic_wrapper> compiled.
Entity <gp_iic_wrapper> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/tranceiver_ila.vhd" in Library work.
Entity <tranceiver_ila> compiled.
Entity <tranceiver_ila> (Architecture <tranceiver_ila_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/single_channel_aurora_xc5vsx95t/example_design/mgt_usrclk_source_pll.vhd" in Library work.
Entity <MGT_USRCLK_SOURCE_PLL> compiled.
Entity <MGT_USRCLK_SOURCE_PLL> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/single_channel_aurora_xc5vsx95t.vhd" in Library work.
Entity <SINGLE_CHANNEL_AURORA_XC5VSX95T> compiled.
Entity <SINGLE_CHANNEL_AURORA_XC5VSX95T> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/par/ipcore_dir/prog_ila.vhd" in Library work.
Entity <prog_ila> compiled.
Entity <prog_ila> (Architecture <prog_ila_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/arwen_s_iobufs.vhd" in Library work.
Entity <arwen_s_iobufs> compiled.
Entity <arwen_s_iobufs> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/par/ipcore_dir/gtp_if_ila.vhd" in Library work.
Entity <gtp_if_ila> compiled.
Entity <gtp_if_ila> (Architecture <gtp_if_ila_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/binfile_fifo.vhd" in Library work.
Entity <binfile_fifo> compiled.
Entity <binfile_fifo> (Architecture <binfile_fifo_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/par/ipcore_dir/wb_to_ram_ila.vhd" in Library work.
Entity <wb_to_ram_ila> compiled.
Entity <wb_to_ram_ila> (Architecture <wb_to_ram_ila_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/si_iic_top.vhd" in Library work.
Entity <si_iic_top> compiled.
Entity <si_iic_top> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_load.vhd" in Library work.
Entity <si_load> compiled.
Entity <si_load> (Architecture <logic>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/sweep_ctrl.vhd" in Library work.
Entity <sweep_ctrl> compiled.
Entity <sweep_ctrl> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_decode_MEP.vhd" in Library work.
Entity <TCS_DECODE_MEP> compiled.
Entity <TCS_DECODE_MEP> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/ipcore/the_spy_fifo.vhd" in Library work.
Entity <the_spy_fifo> compiled.
Entity <the_spy_fifo> (Architecture <the_spy_fifo_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/par/ipcore_dir/spyfifo_ila.vhd" in Library work.
Entity <spyfifo_ila> compiled.
Entity <spyfifo_ila> (Architecture <spyfifo_ila_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/clock_pll.vhd" in Library work.
Entity <clock_pll> compiled.
Entity <clock_pll> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/sdr_slink.vhd" in Library work.
Entity <sdr_slink> compiled.
Entity <sdr_slink> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/ipcore/data_out_main_fifo.vhd" in Library work.
Entity <data_out_main_fifo> compiled.
Entity <data_out_main_fifo> (Architecture <data_out_main_fifo_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/ipcore/header_fifo.vhd" in Library work.
Entity <header_fifo> compiled.
Entity <header_fifo> (Architecture <header_fifo_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/data_out_logic_MEPv2.vhd" in Library work.
Entity <data_out_logic_MEPv2> compiled.
Entity <data_out_logic_MEPv2> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/gp_iic_wrapper_wrapper.vhd" in Library work.
Entity <gp_iic_wrapper_wrapper> compiled.
Entity <gp_iic_wrapper_wrapper> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/stat_if/rtl/sys_mon.vhd" in Library work.
Entity <sys_mon> compiled.
Entity <sys_mon> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/par/ipcore_dir/gbase_top_icon.vhd" in Library work.
Entity <gbase_top_icon> compiled.
Entity <gbase_top_icon> (Architecture <gbase_top_icon_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/par/ipcore_dir/ila_top.vhd" in Library work.
Entity <ila_top> compiled.
Entity <ila_top> (Architecture <ila_top_a>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/stat_if/rtl/stat_if.vhd" in Library work.
Entity <stat_if> compiled.
Entity <stat_if> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/gp_if/rtl/gp_if.vhd" in Library work.
Entity <gp_if> compiled.
Entity <gp_if> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" in Library work.
Entity <amc_if_8ch_MEP> compiled.
Entity <amc_if_8ch_MEP> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/base_pll/rtl/base_pll.vhd" in Library work.
Entity <base_pll> compiled.
Entity <base_pll> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/data_out_manager_MEP.vhd" in Library work.
Entity <data_out_manager_MEP> compiled.
Entity <data_out_manager_MEP> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/vxs_interface.vhd" in Library work.
Entity <vxs_interface> compiled.
Entity <vxs_interface> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/slink_if/rtl/slink_if.vhd" in Library work.
Entity <slink_if> compiled.
Entity <slink_if> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/cpld_interface.vhd" in Library work.
Entity <cpld_if> compiled.
Entity <cpld_if> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/gimli_if.vhd" in Library work.
Entity <gimli_if> compiled.
Entity <gimli_if> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" in Library work.
Entity <tcs_if_MEP> compiled.
Entity <tcs_if_MEP> (Architecture <Behavorial>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/Trigger_LED.vhd" in Library work.
Entity <Trigger_LED> compiled.
Entity <Trigger_LED> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_if.vhd" in Library work.
Entity <si_if> compiled.
Entity <si_if> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/wb_to_ram.vhd" in Library work.
Entity <wb_to_ram> compiled.
Entity <wb_to_ram> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/gtp_if.vhd" in Library work.
Entity <gtp_if> compiled.
Entity <gtp_if> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/arwen_s_prog.vhd" in Library work.
Entity <arwen_s_prog> compiled.
Entity <arwen_s_prog> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" in Library work.
Entity <tranceiver_main> compiled.
Entity <tranceiver_main> (Architecture <behav>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" in Library work.
Entity <gbase_top> compiled.
Entity <gbase_top> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/binfile_fifo_synth.vhd" in Library work.
Entity <binfile_fifo> (Architecture <virtex5>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <gbase_top> in library <work> (architecture <Behavioral>) with generics.
	GEN_ACCEL_SIM = false

Analyzing hierarchy for entity <stat_if> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <gp_if> in library <work> (architecture <behav>) with generics.
	SIM = false

Analyzing hierarchy for entity <amc_if_8ch_MEP> in library <work> (architecture <behavioral>) with generics.
	sim = 0

Analyzing hierarchy for entity <base_pll> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <data_out_manager_MEP> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <vxs_interface> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <slink_if> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <cpld_if> in library <work> (architecture <Behavioral>) with generics.
	GEN_ACCEL_SIM = false

Analyzing hierarchy for entity <gimli_if> in library <work> (architecture <behav>) with generics.
	gimli_type = "TCS"
	ocx_clock_input = "internal"

Analyzing hierarchy for entity <tcs_if_MEP> in library <work> (architecture <Behavorial>) with generics.
	chipscope = true
	fpga_type = "xc5vsx95t"

Analyzing hierarchy for entity <Trigger_LED> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <si_if> in library <work> (architecture <RTL>) with generics.
	do_load_si = "111"
	do_sweep_si = "110"
	n_coarse_steps = 50
	n_fine_steps = 44
	n_samples = 10000
	sim = false

Analyzing hierarchy for entity <wb_to_ram> in library <work> (architecture <Behavioral>) with generics.
	addr_width = 10
	data_width = 32
	n_port = 5

Analyzing hierarchy for entity <gtp_if> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <arwen_s_prog> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <tranceiver_main> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <sys_mon> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <gp_iic_wrapper_wrapper> in library <work> (architecture <Behavioral>) with generics.
	SIM = false

Analyzing hierarchy for entity <BRAM_SDP_MACRO> in library <unimacro> (architecture <bram_v>) with generics.
	BRAM_SIZE = "36Kb"
	DEVICE = "VIRTEX5"
	DO_REG = 0
	INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_FILE = "NONE"
	READ_WIDTH = 1
	SIM_COLLISION_CHECK = "ALL"
	SIM_MODE = "FAST"
	SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"
	WRITE_MODE = "WRITE_FIRST"
	WRITE_WIDTH = 1
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 299: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 314: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 344: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 374: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 776: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 650: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 650: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1029: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1168: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 853: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 0: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 0: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 0: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 29812: Size of operands are different : result is <false>.

Analyzing hierarchy for entity <FIFO_DUALCLOCK_MACRO> in library <unimacro> (architecture <fifo_v>) with generics.
	ALMOST_EMPTY_OFFSET = "0000000010000000"
	ALMOST_FULL_OFFSET = "0000000010000000"
	DATA_WIDTH = 24
	DEVICE = "VIRTEX5"
	FIFO_SIZE = "18Kb"
	FIRST_WORD_FALL_THROUGH = true
	INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
	SIM_MODE = "FAST"
	SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <FIFO_DUALCLOCK_MACRO> in library <unimacro> (architecture <fifo_v>) with generics.
	ALMOST_EMPTY_OFFSET = "0000000010000000"
	ALMOST_FULL_OFFSET = "0000000010000000"
	DATA_WIDTH = 15
	DEVICE = "VIRTEX5"
	FIFO_SIZE = "18Kb"
	FIRST_WORD_FALL_THROUGH = true
	INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
	SIM_MODE = "FAST"
	SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <data_out_logic_MEPv2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sdr_slink> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <clock_pll> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <tcs_decode_MEP> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FIFO_DUALCLOCK_MACRO> in library <UNIMACRO> (architecture <fifo_v>) with generics.
	ALMOST_EMPTY_OFFSET = "0000000010000000"
	ALMOST_FULL_OFFSET = "0000000010000000"
	DATA_WIDTH = 32
	DEVICE = "VIRTEX5"
	FIFO_SIZE = "18Kb"
	FIRST_WORD_FALL_THROUGH = false
	INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
	SIM_MODE = "FAST"
	SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <si_iic_top> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <si_load> in library <work> (architecture <logic>) with generics.
	do_load_si = "111"

Analyzing hierarchy for entity <sweep_ctrl> in library <work> (architecture <Behavioral>) with generics.
	do_sweep_si = "110"
	n_bits_cnt = 16
	n_coarse_steps_default = 50
	n_fine_steps = 44
	n_samples_default = 10000
	sim = false

Analyzing hierarchy for entity <COUNTER_TC_MACRO> in library <UNIMACRO> (architecture <count>) with generics.
	COUNT_BY = "000000000000000000000000000000000000000000000001"
	DEVICE = "VIRTEX5"
	DIRECTION = "UP"
	RESET_UPON_TC = "FALSE"
	STYLE = "AUTO"
	TC_VALUE = "000000000000000000000000000000000000000001100100"
	WIDTH_DATA = 8
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd" line 122: Size of operands are different : result is <false>.

Analyzing hierarchy for entity <COUNTER_LOAD_MACRO> in library <UNIMACRO> (architecture <counter>) with generics.
	COUNT_BY = "000000000000000000000000000000000000000000000001"
	DEVICE = "VIRTEX5"
	STYLE = "AUTO"
	WIDTH_DATA = 9
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd" line 0: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd" line 1993: Size of operands are different : result is <false>.

Analyzing hierarchy for entity <arwen_s_iobufs> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <MGT_USRCLK_SOURCE_PLL> in library <work> (architecture <RTL>) with generics.
	CLK_PERIOD = 12.860000
	DIVIDE = 1
	LOCK_WAIT_COUNT = "0011110011000000"
	MULT = 10
	OUT0_DIVIDE = 10
	OUT1_DIVIDE = 5
	OUT2_DIVIDE = 1
	OUT3_DIVIDE = 1
	SIMULATION_P = 1

Analyzing hierarchy for entity <single_channel_aurora_xc5vsx95t> in library <work> (architecture <RTL>) with generics.
	WRAPPER_SIM_MODE = "FAST"
	wrapper_sim_gtpreset_speedup = 0
	wrapper_sim_pll_perdiv2 = "000101000001"

Analyzing hierarchy for entity <gp_iic_wrapper> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <i2c_master_top> in library <work> (architecture <structural>) with generics.
	ARST_LVL = '0'

Analyzing hierarchy for entity <FIFO_DUALCLOCK_MACRO> in library <UNIMACRO> (architecture <fifo_v>) with generics.
	ALMOST_EMPTY_OFFSET = "0000000010000000"
	ALMOST_FULL_OFFSET = "0000000001000000"
	DATA_WIDTH = 33
	DEVICE = "VIRTEX5"
	FIFO_SIZE = "36Kb"
	FIRST_WORD_FALL_THROUGH = false
	INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
	SIM_MODE = "SAFE"
	SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <si_iic_wrapper> in library <work> (architecture <behav>).

Analyzing hierarchy for entity <si_phase_shift> in library <work> (architecture <RTL>) with generics.
	mode = "coarse"
WARNING:Xst:795 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_phase_shift.vhd" line 5: Size of operands are different : result is <false>.

Analyzing hierarchy for entity <si_phase_shift> in library <work> (architecture <RTL>) with generics.
	mode = "fine"
WARNING:Xst:795 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_phase_shift.vhd" line 5: Size of operands are different : result is <false>.

Analyzing hierarchy for entity <COUNTER_LOAD_MACRO> in library <unimacro> (architecture <counter>) with generics.
	COUNT_BY = "000000000000000000000000000000000000000000000001"
	DEVICE = "VIRTEX5"
	STYLE = "AUTO"
	WIDTH_DATA = 16
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd" line 0: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd" line 1993: Size of operands are different : result is <false>.

Analyzing hierarchy for entity <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE> in library <work> (architecture <RTL>) with generics.
	TILE_CHAN_BOND_LEVEL_0 = 0
	TILE_CHAN_BOND_LEVEL_1 = 0
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTPRESET_SPEEDUP = 0
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = "000101000001"

Analyzing hierarchy for entity <i2c_master_byte_ctrl> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <i2c_master_bit_ctrl> in library <work> (architecture <structural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <gbase_top> in library <work> (Architecture <Behavioral>).
	GEN_ACCEL_SIM = false
WARNING:Xst:2211 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 398: Instantiating black box module <gbase_top_icon>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <si_g_clock> in unit <gbase_top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <si_g_clock> in unit <gbase_top>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <si_g_clock> in unit <gbase_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <si_g_clock> in unit <gbase_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <si_g_clock> in unit <gbase_top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <si_g_clock> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <si_g_clock> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <si_b_clock> in unit <gbase_top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <si_b_clock> in unit <gbase_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <si_b_clock> in unit <gbase_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <si_b_clock> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <si_b_clock> in unit <gbase_top>.
    Set user-defined property "BUFR_DIVIDE =  BYPASS" for instance <clk_40mhz_bufr_inst> in unit <gbase_top>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <clk_40mhz_bufr_inst> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[0].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[0].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[0].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[1].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[1].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[1].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[2].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[2].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[2].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[3].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[3].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[3].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[4].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[4].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[4].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[5].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[5].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[5].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[6].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[6].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[6].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[7].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[7].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[7].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[8].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[8].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[8].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[9].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[9].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[9].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[10].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[10].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[10].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[11].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[11].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[11].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[12].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[12].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[12].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[13].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[13].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[13].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[14].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[14].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[14].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[15].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[15].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[15].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[16].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[16].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[16].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[17].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[17].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[17].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[18].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[18].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[18].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[19].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[19].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[19].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[20].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[20].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[20].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[21].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[21].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[21].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[22].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[22].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[22].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[23].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[23].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[23].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[24].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[24].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[24].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[25].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[25].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[25].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[26].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[26].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[26].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[27].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[27].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[27].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[28].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[28].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[28].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[29].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[29].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[29].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[30].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[30].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[30].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_data_out[31].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_data_out[31].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_data_out[31].data_out_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <data_wen_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <data_wen_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <data_wen_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <data_clk_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <data_clk_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <data_clk_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_fifo_full[0].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <arwen_fifo_full[0].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <arwen_fifo_full[0].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <arwen_fifo_full[0].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <arwen_fifo_full[0].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <arwen_fifo_full[0].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_fifo_full[0].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_fifo_full[1].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <arwen_fifo_full[1].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <arwen_fifo_full[1].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <arwen_fifo_full[1].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <arwen_fifo_full[1].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <arwen_fifo_full[1].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_fifo_full[1].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_fifo_full[2].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <arwen_fifo_full[2].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <arwen_fifo_full[2].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <arwen_fifo_full[2].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <arwen_fifo_full[2].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <arwen_fifo_full[2].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_fifo_full[2].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_fifo_full[3].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <arwen_fifo_full[3].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <arwen_fifo_full[3].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <arwen_fifo_full[3].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <arwen_fifo_full[3].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <arwen_fifo_full[3].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_fifo_full[3].data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_address[0].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_address[0].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_address[0].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_address[1].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_address[1].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_address[1].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_address[2].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_address[2].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_address[2].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_address[3].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_address[3].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_address[3].arwen_add_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <data_ff_buffer> in unit <gbase_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <arwen_rst_buffer> in unit <gbase_top>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <arwen_rst_buffer> in unit <gbase_top>.
    Set user-defined property "SLEW =  SLOW" for instance <arwen_rst_buffer> in unit <gbase_top>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 639: Unconnected output port 'bits' of component 'amc_if_8ch_MEP'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 639: Unconnected output port 'dbgframe_ff_empty' of component 'amc_if_8ch_MEP'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 639: Unconnected output port 'dbgevt_ff_empty' of component 'amc_if_8ch_MEP'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 639: Unconnected output port 'config_mem_bram_en' of component 'amc_if_8ch_MEP'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 639: Unconnected output port 'config_mem_bram_wen' of component 'amc_if_8ch_MEP'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 639: Unconnected output port 'config_mem_bram_addr' of component 'amc_if_8ch_MEP'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 639: Unconnected output port 'config_mem_bram_data_out' of component 'amc_if_8ch_MEP'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 639: Unconnected output port 'cfmem_wb_we' of component 'amc_if_8ch_MEP'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 639: Unconnected output port 'any_fifo_full' of component 'amc_if_8ch_MEP'.
WARNING:Xst:754 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 828: Unconnected inout port 'control' of component 'cpld_if'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 828: Unconnected output port 'nCLK_40MHZ_OUT' of component 'cpld_if'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 828: Unconnected output port 'RST_Startup_2_OUT' of component 'cpld_if'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 828: Unconnected output port 'RST_Startup_3_OUT' of component 'cpld_if'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 828: Unconnected output port 'Spy_Full' of component 'cpld_if'.
WARNING:Xst:754 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 991: Unconnected inout port 'control' of component 'si_if'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 1030: Unconnected output port 'mem_clka' of component 'wb_to_ram'.
WARNING:Xst:754 - "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd" line 1124: Unconnected inout port 'control' of component 'tranceiver_main'.
Entity <gbase_top> analyzed. Unit <gbase_top> generated.

Analyzing Entity <stat_if> in library <work> (Architecture <behav>).
WARNING:Xst:1610 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/stat_if/rtl/stat_if.vhd" line 138: Width mismatch. <cfmem_wb_addr> has a width of 10 bits but assigned expression is 11-bit wide.
INFO:Xst:1432 - Contents of array <sysmon_data_i> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <sysmon_data_i> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <cfmem_wb_we> in unit <stat_if> has a constant value of 1111 during circuit operation. The register is replaced by logic.
Entity <stat_if> analyzed. Unit <stat_if> generated.

Analyzing Entity <sys_mon> in library <work> (Architecture <Behavioral>).
    Set user-defined property "INIT_40 =  1000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_41 =  20C1" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_42 =  3200" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_43 =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_44 =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_45 =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_46 =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_47 =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_48 =  0701" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_49 =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_4A =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_4B =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_4C =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_4D =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_4E =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_4F =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_50 =  BB2F" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_51 =  5DDD" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_52 =  E000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_53 =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_54 =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_55 =  0000" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_56 =  4444" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "INIT_57 =  CAAA" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <SYSMON_inst> in unit <sys_mon>.
    Set user-defined property "SIM_MONITOR_FILE =  ../tb/vccaux_alarm.txt" for instance <SYSMON_inst> in unit <sys_mon>.
Entity <sys_mon> analyzed. Unit <sys_mon> generated.

Analyzing generic Entity <gp_if> in library <work> (Architecture <behav>).
	SIM = false
Entity <gp_if> analyzed. Unit <gp_if> generated.

Analyzing generic Entity <gp_iic_wrapper_wrapper> in library <work> (Architecture <Behavioral>).
	SIM = false
Entity <gp_iic_wrapper_wrapper> analyzed. Unit <gp_iic_wrapper_wrapper> generated.

Analyzing Entity <gp_iic_wrapper> in library <work> (Architecture <behav>).
Entity <gp_iic_wrapper> analyzed. Unit <gp_iic_wrapper> generated.

Analyzing generic Entity <i2c_master_top> in library <work> (Architecture <structural>).
	ARST_LVL = '0'
INFO:Xst:1561 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/i2c_master_top.vhd" line 203: Mux is complete : default of case is discarded
INFO:Xst:1749 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/i2c_master_top.vhd" line 232: report: Illegal write address, setting all registers to unknown.
Entity <i2c_master_top> analyzed. Unit <i2c_master_top> generated.

Analyzing Entity <i2c_master_byte_ctrl> in library <work> (Architecture <structural>).
INFO:Xst:1749 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/i2c_master_byte_ctrl.vhd" line 356: report: Byte controller entered illegal state.
Entity <i2c_master_byte_ctrl> analyzed. Unit <i2c_master_byte_ctrl> generated.

Analyzing Entity <i2c_master_bit_ctrl> in library <work> (Architecture <structural>).
Entity <i2c_master_bit_ctrl> analyzed. Unit <i2c_master_bit_ctrl> generated.

Analyzing generic Entity <amc_if_8ch_MEP> in library <work> (Architecture <behavioral>).
	sim = 0
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTFULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTFULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTFULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTFULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTFULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTFULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTFULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.si_a_clock> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[12].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_unused_bits[13].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].diffdataport_input> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "IDELAY_VALUE =  8" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddr_consist_iodelay> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  SYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q1 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT_Q2 =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  6FF6" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge_rstpot> in unit <amc_if_8ch_MEP>.
    Set user-defined property "INIT =  0" for instance <inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].fdre_latch_edge> in unit <amc_if_8ch_MEP>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'ALMOSTFULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 551: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 629: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 629: Unconnected output port 'ALMOSTFULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 629: Unconnected output port 'FULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 629: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd" line 629: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
INFO:Xst:1433 - Contents of array <del_settings> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <data_latch> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <wea_ring> in unit <amc_if_8ch_MEP> has a constant value of 1111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_ce[0][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_ce[1][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_ce[2][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_ce[3][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_ce[4][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_ce[5][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_ce[6][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_ce[7][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_inc[0][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_inc[1][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_inc[2][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_inc[3][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_inc[4][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_inc[5][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_inc[6][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <del_inc[7][14]> in unit <amc_if_8ch_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <amc_if_8ch_MEP> analyzed. Unit <amc_if_8ch_MEP> generated.

Analyzing generic Entity <BRAM_SDP_MACRO> in library <unimacro> (Architecture <bram_v>).
	BRAM_SIZE = "36Kb"
	DEVICE = "VIRTEX5"
	DO_REG = 0
	INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_FILE = "NONE"
	READ_WIDTH = 1
	SIM_COLLISION_CHECK = "ALL"
	SIM_MODE = "FAST"
	SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"
	WRITE_MODE = "WRITE_FIRST"
	WRITE_WIDTH = 1
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 299: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 314: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 344: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 374: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 776: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 650: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 650: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1029: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1168: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 853: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1351: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1351: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1351: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1351: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1351: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1351: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1376: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1376: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1376: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1376: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1376: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1376: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1402: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1419: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 1470: Size of operands are different : result is <false>.
    Set user-defined property "DOA_REG =  0" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "DOB_REG =  0" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_A =  000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_B =  000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "INIT_FILE =  NONE" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "READ_WIDTH_A =  1" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "READ_WIDTH_B =  0" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "SIM_MODE =  FAST" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "SRVAL_A =  000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "SRVAL_B =  000000000" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "WRITE_WIDTH_A =  0" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
    Set user-defined property "WRITE_WIDTH_B =  1" for instance <sdp_v5.ramb36_dp.ram36> in unit <BRAM_SDP_MACRO>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd" line 3351: Size of operands are different : result is <false>.
Entity <BRAM_SDP_MACRO> analyzed. Unit <BRAM_SDP_MACRO> generated.

Analyzing generic Entity <FIFO_DUALCLOCK_MACRO.1> in library <unimacro> (Architecture <fifo_v>).
	ALMOST_EMPTY_OFFSET = "0000000010000000"
	ALMOST_FULL_OFFSET = "0000000010000000"
	DATA_WIDTH = 24
	DEVICE = "VIRTEX5"
	FIFO_SIZE = "18Kb"
	FIRST_WORD_FALL_THROUGH = true
	INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
	SIM_MODE = "FAST"
	SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.1>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.1>.
    Set user-defined property "DO_REG =  1" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.1>.
    Set user-defined property "EN_SYN =  FALSE" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.1>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.1>.
    Set user-defined property "SIM_MODE =  FAST" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.1>.
Entity <FIFO_DUALCLOCK_MACRO.1> analyzed. Unit <FIFO_DUALCLOCK_MACRO.1> generated.

Analyzing generic Entity <FIFO_DUALCLOCK_MACRO.2> in library <unimacro> (Architecture <fifo_v>).
	ALMOST_EMPTY_OFFSET = "0000000010000000"
	ALMOST_FULL_OFFSET = "0000000010000000"
	DATA_WIDTH = 15
	DEVICE = "VIRTEX5"
	FIFO_SIZE = "18Kb"
	FIRST_WORD_FALL_THROUGH = true
	INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
	SIM_MODE = "FAST"
	SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <v5.fifo_18_inst.fifo_18_inst> in unit <FIFO_DUALCLOCK_MACRO.2>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <v5.fifo_18_inst.fifo_18_inst> in unit <FIFO_DUALCLOCK_MACRO.2>.
    Set user-defined property "DATA_WIDTH =  18" for instance <v5.fifo_18_inst.fifo_18_inst> in unit <FIFO_DUALCLOCK_MACRO.2>.
    Set user-defined property "DO_REG =  1" for instance <v5.fifo_18_inst.fifo_18_inst> in unit <FIFO_DUALCLOCK_MACRO.2>.
    Set user-defined property "EN_SYN =  FALSE" for instance <v5.fifo_18_inst.fifo_18_inst> in unit <FIFO_DUALCLOCK_MACRO.2>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <v5.fifo_18_inst.fifo_18_inst> in unit <FIFO_DUALCLOCK_MACRO.2>.
    Set user-defined property "SIM_MODE =  FAST" for instance <v5.fifo_18_inst.fifo_18_inst> in unit <FIFO_DUALCLOCK_MACRO.2>.
Entity <FIFO_DUALCLOCK_MACRO.2> analyzed. Unit <FIFO_DUALCLOCK_MACRO.2> generated.

Analyzing Entity <data_out_logic_MEPv2> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/data_out_logic_MEPv2.vhd" line 340: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <ev_num_err_i> in unit <data_out_logic_MEPv2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <event_no_prec> in unit <data_out_logic_MEPv2> has a constant value of 00000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MEP_write> in unit <data_out_logic_MEPv2> has a constant value of 00 during circuit operation. The register is replaced by logic.
Entity <data_out_logic_MEPv2> analyzed. Unit <data_out_logic_MEPv2> generated.

Analyzing Entity <base_pll> in library <work> (Architecture <behavioral>).
    Set user-defined property "BANDWIDTH =  HIGH" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKFBOUT_MULT =  1" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKIN1_PERIOD =  2.1433499999999999" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKIN2_PERIOD =  0.0000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT0_DIVIDE =  1" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT1_DIVIDE =  5" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "EN_REL =  FALSE" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "REF_JITTER =  0.1000000000000000" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <check_no_ocx_clk.PLL_ADV_inst> in unit <base_pll>.
Entity <base_pll> analyzed. Unit <base_pll> generated.

Analyzing Entity <data_out_manager_MEP> in library <work> (Architecture <behav>).
    Set property "safe_implementation = yes" for signal <state>.
    Set property "safe_recovery_state = poweron" for signal <state>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/data_out_manager_MEP.vhd" line 421: Unconnected output port 'full' of component 'data_out_main_fifo'.
WARNING:Xst:2211 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/data_out_manager_MEP.vhd" line 421: Instantiating black box module <data_out_main_fifo>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/data_out_manager_MEP.vhd" line 437: Unconnected output port 'full' of component 'header_fifo'.
WARNING:Xst:2211 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/data_out_manager_MEP.vhd" line 437: Instantiating black box module <header_fifo>.
INFO:Xst:2679 - Register <vxs_data_valid> in unit <data_out_manager_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <vxs_rst> in unit <data_out_manager_MEP> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <arwen_rst> in unit <data_out_manager_MEP> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <data_out_manager_MEP> analyzed. Unit <data_out_manager_MEP> generated.

Analyzing Entity <vxs_interface> in library <work> (Architecture <behav>).
Entity <vxs_interface> analyzed. Unit <vxs_interface> generated.

Analyzing Entity <sdr_slink> in library <work> (Architecture <behav>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <data_out_ddrs[0].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <data_out_ddrs[0].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <data_out_ddrs[0].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <data_out_ddrs[0].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <data_out_ddrs[0].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <data_out_ddrs[0].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IOSTANDARD =  BLVDS_25" for instance <data_out_ddrs[0].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "SLEW =  SLOW" for instance <data_out_ddrs[0].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <data_out_ddrs[0].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "INIT =  0" for instance <data_out_ddrs[0].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "SRTYPE =  SYNC" for instance <data_out_ddrs[0].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <data_out_ddrs[1].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <data_out_ddrs[1].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <data_out_ddrs[1].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <data_out_ddrs[1].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <data_out_ddrs[1].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <data_out_ddrs[1].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IOSTANDARD =  BLVDS_25" for instance <data_out_ddrs[1].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "SLEW =  SLOW" for instance <data_out_ddrs[1].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <data_out_ddrs[1].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "INIT =  0" for instance <data_out_ddrs[1].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "SRTYPE =  SYNC" for instance <data_out_ddrs[1].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <data_out_ddrs[2].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <data_out_ddrs[2].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <data_out_ddrs[2].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <data_out_ddrs[2].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <data_out_ddrs[2].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <data_out_ddrs[2].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IOSTANDARD =  BLVDS_25" for instance <data_out_ddrs[2].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "SLEW =  SLOW" for instance <data_out_ddrs[2].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <data_out_ddrs[2].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "INIT =  0" for instance <data_out_ddrs[2].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "SRTYPE =  SYNC" for instance <data_out_ddrs[2].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <data_out_ddrs[3].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <data_out_ddrs[3].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <data_out_ddrs[3].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <data_out_ddrs[3].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <data_out_ddrs[3].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <data_out_ddrs[3].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IOSTANDARD =  BLVDS_25" for instance <data_out_ddrs[3].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "SLEW =  SLOW" for instance <data_out_ddrs[3].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <data_out_ddrs[3].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "INIT =  0" for instance <data_out_ddrs[3].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "SRTYPE =  SYNC" for instance <data_out_ddrs[3].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <data_out_ddrs[4].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <data_out_ddrs[4].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <data_out_ddrs[4].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <data_out_ddrs[4].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <data_out_ddrs[4].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <data_out_ddrs[4].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "IOSTANDARD =  BLVDS_25" for instance <data_out_ddrs[4].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "SLEW =  SLOW" for instance <data_out_ddrs[4].IOBUFDS_inst> in unit <sdr_slink>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <data_out_ddrs[4].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "INIT =  0" for instance <data_out_ddrs[4].ODDR_inst> in unit <sdr_slink>.
    Set user-defined property "SRTYPE =  SYNC" for instance <data_out_ddrs[4].ODDR_inst> in unit <sdr_slink>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/sdr_slink.vhd" line 198: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/sdr_slink.vhd" line 198: Unconnected output port 'FULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/sdr_slink.vhd" line 198: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/sdr_slink.vhd" line 198: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
Entity <sdr_slink> analyzed. Unit <sdr_slink> generated.

Analyzing generic Entity <FIFO_DUALCLOCK_MACRO.4> in library <UNIMACRO> (Architecture <fifo_v>).
	ALMOST_EMPTY_OFFSET = "0000000010000000"
	ALMOST_FULL_OFFSET = "0000000001000000"
	DATA_WIDTH = 33
	DEVICE = "VIRTEX5"
	FIFO_SIZE = "36Kb"
	FIRST_WORD_FALL_THROUGH = false
	INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
	SIM_MODE = "SAFE"
	SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0080" for instance <v5.fifo_36_inst.fifo_36_inst> in unit <FIFO_DUALCLOCK_MACRO.4>.
    Set user-defined property "ALMOST_FULL_OFFSET =  0040" for instance <v5.fifo_36_inst.fifo_36_inst> in unit <FIFO_DUALCLOCK_MACRO.4>.
    Set user-defined property "DATA_WIDTH =  36" for instance <v5.fifo_36_inst.fifo_36_inst> in unit <FIFO_DUALCLOCK_MACRO.4>.
    Set user-defined property "DO_REG =  1" for instance <v5.fifo_36_inst.fifo_36_inst> in unit <FIFO_DUALCLOCK_MACRO.4>.
    Set user-defined property "EN_SYN =  FALSE" for instance <v5.fifo_36_inst.fifo_36_inst> in unit <FIFO_DUALCLOCK_MACRO.4>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <v5.fifo_36_inst.fifo_36_inst> in unit <FIFO_DUALCLOCK_MACRO.4>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <v5.fifo_36_inst.fifo_36_inst> in unit <FIFO_DUALCLOCK_MACRO.4>.
Entity <FIFO_DUALCLOCK_MACRO.4> analyzed. Unit <FIFO_DUALCLOCK_MACRO.4> generated.

Analyzing Entity <slink_if> in library <work> (Architecture <behav>).
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[0].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[0].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[0].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[1].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[1].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[1].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[2].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[2].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[2].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[3].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[3].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[3].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[4].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[4].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[4].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[5].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[5].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[5].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[6].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[6].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[6].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[7].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[7].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[7].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[8].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[8].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[8].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[9].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[9].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[9].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[10].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[10].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[10].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[11].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[11].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[11].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[12].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[12].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[12].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[13].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[13].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[13].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[14].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[14].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[14].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[15].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[15].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[15].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[16].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[16].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[16].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[17].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[17].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[17].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[18].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[18].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[18].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[19].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[19].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[19].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[20].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[20].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[20].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[21].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[21].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[21].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[22].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[22].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[22].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[23].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[23].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[23].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[24].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[24].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[24].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[25].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[25].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[25].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[26].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[26].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[26].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[27].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[27].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[27].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[28].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[28].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[28].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[29].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[29].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[29].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[30].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[30].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[30].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ud_oddrs[31].UD_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <ud_oddrs[31].UD_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ud_oddrs[31].UD_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <URESET_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <URESET_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <URESET_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <UTEST_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <UTEST_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <UTEST_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <udw_oddrs[0].UDW_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <udw_oddrs[0].UDW_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <udw_oddrs[0].UDW_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <udw_oddrs[1].UDW_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <udw_oddrs[1].UDW_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <udw_oddrs[1].UDW_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <UCTRL_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <UCTRL_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <UCTRL_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <UWEN_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <UWEN_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <UWEN_ODDR> in unit <slink_if>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <UCLK_ODDR> in unit <slink_if>.
    Set user-defined property "INIT =  0" for instance <UCLK_ODDR> in unit <slink_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <UCLK_ODDR> in unit <slink_if>.
Entity <slink_if> analyzed. Unit <slink_if> generated.

Analyzing generic Entity <cpld_if> in library <work> (Architecture <Behavioral>).
	GEN_ACCEL_SIM = false
WARNING:Xst:819 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/cpld_interface.vhd" line 182: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <state>, <LOOP_A>, <RST_Startup_1>, <RST_Startup_2>, <RST_Startup_3>, <PLL1_LOCKED>, <GP_INIT_DONE>
WARNING:Xst:819 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/cpld_interface.vhd" line 398: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CLK_120MHZ>
WARNING:Xst:819 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/cpld_interface.vhd" line 257: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <state0>, <sReady>, <tSpy_RD>, <PhysMemoryAddr>, <MemoryIn>, <FastRegADDR>, <FastRegCMD>, <FastRegUPD>, <FastRegUPDfinished>, <sStrobe>, <command>, <D_fromCPLD>, <tMemoryWE>, <Spy_RD>
WARNING:Xst:819 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/cpld_interface.vhd" line 419: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <state1>, <FastRegUPD>, <FastRegCMD>
WARNING:Xst:2211 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/cpld_interface.vhd" line 468: Instantiating black box module <the_spy_fifo>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[0].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[0].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[0].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[0].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[0].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[0].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[0].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[1].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[1].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[1].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[1].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[1].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[1].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[1].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[2].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[2].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[2].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[2].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[2].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[2].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[2].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[3].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[3].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[3].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[3].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[3].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[3].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[3].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[4].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[4].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[4].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[4].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[4].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[4].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[4].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[5].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[5].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[5].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[5].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[5].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[5].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[5].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[6].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[6].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[6].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[6].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[6].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[6].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[6].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[7].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[7].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[7].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[7].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[7].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[7].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[7].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[8].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[8].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[8].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[8].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[8].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[8].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[8].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[9].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[9].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[9].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[9].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[9].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[9].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[9].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[10].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[10].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[10].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[10].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[10].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[10].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[10].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[11].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[11].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[11].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[11].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[11].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[11].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[11].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[12].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[12].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[12].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[12].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[12].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[12].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[12].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[13].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[13].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[13].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[13].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[13].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[13].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[13].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[14].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[14].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[14].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[14].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[14].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[14].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[14].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[15].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[15].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[15].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[15].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[15].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[15].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[15].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[16].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[16].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[16].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[16].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[16].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[16].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[16].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[17].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[17].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[17].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[17].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[17].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[17].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[17].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[18].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[18].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[18].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[18].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[18].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[18].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[18].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[19].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[19].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[19].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[19].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[19].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[19].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[19].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[20].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[20].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[20].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[20].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[20].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[20].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[20].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[21].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[21].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[21].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[21].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[21].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[21].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[21].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[22].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[22].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[22].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[22].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[22].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[22].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[22].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[23].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[23].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[23].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[23].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[23].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[23].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[23].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[24].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[24].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[24].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[24].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[24].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[24].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[24].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[25].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[25].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[25].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[25].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[25].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[25].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[25].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[26].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[26].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[26].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[26].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[26].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[26].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[26].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[27].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[27].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[27].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[27].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[27].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[27].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[27].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[28].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[28].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[28].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[28].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[28].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[28].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[28].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[29].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[29].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[29].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[29].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[29].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[29].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[29].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[30].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[30].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[30].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[30].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[30].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[30].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[30].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DATA_PORTS[31].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DRIVE =  12" for instance <DATA_PORTS[31].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DATA_PORTS[31].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DATA_PORTS[31].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DATA_PORTS[31].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DATA_PORTS[31].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "SLEW =  SLOW" for instance <DATA_PORTS[31].IOBUF_inst> in unit <cpld_if>.
    Set user-defined property "DOA_REG =  0" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "DOB_REG =  0" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_00 =  00000000000000000000000000000000000000003000000000000000A10C0000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000001A000A0" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_06 =  000000000000000000000000000000C288878886888588848883888288818880" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000077777776777577747773777277717770" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_10 =  002F0FA0050000050000003F1FDFFF3E2C0080004200C0002A3FED921572E414" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_11 =  00000000000000000000000000000000000000400000FF0F021F007C00007C00" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_1F =  AABBCC0000000000000000000000000000000000000000000000000000223344" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_20 =  00000000000000000000000000000000000000003000000000000000A11C2001" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000001A100A1" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_26 =  0000000A350010030000000A350010020000000A350010010000000A35001000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_27 =  C0A80103C0A80102C0A80101C0A80100C0A8DE03C0A8DE02C0A8DE01C0A8DE00" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_30 =  00F30120090000070000203F1FDFFF3E2C0080004200C0002A3FED9215A2E414" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_31 =  00000000000000000000000000000000000000400000FF0F021F000900000900" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_3F =  AABBCC1100000000000000000000000000000000000000000000000011223344" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_40 =  0000000000000001000000000000000000000000505105110000006C110090FF" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000060820092001202207082009" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000022200000111" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_50 =  002F0FA00B0000010000403F1FDFFF3E2C0080004200C0002A3FED921572E414" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_51 =  00000000000000000000000000000000000000400000FF0F021F007C00007C00" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_54 =  00000000000000000000000000000000000000000005C0000000000000000001" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_58 =  000A000300000150031E0A0200000800000000000000000000000000000C0064" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000101840050" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_A =  000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_B =  000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "INIT_FILE =  NONE" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "READ_WIDTH_A =  36" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "READ_WIDTH_B =  36" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "SRVAL_A =  000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "SRVAL_B =  000000000" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "WRITE_WIDTH_A =  36" for instance <RAMB36_inst> in unit <cpld_if>.
    Set user-defined property "WRITE_WIDTH_B =  36" for instance <RAMB36_inst> in unit <cpld_if>.
INFO:Xst:2679 - Register <PhysMemoryAddr[15]> in unit <cpld_if> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PhysMemoryAddr[4]> in unit <cpld_if> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PhysMemoryAddr[3]> in unit <cpld_if> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PhysMemoryAddr[2]> in unit <cpld_if> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PhysMemoryAddr[1]> in unit <cpld_if> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PhysMemoryAddr[0]> in unit <cpld_if> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <cpld_if> analyzed. Unit <cpld_if> generated.

Analyzing Entity <clock_pll> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKFBOUT_MULT =  30" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKIN1_PERIOD =  25.0000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT0_DIVIDE =  30" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT1_DIVIDE =  6" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT2_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT3_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "REF_JITTER =  0.0400000000000000" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <clock_pll>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <clock_pll>.
Entity <clock_pll> analyzed. Unit <clock_pll> generated.

Analyzing generic Entity <gimli_if> in library <work> (Architecture <behav>).
	gimli_type = "TCS"
	ocx_clock_input = "internal"
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <vxs_tcs_clk_ibuf> in unit <gimli_if>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <vxs_tcs_clk_ibuf> in unit <gimli_if>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <vxs_tcs_clk_ibuf> in unit <gimli_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <vxs_tcs_clk_ibuf> in unit <gimli_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <vxs_tcs_clk_ibuf> in unit <gimli_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <vxs_tcs_clk_ibuf> in unit <gimli_if>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <vxs_tcs_clk_ibuf> in unit <gimli_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <vxs_tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <vxs_tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <vxs_tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <vxs_tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <vxs_tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <vxs_tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <vxs_tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_term_clk> in unit <gimli_if>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <inst_term_clk> in unit <gimli_if>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <inst_term_clk> in unit <gimli_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_term_clk> in unit <gimli_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <inst_term_clk> in unit <gimli_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <inst_term_clk> in unit <gimli_if>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <inst_term_clk> in unit <gimli_if>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tcs_gimli.tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <tcs_gimli.tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <tcs_gimli.tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <tcs_gimli.tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <tcs_gimli.tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <tcs_gimli.tcs_data_ibuf> in unit <gimli_if>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <tcs_gimli.tcs_data_ibuf> in unit <gimli_if>.
Entity <gimli_if> analyzed. Unit <gimli_if> generated.

Analyzing generic Entity <tcs_if_MEP> in library <work> (Architecture <Behavorial>).
	chipscope = true
	fpga_type = "xc5vsx95t"
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" line 211: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" line 211: Unconnected output port 'FULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" line 211: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" line 211: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" line 240: Unconnected output port 'ALMOSTEMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" line 240: Unconnected output port 'ALMOSTFULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" line 240: Unconnected output port 'EMPTY' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" line 240: Unconnected output port 'FULL' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" line 240: Unconnected output port 'RDERR' of component 'FIFO_DUALCLOCK_MACRO'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd" line 240: Unconnected output port 'WRERR' of component 'FIFO_DUALCLOCK_MACRO'.
Entity <tcs_if_MEP> analyzed. Unit <tcs_if_MEP> generated.

Analyzing Entity <tcs_decode_MEP> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_decode_MEP.vhd" line 121: Mux is complete : default of case is discarded
Entity <tcs_decode_MEP> analyzed. Unit <tcs_decode_MEP> generated.

Analyzing generic Entity <FIFO_DUALCLOCK_MACRO.3> in library <UNIMACRO> (Architecture <fifo_v>).
	ALMOST_EMPTY_OFFSET = "0000000010000000"
	ALMOST_FULL_OFFSET = "0000000010000000"
	DATA_WIDTH = 32
	DEVICE = "VIRTEX5"
	FIFO_SIZE = "18Kb"
	FIRST_WORD_FALL_THROUGH = false
	INIT = "000000000000000000000000000000000000000000000000000000000000000000000000"
	SIM_MODE = "FAST"
	SRVAL = "000000000000000000000000000000000000000000000000000000000000000000000000"
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.3>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.3>.
    Set user-defined property "DO_REG =  1" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.3>.
    Set user-defined property "EN_SYN =  FALSE" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.3>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.3>.
    Set user-defined property "SIM_MODE =  FAST" for instance <v5.fifo_18_36_inst.fifo_18_36_inst> in unit <FIFO_DUALCLOCK_MACRO.3>.
Entity <FIFO_DUALCLOCK_MACRO.3> analyzed. Unit <FIFO_DUALCLOCK_MACRO.3> generated.

Analyzing Entity <Trigger_LED> in library <work> (Architecture <Behavioral>).
Entity <Trigger_LED> analyzed. Unit <Trigger_LED> generated.

Analyzing generic Entity <si_if> in library <work> (Architecture <RTL>).
	do_load_si = "111"
	do_sweep_si = "110"
	n_coarse_steps = 50
	n_fine_steps = 44
	n_samples = 10000
	sim = false
WARNING:Xst:1537 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_if.vhd" line 16: Generic <coarse_step_size> of type Time is ignored.
WARNING:Xst:1537 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_if.vhd" line 17: Generic <fine_step_size> of type Time is ignored.
WARNING:Xst:1537 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_if.vhd" line 18: Generic <ff_delay> of type Time is ignored.
    Set user-defined property "KEEP =  TRUE" for signal <read_data>.
Entity <si_if> analyzed. Unit <si_if> generated.

Analyzing Entity <si_iic_top> in library <work> (Architecture <behav>).
Entity <si_iic_top> analyzed. Unit <si_iic_top> generated.

Analyzing Entity <si_iic_wrapper> in library <work> (Architecture <behav>).
Entity <si_iic_wrapper> analyzed. Unit <si_iic_wrapper> generated.

Analyzing generic Entity <si_load> in library <work> (Architecture <logic>).
	do_load_si = "111"
    Set property "safe_implementation = yes" for signal <ctrl_state>.
    Set property "safe_recovery_state = sleep" for signal <ctrl_state>.
    Set property "safe_implementation = yes" for signal <cfmem_state>.
    Set property "safe_recovery_state = sleep" for signal <cfmem_state>.
INFO:Xst:2679 - Register <cfmem_write> in unit <si_load> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <si_load> analyzed. Unit <si_load> generated.

Analyzing generic Entity <sweep_ctrl> in library <work> (Architecture <Behavioral>).
	do_sweep_si = "110"
	n_bits_cnt = 16
	n_coarse_steps_default = 50
	n_fine_steps = 44
	n_samples_default = 10000
	sim = false
WARNING:Xst:1537 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/sweep_ctrl.vhd" line 20: Generic <coarse_step_size> of type Time is ignored.
WARNING:Xst:1537 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/sweep_ctrl.vhd" line 21: Generic <fine_step_size> of type Time is ignored.
WARNING:Xst:1537 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/sweep_ctrl.vhd" line 22: Generic <ff_delay> of type Time is ignored.
    Set user-defined property "KEEP =  TRUE" for signal <ctrl_state_sr>.
    Set user-defined property "KEEP =  TRUE" for signal <edge_count_state_sr>.
    Set user-defined property "KEEP =  TRUE" for signal <monitor_state_sr>.
    Set user-defined property "KEEP =  TRUE" for signal <reg_addr_fine>.
    Set user-defined property "KEEP =  TRUE" for signal <write_data_fine>.
    Set user-defined property "KEEP =  TRUE" for signal <reg_addr_coarse>.
    Set user-defined property "KEEP =  TRUE" for signal <write_data_coarse>.
WARNING:Xst:1610 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/sweep_ctrl.vhd" line 440: Width mismatch. <cfmem_addr> has a width of 10 bits but assigned expression is 11-bit wide.
WARNING:Xst:1610 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/sweep_ctrl.vhd" line 449: Width mismatch. <cfmem_addr> has a width of 10 bits but assigned expression is 11-bit wide.
    Set user-defined property "INIT =  0" for instance <actual_si.ff_0_inst> in unit <sweep_ctrl>.
    Set user-defined property "RLOC =  X0Y0" for instance <actual_si.ff_0_inst> in unit <sweep_ctrl>.
    Set user-defined property "INIT =  0" for instance <actual_si.ff_1_inst> in unit <sweep_ctrl>.
    Set user-defined property "RLOC =  X0Y10" for instance <actual_si.ff_1_inst> in unit <sweep_ctrl>.
INFO:Xst:2679 - Register <spy_do[28]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[27]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[26]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[25]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[24]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[23]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[22]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[21]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[20]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[19]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[18]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[17]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <spy_do[16]> in unit <sweep_ctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <sweep_ctrl> analyzed. Unit <sweep_ctrl> generated.

Analyzing generic Entity <si_phase_shift.1> in library <work> (Architecture <RTL>).
	mode = "coarse"
WARNING:Xst:795 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_phase_shift.vhd" line 40: Size of operands are different : result is <false>.
INFO:Xst:2679 - Register <active_sequence[10]> in unit <si_phase_shift.1> has a constant value of 0011 during circuit operation. The register is replaced by logic.
Entity <si_phase_shift.1> analyzed. Unit <si_phase_shift.1> generated.

Analyzing generic Entity <si_phase_shift.2> in library <work> (Architecture <RTL>).
	mode = "fine"
WARNING:Xst:795 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_phase_shift.vhd" line 139: Size of operands are different : result is <false>.
Entity <si_phase_shift.2> analyzed. Unit <si_phase_shift.2> generated.

Analyzing generic Entity <COUNTER_LOAD_MACRO.2> in library <unimacro> (Architecture <counter>).
	COUNT_BY = "000000000000000000000000000000000000000000000001"
	DEVICE = "VIRTEX5"
	STYLE = "AUTO"
	WIDTH_DATA = 16
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd" line 150: Size of operands are different : result is <false>.
    Set user-defined property "ACASCREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "ALUMODEREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "AREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "BCASCREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "BREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "CARRYINREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "CARRYINSELREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "CREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "MASK =  3FFFFFFFFFFF" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "MREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "MULTCARRYINREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "OPMODEREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "PATTERN =  000000000000" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "PREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "SEL_MASK =  MASK" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "USE_MULT =  NONE" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.2>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd" line 289: Size of operands are different : result is <false>.
Entity <COUNTER_LOAD_MACRO.2> analyzed. Unit <COUNTER_LOAD_MACRO.2> generated.

Analyzing generic Entity <wb_to_ram> in library <work> (Architecture <Behavioral>).
	addr_width = 10
	data_width = 32
	n_port = 5
    Set property "safe_implementation = yes" for signal <State>.
WARNING:Xst:2211 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/wb_to_ram.vhd" line 144: Instantiating black box module <wb_to_ram_ila>.
WARNING:Xst:819 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/wb_to_ram.vhd" line 192: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ack_r>, <wb_miso[0].stb>, <wb_miso[1].stb>, <wb_miso[2].stb>, <wb_miso[3].stb>, <wb_miso[4].stb>
Entity <wb_to_ram> analyzed. Unit <wb_to_ram> generated.

Analyzing Entity <gtp_if> in library <work> (Architecture <behav>).
WARNING:Xst:2211 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/gtp_if.vhd" line 147: Instantiating black box module <gtp_if_ila>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/gtp_if.vhd" line 331: Unconnected output port 'full' of component 'binfile_fifo'.
WARNING:Xst:2211 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/gtp_if.vhd" line 331: Instantiating black box module <binfile_fifo>.
Entity <gtp_if> analyzed. Unit <gtp_if> generated.

Analyzing Entity <arwen_s_prog> in library <work> (Architecture <behav>).
    Set property "safe_implementation = yes" for signal <state>.
    Set property "safe_recovery_state = sleep" for signal <state>.
WARNING:Xst:2211 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/arwen_s_prog.vhd" line 172: Instantiating black box module <prog_ila>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/arwen_s_prog.vhd" line 383: Unconnected output port 'Q' of component 'COUNTER_TC_MACRO'.
INFO:Xst:2679 - Register <wb_dat_o[31]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[30]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[29]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[28]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[27]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[26]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[25]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[24]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[23]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[22]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[21]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[20]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[19]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[18]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[17]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[16]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[15]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[14]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[13]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[12]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[11]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[10]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[9]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[8]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[7]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[6]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[5]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_dat_o[4]> in unit <arwen_s_prog> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <arwen_s_prog> analyzed. Unit <arwen_s_prog> generated.

Analyzing generic Entity <COUNTER_TC_MACRO> in library <UNIMACRO> (Architecture <count>).
	COUNT_BY = "000000000000000000000000000000000000000000000001"
	DEVICE = "VIRTEX5"
	DIRECTION = "UP"
	RESET_UPON_TC = "FALSE"
	STYLE = "AUTO"
	TC_VALUE = "000000000000000000000000000000000000000001100100"
	WIDTH_DATA = 8
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd" line 122: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd" line 178: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd" line 179: Size of operands are different : result is <false>.
    Set user-defined property "ACASCREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "ALUMODEREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "AREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "BCASCREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "BREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "CARRYINREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "CARRYINSELREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "CREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "MASK =  3FFFFFFFFFFF" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "MREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "MULTCARRYINREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "OPMODEREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "PATTERN =  000000000000" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "PREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "SEL_MASK =  MASK" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "USE_MULT =  NONE" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <v5.DSP48E_1> in unit <COUNTER_TC_MACRO>.
Entity <COUNTER_TC_MACRO> analyzed. Unit <COUNTER_TC_MACRO> generated.

Analyzing generic Entity <COUNTER_LOAD_MACRO.1> in library <UNIMACRO> (Architecture <counter>).
	COUNT_BY = "000000000000000000000000000000000000000000000001"
	DEVICE = "VIRTEX5"
	STYLE = "AUTO"
	WIDTH_DATA = 9
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd" line 150: Size of operands are different : result is <false>.
    Set user-defined property "ACASCREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "ALUMODEREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "AREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "BCASCREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "BREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "CARRYINREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "CARRYINSELREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "CREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "MASK =  3FFFFFFFFFFF" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "MREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "MULTCARRYINREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "OPMODEREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "PATTERN =  000000000000" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "PREG =  1" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "SEL_MASK =  MASK" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "USE_MULT =  NONE" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <v5.DSP48E_1> in unit <COUNTER_LOAD_MACRO.1>.
WARNING:Xst:795 - "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd" line 289: Size of operands are different : result is <false>.
Entity <COUNTER_LOAD_MACRO.1> analyzed. Unit <COUNTER_LOAD_MACRO.1> generated.

Analyzing Entity <arwen_s_iobufs> in library <work> (Architecture <behav>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_prog> in unit <arwen_s_iobufs>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <iobuf_prog> in unit <arwen_s_iobufs>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_prog> in unit <arwen_s_iobufs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_d0> in unit <arwen_s_iobufs>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <iobuf_d0> in unit <arwen_s_iobufs>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_d0> in unit <arwen_s_iobufs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_cclk> in unit <arwen_s_iobufs>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <iobuf_cclk> in unit <arwen_s_iobufs>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_cclk> in unit <arwen_s_iobufs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_init> in unit <arwen_s_iobufs>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <iobuf_init> in unit <arwen_s_iobufs>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <iobuf_init> in unit <arwen_s_iobufs>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_init> in unit <arwen_s_iobufs>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_init> in unit <arwen_s_iobufs>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_init> in unit <arwen_s_iobufs>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <iobuf_init> in unit <arwen_s_iobufs>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_done> in unit <arwen_s_iobufs>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <iobuf_done> in unit <arwen_s_iobufs>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <iobuf_done> in unit <arwen_s_iobufs>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_done> in unit <arwen_s_iobufs>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_done> in unit <arwen_s_iobufs>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_done> in unit <arwen_s_iobufs>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <iobuf_done> in unit <arwen_s_iobufs>.
Entity <arwen_s_iobufs> analyzed. Unit <arwen_s_iobufs> generated.

Analyzing Entity <tranceiver_main> in library <work> (Architecture <behav>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tile0_refclk_ibufds_i> in unit <tranceiver_main>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <tile0_refclk_ibufds_i> in unit <tranceiver_main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <tile0_refclk_ibufds_i> in unit <tranceiver_main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <tile0_refclk_ibufds_i> in unit <tranceiver_main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <tile0_refclk_ibufds_i> in unit <tranceiver_main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <tile0_refclk_ibufds_i> in unit <tranceiver_main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tile0_refclk_ibufds_i> in unit <tranceiver_main>.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 346: Unconnected output port 'CLK2_OUT' of component 'MGT_USRCLK_SOURCE_PLL'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 346: Unconnected output port 'CLK3_OUT' of component 'MGT_USRCLK_SOURCE_PLL'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 346: Unconnected output port 'PLL_LOCKED_OUT' of component 'MGT_USRCLK_SOURCE_PLL'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_rxchariscomma1_out' of component 'single_channel_aurora_xc5vsx95t'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_rxcharisk1_out' of component 'single_channel_aurora_xc5vsx95t'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_rxdisperr1_out' of component 'single_channel_aurora_xc5vsx95t'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_rxnotintable1_out' of component 'single_channel_aurora_xc5vsx95t'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_rxbyteisaligned1_out' of component 'single_channel_aurora_xc5vsx95t'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_rxdata1_out' of component 'single_channel_aurora_xc5vsx95t'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_resetdone1_out' of component 'single_channel_aurora_xc5vsx95t'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_txoutclk0_out' of component 'single_channel_aurora_xc5vsx95t'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_txoutclk1_out' of component 'single_channel_aurora_xc5vsx95t'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_txn1_out' of component 'single_channel_aurora_xc5vsx95t'.
WARNING:Xst:753 - "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd" line 372: Unconnected output port 'tile0_txp1_out' of component 'single_channel_aurora_xc5vsx95t'.
Entity <tranceiver_main> analyzed. Unit <tranceiver_main> generated.

Analyzing generic Entity <MGT_USRCLK_SOURCE_PLL> in library <work> (Architecture <RTL>).
	CLK_PERIOD = 12.860000
	DIVIDE = 1
	LOCK_WAIT_COUNT = "0011110011000000"
	MULT = 10
	OUT0_DIVIDE = 10
	OUT1_DIVIDE = 5
	OUT2_DIVIDE = 1
	OUT3_DIVIDE = 1
	SIMULATION_P = 1
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKFBOUT_MULT =  10" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKIN1_PERIOD =  12.8599999999999990" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT0_DIVIDE =  10" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT1_DIVIDE =  5" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "EN_REL =  FALSE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "REF_JITTER =  0.1000000000000000" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <pll_adv_i> in unit <MGT_USRCLK_SOURCE_PLL>.
Entity <MGT_USRCLK_SOURCE_PLL> analyzed. Unit <MGT_USRCLK_SOURCE_PLL> generated.

Analyzing generic Entity <single_channel_aurora_xc5vsx95t> in library <work> (Architecture <RTL>).
	WRAPPER_SIM_MODE = "FAST"
	wrapper_sim_gtpreset_speedup = 0
	wrapper_sim_pll_perdiv2 = "000101000001"
Entity <single_channel_aurora_xc5vsx95t> analyzed. Unit <single_channel_aurora_xc5vsx95t> generated.

Analyzing generic Entity <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE> in library <work> (Architecture <RTL>).
	TILE_CHAN_BOND_LEVEL_0 = 0
	TILE_CHAN_BOND_LEVEL_1 = 0
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTPRESET_SPEEDUP = 0
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = "000101000001"
    Set user-defined property "AC_CAP_DIS_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "AC_CAP_DIS_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_0 =  2" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_1 =  2" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_0 =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_1 =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_0 =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_1 =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_0 =  0" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_1 =  0" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_MODE_0 =  OFF" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_MODE_1 =  OFF" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_0 =  0000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_0 =  0000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_0 =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_1 =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK25_DIVIDER =  4" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLKINDC_B =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_CORRECT_USE_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_CORRECT_USE_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_0 =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_1 =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_0 =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_1 =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_0 =  18" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_1 =  18" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_0 =  16" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_1 =  16" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_0 =  0" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_1 =  0" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_0 =  0111110111" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_1 =  0111110111" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_0 =  0111110111" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_1 =  0111110111" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_0 =  0000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_0 =  0100000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_1 =  0100000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_0 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_1 =  0000000000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_0 =  0000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_0 =  1111111111" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_1 =  1111111111" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "COMMA_DOUBLE_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "COMMA_DOUBLE_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "COM_BURST_VAL_0 =  1111" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "COM_BURST_VAL_1 =  1111" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_0 =  1010000011" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_1 =  1010000011" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "MCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "MCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_0 =  001" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_1 =  001" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "OOB_CLK_DIVIDER =  2" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "OVERSAMPLE_MODE =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_0 =  0101111100" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_1 =  0101111100" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PCS_COM_CFG =  1680A0E" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PLL_DIVSEL_FB =  4" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PLL_DIVSEL_REF =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_0 =  2" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_1 =  2" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PLL_SATA_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PLL_SATA_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PLL_TXDIVSEL_COMM_OUT =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_0 =  2" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_1 =  2" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PMA_CDR_SCAN_0 =  6C07640" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PMA_CDR_SCAN_1 =  6C07640" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PMA_RX_CFG_0 =  09F0088" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PMA_RX_CFG_1 =  09F0088" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_0 =  00000001" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_1 =  00000001" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RCV_TERM_GND_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RCV_TERM_GND_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RCV_TERM_MID_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RCV_TERM_MID_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_BUFFER_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_BUFFER_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_0 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_1 =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_0 =  8" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_1 =  8" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_0 =  128" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_1 =  128" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_SLIDE_MODE_0 =  PCS" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_SLIDE_MODE_1 =  PCS" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_STATUS_FMT_0 =  PCIE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_STATUS_FMT_1 =  PCIE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_XCLK_SEL_0 =  RXREC" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "RX_XCLK_SEL_1 =  RXREC" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_BURST_VAL_0 =  100" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_BURST_VAL_1 =  100" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_IDLE_VAL_0 =  100" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_IDLE_VAL_1 =  100" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MAX_BURST_0 =  11" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MAX_BURST_1 =  11" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MAX_INIT_0 =  33" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MAX_INIT_1 =  33" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MAX_WAKE_0 =  11" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MAX_WAKE_1 =  11" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MIN_BURST_0 =  6" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MIN_BURST_1 =  6" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MIN_INIT_0 =  19" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MIN_INIT_1 =  19" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MIN_WAKE_0 =  6" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SATA_MIN_WAKE_1 =  6" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SIM_GTPRESET_SPEEDUP =  0" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SIM_MODE =  FAST" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SIM_PLL_PERDIV2 =  141" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TERMINATION_CTRL =  10100" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TERMINATION_IMP_0 =  50" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TERMINATION_IMP_1 =  50" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TERMINATION_OVRD =  FALSE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_0 =  003C" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_1 =  003C" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_0 =  0019" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_1 =  0019" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_0 =  0064" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_1 =  0064" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TXRX_INVERT_0 =  00000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TXRX_INVERT_1 =  00000" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TX_BUFFER_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TX_BUFFER_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TX_DIFF_BOOST_0 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TX_DIFF_BOOST_1 =  TRUE" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TX_SYNC_FILTERB =  1" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TX_XCLK_SEL_0 =  TXOUT" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Set user-defined property "TX_XCLK_SEL_1 =  TXOUT" for instance <gtp_dual_i> in unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
Entity <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE> analyzed. Unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Trigger_LED>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/Trigger_LED.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | led_off                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit register for signal <COUNT_A>.
    Found 25-bit subtractor for signal <COUNT_A$share0000> created at line 71.
    Found 2-bit register for signal <LED>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Trigger_LED> synthesized.


Synthesizing Unit <gp_iic_wrapper>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/gp_iic_wrapper.vhd".
WARNING:Xst:1305 - Output <wb_rst_i> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <wb_inta_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <wb_stb_i> equivalent to <wb_cyc_i> has been removed
    Using one-hot encoding for signal <state>.
    Found 3-bit register for signal <wb_adr_i>.
    Found 8-bit register for signal <wb_dat_i>.
    Found 1-bit register for signal <arst_i>.
    Found 1-bit register for signal <err>.
    Found 1-bit register for signal <ack>.
    Found 1-bit register for signal <wb_cyc_i>.
    Found 32-bit register for signal <read_data>.
    Found 1-bit register for signal <wb_we_i>.
    Found 2-bit register for signal <data_format_i>.
    Found 34-bit register for signal <next_state>.
    Found 16-bit register for signal <reg_addr_i>.
    Found 34-bit register for signal <state>.
    Found 1-bit register for signal <we_i>.
    Found 32-bit register for signal <write_data_i>.
    Summary:
	inferred 167 D-type flip-flop(s).
Unit <gp_iic_wrapper> synthesized.


Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/i2c_master_bit_ctrl.vhd".
    Found finite state machine <FSM_1> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 50                                             |
    | Inputs             | 6                                              |
    | Outputs            | 19                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | c_state$not0000           (positive)           |
    | Reset              | nReset                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <cmd_stop>.
    Found 16-bit down counter for signal <cnt>.
    Found 2-bit register for signal <cSCL>.
    Found 2-bit register for signal <cSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <dSDA>.
    Found 14-bit register for signal <filter_cnt>.
    Found 14-bit subtractor for signal <filter_cnt$addsub0000> created at line 281.
    Found 3-bit register for signal <fSCL>.
    Found 3-bit register for signal <fSDA>.
    Found 1-bit register for signal <ial>.
    Found 1-bit register for signal <ibusy>.
    Found 1-bit register for signal <iscl_oen>.
    Found 1-bit register for signal <isda_oen>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <slave_wait>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <i2c_master_bit_ctrl> synthesized.


Synthesizing Unit <data_out_logic_MEPv2>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/data_out_logic_MEPv2.vhd".
WARNING:Xst:647 - Input <ready_dly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tcs_error_flag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_id<9:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spill_no> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tcs_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <frame_fifo_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flt_sr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <del_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_frame_ff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <two_ch_sz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sysmon_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <size_calc_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <is_normal_mode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flags> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <event_no_prec> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <event_flags> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <error_bits> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <channel_t> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <channel_size> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:1780 - Signal <channel_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <channel_has_hits> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <channel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch_sz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <begin_end_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEP_write> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <MEP_frame>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 50                                             |
    | Inputs             | 26                                             |
    | Outputs            | 18                                             |
    | Clock              | data_clk                  (rising_edge)        |
    | Clock enable       | lff                       (negative)           |
    | Reset              | reset_i                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <trigger>.
    Found 16x4-bit ROM for signal <trigger$mux0001>.
    Found 1-bit register for signal <MEP_wen>.
    Found 33-bit register for signal <MEP_data>.
    Found 1-bit register for signal <tcs_fifo_rden>.
    Found 8-bit register for signal <frame_fifo_rden>.
    Found 1-bit register for signal <header_wen>.
    Found 16-bit register for signal <all_ch_size>.
    Found 3-bit up counter for signal <ch_counter>.
    Found 32-bit register for signal <checksum>.
    Found 32-bit adder for signal <checksum$share0000> created at line 228.
    Found 3-bit register for signal <cnt_a>.
    Found 3-bit adder for signal <cnt_a$addsub0000> created at line 452.
    Found 13-bit register for signal <count_framewidth>.
    Found 13-bit subtractor for signal <count_framewidth$share0000> created at line 228.
    Found 16-bit register for signal <data_length>.
    Found 16-bit register for signal <event_size>.
    Found 16-bit adder for signal <event_size$addsub0000> created at line 273.
    Found 24-bit 8-to-1 multiplexer for signal <frame_fifo_data$mux0000> created at line 388.
    Found 1-bit register for signal <frame_fifos<0>>.
    Found 24-bit adder for signal <MEP_data$add0000> created at line 443.
    Found 4-bit adder for signal <MEP_frame$add0000> created at line 483.
    Found 33-bit register for signal <MEP_head_1>.
    Found 14-bit register for signal <MEP_length>.
    Found 14-bit adder for signal <MEP_length$share0000> created at line 228.
    Found 4-bit register for signal <n_eventi_MEP>.
    Found 8-bit register for signal <num_samples>.
    Found 4-bit register for signal <trigger>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 204 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  24 Multiplexer(s).
Unit <data_out_logic_MEPv2> synthesized.


Synthesizing Unit <tcs_decode_MEP>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_decode_MEP.vhd".
WARNING:Xst:1780 - Signal <sr_error_phase> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <error_start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4x1-bit ROM for signal <sCE38MHz$mux0001> created at line 85.
    Found 1-bit register for signal <ECRST>.
    Found 1-bit register for signal <START>.
    Found 1-bit register for signal <BCRST>.
    Found 16-bit register for signal <TCS_WORD>.
    Found 1-bit register for signal <FLT>.
    Found 3-bit register for signal <chanSwap>.
    Found 3-bit addsub for signal <chanSwap$share0000> created at line 85.
    Found 6-bit down counter for signal <cnt_start>.
    Found 5-bit down counter for signal <count>.
    Found 1-bit register for signal <error_chan>.
    Found 1-bit register for signal <error_phase>.
    Found 17-bit register for signal <par_reg>.
    Found 4-bit register for signal <reg>.
    Found 1-bit register for signal <sCE38MHz>.
    Found 1-bit register for signal <sQA>.
    Found 1-bit xor2 for signal <sQA$xor0000> created at line 89.
    Found 1-bit register for signal <sQB>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <sync_ok>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  52 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <tcs_decode_MEP> synthesized.


Synthesizing Unit <si_load>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_load.vhd".
WARNING:Xst:647 - Input <err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <control[10]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[11]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[12]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[0]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[13]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[1]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[14]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[2]> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <read_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <control[15]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[20]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[3]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[21]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[16]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[4]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[22]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[17]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[5]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[23]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[18]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[6]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[24]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[19]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[7]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[30]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[25]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[8]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[31]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[26]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[9]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[32]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[27]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[28]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[33]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[34]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[29]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[35]> is never assigned. Tied to value Z.
WARNING:Xst:1780 - Signal <ila_trg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cfmem_write_data> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <cfmem_write_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cfmem_write_addr<11:10>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cfmem_write_addr<9:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
    Found 45x8-bit ROM for signal <reg_addr$rom0000> created at line 282.
    Register <cfmem_wb_stb_i> equivalent to <cfmem_wb_cyc_i> has been removed
    Register <we> equivalent to <stb> has been removed
INFO:Xst:1799 - State write_cfmem is never reached in FSM <cfmem_state>.
    Found finite state machine <FSM_3> for signal <cfmem_state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | sleep                                          |
    | Power Up State     | sleep                                          |
    | Recovery State     | sleep                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <ctrl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | sleep                                          |
    | Power Up State     | sleep                                          |
    | Recovery State     | sleep                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <stb>.
    Found 2-bit register for signal <n_si>.
    Found 8-bit register for signal <write_data>.
    Found 8-bit register for signal <reg_addr>.
    Found 1-bit register for signal <done>.
    Found 1-bit tristate buffer for signal <control[35]>.
    Found 1-bit tristate buffer for signal <control[34]>.
    Found 1-bit tristate buffer for signal <control[33]>.
    Found 1-bit tristate buffer for signal <control[32]>.
    Found 1-bit tristate buffer for signal <control[31]>.
    Found 1-bit tristate buffer for signal <control[30]>.
    Found 1-bit tristate buffer for signal <control[29]>.
    Found 1-bit tristate buffer for signal <control[28]>.
    Found 1-bit tristate buffer for signal <control[27]>.
    Found 1-bit tristate buffer for signal <control[26]>.
    Found 1-bit tristate buffer for signal <control[25]>.
    Found 1-bit tristate buffer for signal <control[24]>.
    Found 1-bit tristate buffer for signal <control[23]>.
    Found 1-bit tristate buffer for signal <control[22]>.
    Found 1-bit tristate buffer for signal <control[21]>.
    Found 1-bit tristate buffer for signal <control[20]>.
    Found 1-bit tristate buffer for signal <control[19]>.
    Found 1-bit tristate buffer for signal <control[18]>.
    Found 1-bit tristate buffer for signal <control[17]>.
    Found 1-bit tristate buffer for signal <control[16]>.
    Found 1-bit tristate buffer for signal <control[15]>.
    Found 1-bit tristate buffer for signal <control[14]>.
    Found 1-bit tristate buffer for signal <control[13]>.
    Found 1-bit tristate buffer for signal <control[12]>.
    Found 1-bit tristate buffer for signal <control[11]>.
    Found 1-bit tristate buffer for signal <control[10]>.
    Found 1-bit tristate buffer for signal <control[9]>.
    Found 1-bit tristate buffer for signal <control[8]>.
    Found 1-bit tristate buffer for signal <control[7]>.
    Found 1-bit tristate buffer for signal <control[6]>.
    Found 1-bit tristate buffer for signal <control[5]>.
    Found 1-bit tristate buffer for signal <control[4]>.
    Found 1-bit tristate buffer for signal <control[3]>.
    Found 1-bit tristate buffer for signal <control[2]>.
    Found 1-bit tristate buffer for signal <control[1]>.
    Found 1-bit tristate buffer for signal <control[0]>.
    Found 10-bit register for signal <cfmem_addr_helper>.
    Found 10-bit adder for signal <cfmem_addr_helper$add0000> created at line 188.
    Found 1-bit register for signal <cfmem_busy>.
    Found 1-bit register for signal <cfmem_load>.
    Found 32-bit register for signal <cfmem_read_data>.
    Found 32-bit register for signal <cfmem_read_data_sr>.
    Found 1-bit register for signal <cfmem_was_busy>.
    Found 10-bit register for signal <cfmem_wb_addr_i>.
    Found 1-bit register for signal <cfmem_wb_cyc_i>.
    Found 32-bit register for signal <cfmem_wb_dout_i>.
    Found 4-bit register for signal <cfmem_wb_we_i>.
    Found 2-bit register for signal <n_si_byte_in_word>.
    Found 2-bit adder for signal <n_si_byte_in_word$addsub0000> created at line 302.
    Found 6-bit register for signal <n_si_register>.
    Found 6-bit adder for signal <n_si_register$addsub0000> created at line 292.
    Found 2-bit register for signal <n_si_to_prog>.
    Found 2-bit adder for signal <n_si_to_prog$addsub0000> created at line 277.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred 154 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  36 Tristate(s).
Unit <si_load> synthesized.


Synthesizing Unit <si_iic_wrapper>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/si_iic_wrapper.vhd".
WARNING:Xst:1305 - Output <wb_rst_i> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <arst_i> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <wb_inta_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <wb_stb_i> equivalent to <wb_cyc_i> has been removed
    Using one-hot encoding for signal <state>.
    Found 3-bit register for signal <wb_adr_i>.
    Found 8-bit register for signal <wb_dat_i>.
    Found 1-bit register for signal <err>.
    Found 1-bit register for signal <ack>.
    Found 1-bit register for signal <wb_cyc_i>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <wb_we_i>.
    Found 21-bit register for signal <next_state>.
    Found 8-bit register for signal <reg_addr_i>.
    Found 3-bit register for signal <si_nr_i>.
    Found 21-bit register for signal <state>.
    Found 1-bit register for signal <we_i>.
    Found 8-bit register for signal <write_data_i>.
    Summary:
	inferred  85 D-type flip-flop(s).
Unit <si_iic_wrapper> synthesized.


Synthesizing Unit <si_phase_shift_1>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_phase_shift.vhd".
WARNING:Xst:647 - Input <err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <inc_dec_reg<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <active_sequence[6]> equivalent to <active_sequence[4]> has been removed
    Register <active_sequence[9]> equivalent to <active_sequence[4]> has been removed
    Found 1-bit register for signal <stb>.
    Found 8-bit register for signal <write_data>.
    Found 8-bit register for signal <reg_addr>.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <done>.
    Found 4-bit 11-to-1 multiplexer for signal <$varindex0000> created at line 194.
    Found 24-bit register for signal <active_sequence<0:5>>.
    Found 8-bit register for signal <active_sequence<7:8>>.
    Found 8-bit register for signal <inc_dec_reg>.
    Found 8-bit register for signal <last_read_data>.
    Found 16-bit register for signal <n_step>.
    Found 16-bit adder for signal <n_step$addsub0000> created at line 221.
    Found 16-bit 11-to-1 multiplexer for signal <n_step$mux0000> created at line 190.
    Found 8-bit 11-to-1 multiplexer for signal <reg_addr$mux0000> created at line 190.
    Found 4-bit register for signal <state>.
    Found 4-bit 11-to-1 multiplexer for signal <state$mux0000> created at line 190.
    Found 4-bit register for signal <state_cnt>.
    Found 4-bit 11-to-1 multiplexer for signal <state_cnt$mux0001> created at line 190.
    Found 4-bit adder for signal <state_cnt$share0000> created at line 190.
    Found 1-bit 11-to-1 multiplexer for signal <stb$mux0001> created at line 190.
    Found 1-bit 11-to-1 multiplexer for signal <we$mux0001> created at line 190.
    Found 8-bit 11-to-1 multiplexer for signal <write_data$mux0000> created at line 190.
    Summary:
	inferred  91 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  46 Multiplexer(s).
Unit <si_phase_shift_1> synthesized.


Synthesizing Unit <si_phase_shift_2>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_phase_shift.vhd".
WARNING:Xst:647 - Input <err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <read_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Using one-hot encoding for signal <state>.
    Found 1-bit register for signal <stb>.
    Found 8-bit register for signal <write_data>.
    Found 8-bit register for signal <reg_addr>.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <done>.
    Found 16-bit register for signal <n_step>.
    Found 10-bit register for signal <next_state>.
    Found 16-bit register for signal <next_step>.
    Found 16-bit subtractor for signal <next_step$addsub0000> created at line 62.
    Found 16-bit adder for signal <next_step$addsub0001> created at line 66.
    Found 10-bit register for signal <state>.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <si_phase_shift_2> synthesized.


Synthesizing Unit <base_pll>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/base_pll/rtl/base_pll.vhd".
WARNING:Xst:1305 - Output <clk_ocx_155> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <vxs_trigger_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <clk_ocx_155_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <vxs_b_n>.
    Found 8-bit tristate buffer for signal <vxs_b_p>.
    Summary:
	inferred  16 Tristate(s).
Unit <base_pll> synthesized.


Synthesizing Unit <data_out_manager_MEP>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/data_out_manager_MEP.vhd".
WARNING:Xst:1305 - Output <vxs_data> is never assigned. Tied to value 000000000000000000000000000000000.
WARNING:Xst:647 - Input <arwen_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <UD> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <vxs_lff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wait4cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <slink_wen> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <slink_reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <slink_lff> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <slink_ldown> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <slink_cw> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <ldown_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header_fifo_wr_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <header_fifo_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header_fifo_rd_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header_fifo_prog_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <header_fifo_out<32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <frame_dim_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_fifo_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_fifo_out<32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <arwen_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <read_MEP>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | data_clk                  (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <spy_wen>.
    Found 32-bit register for signal <spy_data>.
    Found 1-bit register for signal <arwen_wen>.
    Found 32-bit register for signal <arwen_data>.
    Found 4-bit register for signal <arwen_add>.
    Found 2-bit up counter for signal <count_add>.
    Found 1-bit register for signal <data_fifo_rd_en>.
    Found 3-bit register for signal <fr_out_manager_r>.
    Found 3-bit register for signal <fr_state>.
    Found 1-bit register for signal <header_fifo_rd_en>.
    Found 16-bit register for signal <MEP_length>.
    Found 16-bit subtractor for signal <MEP_length$addsub0000> created at line 363.
    Found 15-bit subtractor for signal <MEP_length$sub0000> created at line 340.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  94 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <data_out_manager_MEP> synthesized.


Synthesizing Unit <slink_if>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/slink_if/rtl/slink_if.vhd".
Unit <slink_if> synthesized.


Synthesizing Unit <gimli_if>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/gimli_if.vhd".
WARNING:Xst:647 - Input <si_has_lock_and_signal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TMC_LOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <vxs_tcs_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vxs_tcs_clk_to_bufr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vxs_tcs_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <gimli_if> synthesized.


Synthesizing Unit <wb_to_ram>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/wb_to_ram.vhd".
WARNING:Xst:653 - Signal <ila_trg<15:13>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <ila_trg<7:5>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <ila_data<127:125>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <ila_data<119:117>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <ila_data<111:109>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <ila_data<103:93>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000.
WARNING:Xst:1780 - Signal <State> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <lock>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 188                                            |
    | Inputs             | 5                                              |
    | Outputs            | 12                                             |
    | Clock              | wb_clk                    (rising_edge)        |
    | Clock enable       | lock$not0000              (positive)           |
    | Reset              | wb_rst                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit register for signal <a>.
    Found 5-bit register for signal <ack>.
    Found 5-bit register for signal <ack_r>.
    Found 32-bit register for signal <d>.
    Found 4-bit register for signal <we>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  56 D-type flip-flop(s).
Unit <wb_to_ram> synthesized.


Synthesizing Unit <gtp_if>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/gtp_if.vhd".
    Found finite state machine <FSM_7> for signal <send_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | gtp_clk_in                (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <tx_isk_out>.
    Found 17-bit register for signal <binfile_fifo_din>.
    Found 1-bit register for signal <binfile_fifo_wr_en>.
    Found 2-bit register for signal <busy_sr>.
    Found 5-bit down counter for signal <comma_cnt>.
    Found 1-bit register for signal <comma_en>.
    Found 29-bit register for signal <end_addr>.
    Found 29-bit register for signal <start_addr>.
    Found 1-bit register for signal <start_reading>.
    Found 2-bit register for signal <start_reading_sr>.
    Found 16-bit register for signal <tx_data_out_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 100 D-type flip-flop(s).
Unit <gtp_if> synthesized.


Synthesizing Unit <sys_mon>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/stat_if/rtl/sys_mon.vhd".
WARNING:Xst:646 - Signal <DO<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BUSY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_8> for signal <Counter>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | DRDY                      (positive)           |
    | Power Up State     | 11                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit register for signal <TEMP>.
    Found 30-bit register for signal <VCCINT>.
    Found 30-bit register for signal <VCCAUX>.
    Found 7-bit register for signal <DADDR>.
    Found 7-bit adder for signal <DADDR$addsub0000> created at line 153.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  97 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <sys_mon> synthesized.


Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/i2c_master_byte_ctrl.vhd".
    Found finite state machine <FSM_9> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 31                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | nReset                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ack_out>.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 3-bit register for signal <dcnt>.
    Found 3-bit subtractor for signal <dcnt$addsub0000> created at line 220.
    Found 1-bit register for signal <host_ack>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <shift>.
    Found 8-bit register for signal <sr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <i2c_master_byte_ctrl> synthesized.


Synthesizing Unit <BRAM_SDP_MACRO>.
    Related source file is "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd".
WARNING:Xst:646 - Signal <rstreg_pattern> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rstram_pattern> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dop_pattern> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <do_pattern<31:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dip_pattern> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <di_pattern<31:1>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000.
Unit <BRAM_SDP_MACRO> synthesized.


Synthesizing Unit <FIFO_DUALCLOCK_MACRO_1>.
    Related source file is "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd".
WARNING:Xst:646 - Signal <dop_pattern> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <do_pattern<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dip_pattern> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <di_pattern<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <FIFO_DUALCLOCK_MACRO_1> synthesized.


Synthesizing Unit <FIFO_DUALCLOCK_MACRO_2>.
    Related source file is "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd".
WARNING:Xst:646 - Signal <wrcount_pattern<11:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdcount_pattern<11:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dop_pattern> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <do_pattern<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dip_pattern> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <di_pattern<15>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <FIFO_DUALCLOCK_MACRO_2> synthesized.


Synthesizing Unit <FIFO_DUALCLOCK_MACRO_4>.
    Related source file is "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd".
WARNING:Xst:646 - Signal <wrcount_pattern<12:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdcount_pattern<12:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dop_pattern<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dip_pattern<3:1>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
Unit <FIFO_DUALCLOCK_MACRO_4> synthesized.


Synthesizing Unit <clock_pll>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/clock_pll.vhd".
Unit <clock_pll> synthesized.


Synthesizing Unit <FIFO_DUALCLOCK_MACRO_3>.
    Related source file is "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd".
WARNING:Xst:646 - Signal <dop_pattern> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dip_pattern> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <FIFO_DUALCLOCK_MACRO_3> synthesized.


Synthesizing Unit <COUNTER_LOAD_MACRO_2>.
    Related source file is "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd".
WARNING:Xst:646 - Signal <D_INST> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CNTR_OUT<47:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <COUNTER_LOAD_MACRO_2> synthesized.


Synthesizing Unit <COUNTER_TC_MACRO>.
    Related source file is "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd".
WARNING:Xst:646 - Signal <TC_INT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_IN<47:8>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Q_IN<7:0>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <COUNTER_TC_MACRO> synthesized.


Synthesizing Unit <COUNTER_LOAD_MACRO_1>.
    Related source file is "/build/xfndry10/P.20131013/rtf/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd".
WARNING:Xst:646 - Signal <D_INST> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CNTR_OUT<47:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <COUNTER_LOAD_MACRO_1> synthesized.


Synthesizing Unit <arwen_s_iobufs>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/arwen_s_iobufs.vhd".
Unit <arwen_s_iobufs> synthesized.


Synthesizing Unit <MGT_USRCLK_SOURCE_PLL>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/single_channel_aurora_xc5vsx95t/example_design/mgt_usrclk_source_pll.vhd".
    Found 16-bit up counter for signal <lock_wait_counter>.
    Found 1-bit register for signal <pll_locked_out_r>.
    Found 1-bit register for signal <time_elapsed>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <MGT_USRCLK_SOURCE_PLL> synthesized.


Synthesizing Unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/single_channel_aurora_xc5vsx95t_tile.vhd".
WARNING:Xst:1780 - Signal <txpowerdown1_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txpowerdown0_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txelecidle_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txelecidle1_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txelecidle0_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_vec_i<63:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <serialloopback1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <serialloopback0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxpowerdown1_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxpowerdown0_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxenelecidleresetb_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxelecidlereset1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxelecidlereset0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxelecidle1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxelecidle0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE> synthesized.


Synthesizing Unit <stat_if>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/stat_if/rtl/stat_if.vhd".
WARNING:Xst:647 - Input <cfmem_wb_din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RESET> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Register <cfmem_wb_stb> equivalent to <cfmem_wb_cyc> has been removed
    Register <cfmem_wb_dout[31]> equivalent to <cfmem_wb_dout[30]> has been removed
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | st_sleep                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit register for signal <cfmem_wb_dout<30:0>>.
    Found 10-bit register for signal <cfmem_wb_addr>.
    Found 1-bit register for signal <cfmem_wb_cyc>.
    Found 32-bit register for signal <counter>.
    Found 32-bit subtractor for signal <counter$addsub0000> created at line 147.
    Found 4-bit register for signal <shift_reg>.
    Found 1-bit register for signal <wr_stats_i>.
    Found 1-bit register for signal <wr_sys_mon_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  80 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <stat_if> synthesized.


Synthesizing Unit <amc_if_8ch_MEP>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/amc_if/rtl/amc_if_8ch_MEP.vhd".
WARNING:Xst:647 - Input <config_mem_bram_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <dbgevt_ff_empty<7:4>> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <cfmem_wb_dout<31:15>> is never assigned. Tied to value 00000000000000000.
WARNING:Xst:1305 - Output <config_mem_bram_wen> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <vxs_trigger_data> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <vxs_clk_ddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <config_mem_bram_en> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <any_self_trig> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <readback_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vxs_clk_div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <config_mem_bram_data_out> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <vxs_fr_start_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_ct_bos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <write_lsb> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <wrcount_address_ff> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_fifo_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wea_ring<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wait_bram> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <two_ch_sz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <trg_done> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <threshold> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t_threshold> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t_fraction> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <t_cf_max_dist> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <t_baseline> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sysmon_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <some_event_fifo_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_frame> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <size_calc_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <si_a_clk_to_dly> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <si_a_clk_to_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_bos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <self_trig_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sec_alg_is_on> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <res_ct_bos_sr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <res_ct_bos_edge_detected> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ready_dly> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <rdcount_address_ff> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rd_frame_ff> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <rd_fifo_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rbuf_din[7]> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rbuf_din[6]> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rbuf_din[5]> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rbuf_din[4]> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rbuf_din[3]> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rbuf_din[2]> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rbuf_din[1]> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rbuf_din[0]> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prescaler_base> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_t_cfd_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_t_cfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_src_id> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_lat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_cfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_basel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <latency<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <is_normal_mode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <framewidth_slv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <frac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <flt_err> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <first_ev_of_spill> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fbos_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <event_fifos_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <event_fifo_rden> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <event_fifo_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <event_fifo_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<13><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<13><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<12><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<12><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<11><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<11><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<10><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<10><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<9><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<9><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<8><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<8><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<7><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<7><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<6><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<6><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<5><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<5><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<4><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<4><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<3><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<3><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<2><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<2><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<1><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<1><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<0><31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_settings<0><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_inc<7><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_inc<6><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_inc<5><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_inc<4><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_inc<3><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_inc<2><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_inc<1><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_inc<0><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <del_count> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:646 - Signal <del_ce<7><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_ce<6><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_ce<5><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_ce<4><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_ce<3><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_ce<2><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_ce<1><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <del_ce<0><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_state_ana_ilm<31:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dbg_state_ana_ilm<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <data_latch_rst<7><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_latch_rst<6><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_latch_rst<5><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_latch_rst<4><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_latch_rst<3><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_latch_rst<2><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_latch_rst<1><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_latch_rst<0><14:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_latch_i<7><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_latch_i<6><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_latch_i<5><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_latch_i<4><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_latch_i<3><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_latch_i<2><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_latch_i<1><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_latch_i<0><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <data_latch<7><14:12>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <data_latch<6><14:12>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <data_latch<5><14:12>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <data_latch<4><14:12>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <data_latch<3><14:12>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <data_latch<2><14:12>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <data_latch<1><14:12>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <data_latch<0><14:12>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:1780 - Signal <data_i_debug2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_i_debug1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_i_ddr_fifo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_i<7><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_i<6><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_i<5><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_i<4><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_i<3><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_i<2><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_i<1><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_i<0><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_del<7><14>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_del<7><13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_del<6><14>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_del<6><13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_del<5><14>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_del<5><13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_del<4><14>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_del<4><13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_del<3><14>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_del<3><13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_del<2><14>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_del<2><13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_del<1><14>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_del<1><13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_del<0><14>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_del<0><13:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_consist_i<7><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_consist_i<6><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_consist_i<5><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_consist_i<4><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_consist_i<3><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_consist_i<2><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_consist_i<1><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_consist_i<0><14:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <config_mem_bram_addr_i> is used but never assigned. This sourceless signal will be automatically connected to value 1000000000011111.
WARNING:Xst:1780 - Signal <coarse_t> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <channel_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <channel_has_hits> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch_sz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch_counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cf_max_dist> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cf_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <buffer_fifos_full> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:1780 - Signal <buffer_fifo_rden> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <buffer_fifo_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <buffer_fifo_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_dir> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bos_logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bos_edge_detected> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bos_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <begin_end_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <before_zc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <baseline> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_ch_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <after_zc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <cfmem_wb_stb> equivalent to <cfmem_wb_cyc> has been removed
    Register <data_latch_rst[1]> equivalent to <data_latch_rst[0]> has been removed
    Register <data_latch_rst[2]> equivalent to <data_latch_rst[0]> has been removed
    Register <data_latch_rst[3]> equivalent to <data_latch_rst[0]> has been removed
    Register <data_latch_rst[4]> equivalent to <data_latch_rst[0]> has been removed
    Register <data_latch_rst[5]> equivalent to <data_latch_rst[0]> has been removed
    Register <data_latch_rst[6]> equivalent to <data_latch_rst[0]> has been removed
    Register <data_latch_rst[7]> equivalent to <data_latch_rst[0]> has been removed
    Register <reset_sync0> equivalent to <reset_sync> has been removed
    Register <reset_sync1> equivalent to <reset_sync> has been removed
    Register <reset_sync2> equivalent to <reset_sync> has been removed
    Register <reset_sync3> equivalent to <reset_sync> has been removed
    Register <reset_sync4> equivalent to <reset_sync> has been removed
    Register <reset_sync5> equivalent to <reset_sync> has been removed
    Register <reset_sync6> equivalent to <reset_sync> has been removed
    Register <wr_fifo_pl1[1]> equivalent to <wr_fifo_pl1[0]> has been removed
    Register <wr_fifo_pl1[2]> equivalent to <wr_fifo_pl1[0]> has been removed
    Register <wr_fifo_pl1[3]> equivalent to <wr_fifo_pl1[0]> has been removed
    Register <wr_fifo_pl1[4]> equivalent to <wr_fifo_pl1[0]> has been removed
    Register <wr_fifo_pl1[5]> equivalent to <wr_fifo_pl1[0]> has been removed
    Register <wr_fifo_pl1[6]> equivalent to <wr_fifo_pl1[0]> has been removed
    Register <wr_fifo_pl1[7]> equivalent to <wr_fifo_pl1[0]> has been removed
    Found finite state machine <FSM_11> for signal <cfmem_logic>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 10                                             |
    | Clock              | clk_cfmem                 (rising_edge)        |
    | Power Up State     | st_wait                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <rdout_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | adc_clk                   (rising_edge)        |
    | Power Up State     | st_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit register for signal <cfmem_wb_dout<14:0>>.
    Found 10-bit register for signal <cfmem_wb_addr>.
    Found 1-bit register for signal <cfmem_wb_cyc>.
    Found 4-bit register for signal <cfmem_wb_we>.
    Found 1-bit register for signal <bos_i>.
    Found 2-bit register for signal <bos_sr>.
    Found 10-bit adder for signal <cfmem_wb_addr$addsub0000>.
    Found 15-bit 8-to-1 multiplexer for signal <cfmem_wb_dout_14_0$varindex0000> created at line 1024.
    Found 192-bit register for signal <data_i_pl1>.
    Found 15-bit register for signal <data_latch_rst<0>>.
    Found 12-bit down counter for signal <data_latch_rst_cnt>.
    Found 12-bit comparator greater for signal <data_latch_rst_cnt$cmp_gt0000> created at line 916.
    Found 12-bit comparator lessequal for signal <data_latch_rst_cnt$cmp_le0000> created at line 916.
    Found 4-bit register for signal <dbg_state_amc_if>.
    Found 1-bit register for signal <del_action>.
    Found 2-bit register for signal <del_action_sr>.
    Found 2-bit register for signal <del_latch_reset_sr>.
    Found 5-bit register for signal <del_load_cnt>.
    Found 5-bit adder for signal <del_load_cnt$addsub0000>.
    Found 448-bit register for signal <del_settings>.
    Found 15-bit up counter for signal <fifo_address>.
    Found 2-bit register for signal <flt_sr>.
    Found 13-bit register for signal <fr_counter>.
    Found 13-bit subtractor for signal <fr_counter$share0000> created at line 747.
    Found 192-bit register for signal <frame_pl1>.
    Found 13-bit register for signal <framewidth>.
    Found 16-bit register for signal <latency>.
    Found 1-bit register for signal <load_i>.
    Found 1-bit register for signal <rd_address_ff>.
    Found 15-bit up counter for signal <read_addresses>.
    Found 1-bit register for signal <read_ram>.
    Found 1-bit register for signal <reset_i>.
    Found 1-bit register for signal <reset_sync>.
    Found 10-bit register for signal <src_id>.
    Found 32-bit register for signal <timestamp_base>.
    Found 1-bit register for signal <trigger_i>.
    Found 1-bit register for signal <wr_fifo_pl1<0>>.
    Found 120-bit register for signal <write_addresses>.
    Found 15-bit adder for signal <write_addresses_0$addsub0000> created at line 616.
    Found 15-bit adder for signal <write_addresses_1$addsub0000> created at line 616.
    Found 15-bit adder for signal <write_addresses_2$addsub0000> created at line 616.
    Found 15-bit adder for signal <write_addresses_3$addsub0000> created at line 616.
    Found 15-bit adder for signal <write_addresses_4$addsub0000> created at line 616.
    Found 15-bit adder for signal <write_addresses_5$addsub0000> created at line 616.
    Found 15-bit adder for signal <write_addresses_6$addsub0000> created at line 616.
    Found 15-bit adder for signal <write_addresses_7$addsub0000> created at line 616.
    Found 1-bit register for signal <write_fifo>.
    Found 1-bit register for signal <write_ring>.
INFO:Xst:738 - HDL ADVISOR - 448 flip-flops were inferred for signal <del_settings>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  10 Counter(s).
	inferred 1301 D-type flip-flop(s).
	inferred  11 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <amc_if_8ch_MEP> synthesized.


Synthesizing Unit <cpld_if>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/cpld_interface/rtl/cpld_interface.vhd".
WARNING:Xst:647 - Input <config_mem_BRAM_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <f_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <control[10]> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <SI_FLAGS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <control[11]> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <config_mem_BRAM_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <control[12]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[0]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[13]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[1]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[14]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[2]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[20]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[15]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[3]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[21]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[16]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[4]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[22]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[17]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[5]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[23]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[18]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[6]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[24]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[19]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[7]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[25]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[30]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[8]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[31]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[26]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[9]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[32]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[27]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[33]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[28]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[34]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[29]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[35]> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <nCLK_40MHZ> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <init_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <config_mem_BRAM_Addr_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RST_Startup_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FastRegCMD<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK_240MHZ_90> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK_40MHZ_VDSP            (rising_edge)        |
    | Power Up State     | wait_for_lock                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | CLK_240MHZ                (rising_edge)        |
    | Reset              | RST_Startup_1             (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_for_rising_strobe                         |
    | Power Up State     | wait_for_rising_strobe                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <state1>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_40MHZ                 (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <f_Ready>.
    Found 256-bit register for signal <FastRegister>.
    Found 1-bit tristate buffer for signal <control[35]>.
    Found 1-bit tristate buffer for signal <control[34]>.
    Found 1-bit tristate buffer for signal <control[33]>.
    Found 1-bit tristate buffer for signal <control[32]>.
    Found 1-bit tristate buffer for signal <control[31]>.
    Found 1-bit tristate buffer for signal <control[30]>.
    Found 1-bit tristate buffer for signal <control[29]>.
    Found 1-bit tristate buffer for signal <control[28]>.
    Found 1-bit tristate buffer for signal <control[27]>.
    Found 1-bit tristate buffer for signal <control[26]>.
    Found 1-bit tristate buffer for signal <control[25]>.
    Found 1-bit tristate buffer for signal <control[24]>.
    Found 1-bit tristate buffer for signal <control[23]>.
    Found 1-bit tristate buffer for signal <control[22]>.
    Found 1-bit tristate buffer for signal <control[21]>.
    Found 1-bit tristate buffer for signal <control[20]>.
    Found 1-bit tristate buffer for signal <control[19]>.
    Found 1-bit tristate buffer for signal <control[18]>.
    Found 1-bit tristate buffer for signal <control[17]>.
    Found 1-bit tristate buffer for signal <control[16]>.
    Found 1-bit tristate buffer for signal <control[15]>.
    Found 1-bit tristate buffer for signal <control[14]>.
    Found 1-bit tristate buffer for signal <control[13]>.
    Found 1-bit tristate buffer for signal <control[12]>.
    Found 1-bit tristate buffer for signal <control[11]>.
    Found 1-bit tristate buffer for signal <control[10]>.
    Found 1-bit tristate buffer for signal <control[9]>.
    Found 1-bit tristate buffer for signal <control[8]>.
    Found 1-bit tristate buffer for signal <control[7]>.
    Found 1-bit tristate buffer for signal <control[6]>.
    Found 1-bit tristate buffer for signal <control[5]>.
    Found 1-bit tristate buffer for signal <control[4]>.
    Found 1-bit tristate buffer for signal <control[3]>.
    Found 1-bit tristate buffer for signal <control[2]>.
    Found 1-bit tristate buffer for signal <control[1]>.
    Found 1-bit tristate buffer for signal <control[0]>.
    Found 8-bit register for signal <FastRegADDR>.
    Found 8-bit register for signal <FastRegCMD>.
    Found 1-bit register for signal <FastRegUPD>.
    Found 1-bit register for signal <FastRegUPDfinished>.
    Found 10-bit down counter for signal <LOOP_A>.
    Found 10-bit comparator greater for signal <LOOP_A$cmp_gt0000> created at line 195.
    Found 32-bit register for signal <MemoryIn>.
    Found 4-bit register for signal <MemoryWE>.
    Found 10-bit register for signal <PhysMemoryAddr<14:5>>.
    Found 1-bit register for signal <RST_Startup_1>.
    Found 1-bit register for signal <RST_Startup_2>.
    Found 1-bit register for signal <Spy_RD>.
    Found 1-bit register for signal <sReady>.
    Found 1-bit register for signal <sStrobe>.
    Found 1-bit register for signal <sStrobe_temp>.
    Found 4-bit register for signal <tMemoryWE>.
    Found 1-bit register for signal <tSpy_RD>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 332 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  36 Tristate(s).
Unit <cpld_if> synthesized.


Synthesizing Unit <tcs_if_MEP>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/tcs_if/rtl/tcs_if_MEP.vhd".
WARNING:Xst:647 - Input <readout_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SPILL_NO> is never assigned. Tied to value 00000000000.
WARNING:Xst:646 - Signal <WRCOUNT_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WRCOUNT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TCS_WORD<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TCS_WORD<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RDCOUNT_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RDCOUNT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <EventToFIFO>.
    Found 32-bit register for signal <FIFO_DI>.
    Found 24-bit up counter for signal <sEVENT_NO>.
    Found 32-bit up counter for signal <sTIMESTAMP>.
    Found 1-bit register for signal <TIMESTAMP_WE>.
    Summary:
	inferred   2 Counter(s).
	inferred  34 D-type flip-flop(s).
Unit <tcs_if_MEP> synthesized.


Synthesizing Unit <arwen_s_prog>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/arwen_s_prog.vhd".
WARNING:Xst:647 - Input <wb_dat_i<31:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <start_reading_sr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ila_data<63:56>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <ila_data<49:47>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:1780 - Signal <counter_tc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter<6:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <cnt_rst> equivalent to <arwen_prog> has been removed
    Register <wb_stb> equivalent to <wb_cyc> has been removed
    Register <wb_dat_o[3]> equivalent to <wb_dat_o[2]> has been removed
    Found finite state machine <FSM_16> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | sleep                                          |
    | Power Up State     | sleep                                          |
    | Recovery State     | sleep                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 29-bit register for signal <end_addr>.
    Found 1-bit register for signal <wb_cyc>.
    Found 4-bit register for signal <wb_we>.
    Found 3-bit register for signal <wb_dat_o<2:0>>.
    Found 1-bit register for signal <binfile_fifo_ren>.
    Found 10-bit register for signal <wb_adr>.
    Found 29-bit register for signal <start_addr>.
    Found 1-bit register for signal <arwen_cclk>.
    Found 1-bit register for signal <arwen_d0>.
    Found 1-bit register for signal <arwen_prog>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <counter_load>.
    Found 1-bit register for signal <counter_rst>.
    Found 2-bit register for signal <fastreg_prog_sr>.
    Found 1-bit register for signal <prog>.
    Found 32-bit register for signal <prog_data_sr>.
    Found 1-bit register for signal <start_reading_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 119 D-type flip-flop(s).
Unit <arwen_s_prog> synthesized.


Synthesizing Unit <i2c_master_top>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/i2c_master_top.vhd".
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 1-bit register for signal <al>.
    Found 8-bit register for signal <cr>.
    Found 8-bit register for signal <ctr>.
    Found 1-bit register for signal <iack_o>.
    Found 1-bit register for signal <irq_flag>.
    Found 16-bit register for signal <prer>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 8-bit register for signal <txr>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_dat_o$mux0001> created at line 191.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <i2c_master_top> synthesized.


Synthesizing Unit <sdr_slink>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/sdr_slink.vhd".
WARNING:Xst:646 - Signal <fifo_wrcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_rdcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_17> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | link_clk                  (rising_edge)        |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit register for signal <data_out_sr>.
    Found 1-bit register for signal <fifo_ren>.
    Found 1-bit register for signal <fifo_rst>.
    Found 1-bit register for signal <link_marker>.
    Found 3-bit register for signal <link_out>.
    Found 1-bit register for signal <resetdone>.
    Found 4-bit register for signal <sendcounter>.
    Found 4-bit subtractor for signal <sendcounter$addsub0000> created at line 160.
    Found 5-bit register for signal <startupcounter>.
    Found 5-bit subtractor for signal <startupcounter$addsub0000> created at line 136.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <sdr_slink> synthesized.


Synthesizing Unit <sweep_ctrl>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/sweep_ctrl.vhd".
    Register <cfmem_stb> equivalent to <cfmem_cyc> has been removed
    Found finite state machine <FSM_18> for signal <monitor_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | monitor_state$cmp_eq0000  (positive)           |
    | Power Up State     | change_si                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <spy_write_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | spy_clk                   (rising_edge)        |
    | Clock enable       | spy_write_state$and0000   (positive)           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <ctrl_state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 63                                             |
    | Inputs             | 22                                             |
    | Outputs            | 25                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | startup                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <load_ctrl_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | cfmem_clk                 (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <edge_count_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | tcs_clk                   (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <spy_do<31:29>>.
    Found 16-bit register for signal <spy_do<15:0>>.
    Found 1-bit register for signal <si_g_oop>.
    Found 1-bit register for signal <sweep_done>.
    Found 1-bit register for signal <cfmem_cyc>.
    Found 1-bit register for signal <si_a_oop>.
    Found 1-bit register for signal <si_b_oop>.
    Found 10-bit register for signal <cfmem_addr>.
    Found 32-bit register for signal <cfmem_value>.
    Found 1-bit register for signal <cnt_en>.
    Found 1-bit register for signal <coarse_incr>.
    Found 1-bit register for signal <coarse_load>.
    Found 1-bit register for signal <coarse_rst>.
    Found 8-bit register for signal <coarse_value>.
    Found 8-bit subtractor for signal <coarse_value$addsub0000> created at line 596.
    Found 10-bit register for signal <ctrl_state_sr>.
    Found 1-bit register for signal <dont_wait_tcs_rdy>.
    Found 8-bit register for signal <edge_count_state_spy_sr>.
    Found 8-bit register for signal <edge_count_state_sr>.
    Found 1-bit register for signal <fine_incr>.
    Found 1-bit register for signal <fine_load>.
    Found 1-bit register for signal <fine_rst>.
    Found 8-bit register for signal <fine_value>.
    Found 8-bit adder for signal <fine_value$addsub0000> created at line 597.
    Found 1-bit register for signal <hit_cnt_en>.
    Found 1-bit register for signal <hit_cnt_one_en>.
    Found 1-bit register for signal <hit_cnt_zero_en>.
    Found 3-bit register for signal <mon_val>.
    Found 4-bit register for signal <monitor_state_sr>.
    Found 3-bit register for signal <monitored_oop>.
    Found 1-bit xor2 for signal <monitored_oop_0$xor0000> created at line 328.
    Found 1-bit xor2 for signal <monitored_oop_0$xor0001> created at line 328.
    Found 8-bit register for signal <n_coarse_step>.
    Found 8-bit subtractor for signal <n_coarse_step$addsub0000> created at line 537.
    Found 8-bit register for signal <n_coarse_steps>.
    Found 8-bit comparator greater for signal <n_coarse_steps$cmp_gt0000> created at line 482.
    Found 6-bit register for signal <n_fine_step>.
    Found 6-bit subtractor for signal <n_fine_step$addsub0000> created at line 541.
    Found 16-bit register for signal <n_samples>.
    Found 16-bit comparator greater for signal <n_samples$cmp_gt0000> created at line 477.
    Found 2-bit register for signal <n_si_to_sweep>.
    Found 2-bit adder for signal <n_si_to_sweep$share0000> created at line 470.
    Found 3-bit register for signal <oop>.
    Found 1-bit register for signal <phase_align_done_i>.
    Found 1-bit register for signal <rst_cnt>.
    Found 1-bit register for signal <spy_wr_i>.
    Found 6-bit register for signal <spy_write_state_sr>.
    Summary:
	inferred   5 Finite State Machine(s).
	inferred 181 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <sweep_ctrl> synthesized.


Synthesizing Unit <single_channel_aurora_xc5vsx95t>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/ipcore/single_channel_aurora_xc5vsx95t.vhd".
WARNING:Xst:1780 - Signal <tile0_rxchbondo1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rxchbondo0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <single_channel_aurora_xc5vsx95t> synthesized.


Synthesizing Unit <vxs_interface>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/data_out_manager/rtl/vxs_interface.vhd".
WARNING:Xst:2563 - Inout <VXS_A_N[5]> is never assigned. Tied to value Z.
WARNING:Xst:647 - Input <VXS_SDA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <VXS_A_P[5]> is never assigned. Tied to value Z.
    Found 1-bit tristate buffer for signal <VXS_A_N[5]>.
    Found 1-bit tristate buffer for signal <VXS_A_P[5]>.
    Summary:
	inferred   2 Tristate(s).
Unit <vxs_interface> synthesized.


Synthesizing Unit <tranceiver_main>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/arwen_prog/rtl/tranceiver_main.vhd".
WARNING:Xst:2563 - Inout <control[10]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[11]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[12]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[0]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[13]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[1]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[14]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[2]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[20]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[15]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[3]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[21]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[16]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[4]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[22]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[17]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[5]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[23]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[18]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[6]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[24]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[19]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[7]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[30]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[25]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[8]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[31]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[26]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[9]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[27]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[32]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[33]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[28]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[34]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[29]> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <control[35]> is never assigned. Tied to value Z.
WARNING:Xst:646 - Signal <rxnotintable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_trg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <rxenpcommaalign> equivalent to <rxenmcommaalign> has been removed
    Found 1-bit tristate buffer for signal <control[35]>.
    Found 1-bit tristate buffer for signal <control[34]>.
    Found 1-bit tristate buffer for signal <control[33]>.
    Found 1-bit tristate buffer for signal <control[32]>.
    Found 1-bit tristate buffer for signal <control[31]>.
    Found 1-bit tristate buffer for signal <control[30]>.
    Found 1-bit tristate buffer for signal <control[29]>.
    Found 1-bit tristate buffer for signal <control[28]>.
    Found 1-bit tristate buffer for signal <control[27]>.
    Found 1-bit tristate buffer for signal <control[26]>.
    Found 1-bit tristate buffer for signal <control[25]>.
    Found 1-bit tristate buffer for signal <control[24]>.
    Found 1-bit tristate buffer for signal <control[23]>.
    Found 1-bit tristate buffer for signal <control[22]>.
    Found 1-bit tristate buffer for signal <control[21]>.
    Found 1-bit tristate buffer for signal <control[20]>.
    Found 1-bit tristate buffer for signal <control[19]>.
    Found 1-bit tristate buffer for signal <control[18]>.
    Found 1-bit tristate buffer for signal <control[17]>.
    Found 1-bit tristate buffer for signal <control[16]>.
    Found 1-bit tristate buffer for signal <control[15]>.
    Found 1-bit tristate buffer for signal <control[14]>.
    Found 1-bit tristate buffer for signal <control[13]>.
    Found 1-bit tristate buffer for signal <control[12]>.
    Found 1-bit tristate buffer for signal <control[11]>.
    Found 1-bit tristate buffer for signal <control[10]>.
    Found 1-bit tristate buffer for signal <control[9]>.
    Found 1-bit tristate buffer for signal <control[8]>.
    Found 1-bit tristate buffer for signal <control[7]>.
    Found 1-bit tristate buffer for signal <control[6]>.
    Found 1-bit tristate buffer for signal <control[5]>.
    Found 1-bit tristate buffer for signal <control[4]>.
    Found 1-bit tristate buffer for signal <control[3]>.
    Found 1-bit tristate buffer for signal <control[2]>.
    Found 1-bit tristate buffer for signal <control[1]>.
    Found 1-bit tristate buffer for signal <control[0]>.
    Found 5-bit register for signal <missaligned_cnt>.
    Found 5-bit adder for signal <missaligned_cnt$addsub0000> created at line 292.
    Found 1-bit register for signal <realign_doreset>.
    Found 1-bit register for signal <realign_reset>.
    Found 11-bit down counter for signal <realign_reset_cnt>.
    Found 1-bit register for signal <realign_state<0>>.
    Found 1-bit register for signal <reset_state<0>>.
    Found 1-bit register for signal <resetdone_r1>.
    Found 1-bit register for signal <resetdone_r2>.
    Found 1-bit register for signal <rxenmcommaalign>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  36 Tristate(s).
Unit <tranceiver_main> synthesized.


Synthesizing Unit <gp_iic_wrapper_wrapper>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/gp_iic_wrapper_wrapper.vhd".
WARNING:Xst:646 - Signal <wb_rst_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit tristate buffer for signal <SDA>.
    Found 2-bit tristate buffer for signal <SCL>.
    Summary:
	inferred   4 Tristate(s).
Unit <gp_iic_wrapper_wrapper> synthesized.


Synthesizing Unit <si_iic_top>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/i2c/rtl/si_iic_top.vhd".
WARNING:Xst:646 - Signal <wb_rst_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <arst_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <SDA>.
    Found 1-bit tristate buffer for signal <SCL>.
    Summary:
	inferred   2 Tristate(s).
Unit <si_iic_top> synthesized.


Synthesizing Unit <gp_if>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/gp_if/rtl/gp_if.vhd".
    Register <cfmem_wb_stb> equivalent to <cfmem_wb_cyc> has been removed
    Found finite state machine <FSM_23> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 53                                             |
    | Inputs             | 14                                             |
    | Outputs            | 15                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | sleep                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x16-bit ROM for signal <$rom0000>.
    Found 8x8-bit ROM for signal <$mux0008> created at line 478.
    Found 16x8-bit ROM for signal <$mux0006> created at line 437.
    Found 32-bit register for signal <cfmem_wb_dout>.
    Found 10-bit register for signal <cfmem_wb_addr>.
    Found 1-bit register for signal <cfmem_wb_cyc>.
    Found 4-bit register for signal <cfmem_wb_we>.
    Found 7-bit register for signal <ack_polling_counter>.
    Found 7-bit subtractor for signal <ack_polling_counter$addsub0000> created at line 526.
    Found 10-bit adder for signal <cfmem_wb_addr$share0000> created at line 293.
    Found 32-bit register for signal <counter>.
    Found 32-bit subtractor for signal <counter$share0000> created at line 293.
    Found 2-bit register for signal <data_format>.
    Found 1-bit register for signal <INIT_GP_i>.
    Found 1-bit register for signal <rd_stats_i>.
    Found 1-bit register for signal <rd_temps_i>.
    Found 32-bit register for signal <read_data_i>.
    Found 1-bit register for signal <read_part>.
    Found 1-bit register for signal <reg_16_bit>.
    Found 16-bit register for signal <reg_addr>.
    Found 16-bit adder for signal <reg_addr$addsub0000> created at line 383.
    Found 8-bit register for signal <reg_counter>.
    Found 8-bit subtractor for signal <reg_counter$share0000> created at line 293.
    Found 1-bit register for signal <set_DACs_i>.
    Found 1-bit register for signal <set_IPs_i>.
    Found 14-bit register for signal <shift_reg>.
    Found 7-bit register for signal <slave_addr>.
    Found 1-bit register for signal <stb>.
    Found 1-bit register for signal <upper_iic_on>.
    Found 1-bit register for signal <we>.
    Found 4-bit register for signal <wr_part>.
    Found 1-bit register for signal <write_cfmem_to_eeprom_i>.
    Found 32-bit register for signal <write_data>.
    Found 1-bit register for signal <write_eeprom_to_cfmem_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 ROM(s).
	inferred 213 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <gp_if> synthesized.


Synthesizing Unit <si_if>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/submodules/si_if/rtl/si_if.vhd".
    Found finite state machine <FSM_24> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <load_si>.
    Found 1-bit register for signal <phase_align_si>.
    Found 2-bit register for signal <sr_load_si>.
    Found 2-bit register for signal <sr_phase_align_si>.
    Found 2-bit register for signal <sr_sweep_si>.
    Found 1-bit register for signal <sweep_si>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <si_if> synthesized.


Synthesizing Unit <gbase_top>.
    Related source file is "C:/Users/Panco/Desktop/GandArw - mio/rtl/gbase_top.vhd".
WARNING:Xst:647 - Input <va_spyread> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arwen_data_a_n<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arwen_data_a_n<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arwen_data_a_p<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arwen_data_a_p<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <arwen_data_c_n<14:5>> is never assigned.
WARNING:Xst:1306 - Output <arwen_data_c_p<14:5>> is never assigned.
WARNING:Xst:653 - Signal <wb[0].we> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <unused> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tcs_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <si_a_clk_to_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <si_a_clk_to_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila_trg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <gtp_reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <fr_tcs_ctrl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fr_or_self_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<255:140>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<131:73>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<69:62>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<59:54>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<49:46>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<42:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<30:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<21:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<16:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fastregister_i<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <config_mem_bram_en> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <clk_ocx_155> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_120mhz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_self_trig> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit tristate buffer for signal <gp<4:3>>.
    Summary:
	inferred   2 Tristate(s).
Unit <gbase_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x4-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
 45x8-bit ROM                                          : 1
 4x1-bit ROM                                           : 1
 4x16-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 51
 10-bit adder                                          : 3
 13-bit subtractor                                     : 2
 14-bit adder                                          : 1
 14-bit subtractor                                     : 3
 15-bit adder                                          : 8
 15-bit subtractor                                     : 1
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 2-bit adder                                           : 3
 24-bit adder                                          : 1
 25-bit subtractor                                     : 1
 3-bit adder                                           : 1
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
# Counters                                             : 23
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 12-bit down counter                                   : 1
 15-bit up counter                                     : 9
 16-bit down counter                                   : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 5-bit down counter                                    : 2
 6-bit down counter                                    : 1
# Registers                                            : 1247
 1-bit register                                        : 1005
 10-bit register                                       : 20
 13-bit register                                       : 3
 14-bit register                                       : 4
 15-bit register                                       : 9
 16-bit register                                       : 14
 17-bit register                                       : 2
 2-bit register                                        : 37
 21-bit register                                       : 2
 24-bit register                                       : 16
 25-bit register                                       : 1
 29-bit register                                       : 4
 3-bit register                                        : 20
 32-bit register                                       : 28
 33-bit register                                       : 3
 34-bit register                                       : 4
 4-bit register                                        : 31
 5-bit register                                        : 5
 6-bit register                                        : 2
 7-bit register                                        : 3
 8-bit register                                        : 34
# Comparators                                          : 5
 10-bit comparator greater                             : 1
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 13
 1-bit 11-to-1 multiplexer                             : 2
 15-bit 8-to-1 multiplexer                             : 1
 16-bit 11-to-1 multiplexer                            : 1
 24-bit 8-to-1 multiplexer                             : 1
 4-bit 11-to-1 multiplexer                             : 3
 8-bit 11-to-1 multiplexer                             : 2
 8-bit 8-to-1 multiplexer                              : 3
# Tristates                                            : 134
 1-bit tristate buffer                                 : 134
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_24> for best encoding.
Optimizing FSM <inst_si_if/state/FSM> on signal <state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00
 wait_load        | 01
 wait_sweep       | 11
 wait_phase_align | 10
------------------------------
Analyzing FSM <FSM_23> for best encoding.
Optimizing FSM <gp_if/state/FSM> on signal <state[1:9]> with one-hot encoding.
----------------------------------------
 State                     | Encoding
----------------------------------------
 sleep                     | 000000001
 startup_dac               | 000100000
 startup_temp              | 100000000
 write_eeprom_to_cf_mem    | 000001000
 write_cf_mem_to_eeprom    | 000010000
 write_tmp_to_cf_mem       | 000000010
 write_arw_stats_to_cf_mem | 010000000
 set_dac_vals              | 000000100
 set_arw_vals              | 001000000
----------------------------------------
Analyzing FSM <FSM_22> for best encoding.
Optimizing FSM <inst_si_if/si_sweep_inst/edge_count_state/FSM> on signal <edge_count_state[1:9]> with one-hot encoding.
---------------------------------
 State              | Encoding
---------------------------------
 start_count        | 000000100
 wait_load_count    | 000000010
 start_monitor      | 001000000
 wait_start_monitor | 000100000
 monitor            | 010000000
 count              | 000001000
 write_count        | 000010000
 wait_write_count   | 100000000
 idle               | 000000001
---------------------------------
Analyzing FSM <FSM_21> for best encoding.
Optimizing FSM <inst_si_if/si_sweep_inst/load_ctrl_state/FSM> on signal <load_ctrl_state[1:3]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 load_phase_cfg      | 010
 wait_load_phase_cfg | 011
 load_sweep_cfg      | 001
 wait_load_sweep_cfg | 100
 idle                | 000
---------------------------------
Analyzing FSM <FSM_20> for best encoding.
Optimizing FSM <inst_si_if/si_sweep_inst/ctrl_state/FSM> on signal <ctrl_state[1:23]> with one-hot encoding.
--------------------------------------------------
 State                 | Encoding
--------------------------------------------------
 startup               | 00000000000000000000001
 init                  | 00000000000000000010000
 load_cfg              | 00000000000000000001000
 wait_load_cfg         | 00000000000000000000100
 wait_init_fine_step   | 00000000000000000100000
 next_si               | 00000000000000001000000
 count                 | 00000000000001000000000
 wait_count            | 00000000000000100000000
 count_done            | 00000000000010000000000
 do_coarse_step        | 00000000100000000000000
 do_fine_step          | 00000000001000000000000
 reset_fine_step       | 00000000000100000000000
 wait_reset_fine_step  | 00000000010000000000000
 wait_coarse_step      | 00000000000000010000000
 wait_fine_step        | 00000001000000000000000
 load                  | 00000010000000000000000
 wait_load             | 00001000000000000000000
 next_si_load          | 00000100000000000000000
 load_fine_step        | 00010000000000000000000
 wait_load_fine_step   | 00100000000000000000000
 load_coarse_step      | 01000000000000000000000
 wait_load_coarse_step | 10000000000000000000000
 idle                  | 00000000000000000000010
--------------------------------------------------
Analyzing FSM <FSM_19> for best encoding.
Optimizing FSM <inst_si_if/si_sweep_inst/spy_write_state/FSM> on signal <spy_write_state[1:5]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 step       | 00010
 count      | 00100
 count_zero | 01000
 count_one  | 10000
 idle       | 00001
------------------------
Analyzing FSM <FSM_18> for best encoding.
Optimizing FSM <inst_si_if/si_sweep_inst/monitor_state/FSM> on signal <monitor_state[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 change_si     | 00
 start_monitor | 01
 wait_monitor  | 10
---------------------------
Analyzing FSM <FSM_17> for best encoding.
Optimizing FSM <vxs_if/sdr_slink_to_tiger/state/FSM> on signal <state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 reset    | 000
 startup  | 001
 sleep    | 011
 prepare  | 010
 readdata | 110
 senddata | 111
----------------------
Analyzing FSM <FSM_16> for best encoding.
Optimizing FSM <arwen_prog_1/state/FSM> on signal <state[1:4]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 sleep              | 0000
 init               | 0001
 wait_for_init_high | 0011
 read_start_addr    | 0010
 wait_zero_ack      | 0110
 read_end_addr      | 0111
 programming        | 0101
 wait_one_cycle     | 0100
 read_next_word     | 1100
 write_init_done    | 1101
--------------------------------
Analyzing FSM <FSM_15> for best encoding.
Optimizing FSM <cpld_if/state1/FSM> on signal <state1[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 toggle_1 | 11
 toggle_2 | 01
----------------------
Analyzing FSM <FSM_14> for best encoding.
Optimizing FSM <cpld_if/state0/FSM> on signal <state0[1:2]> with gray encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 wait_for_rising_strobe  | 00
 wait_state              | 11
 wait_for_falling_strobe | 01
 spy_read_end            | 10
-------------------------------------
Analyzing FSM <FSM_13> for best encoding.
Optimizing FSM <cpld_if/state/FSM> on signal <state[1:4]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 wait_for_lock | 0001
 reset1        | 0010
 reset2        | 0100
 done          | 1000
---------------------------
Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <inst_mcs_amcs.inst_amc_if_MEP/rdout_state/FSM> on signal <rdout_state[1:5]> with one-hot encoding.
-------------------------------
 State             | Encoding
-------------------------------
 st_idle           | 00001
 st_read_addr_fifo | 00010
 st_load_address   | 00100
 st_wait_ram       | 01000
 st_wr_frame       | 10000
-------------------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <inst_mcs_amcs.inst_amc_if_MEP/cfmem_logic/FSM> on signal <cfmem_logic[1:3]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_wait         | 000
 st_srcid        | 010
 st_latency      | 110
 st_baseline     | 111
 st_cfd          | 101
 st_t_cfd        | 100
 st_changedelays | 011
 st_writeedges   | 001
-----------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <stat_if_1/state/FSM> on signal <state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 st_sleep     | 00
 st_wr_stats  | 01
 st_wr_sysmon | 10
--------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
Optimizing FSM <gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
Optimizing FSM <inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 st_idle  | 000
 st_start | 001
 st_read  | 011
 st_write | 010
 st_ack   | 111
 st_stop  | 110
----------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <stat_if_1/sys_mon_1/Counter/FSM> on signal <Counter[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 10
 10    | 01
 11    | 00
-------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <gtp_if_1/send_state/FSM> on signal <send_state[1:8]> with one-hot encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00000001
 send_start_addr  | 00000010
 send_start_addr1 | 00000100
 send_start_addr2 | 00001000
 send_end_addr    | 00010000
 send_end_addr1   | 00100000
 send_end_addr2   | 01000000
 receive          | 10000000
------------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <cfmem_wb/lock/FSM> on signal <lock[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 101   | 000010
 100   | 000100
 011   | 001000
 010   | 010000
 001   | 100000
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <data_out_manager/read_MEP/FSM> on signal <read_MEP[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 read_1    | 01
 read_2    | 11
 read_data | 10
-----------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <inst_si_if/si_load_inst/ctrl_state/FSM> on signal <ctrl_state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 load    | 01
 do_load | 11
 next_si | 10
 sleep   | 00
---------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <inst_si_if/si_load_inst/cfmem_state/FSM> on signal <cfmem_state[1:1]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 read_cfmem  | 1
 write_cfmem | unreached
 sleep       | 0
-------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/MEP_frame/FSM> on signal <MEP_frame[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 0000  | 00000000000001
 0001  | 00000000001000
 0010  | 00000000010000
 0011  | 00000000100000
 0100  | 00000001000000
 0101  | 00000010000000
 0110  | 00000100000000
 0111  | 00001000000000
 1000  | 00010000000000
 1001  | 00100000000000
 1010  | 01000000000000
 1011  | 10000000000000
 1100  | 00000000000010
 1101  | 00000000000100
-------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state/FSM> on signal <c_state[1:18]> with one-hot encoding.
Optimizing FSM <gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state/FSM> on signal <c_state[1:18]> with one-hot encoding.
Optimizing FSM <inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/c_state/FSM> on signal <c_state[1:18]> with one-hot encoding.
-------------------------------
 State   | Encoding
-------------------------------
 idle    | 000000000000000001
 start_a | 000000000000000010
 start_b | 000000000000100000
 start_c | 000000000001000000
 start_d | 000000000010000000
 start_e | 000000000100000000
 stop_a  | 000000000000000100
 stop_b  | 000000001000000000
 stop_c  | 000000010000000000
 stop_d  | 000000100000000000
 rd_a    | 000000000000010000
 rd_b    | 000001000000000000
 rd_c    | 000010000000000000
 rd_d    | 000100000000000000
 wr_a    | 000000000000001000
 wr_b    | 001000000000000000
 wr_c    | 010000000000000000
 wr_d    | 100000000000000000
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <inst_trigger_led/state/FSM> on signal <state[1:2]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 do_orange | 11
 do_red    | 10
 do_green  | 01
 led_off   | 00
-----------------------
Reading core <ipcore_dir/gbase_top_icon.ngc>.
Reading core <../submodules/data_out_manager/ipcore/data_out_main_fifo.ngc>.
Reading core <../submodules/data_out_manager/ipcore/header_fifo.ngc>.
Reading core <ipcore_dir/wb_to_ram_ila.ngc>.
Reading core <ipcore_dir/gtp_if_ila.ngc>.
Reading core <../submodules/arwen_prog/ipcore/binfile_fifo.ngc>.
Reading core <../ipcore/the_spy_fifo.ngc>.
Reading core <ipcore_dir/prog_ila.ngc>.
Loading core <gbase_top_icon> for timing and area information for instance <Inst_chipscope_icon.Inst_icon>.
Loading core <data_out_main_fifo> for timing and area information for instance <data_fifo_1>.
Loading core <header_fifo> for timing and area information for instance <header_fifo_1>.
Loading core <wb_to_ram_ila> for timing and area information for instance <Inst_chipscope.Inst_wb_to_ram_ila>.
Loading core <gtp_if_ila> for timing and area information for instance <Inst_chipscope.gtp_if_ila_1>.
Loading core <binfile_fifo> for timing and area information for instance <binfile_fifo_1>.
Loading core <the_spy_fifo> for timing and area information for instance <the_spy_fifo>.
Loading core <prog_ila> for timing and area information for instance <Inst_chipscope.prog_ila_1>.
INFO:Xst:2261 - The FF/Latch <cfmem_wb_addr_0> in Unit <stat_if_1> is equivalent to the following FF/Latch, which will be removed : <cfmem_wb_addr_1> 
INFO:Xst:2261 - The FF/Latch <cfmem_wb_addr_2> in Unit <stat_if_1> is equivalent to the following 3 FFs/Latches, which will be removed : <cfmem_wb_addr_6> <cfmem_wb_addr_7> <cfmem_wb_addr_8> 
INFO:Xst:2261 - The FF/Latch <num_samples_0> in Unit <inst_data_out_logic_MEP> is equivalent to the following 14 FFs/Latches, which will be removed : <data_length_0> <data_length_1> <data_length_3> <data_length_5> <data_length_6> <data_length_7> <data_length_8> <data_length_9> <data_length_10> <data_length_11> <data_length_12> <data_length_13> <data_length_14> <data_length_15> 
INFO:Xst:2261 - The FF/Latch <all_ch_size_0> in Unit <inst_data_out_logic_MEP> is equivalent to the following 15 FFs/Latches, which will be removed : <all_ch_size_1> <all_ch_size_2> <all_ch_size_3> <all_ch_size_4> <all_ch_size_5> <all_ch_size_6> <all_ch_size_7> <all_ch_size_8> <all_ch_size_9> <all_ch_size_10> <all_ch_size_11> <all_ch_size_12> <all_ch_size_13> <all_ch_size_14> <all_ch_size_15> 
INFO:Xst:2261 - The FF/Latch <framewidth_11> in Unit <inst_mcs_amcs.inst_amc_if_MEP> is equivalent to the following FF/Latch, which will be removed : <framewidth_12> 
INFO:Xst:2261 - The FF/Latch <data_latch_rst_0_0> in Unit <inst_mcs_amcs.inst_amc_if_MEP> is equivalent to the following 11 FFs/Latches, which will be removed : <data_latch_rst_0_1> <data_latch_rst_0_2> <data_latch_rst_0_3> <data_latch_rst_0_4> <data_latch_rst_0_5> <data_latch_rst_0_6> <data_latch_rst_0_7> <data_latch_rst_0_8> <data_latch_rst_0_9> <data_latch_rst_0_10> <data_latch_rst_0_11> 
INFO:Xst:2261 - The FF/Latch <cfmem_wb_we_i_0> in Unit <si_load_inst> is equivalent to the following 35 FFs/Latches, which will be removed : <cfmem_wb_we_i_1> <cfmem_wb_we_i_2> <cfmem_wb_we_i_3> <cfmem_wb_dout_i_0> <cfmem_wb_dout_i_1> <cfmem_wb_dout_i_2> <cfmem_wb_dout_i_3> <cfmem_wb_dout_i_4> <cfmem_wb_dout_i_5> <cfmem_wb_dout_i_6> <cfmem_wb_dout_i_7> <cfmem_wb_dout_i_8> <cfmem_wb_dout_i_9> <cfmem_wb_dout_i_10> <cfmem_wb_dout_i_11> <cfmem_wb_dout_i_12> <cfmem_wb_dout_i_13> <cfmem_wb_dout_i_14> <cfmem_wb_dout_i_15> <cfmem_wb_dout_i_16> <cfmem_wb_dout_i_17> <cfmem_wb_dout_i_18> <cfmem_wb_dout_i_19> <cfmem_wb_dout_i_20> <cfmem_wb_dout_i_21> <cfmem_wb_dout_i_22> <cfmem_wb_dout_i_23> <cfmem_wb_dout_i_24> <cfmem_wb_dout_i_25> <cfmem_wb_dout_i_26> <cfmem_wb_dout_i_27> <cfmem_wb_dout_i_28> <cfmem_wb_dout_i_29> <cfmem_wb_dout_i_30> <cfmem_wb_dout_i_31> 
INFO:Xst:2261 - The FF/Latch <active_sequence_8_3> in Unit <coarse_phase_shift> is equivalent to the following 7 FFs/Latches, which will be removed : <active_sequence_1_0> <active_sequence_2_1> <active_sequence_2_2> <active_sequence_3_3> <active_sequence_4_3> <active_sequence_5_2> <active_sequence_7_2> 
INFO:Xst:2261 - The FF/Latch <active_sequence_8_0> in Unit <coarse_phase_shift> is equivalent to the following 7 FFs/Latches, which will be removed : <active_sequence_2_3> <active_sequence_3_1> <active_sequence_3_2> <active_sequence_4_0> <active_sequence_4_1> <active_sequence_5_0> <active_sequence_5_1> 
INFO:Xst:2261 - The FF/Latch <active_sequence_8_2> in Unit <coarse_phase_shift> is equivalent to the following 8 FFs/Latches, which will be removed : <active_sequence_0_2> <active_sequence_0_3> <active_sequence_1_1> <active_sequence_1_3> <active_sequence_2_0> <active_sequence_4_2> <active_sequence_5_3> <active_sequence_7_3> 
INFO:Xst:2261 - The FF/Latch <active_sequence_8_1> in Unit <coarse_phase_shift> is equivalent to the following 4 FFs/Latches, which will be removed : <active_sequence_1_2> <active_sequence_3_0> <active_sequence_7_0> <active_sequence_7_1> 
INFO:Xst:2261 - The FF/Latch <cfmem_addr_1> in Unit <si_sweep_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <cfmem_addr_4> <cfmem_addr_5> <cfmem_addr_6> 
INFO:Xst:2261 - The FF/Latch <wb_adr_2> in Unit <arwen_prog_1> is equivalent to the following 4 FFs/Latches, which will be removed : <wb_adr_3> <wb_adr_4> <wb_adr_6> <wb_adr_8> 
INFO:Xst:2261 - The FF/Latch <wb_adr_0> in Unit <arwen_prog_1> is equivalent to the following 5 FFs/Latches, which will be removed : <wb_dat_o_2> <wb_we_0> <wb_we_1> <wb_we_2> <wb_we_3> 
WARNING:Xst:1426 - The value init of the FF/Latch RST_Startup_1 hinder the constant cleaning in the block cpld_if.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FFd23 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch write_ring hinder the constant cleaning in the block inst_mcs_amcs.inst_amc_if_MEP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch active_sequence_8_1 hinder the constant cleaning in the block coarse_phase_shift.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <next_state_12> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_11> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_9> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_8> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_6> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_4> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_3> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_2> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_1> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_0> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <si_nr_i_2> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arwen_add_3> (without init value) has a constant value of 0 in block <data_out_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arwen_add_2> (without init value) has a constant value of 0 in block <data_out_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <framewidth_11> has a constant value of 0 in block <inst_mcs_amcs.inst_amc_if_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_samples_0> (without init value) has a constant value of 0 in block <inst_data_out_logic_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MEP_head_1_32> has a constant value of 0 in block <inst_data_out_logic_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <all_ch_size_0> has a constant value of 0 in block <inst_data_out_logic_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_33> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_31> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_30> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_adr_2> (without init value) has a constant value of 0 in block <arwen_prog_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mon_val_0> has a constant value of 0 in block <si_sweep_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_addr_1> (without init value) has a constant value of 0 in block <si_sweep_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_8> has a constant value of 0 in block <fine_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_7> has a constant value of 0 in block <fine_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_6> has a constant value of 0 in block <fine_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_2> has a constant value of 0 in block <fine_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_1> has a constant value of 0 in block <fine_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_addr_7> (without init value) has a constant value of 0 in block <fine_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_addr_6> (without init value) has a constant value of 0 in block <fine_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_addr_5> (without init value) has a constant value of 0 in block <fine_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_addr_3> (without init value) has a constant value of 0 in block <fine_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_addr_2> (without init value) has a constant value of 0 in block <fine_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <active_sequence_8_2> has a constant value of 0 in block <coarse_phase_shift>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_wb_we_i_0> (without init value) has a constant value of 0 in block <si_load_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_20> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_18> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_17> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_14> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_13> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_30> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_29> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_28> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_27> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_26> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_25> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_24> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_18> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_11> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_10> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_9> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_8> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_7> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_6> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_4> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_3> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_2> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_1> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_0> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_wb_addr_2> (without init value) has a constant value of 0 in block <stat_if_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_29> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_28> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_27> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_26> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_25> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_24> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_18> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_11> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_10> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_9> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_8> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_7> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_6> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_4> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_3> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_2> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_1> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_0> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_33> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_31> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <latency_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <src_id_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <src_id_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_10> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_11> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_15> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_24> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_25> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_26> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_27> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_28> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_29> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_30> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_31> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <data_latch_rst_0_12> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <data_latch_rst_0_13> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <data_latch_rst_0_14> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <FastRegCMD_2> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegCMD_3> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegCMD_4> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegCMD_5> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegCMD_6> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegCMD_7> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <reg_2> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <reg_3> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_0> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_1> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_2> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_3> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_4> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_5> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_14> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_15> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <last_read_data_7> of sequential type is unconnected in block <coarse_phase_shift>.
WARNING:Xst:2677 - Node <inc_dec_reg_7> of sequential type is unconnected in block <coarse_phase_shift>.
WARNING:Xst:2404 -  FFs/Latches <data_length<15:5>> (without init value) have a constant value of 0 in block <data_out_logic_MEPv2>.
WARNING:Xst:2404 -  FFs/Latches <cfmem_wb_we_i<3:0>> (without init value) have a constant value of 0 in block <si_load>.
WARNING:Xst:2404 -  FFs/Latches <cfmem_wb_dout_i<31:0>> (without init value) have a constant value of 0 in block <si_load>.

Synthesizing (advanced) Unit <gp_if>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__mux0008> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__mux0006> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <gp_if> synthesized (advanced).

Synthesizing (advanced) Unit <si_load>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_reg_addr_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <si_load> synthesized (advanced).

Synthesizing (advanced) Unit <tcs_decode_MEP>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sCE38MHz_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <tcs_decode_MEP> synthesized (advanced).
WARNING:Xst:2677 - Node <reg_2> of sequential type is unconnected in block <tcs_decode_MEP>.
WARNING:Xst:2677 - Node <reg_3> of sequential type is unconnected in block <tcs_decode_MEP>.
WARNING:Xst:2677 - Node <last_read_data_7> of sequential type is unconnected in block <si_phase_shift_1>.
WARNING:Xst:2677 - Node <inc_dec_reg_7> of sequential type is unconnected in block <si_phase_shift_1>.
WARNING:Xst:2677 - Node <del_settings_10_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_10_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_11_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_9_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_8_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_7_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_6_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_5_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_4_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_1_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_3_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_2_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_8> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_9> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_10> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_11> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_24> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_25> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_26> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_27> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_28> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_29> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_30> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <del_settings_0_31> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <latency_15> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <data_latch_rst_0_12> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <data_latch_rst_0_13> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <data_latch_rst_0_14> of sequential type is unconnected in block <amc_if_8ch_MEP>.
WARNING:Xst:2677 - Node <FastRegCMD_2> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegCMD_3> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegCMD_4> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegCMD_5> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegCMD_6> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegCMD_7> of sequential type is unconnected in block <cpld_if>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 25
# ROMs                                                 : 6
 16x4-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
 45x8-bit ROM                                          : 1
 4x1-bit ROM                                           : 1
 4x16-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 51
 10-bit adder                                          : 3
 13-bit subtractor                                     : 2
 14-bit adder                                          : 1
 14-bit subtractor                                     : 3
 15-bit adder                                          : 8
 15-bit subtractor                                     : 1
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 2-bit adder                                           : 3
 24-bit adder                                          : 1
 25-bit subtractor                                     : 1
 3-bit adder                                           : 1
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
# Counters                                             : 23
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 12-bit down counter                                   : 1
 15-bit up counter                                     : 9
 16-bit down counter                                   : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 5-bit down counter                                    : 2
 6-bit down counter                                    : 1
# Registers                                            : 3824
 Flip-Flops                                            : 3824
# Comparators                                          : 5
 10-bit comparator greater                             : 1
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 34
 1-bit 11-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 24
 15-bit 8-to-1 multiplexer                             : 1
 16-bit 11-to-1 multiplexer                            : 1
 24-bit 8-to-1 multiplexer                             : 1
 4-bit 11-to-1 multiplexer                             : 3
 8-bit 11-to-1 multiplexer                             : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd23 hinder the constant cleaning in the block FSM_20-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <next_state_33> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_31> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_30> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_29> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_28> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_27> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_26> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_25> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_24> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_18> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_11> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_10> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_9> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_8> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_7> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_6> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_4> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_3> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_2> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_1> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_0> has a constant value of 0 in block <gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_length_3> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_length_1> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_length_0> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <num_samples_0> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MEP_head_1_32> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_15> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_14> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_13> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_12> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_11> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_10> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_9> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_8> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_7> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_6> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_5> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_4> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_3> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_2> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_1> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <all_ch_size_0> has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <next_state_0> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_1> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_2> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_3> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_4> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_6> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_8> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_9> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_11> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_12> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_13> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_14> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_17> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_18> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_20> has a constant value of 0 in block <si_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch active_sequence_8_1 hinder the constant cleaning in the block si_phase_shift_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch active_sequence_7_1 hinder the constant cleaning in the block si_phase_shift_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch active_sequence_7_0 hinder the constant cleaning in the block si_phase_shift_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch active_sequence_3_0 hinder the constant cleaning in the block si_phase_shift_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch active_sequence_1_2 hinder the constant cleaning in the block si_phase_shift_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <active_sequence_8_2> has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <active_sequence_0_2> has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <active_sequence_0_3> has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <active_sequence_1_1> has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <active_sequence_1_3> has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <active_sequence_2_0> has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <active_sequence_4_2> has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <active_sequence_5_3> has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <active_sequence_7_3> has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_addr_2> (without init value) has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_3> (without init value) has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_5> (without init value) has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_6> (without init value) has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_7> (without init value) has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_1> has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_2> has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_6> has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_7> has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <next_state_8> has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arwen_add_2> (without init value) has a constant value of 0 in block <data_out_manager_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arwen_add_3> (without init value) has a constant value of 0 in block <data_out_manager_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_wb_addr_2> (without init value) has a constant value of 0 in block <stat_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfmem_wb_addr_6> (without init value) has a constant value of 0 in block <stat_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfmem_wb_addr_7> (without init value) has a constant value of 0 in block <stat_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfmem_wb_addr_8> (without init value) has a constant value of 0 in block <stat_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch write_ring hinder the constant cleaning in the block amc_if_8ch_MEP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <framewidth_11> has a constant value of 0 in block <amc_if_8ch_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <framewidth_12> has a constant value of 0 in block <amc_if_8ch_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch RST_Startup_1 hinder the constant cleaning in the block cpld_if.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch RST_Startup_2 hinder the constant cleaning in the block cpld_if.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <wb_adr_2> (without init value) has a constant value of 0 in block <arwen_s_prog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_adr_3> (without init value) has a constant value of 0 in block <arwen_s_prog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_adr_4> (without init value) has a constant value of 0 in block <arwen_s_prog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_adr_6> (without init value) has a constant value of 0 in block <arwen_s_prog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_adr_8> (without init value) has a constant value of 0 in block <arwen_s_prog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_addr_1> (without init value) has a constant value of 0 in block <sweep_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfmem_addr_4> (without init value) has a constant value of 0 in block <sweep_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfmem_addr_5> (without init value) has a constant value of 0 in block <sweep_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfmem_addr_6> (without init value) has a constant value of 0 in block <sweep_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mon_val_0> has a constant value of 0 in block <sweep_ctrl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <active_sequence_8_3> in Unit <si_phase_shift_1> is equivalent to the following 7 FFs/Latches, which will be removed : <active_sequence_1_0> <active_sequence_2_1> <active_sequence_2_2> <active_sequence_3_3> <active_sequence_4_3> <active_sequence_5_2> <active_sequence_7_2> 
INFO:Xst:2261 - The FF/Latch <active_sequence_8_0> in Unit <si_phase_shift_1> is equivalent to the following 7 FFs/Latches, which will be removed : <active_sequence_2_3> <active_sequence_3_1> <active_sequence_3_2> <active_sequence_4_0> <active_sequence_4_1> <active_sequence_5_0> <active_sequence_5_1> 
INFO:Xst:2261 - The FF/Latch <active_sequence_8_1> in Unit <si_phase_shift_1> is equivalent to the following 4 FFs/Latches, which will be removed : <active_sequence_1_2> <active_sequence_3_0> <active_sequence_7_0> <active_sequence_7_1> 
INFO:Xst:2261 - The FF/Latch <cfmem_wb_addr_0> in Unit <stat_if> is equivalent to the following FF/Latch, which will be removed : <cfmem_wb_addr_1> 
INFO:Xst:2261 - The FF/Latch <data_latch_rst_0_0> in Unit <amc_if_8ch_MEP> is equivalent to the following 11 FFs/Latches, which will be removed : <data_latch_rst_0_1> <data_latch_rst_0_2> <data_latch_rst_0_3> <data_latch_rst_0_4> <data_latch_rst_0_5> <data_latch_rst_0_6> <data_latch_rst_0_7> <data_latch_rst_0_8> <data_latch_rst_0_9> <data_latch_rst_0_10> <data_latch_rst_0_11> 
INFO:Xst:2261 - The FF/Latch <cfmem_wb_we_0> in Unit <amc_if_8ch_MEP> is equivalent to the following 3 FFs/Latches, which will be removed : <cfmem_wb_we_1> <cfmem_wb_we_2> <cfmem_wb_we_3> 
INFO:Xst:2261 - The FF/Latch <wb_adr_0> in Unit <arwen_s_prog> is equivalent to the following 5 FFs/Latches, which will be removed : <wb_dat_o_2> <wb_we_0> <wb_we_1> <wb_we_2> <wb_we_3> 
WARNING:Xst:1293 - FF/Latch <state_7> has a constant value of 0 in block <si_phase_shift_2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wb_cyc> in Unit <arwen_s_prog> is equivalent to the following 3 FFs/Latches, which will be removed : <wb_adr_5> <wb_adr_7> <wb_adr_9> 
INFO:Xst:2146 - In block <amc_if_8ch_MEP>, Counter <read_addresses_0> <read_addresses_3> <read_addresses_1> <read_addresses_2> <read_addresses_6> <read_addresses_4> <read_addresses_5> <read_addresses_7> are equivalent, XST will keep only <read_addresses_0>.
WARNING:Xst:1710 - FF/Latch <reg_addr_6> (without init value) has a constant value of 0 in block <si_load>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slave_addr_5> (without init value) has a constant value of 0 in block <gp_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <event_size_4> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_5> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_6> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_7> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_8> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_9> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_10> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_11> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_12> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_13> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_14> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <event_size_15> (without init value) has a constant value of 0 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_wb_addr_i_4> (without init value) has a constant value of 0 in block <si_load>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfmem_wb_addr_i_5> (without init value) has a constant value of 0 in block <si_load>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfmem_wb_addr_i_6> (without init value) has a constant value of 0 in block <si_load>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cfmem_addr_helper_4> has a constant value of 0 in block <si_load>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cfmem_addr_helper_5> has a constant value of 0 in block <si_load>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cfmem_addr_helper_6> has a constant value of 0 in block <si_load>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <n_step_8> of sequential type is unconnected in block <si_phase_shift_1>.
WARNING:Xst:2677 - Node <n_step_9> of sequential type is unconnected in block <si_phase_shift_1>.
WARNING:Xst:2677 - Node <n_step_10> of sequential type is unconnected in block <si_phase_shift_1>.
WARNING:Xst:2677 - Node <n_step_11> of sequential type is unconnected in block <si_phase_shift_1>.
WARNING:Xst:2677 - Node <n_step_12> of sequential type is unconnected in block <si_phase_shift_1>.
WARNING:Xst:2677 - Node <n_step_13> of sequential type is unconnected in block <si_phase_shift_1>.
WARNING:Xst:2677 - Node <n_step_14> of sequential type is unconnected in block <si_phase_shift_1>.
WARNING:Xst:2677 - Node <n_step_15> of sequential type is unconnected in block <si_phase_shift_1>.
WARNING:Xst:2677 - Node <next_step_15> of sequential type is unconnected in block <si_phase_shift_2>.
WARNING:Xst:2677 - Node <n_step_15> of sequential type is unconnected in block <si_phase_shift_2>.
WARNING:Xst:1293 - FF/Latch <DADDR_6> has a constant value of 0 in block <sys_mon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_wb_dout_12> (without init value) has a constant value of 0 in block <amc_if_8ch_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfmem_wb_dout_13> (without init value) has a constant value of 0 in block <amc_if_8ch_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfmem_wb_dout_14> (without init value) has a constant value of 0 in block <amc_if_8ch_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_wb_addr_9> (without init value) has a constant value of 0 in block <gp_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_10> (without init value) has a constant value of 0 in block <gp_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_11> (without init value) has a constant value of 0 in block <gp_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_12> (without init value) has a constant value of 0 in block <gp_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_13> (without init value) has a constant value of 0 in block <gp_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_14> (without init value) has a constant value of 0 in block <gp_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_15> (without init value) has a constant value of 0 in block <gp_if>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance sdp_v5.ramb36_dp.ram36 in unit BRAM_SDP_MACRO of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance v5.fifo_36_inst.fifo_36_inst in unit FIFO_DUALCLOCK_MACRO_4 of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[0].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[1].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[2].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[3].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[4].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[5].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[6].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[1].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[2].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[3].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[4].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[5].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[6].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[7].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[8].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[9].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[10].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance inst_amc_ports[7].inst_mcs.adc_bits_ddrin[11].ddrconsistdatainput in unit amc_if_8ch_MEP of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance RAMB36_inst in unit cpld_if of type RAMB36 has been replaced by RAMB36_EXP
WARNING:Xst:1293 - FF/Latch <dbg_state_amc_if_3> has a constant value of 0 in block <amc_if_8ch_MEP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <stb> in Unit <si_phase_shift_2> is equivalent to the following FF/Latch, which will be removed : <we> 
INFO:Xst:2261 - The FF/Latch <tx_isk_out_0> in Unit <gtp_if> is equivalent to the following FF/Latch, which will be removed : <tx_isk_out_1> 
INFO:Xst:2261 - The FF/Latch <cfmem_addr_2> in Unit <sweep_ctrl> is equivalent to the following 2 FFs/Latches, which will be removed : <cfmem_addr_3> <cfmem_addr_7> 
WARNING:Xst:2042 - Unit cpld_if: 36 internal tristates are replaced by logic (pull-up yes): control[0], control[10], control[11], control[12], control[13], control[14], control[15], control[16], control[17], control[18], control[19], control[1], control[20], control[21], control[22], control[23], control[24], control[25], control[26], control[27], control[28], control[29], control[2], control[30], control[31], control[32], control[33], control[34], control[35], control[3], control[4], control[5], control[6], control[7], control[8], control[9].
WARNING:Xst:2042 - Unit tranceiver_main: 36 internal tristates are replaced by logic (pull-up yes): control[0], control[10], control[11], control[12], control[13], control[14], control[15], control[16], control[17], control[18], control[19], control[1], control[20], control[21], control[22], control[23], control[24], control[25], control[26], control[27], control[28], control[29], control[2], control[30], control[31], control[32], control[33], control[34], control[35], control[3], control[4], control[5], control[6], control[7], control[8], control[9].
WARNING:Xst:2042 - Unit si_load: 36 internal tristates are replaced by logic (pull-up yes): control[0], control[10], control[11], control[12], control[13], control[14], control[15], control[16], control[17], control[18], control[19], control[1], control[20], control[21], control[22], control[23], control[24], control[25], control[26], control[27], control[28], control[29], control[2], control[30], control[31], control[32], control[33], control[34], control[35], control[3], control[4], control[5], control[6], control[7], control[8], control[9].

Optimizing unit <gbase_top> ...

Optimizing unit <Trigger_LED> ...

Optimizing unit <gp_iic_wrapper> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <data_out_logic_MEPv2> ...
WARNING:Xst:1710 - FF/Latch <event_size_1> (without init value) has a constant value of 1 in block <data_out_logic_MEPv2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <tcs_decode_MEP> ...
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <tcs_decode_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_4> has a constant value of 0 in block <tcs_decode_MEP>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <si_load> ...

Optimizing unit <si_iic_wrapper> ...

Optimizing unit <si_phase_shift_1> ...
WARNING:Xst:1710 - FF/Latch <reg_addr_3> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_5> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_6> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_addr_3> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_5> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_6> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_addr_3> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_5> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_6> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_addr_3> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_5> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_addr_6> (without init value) has a constant value of 0 in block <si_phase_shift_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <si_phase_shift_2> ...

Optimizing unit <base_pll> ...

Optimizing unit <data_out_manager_MEP> ...

Optimizing unit <slink_if> ...

Optimizing unit <gimli_if> ...

Optimizing unit <wb_to_ram> ...

Optimizing unit <gtp_if> ...

Optimizing unit <sys_mon> ...

Optimizing unit <BRAM_SDP_MACRO> ...

Optimizing unit <FIFO_DUALCLOCK_MACRO_1> ...

Optimizing unit <FIFO_DUALCLOCK_MACRO_2> ...

Optimizing unit <FIFO_DUALCLOCK_MACRO_4> ...

Optimizing unit <clock_pll> ...

Optimizing unit <FIFO_DUALCLOCK_MACRO_3> ...

Optimizing unit <COUNTER_LOAD_MACRO_2> ...

Optimizing unit <COUNTER_TC_MACRO> ...

Optimizing unit <COUNTER_LOAD_MACRO_1> ...

Optimizing unit <arwen_s_iobufs> ...

Optimizing unit <MGT_USRCLK_SOURCE_PLL> ...

Optimizing unit <SINGLE_CHANNEL_AURORA_XC5VSX95T_TILE> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <stat_if> ...

Optimizing unit <amc_if_8ch_MEP> ...
WARNING:Xst:1710 - FF/Latch <cfmem_wb_addr_8> (without init value) has a constant value of 0 in block <amc_if_8ch_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_wb_addr_8> (without init value) has a constant value of 0 in block <amc_if_8ch_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_wb_addr_8> (without init value) has a constant value of 0 in block <amc_if_8ch_MEP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfmem_wb_addr_8> (without init value) has a constant value of 0 in block <amc_if_8ch_MEP>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <cpld_if> ...

Optimizing unit <tcs_if_MEP> ...

Optimizing unit <arwen_s_prog> ...

Optimizing unit <sdr_slink> ...

Optimizing unit <sweep_ctrl> ...
INFO:Xst:2261 - The FF/Latch <load_ctrl_state_FSM_FFd1> in Unit <sweep_ctrl> is equivalent to the following FF/Latch, which will be removed : <cfmem_addr_0> 
INFO:Xst:2261 - The FF/Latch <load_ctrl_state_FSM_FFd1> in Unit <sweep_ctrl> is equivalent to the following FF/Latch, which will be removed : <cfmem_addr_0> 
INFO:Xst:2261 - The FF/Latch <load_ctrl_state_FSM_FFd1> in Unit <sweep_ctrl> is equivalent to the following FF/Latch, which will be removed : <cfmem_addr_0> 
INFO:Xst:2261 - The FF/Latch <load_ctrl_state_FSM_FFd1> in Unit <sweep_ctrl> is equivalent to the following FF/Latch, which will be removed : <cfmem_addr_0> 

Optimizing unit <single_channel_aurora_xc5vsx95t> ...

Optimizing unit <i2c_master_top> ...

Optimizing unit <vxs_interface> ...

Optimizing unit <tranceiver_main> ...

Optimizing unit <gp_iic_wrapper_wrapper> ...

Optimizing unit <si_iic_top> ...

Optimizing unit <gp_if> ...
WARNING:Xst:1710 - FF/Latch <cfmem_wb_addr_7> (without init value) has a constant value of 0 in block <gp_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_counter_7> has a constant value of 0 in block <gp_if>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <si_if> ...
WARNING:Xst:1293 - FF/Latch <reg_addr_i_10> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_11> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_12> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_13> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_14> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_15> has a constant value of 0 in block <inst_iic_ports[1].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_10> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_11> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_12> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_13> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_14> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_15> has a constant value of 0 in block <inst_iic_ports[0].gp_iic_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <si_nr_i_2> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_addr_i_6> has a constant value of 0 in block <si_iic_wrapper_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cfmem_wb_we_0> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <src_id_8> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <src_id_9> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <dbg_state_amc_if_0> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <dbg_state_amc_if_1> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <dbg_state_amc_if_2> of sequential type is unconnected in block <inst_mcs_amcs.inst_amc_if_MEP>.
WARNING:Xst:2677 - Node <RST_Startup_2> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_93> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_117> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_122> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_123> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_88> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_118> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_89> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_94> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_95> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_124> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_119> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_96> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_130> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_125> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_97> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_131> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_126> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_127> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_128> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_98> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_99> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_140> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_129> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_141> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_142> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_0> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_143> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_144> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_1> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_145> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_200> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_150> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_201> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_2> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_151> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_146> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_202> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_3> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_152> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_147> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_153> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_203> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_149> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_148> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_5> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_6> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_204> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_154> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_205> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_155> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_210> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_156> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_160> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_7> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_211> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_206> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_161> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_207> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_157> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_212> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_158> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_162> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_213> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_208> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_214> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_163> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_159> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_165> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_209> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_164> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_170> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_220> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_215> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_221> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_216> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_171> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_166> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_217> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_167> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_222> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_172> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_168> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_223> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_169> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_218> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_173> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_174> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_224> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_219> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_225> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_175> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_230> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_180> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_176> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_181> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_231> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_226> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_232> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_177> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_178> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_227> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_182> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_233> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_228> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_234> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_183> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_179> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_185> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_229> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_184> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_190> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_240> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_235> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_186> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_241> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_187> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_236> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_191> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_192> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_242> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_237> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_243> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_188> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_238> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_193> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_244> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_189> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_239> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_194> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_245> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_195> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_250> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_196> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_251> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_246> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_252> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_197> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_15> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_247> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_20> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_253> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_21> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_248> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_198> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_254> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_16> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_199> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_249> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_255> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_23> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_24> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_30> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_25> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_27> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_26> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_32> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_33> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_28> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_40> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_34> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_29> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_35> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_41> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_36> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_37> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_38> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_42> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_43> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_50> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_39> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_46> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_45> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_47> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_49> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_48> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_55> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_54> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_62> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_56> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_57> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_63> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_64> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_58> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_65> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_59> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_66> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_100> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_67> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_101> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_73> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_102> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_74> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_68> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_103> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_104> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_69> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_80> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_75> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_81> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_105> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_110> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_111> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_76> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_106> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_107> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_82> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_77> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_112> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_108> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_78> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_83> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_79> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_113> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_84> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_90> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_109> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_114> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_85> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_115> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_91> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_120> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_86> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_92> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_116> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_121> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <FastRegister_87> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <state_FSM_FFd3> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <TCS_WORD_0> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_1> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_2> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_3> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_4> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_5> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_14> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <TCS_WORD_15> of sequential type is unconnected in block <inst_tcs_decode>.
WARNING:Xst:2677 - Node <time_elapsed> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <pll_locked_out_r> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_0> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_1> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_2> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_3> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_4> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_5> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_6> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_7> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_8> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_9> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_10> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_11> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_12> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_13> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_14> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <lock_wait_counter_15> of sequential type is unconnected in block <refclkout_pll0_i>.
WARNING:Xst:2677 - Node <wb_inta_o> of sequential type is unconnected in block <inst_iic_ports[1].i2c_master_top>.
WARNING:Xst:2677 - Node <wb_inta_o> of sequential type is unconnected in block <inst_iic_ports[0].i2c_master_top>.
WARNING:Xst:2677 - Node <err> of sequential type is unconnected in block <si_iic_wrapper_1>.
WARNING:Xst:2677 - Node <wb_inta_o> of sequential type is unconnected in block <i2c_master_top_1>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <cfmem_wb_dout_30> in Unit <stat_if_1> is equivalent to the following FF/Latch, which will be removed : <cfmem_wb_addr_0> 
Found area constraint ratio of 100 (+ 5) on block gbase_top, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <data_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <data_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <header_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <header_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <binfile_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <binfile_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <binfile_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <binfile_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <the_spy_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <the_spy_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <the_spy_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <the_spy_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <actual_si.ff_0_inst> in Unit <si_sweep_inst> is equivalent to the following FF/Latch : <actual_si.ff_1_inst> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <data_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <data_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <header_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <header_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <binfile_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <binfile_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <binfile_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <binfile_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <the_spy_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <the_spy_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <the_spy_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <the_spy_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <actual_si.ff_0_inst> in Unit <si_sweep_inst> is equivalent to the following FF/Latch : <actual_si.ff_1_inst> 

Final Macro Processing ...

Processing Unit <cpld_if> :
	Found 2-bit shift register for signal <sStrobe>.
Unit <cpld_if> processed.

Processing Unit <data_out_manager> :
	Found 2-bit shift register for signal <fr_state_0>.
	Found 2-bit shift register for signal <fr_state_1>.
	Found 2-bit shift register for signal <fr_state_2>.
Unit <data_out_manager> processed.

Processing Unit <inst_tcs_decode> :
	Found 7-bit shift register for signal <par_reg_6>.
Unit <inst_tcs_decode> processed.

Processing Unit <si_sweep_inst> :
	Found 2-bit shift register for signal <edge_count_state_spy_sr_1_3>.
	Found 2-bit shift register for signal <spy_write_state_sr_1_2>.
Unit <si_sweep_inst> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3695
 Flip-Flops                                            : 3695
# Shift Registers                                      : 7
 2-bit shift register                                  : 6
 7-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : gbase_top.ngr
Top Level Output File Name         : gbase_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 543

Cell Usage :
# BELS                             : 7489
#      GND                         : 266
#      INV                         : 314
#      LUT1                        : 439
#      LUT2                        : 497
#      LUT3                        : 479
#      LUT4                        : 1342
#      LUT5                        : 585
#      LUT6                        : 1373
#      MUXCY                       : 741
#      MUXCY_L                     : 227
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 116
#      MUXF8                       : 6
#      VCC                         : 258
#      XORCY                       : 843
# FlipFlops/Latches                : 5707
#      FD                          : 1276
#      FDC                         : 371
#      FDCE                        : 423
#      FDE                         : 1352
#      FDP                         : 344
#      FDPE                        : 193
#      FDR                         : 627
#      FDRE                        : 521
#      FDRS                        : 80
#      FDRSE                       : 1
#      FDS                         : 238
#      FDSE                        : 42
#      IDDR_2CLK                   : 192
#      LDC                         : 3
#      ODDR                        : 44
# RAMS                             : 219
#      RAMB18                      : 2
#      RAMB18SDP                   : 1
#      RAMB36_EXP                  : 216
# Shift Registers                  : 393
#      SRL16                       : 256
#      SRL16E                      : 3
#      SRLC16E                     : 35
#      SRLC32E                     : 99
# Clock Buffers                    : 16
#      BUFG                        : 16
# IO Buffers                       : 316
#      IBUF                        : 14
#      IBUFDS                      : 133
#      IBUFGDS                     : 1
#      IOBUF                       : 38
#      IOBUFDS                     : 5
#      OBUF                        : 63
#      OBUFDS                      : 42
#      OBUFT                       : 20
# GigabitIOs                       : 1
#      GTP_DUAL                    : 1
# DSPs                             : 6
#      DSP48E                      : 6
# Others                           : 211
#      BSCAN_VIRTEX5               : 1
#      BUFR                        : 1
#      FIFO18                      : 1
#      FIFO18_36                   : 10
#      FIFO36_EXP                  : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 192
#      PLL_ADV                     : 3
#      SYSMON                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5685  out of  58880     9%  
 Number of Slice LUTs:                 5422  out of  58880     9%  
    Number used as Logic:              5029  out of  58880     8%  
    Number used as Memory:              393  out of  24320     1%  
       Number used as SRL:              393

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8535
   Number with an unused Flip Flop:    2850  out of   8535    33%  
   Number with an unused LUT:          3113  out of   8535    36%  
   Number of fully used LUT-FF pairs:  2572  out of   8535    30%  
   Number of unique control sets:       927

IO Utilization: 
 Number of IOs:                         543
 Number of bonded IOBs:                 243  out of    640    37%  
    IOB Flip Flops/Latches:              22

Specific Feature Utilization:
 Number of Block RAM/FIFO:              229  out of    244    93%  
    Number using Block RAM only:        218
    Number using FIFO only:              11
 Number of BUFG/BUFGCTRLs:               16  out of     32    50%  
 Number of DSP48Es:                       6  out of    640     0%  
 Number of PLL_ADVs:                      3  out of      6    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                              | Clock buffer(FF name)                                                                                       | Load  |
----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                      | BUFG                                                                                                        | 27    |
Inst_chipscope_icon.Inst_icon/U0/iUPDATE_OUT                                                              | NONE(Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_iDATA_CMD)                                                   | 1     |
cpld_if/Inst_clock_pll/CLKOUT0_BUF                                                                        | BUFG                                                                                                        | 2570  |
tcs_clk_p                                                                                                 | IBUFDS+BUFG                                                                                                 | 1402  |
tranceiver_main_1/refclkout_pll0_i/clkout0_i                                                              | BUFG                                                                                                        | 549   |
cpld_if/Inst_clock_pll/CLKOUT1_BUF                                                                        | BUFG                                                                                                        | 210   |
amc_port_p[2][14]                                                                                         | IBUFDS+BUFG                                                                                                 | 75    |
amc_port_p[3][14]                                                                                         | IBUFDS                                                                                                      | 75    |
amc_port_p[4][14]                                                                                         | IBUFDS                                                                                                      | 75    |
amc_port_p[5][14]                                                                                         | IBUFDS                                                                                                      | 75    |
amc_port_p[6][14]                                                                                         | IBUFDS                                                                                                      | 75    |
amc_port_p[7][14]                                                                                         | IBUFDS                                                                                                      | 75    |
amc_port_p[0][14]                                                                                         | IBUFDS+BUFG                                                                                                 | 505   |
amc_port_p[1][14]                                                                                         | IBUFDS                                                                                                      | 75    |
cpld_if/Inst_clock_pll/CLKOUT2_BUF                                                                        | BUFG                                                                                                        | 136   |
clk_40mhz_vdsp                                                                                            | IBUF+BUFR+BUFG                                                                                              | 12    |
cpld_if/Inst_clock_pll/CLKOUT3_BUF                                                                        | BUFG                                                                                                        | 64    |
tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/loopback0_i[0]| NONE(tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i)| 1     |
tranceiver_main_1/refclkout_pll0_i/clkout1_i                                                              | BUFG                                                                                                        | 1     |
----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                          | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/loopback0_i[0](tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/XST_GND:G)                | NONE(tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i)                                                                                                             | 195   |
cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/N0(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/XST_GND:G)                                                                                                                              | NONE(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_DQ.G_DW[0].U_DQ)                                                                                                                                                    | 145   |
arwen_prog_1/Inst_chipscope.prog_ila_1/N0(arwen_prog_1/Inst_chipscope.prog_ila_1/XST_GND:G)                                                                                                                                      | NONE(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_DQ.G_DW[0].U_DQ)                                                                                                                                                        | 83    |
gtp_if_1/Inst_chipscope.gtp_if_ila_1/N0(gtp_if_1/Inst_chipscope.gtp_if_ila_1/XST_GND:G)                                                                                                                                          | NONE(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_DQ.G_DW[0].U_DQ)                                                                                                                                                          | 81    |
gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_Acst_FSM_inv(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/bit_ctrl/cSCL_0)                                                                                                                          | 75    |
gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_Acst_FSM_inv(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/c_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/bit_ctrl/cSCL_0)                                                                                                                          | 75    |
inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/scl_o(inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/XST_GND:G)                                                                                         | NONE(inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/bit_ctrl/cSCL_0)                                                                                                                                                 | 75    |
cpld_if/RST_Startup_1(cpld_if/RST_Startup_1:Q)                                                                                                                                                                                   | NONE(cfmem_wb/a_0)                                                                                                                                                                                                       | 62    |
cpld_if/the_spy_fifo/N0(cpld_if/the_spy_fifo/XST_GND:G)                                                                                                                                                                          | NONE(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)        | 56    |
cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                        | NONE(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0)                                                                                       | 52    |
cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                        | NONE(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0)                                                                                       | 52    |
cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                        | NONE(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1)                                                                                              | 52    |
gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/arst_i_inv(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/arst_i_inv311_INV_0:O)                                                                | NONE(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/al)                                                                                                                                                 | 44    |
gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/arst_i_inv(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/arst_i_inv311_INV_0:O)                                                                | NONE(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/al)                                                                                                                                                 | 44    |
inst_si_if/si_iic_top_1/i2c_master_top_1/arst_i_inv(inst_si_if/si_iic_top_1/i2c_master_top_1/XST_GND:G)                                                                                                                          | NONE(inst_si_if/si_iic_top_1/i2c_master_top_1/al)                                                                                                                                                                        | 44    |
gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                  | NONE(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0)                                                                                        | 40    |
gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                  | NONE(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0)                                                                                        | 38    |
cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                        | NONE(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                                                         | 31    |
gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                  | NONE(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10)                                                                                          | 31    |
tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/tied_to_vcc_i(tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/XST_VCC:P)                 | NONE(tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i)                                                                                                             | 30    |
data_out_manager/data_fifo_1/N0(data_out_manager/data_fifo_1/XST_GND:G)                                                                                                                                                          | NONE(data_out_manager/data_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 28    |
gp_2_OBUF(si_rst1:O)                                                                                                                                                                                                             | NONE(inst_si_if/si_load_inst/cfmem_addr_helper_0)                                                                                                                                                                        | 23    |
gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/c_state_FSM_Acst_FSM_inv(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/c_state_FSM_Acst_FSM_inv1_INV_0:O)                  | NONE(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[0].i2c_master_top/byte_ctrl/ack_out)                                                                                                                                  | 23    |
gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/c_state_FSM_Acst_FSM_inv(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/c_state_FSM_Acst_FSM_inv1_INV_0:O)                  | NONE(gp_if/gp_iic_wrapper_wrapper_1/inst_iic_ports[1].i2c_master_top/byte_ctrl/ack_out)                                                                                                                                  | 23    |
inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/c_state_FSM_Acst_FSM_inv(inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/XST_GND:G)                                                                                        | NONE(inst_si_if/si_iic_top_1/i2c_master_top_1/byte_ctrl/ack_out)                                                                                                                                                         | 23    |
gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                  | NONE(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)                                                                                                | 21    |
reset_prog(reset_prog1:O)                                                                                                                                                                                                        | NONE(arwen_prog_1/arwen_prog)                                                                                                                                                                                            | 17    |
cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/N1(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/XST_VCC:P)                                                                                                                              | NONE(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)           | 16    |
Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_CMD/iSEL_n(Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                                                                    | NONE(Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                                          | 10    |
arwen_prog_1/Inst_chipscope.prog_ila_1/N1(arwen_prog_1/Inst_chipscope.prog_ila_1/XST_VCC:P)                                                                                                                                      | NONE(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)               | 8     |
cpld_if/RST_Startup_3_OUT(cpld_if/XST_GND:G)                                                                                                                                                                                     | NONE(cpld_if/RAMB36_inst)                                                                                                                                                                                                | 8     |
gtp_if_1/Inst_chipscope.gtp_if_ila_1/N1(gtp_if_1/Inst_chipscope.gtp_if_ila_1/XST_VCC:P)                                                                                                                                          | NONE(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                 | 8     |
gtp_if_1/binfile_fifo_1/N0(gtp_if_1/binfile_fifo_1/XST_GND:G)                                                                                                                                                                    | NONE(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)     | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 8     |
spy_rst(spy_rst1:O)                                                                                                                                                                                                              | NONE(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                                 | 6     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[0].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[10].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[11].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[12].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[13].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[14].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[15].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[16].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[17].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[18].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[19].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[1].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[20].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[21].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[22].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/XST_GND:G)                  | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[23].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                  | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[2].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[3].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[4].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[5].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[6].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[7].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[8].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 4     |
inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/di_pattern[10](inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/XST_GND:G)                    | NONE(inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.inst_ring_buf[9].inst_single_buf/sdp_v5.ramb36_dp.ram36)                                                                                                   | 4     |
arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                | NONE(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                   | 3     |
arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                              | NONE(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                  | 3     |
arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                      | NONE(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                      | 3     |
cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                        | NONE(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                               | 3     |
cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                      | NONE(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                              | 3     |
cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                              | NONE(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                  | 3     |
cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                          | NONE(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                 | 3     |
cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                     | NONE(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i)                                                                                                  | 3     |
gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                    | NONE(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                     | 3     |
gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                  | NONE(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                    | 3     |
gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                          | NONE(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                        | 3     |
gtpd0_p                                                                                                                                                                                                                          | IBUFDS                                                                                                                                                                                                                   | 3     |
rxn                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                     | 3     |
rxp                                                                                                                                                                                                                              | IBUF                                                                                                                                                                                                                     | 3     |
tranceiver_main_1/realign_reset(tranceiver_main_1/realign_reset:Q)                                                                                                                                                               | NONE(tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i)                                                                                                             | 3     |
tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/N0(tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/XST_GND:G)                                                                                                            | NONE(tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i)                                                                                                             | 3     |
tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/N1(tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/XST_VCC:P)                                                                                                            | NONE(tranceiver_main_1/single_channel_aurora_xc5vsx95t_1/tile0_single_channel_aurora_xc5vsx95t_i/gtp_dual_i)                                                                                                             | 3     |
cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                          | NONE(cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                 | 2     |
gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                    | NONE(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1)                                                                                                                              | 2     |
gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                    | NONE(gtp_if_1/binfile_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                              | 2     |
vxs_if/sdr_slink_to_tiger/FIFO_DUALCLOCK_MACRO_inst/N1(vxs_if/sdr_slink_to_tiger/FIFO_DUALCLOCK_MACRO_inst/XST_VCC:P)                                                                                                            | NONE(vxs_if/sdr_slink_to_tiger/FIFO_DUALCLOCK_MACRO_inst/v5.fifo_36_inst.fifo_36_inst)                                                                                                                                   | 2     |
Inst_chipscope_icon.Inst_icon/U0/U_ICON/iSEL_n(Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_iSEL_n:O)                                                                                                                               | NONE(Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                | 1     |
arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                        | NONE(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                                                                            | 1     |
arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/iRESET<1>(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                | NONE(arwen_prog_1/Inst_chipscope.prog_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                     | 1     |
cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                | NONE(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                                                                        | 1     |
cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/iRESET<1>(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                        | NONE(cfmem_wb/Inst_chipscope.Inst_wb_to_ram_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                 | 1     |
gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                            | NONE(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                                                                              | 1     |
gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/iRESET<1>(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                    | NONE(gtp_if_1/Inst_chipscope.gtp_if_ila_1/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                       | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.920ns (Maximum Frequency: 255.081MHz)
   Minimum input arrival time before clock: 3.600ns
   Maximum output required time after clock: 5.007ns
   Maximum combinational path delay: 4.027ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 3.253ns (frequency: 307.413MHz)
  Total number of paths / destination ports: 141 / 32
-------------------------------------------------------------------------
Delay:               3.253ns (Levels of Logic = 3)
  Source:            Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:       Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Source Clock:      Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.396   0.736  U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (U0/U_ICON/U_CMD/iTARGET<8>)
     LUT4:I0->O           17   0.086   0.674  U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCOMMAND_SEL<0>)
     LUT4:I1->O            1   0.086   0.286  U0/U_ICON/U_STAT/U_STATCMD (U0/U_ICON/U_STAT/iSTATCMD_CE)
     INV:I->O              6   0.212   0.309  U0/U_ICON/U_STAT/U_STATCMD_n (U0/U_ICON/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.468          U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE
    ----------------------------------------
    Total                      3.253ns (1.248ns logic, 2.005ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_chipscope_icon.Inst_icon/U0/iUPDATE_OUT'
  Clock period: 1.189ns (frequency: 841.361MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.189ns (Levels of Logic = 1)
  Source:            Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      Inst_chipscope_icon.Inst_icon/U0/iUPDATE_OUT rising
  Destination Clock: Inst_chipscope_icon.Inst_icon/U0/iUPDATE_OUT rising

  Data Path: Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_iDATA_CMD to Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.396   0.295  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.212   0.286  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.022          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.189ns (0.608ns logic, 0.581ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpld_if/Inst_clock_pll/CLKOUT0_BUF'
  Clock period: 3.920ns (frequency: 255.081MHz)
  Total number of paths / destination ports: 37839 / 4125
-------------------------------------------------------------------------
Delay:               3.920ns (Levels of Logic = 5)
  Source:            gp_if/counter_9 (FF)
  Destination:       gp_if/counter_4 (FF)
  Source Clock:      cpld_if/Inst_clock_pll/CLKOUT0_BUF rising
  Destination Clock: cpld_if/Inst_clock_pll/CLKOUT0_BUF rising

  Data Path: gp_if/counter_9 to gp_if/counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.396   0.832  counter_9 (counter_9)
     LUT5:I0->O            1   0.086   0.819  state_cmp_eq0000248_SW1 (N1051)
     LUT6:I1->O           21   0.086   0.503  state_cmp_eq0000261 (state_cmp_eq0000)
     LUT5:I4->O            3   0.086   0.421  counter_mux0002[0]11_SW1 (N89)
     LUT6:I5->O           28   0.086   0.519  counter_mux0002[0]12 (N0)
     LUT4:I3->O            1   0.086   0.000  counter_mux0002[9]1 (counter_mux0002[9])
     FD:D                     -0.022          counter_22
    ----------------------------------------
    Total                      3.920ns (0.826ns logic, 3.094ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tcs_clk_p'
  Clock period: 3.862ns (frequency: 258.957MHz)
  Total number of paths / destination ports: 26385 / 3115
-------------------------------------------------------------------------
Delay:               3.862ns (Levels of Logic = 17)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_11 (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_12 (FF)
  Source Clock:      tcs_clk_p rising
  Destination Clock: tcs_clk_p rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_11 to inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/count_framewidth_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.396   0.910  count_framewidth_11 (count_framewidth_11)
     LUT6:I0->O            4   0.086   0.425  ch_counter_cmp_eq000084 (ch_counter_cmp_eq000084)
     LUT4:I3->O           31   0.086   0.520  ch_counter_cmp_eq000088 (ch_counter_cmp_eq0000)
     LUT5:I4->O            1   0.086   0.000  count_framewidth_mux0003[0]2 (count_framewidth_mux0003[0])
     MUXCY:S->O            1   0.305   0.000  Msub_count_framewidth_share0000_cy[0] (Msub_count_framewidth_share0000_cy[0])
     MUXCY:CI->O           1   0.023   0.000  Msub_count_framewidth_share0000_cy[1] (Msub_count_framewidth_share0000_cy[1])
     MUXCY:CI->O           1   0.023   0.000  Msub_count_framewidth_share0000_cy[2] (Msub_count_framewidth_share0000_cy[2])
     MUXCY:CI->O           1   0.023   0.000  Msub_count_framewidth_share0000_cy[3] (Msub_count_framewidth_share0000_cy[3])
     MUXCY:CI->O           1   0.023   0.000  Msub_count_framewidth_share0000_cy[4] (Msub_count_framewidth_share0000_cy[4])
     MUXCY:CI->O           1   0.023   0.000  Msub_count_framewidth_share0000_cy[5] (Msub_count_framewidth_share0000_cy[5])
     MUXCY:CI->O           1   0.023   0.000  Msub_count_framewidth_share0000_cy[6] (Msub_count_framewidth_share0000_cy[6])
     MUXCY:CI->O           1   0.023   0.000  Msub_count_framewidth_share0000_cy[7] (Msub_count_framewidth_share0000_cy[7])
     MUXCY:CI->O           1   0.023   0.000  Msub_count_framewidth_share0000_cy[8] (Msub_count_framewidth_share0000_cy[8])
     MUXCY:CI->O           1   0.023   0.000  Msub_count_framewidth_share0000_cy[9] (Msub_count_framewidth_share0000_cy[9])
     MUXCY:CI->O           1   0.023   0.000  Msub_count_framewidth_share0000_cy[10] (Msub_count_framewidth_share0000_cy[10])
     MUXCY:CI->O           0   0.023   0.000  Msub_count_framewidth_share0000_cy[11] (Msub_count_framewidth_share0000_cy[11])
     XORCY:CI->O           1   0.300   0.412  Msub_count_framewidth_share0000_xor[12] (count_framewidth_share0000[12])
     LUT4:I3->O            1   0.086   0.000  count_framewidth_mux0002[12]1 (count_framewidth_mux0002[12])
     FDE:D                    -0.022          count_framewidth_12
    ----------------------------------------
    Total                      3.862ns (1.595ns logic, 2.266ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tranceiver_main_1/refclkout_pll0_i/clkout0_i'
  Clock period: 3.128ns (frequency: 319.657MHz)
  Total number of paths / destination ports: 1549 / 794
-------------------------------------------------------------------------
Delay:               3.128ns (Levels of Logic = 2)
  Source:            gtp_if_1/send_state_FSM_FFd1 (FF)
  Destination:       gtp_if_1/tx_data_out_i_5 (FF)
  Source Clock:      tranceiver_main_1/refclkout_pll0_i/clkout0_i rising
  Destination Clock: tranceiver_main_1/refclkout_pll0_i/clkout0_i rising

  Data Path: gtp_if_1/send_state_FSM_FFd1 to gtp_if_1/tx_data_out_i_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             14   0.396   0.961  send_state_FSM_FFd1 (send_state_FSM_FFd1)
     LUT6:I0->O            4   0.086   0.832  tx_data_out_i_mux0003[14]11 (N12)
     LUT5:I0->O            4   0.086   0.299  tx_data_out_i_mux0003[10]21 (N2)
     FDS:S                     0.468          tx_data_out_i_5
    ----------------------------------------
    Total                      3.128ns (1.036ns logic, 2.092ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpld_if/Inst_clock_pll/CLKOUT1_BUF'
  Clock period: 3.192ns (frequency: 313.308MHz)
  Total number of paths / destination ports: 812 / 231
-------------------------------------------------------------------------
Delay:               3.192ns (Levels of Logic = 3)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_11 (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_0 (FF)
  Source Clock:      cpld_if/Inst_clock_pll/CLKOUT1_BUF rising
  Destination Clock: cpld_if/Inst_clock_pll/CLKOUT1_BUF rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_11 to inst_mcs_amcs.inst_amc_if_MEP/data_latch_rst_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.396   0.910  data_latch_rst_cnt_11 (data_latch_rst_cnt_11)
     LUT6:I0->O            1   0.086   0.412  data_latch_rst_cnt_or0000102 (data_latch_rst_cnt_or0000102)
     LUT6:I5->O            1   0.086   0.412  data_latch_rst_cnt_or0000106_SW0 (N25)
     LUT6:I5->O           12   0.086   0.337  data_latch_rst_cnt_or0000106 (data_latch_rst_cnt_or0000)
     FDSE:S                    0.468          data_latch_rst_cnt_0
    ----------------------------------------
    Total                      3.192ns (1.122ns logic, 2.070ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'amc_port_p[2][14]'
  Clock period: 2.403ns (frequency: 416.176MHz)
  Total number of paths / destination ports: 864 / 759
-------------------------------------------------------------------------
Delay:               2.403ns (Levels of Logic = 17)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_0 (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_14 (FF)
  Source Clock:      amc_port_p[2][14] rising
  Destination Clock: amc_port_p[2][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_0 to inst_mcs_amcs.inst_amc_if_MEP/write_addresses_2_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              49   0.396   0.396  write_addresses_2_0 (write_addresses_2_0)
     INV:I->O              1   0.212   0.000  Madd_write_addresses_2_addsub0000_lut[0]_INV_0 (Madd_write_addresses_2_addsub0000_lut[0])
     MUXCY:S->O            1   0.305   0.000  Madd_write_addresses_2_addsub0000_cy[0] (Madd_write_addresses_2_addsub0000_cy[0])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[1] (Madd_write_addresses_2_addsub0000_cy[1])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[2] (Madd_write_addresses_2_addsub0000_cy[2])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[3] (Madd_write_addresses_2_addsub0000_cy[3])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[4] (Madd_write_addresses_2_addsub0000_cy[4])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[5] (Madd_write_addresses_2_addsub0000_cy[5])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[6] (Madd_write_addresses_2_addsub0000_cy[6])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[7] (Madd_write_addresses_2_addsub0000_cy[7])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[8] (Madd_write_addresses_2_addsub0000_cy[8])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[9] (Madd_write_addresses_2_addsub0000_cy[9])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[10] (Madd_write_addresses_2_addsub0000_cy[10])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[11] (Madd_write_addresses_2_addsub0000_cy[11])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[12] (Madd_write_addresses_2_addsub0000_cy[12])
     MUXCY:CI->O           0   0.023   0.000  Madd_write_addresses_2_addsub0000_cy[13] (Madd_write_addresses_2_addsub0000_cy[13])
     XORCY:CI->O           1   0.300   0.412  Madd_write_addresses_2_addsub0000_xor[14] (write_addresses_2_addsub0000[14])
     LUT4:I3->O            1   0.086   0.000  write_addresses_2_mux0002[14]1 (write_addresses_2_mux0002[14])
     FD:D                     -0.022          write_addresses_2_14
    ----------------------------------------
    Total                      2.403ns (1.595ns logic, 0.808ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'amc_port_p[3][14]'
  Clock period: 2.403ns (frequency: 416.176MHz)
  Total number of paths / destination ports: 864 / 759
-------------------------------------------------------------------------
Delay:               2.403ns (Levels of Logic = 17)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_0 (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_14 (FF)
  Source Clock:      amc_port_p[3][14] rising
  Destination Clock: amc_port_p[3][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_0 to inst_mcs_amcs.inst_amc_if_MEP/write_addresses_3_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              49   0.396   0.396  write_addresses_3_0 (write_addresses_3_0)
     INV:I->O              1   0.212   0.000  Madd_write_addresses_3_addsub0000_lut[0]_INV_0 (Madd_write_addresses_3_addsub0000_lut[0])
     MUXCY:S->O            1   0.305   0.000  Madd_write_addresses_3_addsub0000_cy[0] (Madd_write_addresses_3_addsub0000_cy[0])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[1] (Madd_write_addresses_3_addsub0000_cy[1])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[2] (Madd_write_addresses_3_addsub0000_cy[2])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[3] (Madd_write_addresses_3_addsub0000_cy[3])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[4] (Madd_write_addresses_3_addsub0000_cy[4])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[5] (Madd_write_addresses_3_addsub0000_cy[5])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[6] (Madd_write_addresses_3_addsub0000_cy[6])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[7] (Madd_write_addresses_3_addsub0000_cy[7])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[8] (Madd_write_addresses_3_addsub0000_cy[8])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[9] (Madd_write_addresses_3_addsub0000_cy[9])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[10] (Madd_write_addresses_3_addsub0000_cy[10])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[11] (Madd_write_addresses_3_addsub0000_cy[11])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[12] (Madd_write_addresses_3_addsub0000_cy[12])
     MUXCY:CI->O           0   0.023   0.000  Madd_write_addresses_3_addsub0000_cy[13] (Madd_write_addresses_3_addsub0000_cy[13])
     XORCY:CI->O           1   0.300   0.412  Madd_write_addresses_3_addsub0000_xor[14] (write_addresses_3_addsub0000[14])
     LUT4:I3->O            1   0.086   0.000  write_addresses_3_mux0002[14]1 (write_addresses_3_mux0002[14])
     FD:D                     -0.022          write_addresses_3_14
    ----------------------------------------
    Total                      2.403ns (1.595ns logic, 0.808ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'amc_port_p[4][14]'
  Clock period: 2.403ns (frequency: 416.176MHz)
  Total number of paths / destination ports: 864 / 759
-------------------------------------------------------------------------
Delay:               2.403ns (Levels of Logic = 17)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_0 (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_14 (FF)
  Source Clock:      amc_port_p[4][14] rising
  Destination Clock: amc_port_p[4][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_0 to inst_mcs_amcs.inst_amc_if_MEP/write_addresses_4_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              49   0.396   0.396  write_addresses_4_0 (write_addresses_4_0)
     INV:I->O              1   0.212   0.000  Madd_write_addresses_4_addsub0000_lut[0]_INV_0 (Madd_write_addresses_4_addsub0000_lut[0])
     MUXCY:S->O            1   0.305   0.000  Madd_write_addresses_4_addsub0000_cy[0] (Madd_write_addresses_4_addsub0000_cy[0])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[1] (Madd_write_addresses_4_addsub0000_cy[1])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[2] (Madd_write_addresses_4_addsub0000_cy[2])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[3] (Madd_write_addresses_4_addsub0000_cy[3])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[4] (Madd_write_addresses_4_addsub0000_cy[4])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[5] (Madd_write_addresses_4_addsub0000_cy[5])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[6] (Madd_write_addresses_4_addsub0000_cy[6])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[7] (Madd_write_addresses_4_addsub0000_cy[7])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[8] (Madd_write_addresses_4_addsub0000_cy[8])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[9] (Madd_write_addresses_4_addsub0000_cy[9])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[10] (Madd_write_addresses_4_addsub0000_cy[10])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[11] (Madd_write_addresses_4_addsub0000_cy[11])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[12] (Madd_write_addresses_4_addsub0000_cy[12])
     MUXCY:CI->O           0   0.023   0.000  Madd_write_addresses_4_addsub0000_cy[13] (Madd_write_addresses_4_addsub0000_cy[13])
     XORCY:CI->O           1   0.300   0.412  Madd_write_addresses_4_addsub0000_xor[14] (write_addresses_4_addsub0000[14])
     LUT4:I3->O            1   0.086   0.000  write_addresses_4_mux0002[14]1 (write_addresses_4_mux0002[14])
     FD:D                     -0.022          write_addresses_4_14
    ----------------------------------------
    Total                      2.403ns (1.595ns logic, 0.808ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'amc_port_p[5][14]'
  Clock period: 2.403ns (frequency: 416.176MHz)
  Total number of paths / destination ports: 864 / 759
-------------------------------------------------------------------------
Delay:               2.403ns (Levels of Logic = 17)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_0 (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_14 (FF)
  Source Clock:      amc_port_p[5][14] rising
  Destination Clock: amc_port_p[5][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_0 to inst_mcs_amcs.inst_amc_if_MEP/write_addresses_5_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              49   0.396   0.396  write_addresses_5_0 (write_addresses_5_0)
     INV:I->O              1   0.212   0.000  Madd_write_addresses_5_addsub0000_lut[0]_INV_0 (Madd_write_addresses_5_addsub0000_lut[0])
     MUXCY:S->O            1   0.305   0.000  Madd_write_addresses_5_addsub0000_cy[0] (Madd_write_addresses_5_addsub0000_cy[0])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[1] (Madd_write_addresses_5_addsub0000_cy[1])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[2] (Madd_write_addresses_5_addsub0000_cy[2])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[3] (Madd_write_addresses_5_addsub0000_cy[3])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[4] (Madd_write_addresses_5_addsub0000_cy[4])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[5] (Madd_write_addresses_5_addsub0000_cy[5])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[6] (Madd_write_addresses_5_addsub0000_cy[6])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[7] (Madd_write_addresses_5_addsub0000_cy[7])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[8] (Madd_write_addresses_5_addsub0000_cy[8])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[9] (Madd_write_addresses_5_addsub0000_cy[9])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[10] (Madd_write_addresses_5_addsub0000_cy[10])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[11] (Madd_write_addresses_5_addsub0000_cy[11])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[12] (Madd_write_addresses_5_addsub0000_cy[12])
     MUXCY:CI->O           0   0.023   0.000  Madd_write_addresses_5_addsub0000_cy[13] (Madd_write_addresses_5_addsub0000_cy[13])
     XORCY:CI->O           1   0.300   0.412  Madd_write_addresses_5_addsub0000_xor[14] (write_addresses_5_addsub0000[14])
     LUT4:I3->O            1   0.086   0.000  write_addresses_5_mux0002[14]1 (write_addresses_5_mux0002[14])
     FD:D                     -0.022          write_addresses_5_14
    ----------------------------------------
    Total                      2.403ns (1.595ns logic, 0.808ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'amc_port_p[6][14]'
  Clock period: 2.403ns (frequency: 416.176MHz)
  Total number of paths / destination ports: 864 / 759
-------------------------------------------------------------------------
Delay:               2.403ns (Levels of Logic = 17)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_0 (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_14 (FF)
  Source Clock:      amc_port_p[6][14] rising
  Destination Clock: amc_port_p[6][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_0 to inst_mcs_amcs.inst_amc_if_MEP/write_addresses_6_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              49   0.396   0.396  write_addresses_6_0 (write_addresses_6_0)
     INV:I->O              1   0.212   0.000  Madd_write_addresses_6_addsub0000_lut[0]_INV_0 (Madd_write_addresses_6_addsub0000_lut[0])
     MUXCY:S->O            1   0.305   0.000  Madd_write_addresses_6_addsub0000_cy[0] (Madd_write_addresses_6_addsub0000_cy[0])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[1] (Madd_write_addresses_6_addsub0000_cy[1])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[2] (Madd_write_addresses_6_addsub0000_cy[2])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[3] (Madd_write_addresses_6_addsub0000_cy[3])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[4] (Madd_write_addresses_6_addsub0000_cy[4])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[5] (Madd_write_addresses_6_addsub0000_cy[5])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[6] (Madd_write_addresses_6_addsub0000_cy[6])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[7] (Madd_write_addresses_6_addsub0000_cy[7])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[8] (Madd_write_addresses_6_addsub0000_cy[8])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[9] (Madd_write_addresses_6_addsub0000_cy[9])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[10] (Madd_write_addresses_6_addsub0000_cy[10])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[11] (Madd_write_addresses_6_addsub0000_cy[11])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[12] (Madd_write_addresses_6_addsub0000_cy[12])
     MUXCY:CI->O           0   0.023   0.000  Madd_write_addresses_6_addsub0000_cy[13] (Madd_write_addresses_6_addsub0000_cy[13])
     XORCY:CI->O           1   0.300   0.412  Madd_write_addresses_6_addsub0000_xor[14] (write_addresses_6_addsub0000[14])
     LUT4:I3->O            1   0.086   0.000  write_addresses_6_mux0002[14]1 (write_addresses_6_mux0002[14])
     FD:D                     -0.022          write_addresses_6_14
    ----------------------------------------
    Total                      2.403ns (1.595ns logic, 0.808ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'amc_port_p[7][14]'
  Clock period: 2.403ns (frequency: 416.176MHz)
  Total number of paths / destination ports: 864 / 759
-------------------------------------------------------------------------
Delay:               2.403ns (Levels of Logic = 17)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_0 (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_14 (FF)
  Source Clock:      amc_port_p[7][14] rising
  Destination Clock: amc_port_p[7][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_0 to inst_mcs_amcs.inst_amc_if_MEP/write_addresses_7_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              49   0.396   0.396  write_addresses_7_0 (write_addresses_7_0)
     INV:I->O              1   0.212   0.000  Madd_write_addresses_7_addsub0000_lut[0]_INV_0 (Madd_write_addresses_7_addsub0000_lut[0])
     MUXCY:S->O            1   0.305   0.000  Madd_write_addresses_7_addsub0000_cy[0] (Madd_write_addresses_7_addsub0000_cy[0])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[1] (Madd_write_addresses_7_addsub0000_cy[1])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[2] (Madd_write_addresses_7_addsub0000_cy[2])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[3] (Madd_write_addresses_7_addsub0000_cy[3])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[4] (Madd_write_addresses_7_addsub0000_cy[4])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[5] (Madd_write_addresses_7_addsub0000_cy[5])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[6] (Madd_write_addresses_7_addsub0000_cy[6])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[7] (Madd_write_addresses_7_addsub0000_cy[7])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[8] (Madd_write_addresses_7_addsub0000_cy[8])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[9] (Madd_write_addresses_7_addsub0000_cy[9])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[10] (Madd_write_addresses_7_addsub0000_cy[10])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[11] (Madd_write_addresses_7_addsub0000_cy[11])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[12] (Madd_write_addresses_7_addsub0000_cy[12])
     MUXCY:CI->O           0   0.023   0.000  Madd_write_addresses_7_addsub0000_cy[13] (Madd_write_addresses_7_addsub0000_cy[13])
     XORCY:CI->O           1   0.300   0.412  Madd_write_addresses_7_addsub0000_xor[14] (write_addresses_7_addsub0000[14])
     LUT4:I3->O            1   0.086   0.000  write_addresses_7_mux0002[14]1 (write_addresses_7_mux0002[14])
     FD:D                     -0.022          write_addresses_7_14
    ----------------------------------------
    Total                      2.403ns (1.595ns logic, 0.808ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'amc_port_p[0][14]'
  Clock period: 2.869ns (frequency: 348.560MHz)
  Total number of paths / destination ports: 8583 / 7452
-------------------------------------------------------------------------
Delay:               2.869ns (Levels of Logic = 3)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/fr_counter_11 (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/fr_counter_0 (FF)
  Source Clock:      amc_port_p[0][14] rising
  Destination Clock: amc_port_p[0][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/fr_counter_11 to inst_mcs_amcs.inst_amc_if_MEP/fr_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  fr_counter_11 (fr_counter_11)
     LUT6:I0->O            5   0.086   0.837  rdout_state_and000084 (rdout_state_and000084)
     LUT6:I1->O           13   0.086   0.468  fr_counter_mux0000[0]21 (N5)
     LUT4:I3->O            1   0.086   0.000  fr_counter_mux0000[9]1 (fr_counter_mux0000[9])
     FD:D                     -0.022          fr_counter_9
    ----------------------------------------
    Total                      2.869ns (0.654ns logic, 2.215ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'amc_port_p[1][14]'
  Clock period: 2.403ns (frequency: 416.176MHz)
  Total number of paths / destination ports: 864 / 759
-------------------------------------------------------------------------
Delay:               2.403ns (Levels of Logic = 17)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_0 (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_14 (FF)
  Source Clock:      amc_port_p[1][14] rising
  Destination Clock: amc_port_p[1][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_0 to inst_mcs_amcs.inst_amc_if_MEP/write_addresses_1_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              49   0.396   0.396  write_addresses_1_0 (write_addresses_1_0)
     INV:I->O              1   0.212   0.000  Madd_write_addresses_1_addsub0000_lut[0]_INV_0 (Madd_write_addresses_1_addsub0000_lut[0])
     MUXCY:S->O            1   0.305   0.000  Madd_write_addresses_1_addsub0000_cy[0] (Madd_write_addresses_1_addsub0000_cy[0])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[1] (Madd_write_addresses_1_addsub0000_cy[1])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[2] (Madd_write_addresses_1_addsub0000_cy[2])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[3] (Madd_write_addresses_1_addsub0000_cy[3])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[4] (Madd_write_addresses_1_addsub0000_cy[4])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[5] (Madd_write_addresses_1_addsub0000_cy[5])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[6] (Madd_write_addresses_1_addsub0000_cy[6])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[7] (Madd_write_addresses_1_addsub0000_cy[7])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[8] (Madd_write_addresses_1_addsub0000_cy[8])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[9] (Madd_write_addresses_1_addsub0000_cy[9])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[10] (Madd_write_addresses_1_addsub0000_cy[10])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[11] (Madd_write_addresses_1_addsub0000_cy[11])
     MUXCY:CI->O           1   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[12] (Madd_write_addresses_1_addsub0000_cy[12])
     MUXCY:CI->O           0   0.023   0.000  Madd_write_addresses_1_addsub0000_cy[13] (Madd_write_addresses_1_addsub0000_cy[13])
     XORCY:CI->O           1   0.300   0.412  Madd_write_addresses_1_addsub0000_xor[14] (write_addresses_1_addsub0000[14])
     LUT4:I3->O            1   0.086   0.000  write_addresses_1_mux0002[14]1 (write_addresses_1_mux0002[14])
     FD:D                     -0.022          write_addresses_1_14
    ----------------------------------------
    Total                      2.403ns (1.595ns logic, 0.808ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpld_if/Inst_clock_pll/CLKOUT2_BUF'
  Clock period: 2.493ns (frequency: 401.188MHz)
  Total number of paths / destination ports: 893 / 409
-------------------------------------------------------------------------
Delay:               2.493ns (Levels of Logic = 1)
  Source:            cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:       cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31 (FF)
  Source Clock:      cpld_if/Inst_clock_pll/CLKOUT2_BUF rising
  Destination Clock: cpld_if/Inst_clock_pll/CLKOUT2_BUF rising

  Data Path: cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP to cpld_if/the_spy_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKBL->DOPB0    1   1.920   0.487  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb5<8>)
     LUT3:I1->O            1   0.086   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_mux<31>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_mem<31>)
     FDRE:D                   -0.022          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31
    ----------------------------------------
    Total                      2.493ns (2.006ns logic, 0.487ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_40mhz_vdsp'
  Clock period: 3.105ns (frequency: 322.098MHz)
  Total number of paths / destination ports: 177 / 23
-------------------------------------------------------------------------
Delay:               3.105ns (Levels of Logic = 3)
  Source:            cpld_if/LOOP_A_0 (FF)
  Destination:       cpld_if/LOOP_A_0 (FF)
  Source Clock:      clk_40mhz_vdsp rising
  Destination Clock: clk_40mhz_vdsp rising

  Data Path: cpld_if/LOOP_A_0 to cpld_if/LOOP_A_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.396   0.823  LOOP_A_0 (LOOP_A_0)
     LUT5:I0->O            1   0.086   0.412  LOOP_A_not00011_SW0 (N6)
     LUT6:I5->O            3   0.086   0.421  LOOP_A_not00011 (state_cmp_eq0000)
     LUT2:I1->O           10   0.086   0.327  LOOP_A_not00012 (LOOP_A_not0001)
     FDS:S                     0.468          LOOP_A_0
    ----------------------------------------
    Total                      3.105ns (1.122ns logic, 1.983ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpld_if/Inst_clock_pll/CLKOUT3_BUF'
  Clock period: 1.982ns (frequency: 504.485MHz)
  Total number of paths / destination ports: 214 / 78
-------------------------------------------------------------------------
Delay:               1.982ns (Levels of Logic = 1)
  Source:            cpld_if/sStrobe (FF)
  Destination:       cpld_if/tMemoryWE_0 (FF)
  Source Clock:      cpld_if/Inst_clock_pll/CLKOUT3_BUF rising
  Destination Clock: cpld_if/Inst_clock_pll/CLKOUT3_BUF rising

  Data Path: cpld_if/sStrobe to cpld_if/tMemoryWE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.396   0.637  sStrobe (sStrobe)
     LUT6:I3->O           41   0.086   0.395  iMemoryWE_mux0002[0]11 (MemoryIn_not0001)
     FDRS:S                    0.468          tMemoryWE_0
    ----------------------------------------
    Total                      1.982ns (0.950ns logic, 1.032ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.529ns (Levels of Logic = 3)
  Source:            Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Destination Clock: Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.421  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O            1   0.086   0.662  U0/U_ICON/U_STAT/U_DATA_VALID (U0/U_ICON/U_STAT/iDATA_VALID)
     LUT4:I0->O            1   0.086   0.286  U0/U_ICON/U_STAT/U_STATCMD (U0/U_ICON/U_STAT/iSTATCMD_CE)
     INV:I->O              6   0.212   0.309  U0/U_ICON/U_STAT/U_STATCMD_n (U0/U_ICON/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.468          U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE
    ----------------------------------------
    Total                      2.529ns (0.852ns logic, 1.677ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tcs_clk_p'
  Total number of paths / destination ports: 340 / 47
-------------------------------------------------------------------------
Offset:              3.600ns (Levels of Logic = 13)
  Source:            tcs_lock (PAD)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_31 (FF)
  Destination Clock: tcs_clk_p rising

  Data Path: tcs_lock to inst_mcs_amcs.inst_amc_if_MEP/inst_data_out_logic_MEP/checksum_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.694   0.286  tcs_lock_IBUF (tcs_lock_IBUF)
     INV:I->O              3   0.212   0.421  stat_flags_9_not00001_INV_0 (stat_flags[9])
     begin scope: 'inst_mcs_amcs.inst_amc_if_MEP'
     begin scope: 'inst_data_out_logic_MEP'
     LUT2:I1->O            1   0.086   0.600  checksum_mux0001[25]1_SW0 (N79)
     LUT6:I3->O            1   0.086   0.000  Madd_checksum_share0000_lut[25] (Madd_checksum_share0000_lut[25])
     MUXCY:S->O            1   0.305   0.000  Madd_checksum_share0000_cy[25] (Madd_checksum_share0000_cy[25])
     MUXCY:CI->O           1   0.023   0.000  Madd_checksum_share0000_cy[26] (Madd_checksum_share0000_cy[26])
     MUXCY:CI->O           1   0.023   0.000  Madd_checksum_share0000_cy[27] (Madd_checksum_share0000_cy[27])
     MUXCY:CI->O           1   0.023   0.000  Madd_checksum_share0000_cy[28] (Madd_checksum_share0000_cy[28])
     MUXCY:CI->O           1   0.023   0.000  Madd_checksum_share0000_cy[29] (Madd_checksum_share0000_cy[29])
     MUXCY:CI->O           0   0.023   0.000  Madd_checksum_share0000_cy[30] (Madd_checksum_share0000_cy[30])
     XORCY:CI->O           1   0.300   0.412  Madd_checksum_share0000_xor[31] (checksum_share0000[31])
     LUT6:I5->O            1   0.086   0.000  checksum_mux0000[0]3 (checksum_mux0000[0])
     FDRE:D                   -0.022          checksum_31
    ----------------------------------------
    Total                      3.600ns (1.883ns logic, 1.718ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpld_if/Inst_clock_pll/CLKOUT0_BUF'
  Total number of paths / destination ports: 672 / 206
-------------------------------------------------------------------------
Offset:              2.362ns (Levels of Logic = 3)
  Source:            si_g_lol (PAD)
  Destination:       stat_if_1/cfmem_wb_dout_0 (FF)
  Destination Clock: cpld_if/Inst_clock_pll/CLKOUT0_BUF rising

  Data Path: si_g_lol to stat_if_1/cfmem_wb_dout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.694   0.828  si_g_lol_IBUF (si_g_lol_IBUF)
     begin scope: 'stat_if_1'
     LUT5:I0->O            1   0.086   0.286  cfmem_wb_dout_0_mux0001_SW0 (N40)
     FDS:S                     0.468          cfmem_wb_dout_0
    ----------------------------------------
    Total                      2.362ns (1.248ns logic, 1.114ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'amc_port_p[0][14]'
  Total number of paths / destination ports: 72 / 36
-------------------------------------------------------------------------
Offset:              1.222ns (Levels of Logic = 1)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 (PAD)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge (FF)
  Destination Clock: amc_port_p[0][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 to inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.666  inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddrdatainput (data_i_ddr[0][0])
     LUT4:I0->O            1   0.086   0.286  inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot (data_latch_i[0][0])
     FDRE:CE                   0.185          inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
    ----------------------------------------
    Total                      1.222ns (0.271ns logic, 0.951ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'amc_port_p[1][14]'
  Total number of paths / destination ports: 72 / 36
-------------------------------------------------------------------------
Offset:              1.222ns (Levels of Logic = 1)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 (PAD)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge (FF)
  Destination Clock: amc_port_p[1][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 to inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.666  inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].ddrdatainput (data_i_ddr[1][0])
     LUT4:I0->O            1   0.086   0.286  inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot (data_latch_i[1][0])
     FDRE:CE                   0.185          inst_amc_ports[1].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
    ----------------------------------------
    Total                      1.222ns (0.271ns logic, 0.951ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'amc_port_p[2][14]'
  Total number of paths / destination ports: 72 / 36
-------------------------------------------------------------------------
Offset:              1.222ns (Levels of Logic = 1)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 (PAD)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge (FF)
  Destination Clock: amc_port_p[2][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 to inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.666  inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].ddrdatainput (data_i_ddr[2][0])
     LUT4:I0->O            1   0.086   0.286  inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot (data_latch_i[2][0])
     FDRE:CE                   0.185          inst_amc_ports[2].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
    ----------------------------------------
    Total                      1.222ns (0.271ns logic, 0.951ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'amc_port_p[3][14]'
  Total number of paths / destination ports: 72 / 36
-------------------------------------------------------------------------
Offset:              1.222ns (Levels of Logic = 1)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 (PAD)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge (FF)
  Destination Clock: amc_port_p[3][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 to inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.666  inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].ddrdatainput (data_i_ddr[3][0])
     LUT4:I0->O            1   0.086   0.286  inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot (data_latch_i[3][0])
     FDRE:CE                   0.185          inst_amc_ports[3].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
    ----------------------------------------
    Total                      1.222ns (0.271ns logic, 0.951ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'amc_port_p[4][14]'
  Total number of paths / destination ports: 72 / 36
-------------------------------------------------------------------------
Offset:              1.222ns (Levels of Logic = 1)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 (PAD)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge (FF)
  Destination Clock: amc_port_p[4][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 to inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.666  inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].ddrdatainput (data_i_ddr[4][0])
     LUT4:I0->O            1   0.086   0.286  inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot (data_latch_i[4][0])
     FDRE:CE                   0.185          inst_amc_ports[4].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
    ----------------------------------------
    Total                      1.222ns (0.271ns logic, 0.951ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'amc_port_p[5][14]'
  Total number of paths / destination ports: 72 / 36
-------------------------------------------------------------------------
Offset:              1.222ns (Levels of Logic = 1)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 (PAD)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge (FF)
  Destination Clock: amc_port_p[5][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 to inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.666  inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].ddrdatainput (data_i_ddr[5][0])
     LUT4:I0->O            1   0.086   0.286  inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot (data_latch_i[5][0])
     FDRE:CE                   0.185          inst_amc_ports[5].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
    ----------------------------------------
    Total                      1.222ns (0.271ns logic, 0.951ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'amc_port_p[6][14]'
  Total number of paths / destination ports: 72 / 36
-------------------------------------------------------------------------
Offset:              1.222ns (Levels of Logic = 1)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 (PAD)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge (FF)
  Destination Clock: amc_port_p[6][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 to inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.666  inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].ddrdatainput (data_i_ddr[6][0])
     LUT4:I0->O            1   0.086   0.286  inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot (data_latch_i[6][0])
     FDRE:CE                   0.185          inst_amc_ports[6].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
    ----------------------------------------
    Total                      1.222ns (0.271ns logic, 0.951ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'amc_port_p[7][14]'
  Total number of paths / destination ports: 72 / 36
-------------------------------------------------------------------------
Offset:              1.222ns (Levels of Logic = 1)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 (PAD)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge (FF)
  Destination Clock: amc_port_p[7][14] rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput:Q1 to inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.666  inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].ddrdatainput (data_i_ddr[7][0])
     LUT4:I0->O            1   0.086   0.286  inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge_rstpot (data_latch_i[7][0])
     FDRE:CE                   0.185          inst_amc_ports[7].inst_mcs.adc_bits_ddrin[0].fdre_latch_edge
    ----------------------------------------
    Total                      1.222ns (0.271ns logic, 0.951ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpld_if/Inst_clock_pll/CLKOUT3_BUF'
  Total number of paths / destination ports: 173 / 62
-------------------------------------------------------------------------
Offset:              2.655ns (Levels of Logic = 3)
  Source:            va_ublaze (PAD)
  Destination:       cpld_if/tMemoryWE_0 (FF)
  Destination Clock: cpld_if/Inst_clock_pll/CLKOUT3_BUF rising

  Data Path: va_ublaze to cpld_if/tMemoryWE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   0.694   1.011  va_ublaze_IBUF (va_ublaze_IBUF)
     begin scope: 'cpld_if'
     LUT6:I0->O           41   0.086   0.395  iMemoryWE_mux0002[0]11 (MemoryIn_not0001)
     FDRS:S                    0.468          tMemoryWE_0
    ----------------------------------------
    Total                      2.655ns (1.248ns logic, 1.407ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_40mhz_vdsp'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            cpld_if/Inst_clock_pll/PLL_ADV_INST:LOCKED (PAD)
  Destination:       cpld_if/LOOP_A_0 (FF)
  Destination Clock: clk_40mhz_vdsp rising

  Data Path: cpld_if/Inst_clock_pll/PLL_ADV_INST:LOCKED to cpld_if/LOOP_A_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         2   0.000   0.000  PLL_ADV_INST (LOCKED_OUT)
     end scope: 'Inst_clock_pll'
     LUT2:I0->O           10   0.086   0.327  LOOP_A_not00012 (LOOP_A_not0001)
     FDS:S                     0.468          LOOP_A_0
    ----------------------------------------
    Total                      1.372ns (1.045ns logic, 0.327ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpld_if/Inst_clock_pll/CLKOUT2_BUF'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              2.655ns (Levels of Logic = 3)
  Source:            va_ublaze (PAD)
  Destination:       cpld_if/MemoryWE_0 (FF)
  Destination Clock: cpld_if/Inst_clock_pll/CLKOUT2_BUF rising

  Data Path: va_ublaze to cpld_if/MemoryWE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   0.694   1.011  va_ublaze_IBUF (va_ublaze_IBUF)
     begin scope: 'cpld_if'
     LUT6:I0->O           41   0.086   0.395  iMemoryWE_mux0002[0]11 (MemoryIn_not0001)
     FDS:S                     0.468          MemoryWE_0
    ----------------------------------------
    Total                      2.655ns (1.248ns logic, 1.407ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpld_if/Inst_clock_pll/CLKOUT0_BUF'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              3.393ns (Levels of Logic = 4)
  Source:            cpld_if/FastRegister_19 (FF)
  Destination:       gp[1] (PAD)
  Source Clock:      cpld_if/Inst_clock_pll/CLKOUT0_BUF rising

  Data Path: cpld_if/FastRegister_19 to gp[1]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.396   0.421  FastRegister_19 (FastRegister_19)
     end scope: 'cpld_if'
     begin scope: 'tcs_if'
     LUT2:I1->O           14   0.086   0.346  FLT_i1 (FLT)
     end scope: 'tcs_if'
     OBUF:I->O                 2.144          gp_1_OBUF (gp[1])
    ----------------------------------------
    Total                      3.393ns (2.626ns logic, 0.767ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tcs_clk_p'
  Total number of paths / destination ports: 98 / 88
-------------------------------------------------------------------------
Offset:              3.468ns (Levels of Logic = 3)
  Source:            tcs_if/inst_tcs_decode/FLT (FF)
  Destination:       gp[1] (PAD)
  Source Clock:      tcs_clk_p rising

  Data Path: tcs_if/inst_tcs_decode/FLT to gp[1]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.396   0.496  FLT (FLT)
     end scope: 'inst_tcs_decode'
     LUT2:I0->O           14   0.086   0.346  FLT_i1 (FLT)
     end scope: 'tcs_if'
     OBUF:I->O                 2.144          gp_1_OBUF (gp[1])
    ----------------------------------------
    Total                      3.468ns (2.626ns logic, 0.842ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpld_if/Inst_clock_pll/CLKOUT2_BUF'
  Total number of paths / destination ports: 65 / 33
-------------------------------------------------------------------------
Offset:              5.007ns (Levels of Logic = 3)
  Source:            cpld_if/RAMB36_inst (RAM)
  Destination:       vd[31] (PAD)
  Source Clock:      cpld_if/Inst_clock_pll/CLKOUT2_BUF rising

  Data Path: cpld_if/RAMB36_inst to vd[31]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKBU->DOB31    1   1.892   0.600  RAMB36_inst (MemoryOut[31])
     LUT4:I1->O            1   0.086   0.286  D_toCPLD[31]1 (D_toCPLD[31])
     IOBUF:I->IO               2.144          DATA_PORTS[31].IOBUF_inst (D[31])
     end scope: 'cpld_if'
    ----------------------------------------
    Total                      5.007ns (4.122ns logic, 0.885ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpld_if/Inst_clock_pll/CLKOUT3_BUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 2)
  Source:            cpld_if/f_Ready (FF)
  Destination:       va_ready (PAD)
  Source Clock:      cpld_if/Inst_clock_pll/CLKOUT3_BUF rising

  Data Path: cpld_if/f_Ready to va_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.396   0.286  f_Ready (f_Ready)
     end scope: 'cpld_if'
     OBUF:I->O                 2.144          va_ready_OBUF (va_ready)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_40mhz_vdsp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.561ns (Levels of Logic = 3)
  Source:            cpld_if/RST_Startup_1 (FF)
  Destination:       gp[2] (PAD)
  Source Clock:      clk_40mhz_vdsp rising

  Data Path: cpld_if/RST_Startup_1 to gp[2]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            130   0.396   0.535  RST_Startup_1 (RST_Startup_1)
     end scope: 'cpld_if'
     LUT2:I1->O           70   0.086   0.400  si_rst1 (gp_2_OBUF)
     OBUF:I->O                 2.144          gp_2_OBUF (gp[2])
    ----------------------------------------
    Total                      3.561ns (2.626ns logic, 0.935ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.396ns (Levels of Logic = 0)
  Source:            Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: Inst_chipscope_icon.Inst_icon/U0/U_ICON/U_TDO_reg to Inst_chipscope_icon.Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.396   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX5:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.396ns (0.396ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpld_if/Inst_clock_pll/CLKOUT1_BUF'
  Total number of paths / destination ports: 768 / 768
-------------------------------------------------------------------------
Offset:              0.845ns (Levels of Logic = 0)
  Source:            inst_mcs_amcs.inst_amc_if_MEP/reset_sync (FF)
  Destination:       inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay:RST (PAD)
  Source Clock:      cpld_if/Inst_clock_pll/CLKOUT1_BUF rising

  Data Path: inst_mcs_amcs.inst_amc_if_MEP/reset_sync to inst_mcs_amcs.inst_amc_if_MEP/inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             384   0.396   0.449  reset_sync (reset_sync)
    IODELAY:RST                0.000          inst_amc_ports[0].inst_mcs.adc_bits_ddrin[0].ddr_iodelay
    ----------------------------------------
    Total                      0.845ns (0.396ns logic, 0.449ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1318 / 709
-------------------------------------------------------------------------
Delay:               4.027ns (Levels of Logic = 4)
  Source:            va_write (PAD)
  Destination:       vd[31] (PAD)

  Data Path: va_write to vd[31]
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.694   0.709  va_write_IBUF (va_write_IBUF)
     begin scope: 'cpld_if'
     LUT3:I0->O           32   0.086   0.394  D_dir1 (D_dir)
     IOBUF:T->IO               2.144          DATA_PORTS[0].IOBUF_inst (D[0])
     end scope: 'cpld_if'
    ----------------------------------------
    Total                      4.027ns (2.924ns logic, 1.103ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================


Total REAL time to Xst completion: 141.00 secs
Total CPU time to Xst completion: 141.27 secs
 
--> 

Total memory usage is 5015116 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1634 (   0 filtered)
Number of infos    :  343 (   0 filtered)

