
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017128                       # Number of seconds simulated
sim_ticks                                 17127877000                       # Number of ticks simulated
final_tick                                17127877000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 218013                       # Simulator instruction rate (inst/s)
host_op_rate                                   226014                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               63601956                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678396                       # Number of bytes of host memory used
host_seconds                                   269.30                       # Real time elapsed on the host
sim_insts                                    58710435                       # Number of instructions simulated
sim_ops                                      60865036                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22528                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            15872                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            54784                       # Number of bytes read from this memory
system.physmem.bytes_read::total               110528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22528                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        15872                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38400                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               352                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               271                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               248                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               856                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1727                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1315283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1012618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              926676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             3198528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6453106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1315283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         926676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2241959                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1315283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1012618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             926676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            3198528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6453106                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                8552997                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          8552148                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              570                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             8551434                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8551051                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.995521                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    264                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  28                       # Number of system calls
system.cpu0.numCycles                        17127878                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      42765936                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    8552997                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           8551315                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     17110607                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1249                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1887                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  246                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          17119540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.498323                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.504300                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12139      0.07%      0.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     572      0.00%      0.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8550927     49.95%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8555902     49.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            17119540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499361                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.496861                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7704                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 4836                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 17105918                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  651                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   431                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 346                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  199                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              42767932                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  461                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   431                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8263                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    530                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1589                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 17105902                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2825                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              42767272                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    20                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2656                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           42768825                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            196734182                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        42772526                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             42763201                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5624                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                46                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1203                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            17102370                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8553721                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8549946                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8549921                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  42765971                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 67                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 42764400                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              160                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           3885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined         9808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     17119540                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.497988                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.710184                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              12326      0.07%      0.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2140325     12.50%     12.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4276592     24.98%     37.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           10690297     62.45%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       17119540                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17108770     40.01%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            17102082     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8553539     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              42764400                       # Type of FU issued
system.cpu0.iq.rate                          2.496772                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         102648468                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         42769952                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     42763714                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              42764384                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         8550011                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads          992                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          358                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   431                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    391                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  137                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           42766057                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              246                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             17102370                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8553721                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                41                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           105                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          295                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 400                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             42764008                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             17101972                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              392                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                    25655442                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 8551895                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             808                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches        8550788                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          292                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          516                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches      8550555                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          233                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                   8553470                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.496749                       # Inst execution rate
system.cpu0.iew.wb_sent                      42763797                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     42763730                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 25656111                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 25666022                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.496733                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999614                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           3903                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              377                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     17118821                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.497961                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581993                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        13147      0.08%      0.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8552401     49.96%     50.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1139      0.01%     50.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2139270     12.50%     62.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4275083     24.97%     87.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2137571     12.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           71      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           61      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           78      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     17118821                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            42758849                       # Number of instructions committed
system.cpu0.commit.committedOps              42762153                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      25654741                       # Number of memory references committed
system.cpu0.commit.loads                     17101378                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                   8551592                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 34210927                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 142                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17107403     40.01%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       17101378     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8553363     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         42762153                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   78                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    59884668                       # The number of ROB reads
system.cpu0.rob.rob_writes                   85532835                       # The number of ROB writes
system.cpu0.timesIdled                            250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   42758849                       # Number of Instructions Simulated
system.cpu0.committedOps                     42762153                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400569                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400569                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.496448                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.496448                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                42766445                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17107698                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      176                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                179597037                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                25657125                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               25657298                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               29                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          154.380544                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17102439                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              197                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         86814.411168                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   154.380544                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.301525                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.301525                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          168                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         34210607                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        34210607                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8551603                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8551603                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8550936                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8550936                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     17102539                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17102539                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     17102539                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17102539                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          202                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          202                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2358                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2358                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2560                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2560                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2560                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2560                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9220990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9220990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118038000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118038000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    127258990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    127258990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    127258990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    127258990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      8551805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8551805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8553294                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8553294                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     17105099                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17105099                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     17105099                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17105099                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000276                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000276                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000150                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000150                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000150                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000150                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 45648.465347                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45648.465347                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50058.524173                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50058.524173                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49710.542969                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49710.542969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49710.542969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49710.542969                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu0.dcache.writebacks::total               12                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           69                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2179                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2248                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2248                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2248                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2248                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          133                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          179                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          312                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          312                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          312                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          312                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6032006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6032006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9746500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9746500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15778506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15778506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15778506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15778506                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000018                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000018                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 45353.428571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45353.428571                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54449.720670                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54449.720670                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 50572.134615                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50572.134615                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 50572.134615                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50572.134615                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               65                       # number of replacements
system.cpu0.icache.tags.tagsinuse          285.818543                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1447                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              380                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.807895                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   285.818543                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.558239                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.558239                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4154                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4154                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1447                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1447                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1447                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1447                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1447                       # number of overall hits
system.cpu0.icache.overall_hits::total           1447                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          440                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          440                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          440                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           440                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          440                       # number of overall misses
system.cpu0.icache.overall_misses::total          440                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23131998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23131998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23131998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23131998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23131998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23131998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1887                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1887                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1887                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1887                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.233174                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.233174                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.233174                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.233174                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.233174                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.233174                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52572.722727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52572.722727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52572.722727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52572.722727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52572.722727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52572.722727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           60                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           60                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          380                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          380                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          380                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          380                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19953502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19953502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19953502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19953502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19953502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19953502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.201378                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.201378                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.201378                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.201378                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.201378                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.201378                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52509.215789                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52509.215789                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52509.215789                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52509.215789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52509.215789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52509.215789                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                5880518                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          4192577                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           416018                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2985841                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2634853                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.244920                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 695620                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            240568                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        17100427                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           4172656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      28337199                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    5880518                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           3330473                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     12506513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 832353                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          224                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  3989757                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               142595                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          17095587                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.842675                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.336876                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5175179     30.27%     30.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1307752      7.65%     37.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1644105      9.62%     47.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8968551     52.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            17095587                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.343881                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.657105                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 3600931                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              3461527                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  9213859                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               404310                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                414950                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              486944                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1240                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              26077110                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3527                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                414950                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4117463                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 599769                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       2657991                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  9047038                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               258366                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              25030874                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                 47228                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   203                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           31027514                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            112929858                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        26971180                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             22033337                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 8994177                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            172143                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        140146                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   807722                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4336285                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1776895                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           267505                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           90533                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  23080919                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             278351                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 19667790                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           174085                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        5256387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     19038775                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            61                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     17095587                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.150460                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.066104                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6436738     37.65%     37.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            3835802     22.44%     60.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4637153     27.12%     87.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2185894     12.79%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       17095587                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2097730     47.28%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     47.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1473495     33.21%     80.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               865897     19.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14226510     72.33%     72.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               33011      0.17%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             3746261     19.05%     91.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1662008      8.45%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              19667790                       # Type of FU issued
system.cpu1.iq.rate                          1.150134                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    4437122                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.225603                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          61042374                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         28615810                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     19169418                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              24104912                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           18192                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1084899                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       141109                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         2397                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                414950                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 452328                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               140047                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           23359286                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           156224                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4336285                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1776895                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            139137                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   627                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           153                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        378743                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        43621                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              422364                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             19476377                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              3686969                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           191413                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           16                       # number of nop insts executed
system.cpu1.iew.exec_refs                     5334079                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3669256                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         1594632                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        1262654                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       578437                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      1016195                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches       614067                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       648587                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   1647110                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.138941                       # Inst execution rate
system.cpu1.iew.wb_sent                      19347897                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     19169418                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 11065923                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 20374528                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.120991                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.543125                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        5256402                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         278290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           414792                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     16231412                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.115299                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.565397                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7624437     46.97%     46.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4595084     28.31%     75.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1543254      9.51%     84.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1151422      7.09%     91.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       432914      2.67%     94.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       413119      2.55%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       209379      1.29%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       180924      1.11%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        80879      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     16231412                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            15951586                       # Number of instructions committed
system.cpu1.commit.committedOps              18102883                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4887172                       # Number of memory references committed
system.cpu1.commit.loads                      3251386                       # Number of loads committed
system.cpu1.commit.membars                     139170                       # Number of memory barriers committed
system.cpu1.commit.branches                   3596111                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 15496359                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              390428                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        13182702     72.82%     72.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          33009      0.18%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.00% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3251386     17.96%     90.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1635786      9.04%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         18102883                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                80879                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    39509610                       # The number of ROB reads
system.cpu1.rob.rob_writes                   47583382                       # The number of ROB writes
system.cpu1.timesIdled                            181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25490                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   15951586                       # Number of Instructions Simulated
system.cpu1.committedOps                     18102883                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.072020                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.072020                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.932818                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.932818                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                19647046                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11743696                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 69039710                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                11165468                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                6737898                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                278208                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            45483                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.828436                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3366378                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            45991                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            73.196451                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        880139000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   501.828436                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.980134                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980134                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         10237177                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        10237177                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      3247571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3247571                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1493823                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1493823                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       139038                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       139038                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       139100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       139100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4741394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4741394                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4741394                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4741394                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        74856                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        74856                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1134                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1134                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           66                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        75990                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         75990                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        75990                       # number of overall misses
system.cpu1.dcache.overall_misses::total        75990                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    987009000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    987009000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     55685000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     55685000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1014000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1014000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        22500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        22500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1042694000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1042694000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1042694000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1042694000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3322427                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3322427                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1494957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1494957                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       139104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       139104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       139103                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       139103                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4817384                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4817384                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4817384                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4817384                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022531                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000759                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000759                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.000474                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000474                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.000022                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000022                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.015774                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015774                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.015774                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015774                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13185.436037                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13185.436037                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 49104.938272                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49104.938272                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15363.636364                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15363.636364                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         7500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 13721.463350                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13721.463350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13721.463350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13721.463350                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        44363                       # number of writebacks
system.cpu1.dcache.writebacks::total            44363                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        29650                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        29650                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          302                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          302                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        29952                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        29952                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        29952                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        29952                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        45206                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45206                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          832                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          832                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           64                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        46038                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46038                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        46038                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46038                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    563122000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    563122000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     40100000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     40100000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       823500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       823500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        13500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        13500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    603222000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    603222000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    603222000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    603222000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.013606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000557                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000557                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.000460                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.000022                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009557                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009557                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009557                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009557                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12456.797770                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12456.797770                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 48197.115385                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48197.115385                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12867.187500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12867.187500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         4500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13102.697771                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13102.697771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13102.697771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13102.697771                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              108                       # number of replacements
system.cpu1.icache.tags.tagsinuse          329.482920                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3989234                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              447                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8924.460850                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   329.482920                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.643521                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.643521                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          332                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7979961                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7979961                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      3989234                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3989234                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3989234                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3989234                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3989234                       # number of overall hits
system.cpu1.icache.overall_hits::total        3989234                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          523                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          523                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          523                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           523                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          523                       # number of overall misses
system.cpu1.icache.overall_misses::total          523                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     19504500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     19504500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     19504500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     19504500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     19504500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     19504500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3989757                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3989757                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3989757                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3989757                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3989757                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3989757                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000131                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000131                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000131                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000131                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000131                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000131                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 37293.499044                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37293.499044                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 37293.499044                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37293.499044                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 37293.499044                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37293.499044                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     5.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           76                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           76                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           76                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          447                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          447                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          447                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          447                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     16160000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     16160000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     16160000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     16160000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     16160000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     16160000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 36152.125280                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36152.125280                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 36152.125280                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36152.125280                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 36152.125280                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36152.125280                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1536.138430                       # Cycle average of tags in use
system.l2.tags.total_refs                       87965                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1649                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     53.344451                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      758.177935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       321.773692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        81.956378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       241.524977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       132.705448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.011569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.023440                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1649                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1600                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.025162                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     93075                       # Number of tag accesses
system.l2.tags.data_accesses                    93075                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 199                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               44156                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   44409                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44375                       # number of Writeback hits
system.l2.Writeback_hits::total                 44375                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  199                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                44160                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44413                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  26                       # number of overall hits
system.l2.overall_hits::cpu0.data                  28                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 199                       # number of overall hits
system.l2.overall_hits::cpu1.data               44160                       # number of overall hits
system.l2.overall_hits::total                   44413                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               354                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               248                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               137                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   840                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu0.data             176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 895                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                277                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                248                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                856                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1735                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               354                       # number of overall misses
system.l2.overall_misses::cpu0.data               277                       # number of overall misses
system.l2.overall_misses::cpu1.inst               248                       # number of overall misses
system.l2.overall_misses::cpu1.data               856                       # number of overall misses
system.l2.overall_misses::total                  1735                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18913500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5460500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     13170000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      7290000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        44834000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9372500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     38112000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      47484500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18913500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14833000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     13170000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     45402000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92318500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18913500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14833000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     13170000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     45402000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92318500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             447                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           44293                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               45249                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44375                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44375                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               899                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              380                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              305                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              447                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            45016                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46148                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             380                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             305                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             447                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           45016                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46148                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.931579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.782946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.554810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.003093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.018564                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.994467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995551                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.931579                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.908197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.554810                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.019015                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037596                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.931579                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.908197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.554810                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.019015                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037596                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53427.966102                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54064.356436                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 53104.838710                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53211.678832                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53373.809524                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53252.840909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53006.954103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53055.307263                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53427.966102                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53548.736462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 53104.838710                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53039.719626                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53209.510086                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53427.966102                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53548.736462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 53104.838710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53039.719626                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53209.510086                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  8                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              832                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            895                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1727                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1727                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14440500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      4013000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst     10081000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      5583500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     34118000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     29126500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36306000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14440500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11192500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     10081000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     34710000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     70424000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14440500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11192500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     10081000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     34710000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     70424000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.926316                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.736434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.554810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.003093                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.018387                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.994467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995551                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.926316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.888525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.554810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.019015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037423                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.926316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.888525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.554810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.019015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037423                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41024.147727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42242.105263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40649.193548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40755.474453                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41007.211538                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40792.613636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40509.735744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40565.363128                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41024.147727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41300.738007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40649.193548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40549.065421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40778.228141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41024.147727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41300.738007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40649.193548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40549.065421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40778.228141                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 832                       # Transaction distribution
system.membus.trans_dist::ReadResp                832                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              108                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::ReadExReq               896                       # Transaction distribution
system.membus.trans_dist::ReadExResp              895                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         3567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       110528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  110528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              113                       # Total snoops (count)
system.membus.snoop_fanout::samples              1964                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1964    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1964                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2751704                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9424500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              46230                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             46230                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            44375                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             110                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            114                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             901                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       135485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        20288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        28608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      5720256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5793472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1095                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            91620                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  91620    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              91620                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           90185000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            570998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            468494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            670500                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          69047500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
