<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="matmul.cpp:25:6" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2048 has been inferred" OldID="for.body.load.34," ID="in1seq" BundleName="gmem0" VarName="in1" LoopLoc="matmul.cpp:25:6" LoopName="readA" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)" Length="2048" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="matmul.cpp:36:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 8192 has been inferred" OldID="for.inc31.load.22," ID="in2seq" BundleName="gmem" VarName="in2" LoopLoc="matmul.cpp:36:3" LoopName="readB" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)" Length="8192" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="matmul.cpp:60:6" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" OldID="for.inc78.store.6," ID="out_rseq" BundleName="gmem0" VarName="out_r" LoopLoc="matmul.cpp:60:6" LoopName="writeC" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)" Length="4096" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="matmul.cpp:60:6" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 1(bytes)" resolution="214-307" ID="out_rseq" BundleName="gmem0" VarName="out_r" LoopLoc="matmul.cpp:60:6" LoopName="writeC" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="matmul.cpp:36:3" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to alignment 1(bytes)" resolution="214-307" ID="in2seq" BundleName="gmem" VarName="in2" LoopLoc="matmul.cpp:36:3" LoopName="readB" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="matmul.cpp:25:6" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to alignment 1(bytes)" resolution="214-307" ID="in1seq" BundleName="gmem0" VarName="in1" LoopLoc="matmul.cpp:25:6" LoopName="readA" ParentFunc="mult_hw(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="matmul.cpp:36:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 8192 and bit width 8 in loop 'readB' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="matmul.cpp:36:3" LoopName="readB" Length="8192" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="matmul.cpp:60:6" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4096 and bit width 32 in loop 'writeC' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="matmul.cpp:60:6" LoopName="writeC" Length="4096" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

