{
  "module_name": "rsrc.h",
  "hash_id": "db71742862c517d6e91bd1b8f15eac162a28ec10264a06f951431d396a7a44a6",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/firmware/imx/rsrc.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_RSCRC_IMX_H\n#define __DT_BINDINGS_RSCRC_IMX_H\n\n \n\n#define IMX_SC_R_AP_0\t\t\t0\n#define IMX_SC_R_AP_0_0\t\t\t1\n#define IMX_SC_R_AP_0_1\t\t\t2\n#define IMX_SC_R_AP_0_2\t\t\t3\n#define IMX_SC_R_AP_0_3\t\t\t4\n#define IMX_SC_R_AP_1\t\t\t5\n#define IMX_SC_R_AP_1_0\t\t\t6\n#define IMX_SC_R_AP_1_1\t\t\t7\n#define IMX_SC_R_AP_1_2\t\t\t8\n#define IMX_SC_R_AP_1_3\t\t\t9\n#define IMX_SC_R_CCI\t\t\t10\n#define IMX_SC_R_DB\t\t\t11\n#define IMX_SC_R_DRC_0\t\t\t12\n#define IMX_SC_R_DRC_1\t\t\t13\n#define IMX_SC_R_GIC_SMMU\t\t14\n#define IMX_SC_R_IRQSTR_MCU_0\t\t15\n#define IMX_SC_R_IRQSTR_MCU_1\t\t16\n#define IMX_SC_R_SMMU_0\t\t\t17\n#define IMX_SC_R_GIC_0\t\t\t18\n#define IMX_SC_R_DC_0_BLIT0\t\t19\n#define IMX_SC_R_DC_0_BLIT1\t\t20\n#define IMX_SC_R_DC_0_BLIT2\t\t21\n#define IMX_SC_R_DC_0_BLIT_OUT\t\t22\n#define IMX_SC_R_PERF_0\t\t\t23\n#define IMX_SC_R_USB_1_PHY\t\t24\n#define IMX_SC_R_DC_0_WARP\t\t25\n#define IMX_SC_R_V2X_MU_0\t\t26\n#define IMX_SC_R_V2X_MU_1\t\t27\n#define IMX_SC_R_DC_0_VIDEO0\t\t28\n#define IMX_SC_R_DC_0_VIDEO1\t\t29\n#define IMX_SC_R_DC_0_FRAC0\t\t30\n#define IMX_SC_R_V2X_MU_2\t\t31\n#define IMX_SC_R_DC_0\t\t\t32\n#define IMX_SC_R_GPU_2_PID0\t\t33\n#define IMX_SC_R_DC_0_PLL_0\t\t34\n#define IMX_SC_R_DC_0_PLL_1\t\t35\n#define IMX_SC_R_DC_1_BLIT0\t\t36\n#define IMX_SC_R_DC_1_BLIT1\t\t37\n#define IMX_SC_R_DC_1_BLIT2\t\t38\n#define IMX_SC_R_DC_1_BLIT_OUT\t\t39\n#define IMX_SC_R_V2X_MU_3\t\t40\n#define IMX_SC_R_V2X_MU_4\t\t41\n#define IMX_SC_R_DC_1_WARP\t\t42\n#define IMX_SC_R_STM\t\t\t43\n#define IMX_SC_R_SECVIO\t\t\t44\n#define IMX_SC_R_DC_1_VIDEO0\t\t45\n#define IMX_SC_R_DC_1_VIDEO1\t\t46\n#define IMX_SC_R_DC_1_FRAC0\t\t47\n#define IMX_SC_R_V2X\t\t\t48\n#define IMX_SC_R_DC_1\t\t\t49\n#define IMX_SC_R_UNUSED14\t\t50\n#define IMX_SC_R_DC_1_PLL_0\t\t51\n#define IMX_SC_R_DC_1_PLL_1\t\t52\n#define IMX_SC_R_SPI_0\t\t\t53\n#define IMX_SC_R_SPI_1\t\t\t54\n#define IMX_SC_R_SPI_2\t\t\t55\n#define IMX_SC_R_SPI_3\t\t\t56\n#define IMX_SC_R_UART_0\t\t\t57\n#define IMX_SC_R_UART_1\t\t\t58\n#define IMX_SC_R_UART_2\t\t\t59\n#define IMX_SC_R_UART_3\t\t\t60\n#define IMX_SC_R_UART_4\t\t\t61\n#define IMX_SC_R_EMVSIM_0\t\t62\n#define IMX_SC_R_EMVSIM_1\t\t63\n#define IMX_SC_R_DMA_0_CH0\t\t64\n#define IMX_SC_R_DMA_0_CH1\t\t65\n#define IMX_SC_R_DMA_0_CH2\t\t66\n#define IMX_SC_R_DMA_0_CH3\t\t67\n#define IMX_SC_R_DMA_0_CH4\t\t68\n#define IMX_SC_R_DMA_0_CH5\t\t69\n#define IMX_SC_R_DMA_0_CH6\t\t70\n#define IMX_SC_R_DMA_0_CH7\t\t71\n#define IMX_SC_R_DMA_0_CH8\t\t72\n#define IMX_SC_R_DMA_0_CH9\t\t73\n#define IMX_SC_R_DMA_0_CH10\t\t74\n#define IMX_SC_R_DMA_0_CH11\t\t75\n#define IMX_SC_R_DMA_0_CH12\t\t76\n#define IMX_SC_R_DMA_0_CH13\t\t77\n#define IMX_SC_R_DMA_0_CH14\t\t78\n#define IMX_SC_R_DMA_0_CH15\t\t79\n#define IMX_SC_R_DMA_0_CH16\t\t80\n#define IMX_SC_R_DMA_0_CH17\t\t81\n#define IMX_SC_R_DMA_0_CH18\t\t82\n#define IMX_SC_R_DMA_0_CH19\t\t83\n#define IMX_SC_R_DMA_0_CH20\t\t84\n#define IMX_SC_R_DMA_0_CH21\t\t85\n#define IMX_SC_R_DMA_0_CH22\t\t86\n#define IMX_SC_R_DMA_0_CH23\t\t87\n#define IMX_SC_R_DMA_0_CH24\t\t88\n#define IMX_SC_R_DMA_0_CH25\t\t89\n#define IMX_SC_R_DMA_0_CH26\t\t90\n#define IMX_SC_R_DMA_0_CH27\t\t91\n#define IMX_SC_R_DMA_0_CH28\t\t92\n#define IMX_SC_R_DMA_0_CH29\t\t93\n#define IMX_SC_R_DMA_0_CH30\t\t94\n#define IMX_SC_R_DMA_0_CH31\t\t95\n#define IMX_SC_R_I2C_0\t\t\t96\n#define IMX_SC_R_I2C_1\t\t\t97\n#define IMX_SC_R_I2C_2\t\t\t98\n#define IMX_SC_R_I2C_3\t\t\t99\n#define IMX_SC_R_I2C_4\t\t\t100\n#define IMX_SC_R_ADC_0\t\t\t101\n#define IMX_SC_R_ADC_1\t\t\t102\n#define IMX_SC_R_FTM_0\t\t\t103\n#define IMX_SC_R_FTM_1\t\t\t104\n#define IMX_SC_R_CAN_0\t\t\t105\n#define IMX_SC_R_CAN_1\t\t\t106\n#define IMX_SC_R_CAN_2\t\t\t107\n#define IMX_SC_R_CAN(x)\t\t\t(IMX_SC_R_CAN_0 + (x))\n#define IMX_SC_R_DMA_1_CH0\t\t108\n#define IMX_SC_R_DMA_1_CH1\t\t109\n#define IMX_SC_R_DMA_1_CH2\t\t110\n#define IMX_SC_R_DMA_1_CH3\t\t111\n#define IMX_SC_R_DMA_1_CH4\t\t112\n#define IMX_SC_R_DMA_1_CH5\t\t113\n#define IMX_SC_R_DMA_1_CH6\t\t114\n#define IMX_SC_R_DMA_1_CH7\t\t115\n#define IMX_SC_R_DMA_1_CH8\t\t116\n#define IMX_SC_R_DMA_1_CH9\t\t117\n#define IMX_SC_R_DMA_1_CH10\t\t118\n#define IMX_SC_R_DMA_1_CH11\t\t119\n#define IMX_SC_R_DMA_1_CH12\t\t120\n#define IMX_SC_R_DMA_1_CH13\t\t121\n#define IMX_SC_R_DMA_1_CH14\t\t122\n#define IMX_SC_R_DMA_1_CH15\t\t123\n#define IMX_SC_R_DMA_1_CH16\t\t124\n#define IMX_SC_R_DMA_1_CH17\t\t125\n#define IMX_SC_R_DMA_1_CH18\t\t126\n#define IMX_SC_R_DMA_1_CH19\t\t127\n#define IMX_SC_R_DMA_1_CH20\t\t128\n#define IMX_SC_R_DMA_1_CH21\t\t129\n#define IMX_SC_R_DMA_1_CH22\t\t130\n#define IMX_SC_R_DMA_1_CH23\t\t131\n#define IMX_SC_R_DMA_1_CH24\t\t132\n#define IMX_SC_R_DMA_1_CH25\t\t133\n#define IMX_SC_R_DMA_1_CH26\t\t134\n#define IMX_SC_R_DMA_1_CH27\t\t135\n#define IMX_SC_R_DMA_1_CH28\t\t136\n#define IMX_SC_R_DMA_1_CH29\t\t137\n#define IMX_SC_R_DMA_1_CH30\t\t138\n#define IMX_SC_R_DMA_1_CH31\t\t139\n#define IMX_SC_R_V2X_PID0\t\t140\n#define IMX_SC_R_V2X_PID1\t\t141\n#define IMX_SC_R_V2X_PID2\t\t142\n#define IMX_SC_R_V2X_PID3\t\t143\n#define IMX_SC_R_GPU_0_PID0\t\t144\n#define IMX_SC_R_GPU_0_PID1\t\t145\n#define IMX_SC_R_GPU_0_PID2\t\t146\n#define IMX_SC_R_GPU_0_PID3\t\t147\n#define IMX_SC_R_GPU_1_PID0\t\t148\n#define IMX_SC_R_GPU_1_PID1\t\t149\n#define IMX_SC_R_GPU_1_PID2\t\t150\n#define IMX_SC_R_GPU_1_PID3\t\t151\n#define IMX_SC_R_PCIE_A\t\t\t152\n#define IMX_SC_R_SERDES_0\t\t153\n#define IMX_SC_R_MATCH_0\t\t154\n#define IMX_SC_R_MATCH_1\t\t155\n#define IMX_SC_R_MATCH_2\t\t156\n#define IMX_SC_R_MATCH_3\t\t157\n#define IMX_SC_R_MATCH_4\t\t158\n#define IMX_SC_R_MATCH_5\t\t159\n#define IMX_SC_R_MATCH_6\t\t160\n#define IMX_SC_R_MATCH_7\t\t161\n#define IMX_SC_R_MATCH_8\t\t162\n#define IMX_SC_R_MATCH_9\t\t163\n#define IMX_SC_R_MATCH_10\t\t164\n#define IMX_SC_R_MATCH_11\t\t165\n#define IMX_SC_R_MATCH_12\t\t166\n#define IMX_SC_R_MATCH_13\t\t167\n#define IMX_SC_R_MATCH_14\t\t168\n#define IMX_SC_R_PCIE_B\t\t\t169\n#define IMX_SC_R_SATA_0\t\t\t170\n#define IMX_SC_R_SERDES_1\t\t171\n#define IMX_SC_R_HSIO_GPIO_0\t\t172\n#define IMX_SC_R_MATCH_15\t\t173\n#define IMX_SC_R_MATCH_16\t\t174\n#define IMX_SC_R_MATCH_17\t\t175\n#define IMX_SC_R_MATCH_18\t\t176\n#define IMX_SC_R_MATCH_19\t\t177\n#define IMX_SC_R_MATCH_20\t\t178\n#define IMX_SC_R_MATCH_21\t\t179\n#define IMX_SC_R_MATCH_22\t\t180\n#define IMX_SC_R_MATCH_23\t\t181\n#define IMX_SC_R_MATCH_24\t\t182\n#define IMX_SC_R_MATCH_25\t\t183\n#define IMX_SC_R_MATCH_26\t\t184\n#define IMX_SC_R_MATCH_27\t\t185\n#define IMX_SC_R_MATCH_28\t\t186\n#define IMX_SC_R_LCD_0\t\t\t187\n#define IMX_SC_R_LCD_0_PWM_0\t\t188\n#define IMX_SC_R_LCD_0_I2C_0\t\t189\n#define IMX_SC_R_LCD_0_I2C_1\t\t190\n#define IMX_SC_R_PWM_0\t\t\t191\n#define IMX_SC_R_PWM_1\t\t\t192\n#define IMX_SC_R_PWM_2\t\t\t193\n#define IMX_SC_R_PWM_3\t\t\t194\n#define IMX_SC_R_PWM_4\t\t\t195\n#define IMX_SC_R_PWM_5\t\t\t196\n#define IMX_SC_R_PWM_6\t\t\t197\n#define IMX_SC_R_PWM_7\t\t\t198\n#define IMX_SC_R_GPIO_0\t\t\t199\n#define IMX_SC_R_GPIO_1\t\t\t200\n#define IMX_SC_R_GPIO_2\t\t\t201\n#define IMX_SC_R_GPIO_3\t\t\t202\n#define IMX_SC_R_GPIO_4\t\t\t203\n#define IMX_SC_R_GPIO_5\t\t\t204\n#define IMX_SC_R_GPIO_6\t\t\t205\n#define IMX_SC_R_GPIO_7\t\t\t206\n#define IMX_SC_R_GPT_0\t\t\t207\n#define IMX_SC_R_GPT_1\t\t\t208\n#define IMX_SC_R_GPT_2\t\t\t209\n#define IMX_SC_R_GPT_3\t\t\t210\n#define IMX_SC_R_GPT_4\t\t\t211\n#define IMX_SC_R_KPP\t\t\t212\n#define IMX_SC_R_MU_0A\t\t\t213\n#define IMX_SC_R_MU_1A\t\t\t214\n#define IMX_SC_R_MU_2A\t\t\t215\n#define IMX_SC_R_MU_3A\t\t\t216\n#define IMX_SC_R_MU_4A\t\t\t217\n#define IMX_SC_R_MU_5A\t\t\t218\n#define IMX_SC_R_MU_6A\t\t\t219\n#define IMX_SC_R_MU_7A\t\t\t220\n#define IMX_SC_R_MU_8A\t\t\t221\n#define IMX_SC_R_MU_9A\t\t\t222\n#define IMX_SC_R_MU_10A\t\t\t223\n#define IMX_SC_R_MU_11A\t\t\t224\n#define IMX_SC_R_MU_12A\t\t\t225\n#define IMX_SC_R_MU_13A\t\t\t226\n#define IMX_SC_R_MU_5B\t\t\t227\n#define IMX_SC_R_MU_6B\t\t\t228\n#define IMX_SC_R_MU_7B\t\t\t229\n#define IMX_SC_R_MU_8B\t\t\t230\n#define IMX_SC_R_MU_9B\t\t\t231\n#define IMX_SC_R_MU_10B\t\t\t232\n#define IMX_SC_R_MU_11B\t\t\t233\n#define IMX_SC_R_MU_12B\t\t\t234\n#define IMX_SC_R_MU_13B\t\t\t235\n#define IMX_SC_R_ROM_0\t\t\t236\n#define IMX_SC_R_FSPI_0\t\t\t237\n#define IMX_SC_R_FSPI_1\t\t\t238\n#define IMX_SC_R_IEE_0\t\t\t239\n#define IMX_SC_R_IEE_0_R0\t\t240\n#define IMX_SC_R_IEE_0_R1\t\t241\n#define IMX_SC_R_IEE_0_R2\t\t242\n#define IMX_SC_R_IEE_0_R3\t\t243\n#define IMX_SC_R_IEE_0_R4\t\t244\n#define IMX_SC_R_IEE_0_R5\t\t245\n#define IMX_SC_R_IEE_0_R6\t\t246\n#define IMX_SC_R_IEE_0_R7\t\t247\n#define IMX_SC_R_SDHC_0\t\t\t248\n#define IMX_SC_R_SDHC_1\t\t\t249\n#define IMX_SC_R_SDHC_2\t\t\t250\n#define IMX_SC_R_ENET_0\t\t\t251\n#define IMX_SC_R_ENET_1\t\t\t252\n#define IMX_SC_R_MLB_0\t\t\t253\n#define IMX_SC_R_DMA_2_CH0\t\t254\n#define IMX_SC_R_DMA_2_CH1\t\t255\n#define IMX_SC_R_DMA_2_CH2\t\t256\n#define IMX_SC_R_DMA_2_CH3\t\t257\n#define IMX_SC_R_DMA_2_CH4\t\t258\n#define IMX_SC_R_USB_0\t\t\t259\n#define IMX_SC_R_USB_1\t\t\t260\n#define IMX_SC_R_USB_0_PHY\t\t261\n#define IMX_SC_R_USB_2\t\t\t262\n#define IMX_SC_R_USB_2_PHY\t\t263\n#define IMX_SC_R_DTCP\t\t\t264\n#define IMX_SC_R_NAND\t\t\t265\n#define IMX_SC_R_LVDS_0\t\t\t266\n#define IMX_SC_R_LVDS_0_PWM_0\t\t267\n#define IMX_SC_R_LVDS_0_I2C_0\t\t268\n#define IMX_SC_R_LVDS_0_I2C_1\t\t269\n#define IMX_SC_R_LVDS_1\t\t\t270\n#define IMX_SC_R_LVDS_1_PWM_0\t\t271\n#define IMX_SC_R_LVDS_1_I2C_0\t\t272\n#define IMX_SC_R_LVDS_1_I2C_1\t\t273\n#define IMX_SC_R_LVDS_2\t\t\t274\n#define IMX_SC_R_LVDS_2_PWM_0\t\t275\n#define IMX_SC_R_LVDS_2_I2C_0\t\t276\n#define IMX_SC_R_LVDS_2_I2C_1\t\t277\n#define IMX_SC_R_MCU_0_PID0\t\t278\n#define IMX_SC_R_MCU_0_PID1\t\t279\n#define IMX_SC_R_MCU_0_PID2\t\t280\n#define IMX_SC_R_MCU_0_PID3\t\t281\n#define IMX_SC_R_MCU_0_PID4\t\t282\n#define IMX_SC_R_MCU_0_RGPIO\t\t283\n#define IMX_SC_R_MCU_0_SEMA42\t\t284\n#define IMX_SC_R_MCU_0_TPM\t\t285\n#define IMX_SC_R_MCU_0_PIT\t\t286\n#define IMX_SC_R_MCU_0_UART\t\t287\n#define IMX_SC_R_MCU_0_I2C\t\t288\n#define IMX_SC_R_MCU_0_INTMUX\t\t289\n#define IMX_SC_R_ENET_0_A0\t\t290\n#define IMX_SC_R_ENET_0_A1\t\t291\n#define IMX_SC_R_MCU_0_MU_0B\t\t292\n#define IMX_SC_R_MCU_0_MU_0A0\t\t293\n#define IMX_SC_R_MCU_0_MU_0A1\t\t294\n#define IMX_SC_R_MCU_0_MU_0A2\t\t295\n#define IMX_SC_R_MCU_0_MU_0A3\t\t296\n#define IMX_SC_R_MCU_0_MU_1A\t\t297\n#define IMX_SC_R_MCU_1_PID0\t\t298\n#define IMX_SC_R_MCU_1_PID1\t\t299\n#define IMX_SC_R_MCU_1_PID2\t\t300\n#define IMX_SC_R_MCU_1_PID3\t\t301\n#define IMX_SC_R_MCU_1_PID4\t\t302\n#define IMX_SC_R_MCU_1_RGPIO\t\t303\n#define IMX_SC_R_MCU_1_SEMA42\t\t304\n#define IMX_SC_R_MCU_1_TPM\t\t305\n#define IMX_SC_R_MCU_1_PIT\t\t306\n#define IMX_SC_R_MCU_1_UART\t\t307\n#define IMX_SC_R_MCU_1_I2C\t\t308\n#define IMX_SC_R_MCU_1_INTMUX\t\t309\n#define IMX_SC_R_UNUSED17\t\t310\n#define IMX_SC_R_UNUSED18\t\t311\n#define IMX_SC_R_MCU_1_MU_0B\t\t312\n#define IMX_SC_R_MCU_1_MU_0A0\t\t313\n#define IMX_SC_R_MCU_1_MU_0A1\t\t314\n#define IMX_SC_R_MCU_1_MU_0A2\t\t315\n#define IMX_SC_R_MCU_1_MU_0A3\t\t316\n#define IMX_SC_R_MCU_1_MU_1A\t\t317\n#define IMX_SC_R_SAI_0\t\t\t318\n#define IMX_SC_R_SAI_1\t\t\t319\n#define IMX_SC_R_SAI_2\t\t\t320\n#define IMX_SC_R_IRQSTR_AP_0\t\t321\n#define IMX_SC_R_IRQSTR_DSP\t\t322\n#define IMX_SC_R_ELCDIF_PLL\t\t323\n#define IMX_SC_R_OCRAM\t\t\t324\n#define IMX_SC_R_AUDIO_PLL_0\t\t325\n#define IMX_SC_R_PI_0\t\t\t326\n#define IMX_SC_R_PI_0_PWM_0\t\t327\n#define IMX_SC_R_PI_0_PWM_1\t\t328\n#define IMX_SC_R_PI_0_I2C_0\t\t329\n#define IMX_SC_R_PI_0_PLL\t\t330\n#define IMX_SC_R_PI_1\t\t\t331\n#define IMX_SC_R_PI_1_PWM_0\t\t332\n#define IMX_SC_R_PI_1_PWM_1\t\t333\n#define IMX_SC_R_PI_1_I2C_0\t\t334\n#define IMX_SC_R_PI_1_PLL\t\t335\n#define IMX_SC_R_SC_PID0\t\t336\n#define IMX_SC_R_SC_PID1\t\t337\n#define IMX_SC_R_SC_PID2\t\t338\n#define IMX_SC_R_SC_PID3\t\t339\n#define IMX_SC_R_SC_PID4\t\t340\n#define IMX_SC_R_SC_SEMA42\t\t341\n#define IMX_SC_R_SC_TPM\t\t\t342\n#define IMX_SC_R_SC_PIT\t\t\t343\n#define IMX_SC_R_SC_UART\t\t344\n#define IMX_SC_R_SC_I2C\t\t\t345\n#define IMX_SC_R_SC_MU_0B\t\t346\n#define IMX_SC_R_SC_MU_0A0\t\t347\n#define IMX_SC_R_SC_MU_0A1\t\t348\n#define IMX_SC_R_SC_MU_0A2\t\t349\n#define IMX_SC_R_SC_MU_0A3\t\t350\n#define IMX_SC_R_SC_MU_1A\t\t351\n#define IMX_SC_R_SYSCNT_RD\t\t352\n#define IMX_SC_R_SYSCNT_CMP\t\t353\n#define IMX_SC_R_DEBUG\t\t\t354\n#define IMX_SC_R_SYSTEM\t\t\t355\n#define IMX_SC_R_SNVS\t\t\t356\n#define IMX_SC_R_OTP\t\t\t357\n#define IMX_SC_R_VPU_PID0\t\t358\n#define IMX_SC_R_VPU_PID1\t\t359\n#define IMX_SC_R_VPU_PID2\t\t360\n#define IMX_SC_R_VPU_PID3\t\t361\n#define IMX_SC_R_VPU_PID4\t\t362\n#define IMX_SC_R_VPU_PID5\t\t363\n#define IMX_SC_R_VPU_PID6\t\t364\n#define IMX_SC_R_VPU_PID7\t\t365\n#define IMX_SC_R_ENET_0_A2\t\t366\n#define IMX_SC_R_ENET_1_A0\t\t367\n#define IMX_SC_R_ENET_1_A1\t\t368\n#define IMX_SC_R_ENET_1_A2\t\t369\n#define IMX_SC_R_ENET_1_A3\t\t370\n#define IMX_SC_R_ENET_1_A4\t\t371\n#define IMX_SC_R_DMA_4_CH0\t\t372\n#define IMX_SC_R_DMA_4_CH1\t\t373\n#define IMX_SC_R_DMA_4_CH2\t\t374\n#define IMX_SC_R_DMA_4_CH3\t\t375\n#define IMX_SC_R_DMA_4_CH4\t\t376\n#define IMX_SC_R_ISI_0_CH0\t\t377\n#define IMX_SC_R_ISI_0_CH1\t\t378\n#define IMX_SC_R_ISI_0_CH2\t\t379\n#define IMX_SC_R_ISI_0_CH3\t\t380\n#define IMX_SC_R_ISI_0_CH4\t\t381\n#define IMX_SC_R_ISI_0_CH5\t\t382\n#define IMX_SC_R_ISI_0_CH6\t\t383\n#define IMX_SC_R_ISI_0_CH7\t\t384\n#define IMX_SC_R_MJPEG_0_DEC_S0\t\t385\n#define IMX_SC_R_MJPEG_0_DEC_S1\t\t386\n#define IMX_SC_R_MJPEG_0_DEC_S2\t\t387\n#define IMX_SC_R_MJPEG_0_DEC_S3\t\t388\n#define IMX_SC_R_MJPEG_0_ENC_S0\t\t389\n#define IMX_SC_R_MJPEG_0_ENC_S1\t\t390\n#define IMX_SC_R_MJPEG_0_ENC_S2\t\t391\n#define IMX_SC_R_MJPEG_0_ENC_S3\t\t392\n#define IMX_SC_R_MIPI_0\t\t\t393\n#define IMX_SC_R_MIPI_0_PWM_0\t\t394\n#define IMX_SC_R_MIPI_0_I2C_0\t\t395\n#define IMX_SC_R_MIPI_0_I2C_1\t\t396\n#define IMX_SC_R_MIPI_1\t\t\t397\n#define IMX_SC_R_MIPI_1_PWM_0\t\t398\n#define IMX_SC_R_MIPI_1_I2C_0\t\t399\n#define IMX_SC_R_MIPI_1_I2C_1\t\t400\n#define IMX_SC_R_CSI_0\t\t\t401\n#define IMX_SC_R_CSI_0_PWM_0\t\t402\n#define IMX_SC_R_CSI_0_I2C_0\t\t403\n#define IMX_SC_R_CSI_1\t\t\t404\n#define IMX_SC_R_CSI_1_PWM_0\t\t405\n#define IMX_SC_R_CSI_1_I2C_0\t\t406\n#define IMX_SC_R_HDMI\t\t\t407\n#define IMX_SC_R_HDMI_I2S\t\t408\n#define IMX_SC_R_HDMI_I2C_0\t\t409\n#define IMX_SC_R_HDMI_PLL_0\t\t410\n#define IMX_SC_R_HDMI_RX\t\t411\n#define IMX_SC_R_HDMI_RX_BYPASS\t\t412\n#define IMX_SC_R_HDMI_RX_I2C_0\t\t413\n#define IMX_SC_R_ASRC_0\t\t\t414\n#define IMX_SC_R_ESAI_0\t\t\t415\n#define IMX_SC_R_SPDIF_0\t\t416\n#define IMX_SC_R_SPDIF_1\t\t417\n#define IMX_SC_R_SAI_3\t\t\t418\n#define IMX_SC_R_SAI_4\t\t\t419\n#define IMX_SC_R_SAI_5\t\t\t420\n#define IMX_SC_R_GPT_5\t\t\t421\n#define IMX_SC_R_GPT_6\t\t\t422\n#define IMX_SC_R_GPT_7\t\t\t423\n#define IMX_SC_R_GPT_8\t\t\t424\n#define IMX_SC_R_GPT_9\t\t\t425\n#define IMX_SC_R_GPT_10\t\t\t426\n#define IMX_SC_R_DMA_2_CH5\t\t427\n#define IMX_SC_R_DMA_2_CH6\t\t428\n#define IMX_SC_R_DMA_2_CH7\t\t429\n#define IMX_SC_R_DMA_2_CH8\t\t430\n#define IMX_SC_R_DMA_2_CH9\t\t431\n#define IMX_SC_R_DMA_2_CH10\t\t432\n#define IMX_SC_R_DMA_2_CH11\t\t433\n#define IMX_SC_R_DMA_2_CH12\t\t434\n#define IMX_SC_R_DMA_2_CH13\t\t435\n#define IMX_SC_R_DMA_2_CH14\t\t436\n#define IMX_SC_R_DMA_2_CH15\t\t437\n#define IMX_SC_R_DMA_2_CH16\t\t438\n#define IMX_SC_R_DMA_2_CH17\t\t439\n#define IMX_SC_R_DMA_2_CH18\t\t440\n#define IMX_SC_R_DMA_2_CH19\t\t441\n#define IMX_SC_R_DMA_2_CH20\t\t442\n#define IMX_SC_R_DMA_2_CH21\t\t443\n#define IMX_SC_R_DMA_2_CH22\t\t444\n#define IMX_SC_R_DMA_2_CH23\t\t445\n#define IMX_SC_R_DMA_2_CH24\t\t446\n#define IMX_SC_R_DMA_2_CH25\t\t447\n#define IMX_SC_R_DMA_2_CH26\t\t448\n#define IMX_SC_R_DMA_2_CH27\t\t449\n#define IMX_SC_R_DMA_2_CH28\t\t450\n#define IMX_SC_R_DMA_2_CH29\t\t451\n#define IMX_SC_R_DMA_2_CH30\t\t452\n#define IMX_SC_R_DMA_2_CH31\t\t453\n#define IMX_SC_R_ASRC_1\t\t\t454\n#define IMX_SC_R_ESAI_1\t\t\t455\n#define IMX_SC_R_SAI_6\t\t\t456\n#define IMX_SC_R_SAI_7\t\t\t457\n#define IMX_SC_R_AMIX\t\t\t458\n#define IMX_SC_R_MQS_0\t\t\t459\n#define IMX_SC_R_DMA_3_CH0\t\t460\n#define IMX_SC_R_DMA_3_CH1\t\t461\n#define IMX_SC_R_DMA_3_CH2\t\t462\n#define IMX_SC_R_DMA_3_CH3\t\t463\n#define IMX_SC_R_DMA_3_CH4\t\t464\n#define IMX_SC_R_DMA_3_CH5\t\t465\n#define IMX_SC_R_DMA_3_CH6\t\t466\n#define IMX_SC_R_DMA_3_CH7\t\t467\n#define IMX_SC_R_DMA_3_CH8\t\t468\n#define IMX_SC_R_DMA_3_CH9\t\t469\n#define IMX_SC_R_DMA_3_CH10\t\t470\n#define IMX_SC_R_DMA_3_CH11\t\t471\n#define IMX_SC_R_DMA_3_CH12\t\t472\n#define IMX_SC_R_DMA_3_CH13\t\t473\n#define IMX_SC_R_DMA_3_CH14\t\t474\n#define IMX_SC_R_DMA_3_CH15\t\t475\n#define IMX_SC_R_DMA_3_CH16\t\t476\n#define IMX_SC_R_DMA_3_CH17\t\t477\n#define IMX_SC_R_DMA_3_CH18\t\t478\n#define IMX_SC_R_DMA_3_CH19\t\t479\n#define IMX_SC_R_DMA_3_CH20\t\t480\n#define IMX_SC_R_DMA_3_CH21\t\t481\n#define IMX_SC_R_DMA_3_CH22\t\t482\n#define IMX_SC_R_DMA_3_CH23\t\t483\n#define IMX_SC_R_DMA_3_CH24\t\t484\n#define IMX_SC_R_DMA_3_CH25\t\t485\n#define IMX_SC_R_DMA_3_CH26\t\t486\n#define IMX_SC_R_DMA_3_CH27\t\t487\n#define IMX_SC_R_DMA_3_CH28\t\t488\n#define IMX_SC_R_DMA_3_CH29\t\t489\n#define IMX_SC_R_DMA_3_CH30\t\t490\n#define IMX_SC_R_DMA_3_CH31\t\t491\n#define IMX_SC_R_AUDIO_PLL_1\t\t492\n#define IMX_SC_R_AUDIO_CLK_0\t\t493\n#define IMX_SC_R_AUDIO_CLK_1\t\t494\n#define IMX_SC_R_MCLK_OUT_0\t\t495\n#define IMX_SC_R_MCLK_OUT_1\t\t496\n#define IMX_SC_R_PMIC_0\t\t\t497\n#define IMX_SC_R_PMIC_1\t\t\t498\n#define IMX_SC_R_SECO\t\t\t499\n#define IMX_SC_R_CAAM_JR1\t\t500\n#define IMX_SC_R_CAAM_JR2\t\t501\n#define IMX_SC_R_CAAM_JR3\t\t502\n#define IMX_SC_R_SECO_MU_2\t\t503\n#define IMX_SC_R_SECO_MU_3\t\t504\n#define IMX_SC_R_SECO_MU_4\t\t505\n#define IMX_SC_R_HDMI_RX_PWM_0\t\t506\n#define IMX_SC_R_AP_2\t\t\t507\n#define IMX_SC_R_AP_2_0\t\t\t508\n#define IMX_SC_R_AP_2_1\t\t\t509\n#define IMX_SC_R_AP_2_2\t\t\t510\n#define IMX_SC_R_AP_2_3\t\t\t511\n#define IMX_SC_R_DSP\t\t\t512\n#define IMX_SC_R_DSP_RAM\t\t513\n#define IMX_SC_R_CAAM_JR1_OUT\t\t514\n#define IMX_SC_R_CAAM_JR2_OUT\t\t515\n#define IMX_SC_R_CAAM_JR3_OUT\t\t516\n#define IMX_SC_R_VPU_DEC_0\t\t517\n#define IMX_SC_R_VPU_ENC_0\t\t518\n#define IMX_SC_R_CAAM_JR0\t\t519\n#define IMX_SC_R_CAAM_JR0_OUT\t\t520\n#define IMX_SC_R_PMIC_2\t\t\t521\n#define IMX_SC_R_DBLOGIC\t\t522\n#define IMX_SC_R_HDMI_PLL_1\t\t523\n#define IMX_SC_R_BOARD_R0\t\t524\n#define IMX_SC_R_BOARD_R1\t\t525\n#define IMX_SC_R_BOARD_R2\t\t526\n#define IMX_SC_R_BOARD_R3\t\t527\n#define IMX_SC_R_BOARD_R4\t\t528\n#define IMX_SC_R_BOARD_R5\t\t529\n#define IMX_SC_R_BOARD_R6\t\t530\n#define IMX_SC_R_BOARD_R7\t\t531\n#define IMX_SC_R_MJPEG_0_DEC_MP\t\t532\n#define IMX_SC_R_MJPEG_0_ENC_MP\t\t533\n#define IMX_SC_R_VPU_TS_0\t\t534\n#define IMX_SC_R_VPU_MU_0\t\t535\n#define IMX_SC_R_VPU_MU_1\t\t536\n#define IMX_SC_R_VPU_MU_2\t\t537\n#define IMX_SC_R_VPU_MU_3\t\t538\n#define IMX_SC_R_VPU_ENC_1\t\t539\n#define IMX_SC_R_VPU\t\t\t540\n#define IMX_SC_R_DMA_5_CH0\t\t541\n#define IMX_SC_R_DMA_5_CH1\t\t542\n#define IMX_SC_R_DMA_5_CH2\t\t543\n#define IMX_SC_R_DMA_5_CH3\t\t544\n#define IMX_SC_R_ATTESTATION\t\t545\n#define IMX_SC_R_LAST\t\t\t546\n\n \n#define IMX_SC_PM_CLK_SLV_BUS\t\t0\t \n#define IMX_SC_PM_CLK_MST_BUS\t\t1\t \n#define IMX_SC_PM_CLK_PER\t\t2\t \n#define IMX_SC_PM_CLK_PHY\t\t3\t \n#define IMX_SC_PM_CLK_MISC\t\t4\t \n#define IMX_SC_PM_CLK_MISC0\t\t0\t \n#define IMX_SC_PM_CLK_MISC1\t\t1\t \n#define IMX_SC_PM_CLK_MISC2\t\t2\t \n#define IMX_SC_PM_CLK_MISC3\t\t3\t \n#define IMX_SC_PM_CLK_MISC4\t\t4\t \n#define IMX_SC_PM_CLK_CPU\t\t2\t \n#define IMX_SC_PM_CLK_PLL\t\t4\t \n#define IMX_SC_PM_CLK_BYPASS\t\t4\t \n\n \n#define IMX_SC_R_A35\t\t\tIMX_SC_R_AP_2\n#define IMX_SC_R_A35_0\t\t\tIMX_SC_R_AP_2_0\n#define IMX_SC_R_A35_1\t\t\tIMX_SC_R_AP_2_1\n#define IMX_SC_R_A35_2\t\t\tIMX_SC_R_AP_2_2\n#define IMX_SC_R_A35_3\t\t\tIMX_SC_R_AP_2_3\n#define IMX_SC_R_A53\t\t\tIMX_SC_R_AP_0\n#define IMX_SC_R_A53_0\t\t\tIMX_SC_R_AP_0_0\n#define IMX_SC_R_A53_1\t\t\tIMX_SC_R_AP_0_1\n#define IMX_SC_R_A53_2\t\t\tIMX_SC_R_AP_0_2\n#define IMX_SC_R_A53_3\t\t\tIMX_SC_R_AP_0_3\n#define IMX_SC_R_A72\t\t\tIMX_SC_R_AP_1\n#define IMX_SC_R_A72_0\t\t\tIMX_SC_R_AP_1_0\n#define IMX_SC_R_A72_1\t\t\tIMX_SC_R_AP_1_1\n#define IMX_SC_R_A72_2\t\t\tIMX_SC_R_AP_1_2\n#define IMX_SC_R_A72_3\t\t\tIMX_SC_R_AP_1_3\n#define IMX_SC_R_GIC\t\t\tIMX_SC_R_GIC_0\n#define IMX_SC_R_HSIO_GPIO\t\tIMX_SC_R_HSIO_GPIO_0\n#define IMX_SC_R_IEE\t\t\tIMX_SC_R_IEE_0\n#define IMX_SC_R_IEE_R0\t\t\tIMX_SC_R_IEE_0_R0\n#define IMX_SC_R_IEE_R1\t\t\tIMX_SC_R_IEE_0_R1\n#define IMX_SC_R_IEE_R2\t\t\tIMX_SC_R_IEE_0_R2\n#define IMX_SC_R_IEE_R3\t\t\tIMX_SC_R_IEE_0_R3\n#define IMX_SC_R_IEE_R4\t\t\tIMX_SC_R_IEE_0_R4\n#define IMX_SC_R_IEE_R5\t\t\tIMX_SC_R_IEE_0_R5\n#define IMX_SC_R_IEE_R6\t\t\tIMX_SC_R_IEE_0_R6\n#define IMX_SC_R_IEE_R7\t\t\tIMX_SC_R_IEE_0_R7\n#define IMX_SC_R_IRQSTR_M4_0\t\tIMX_SC_R_IRQSTR_MCU_0\n#define IMX_SC_R_IRQSTR_M4_1\t\tIMX_SC_R_IRQSTR_MCU_1\n#define IMX_SC_R_IRQSTR_SCU2\t\tIMX_SC_R_IRQSTR_AP_0\n#define IMX_SC_R_ISI_CH0\t\tIMX_SC_R_ISI_0_CH0\n#define IMX_SC_R_ISI_CH1\t\tIMX_SC_R_ISI_0_CH1\n#define IMX_SC_R_ISI_CH2\t\tIMX_SC_R_ISI_0_CH2\n#define IMX_SC_R_ISI_CH3\t\tIMX_SC_R_ISI_0_CH3\n#define IMX_SC_R_ISI_CH4\t\tIMX_SC_R_ISI_0_CH4\n#define IMX_SC_R_ISI_CH5\t\tIMX_SC_R_ISI_0_CH5\n#define IMX_SC_R_ISI_CH6\t\tIMX_SC_R_ISI_0_CH6\n#define IMX_SC_R_ISI_CH7\t\tIMX_SC_R_ISI_0_CH7\n#define IMX_SC_R_M4_0_I2C\t\tIMX_SC_R_MCU_0_I2C\n#define IMX_SC_R_M4_0_INTMUX\t\tIMX_SC_R_MCU_0_INTMUX\n#define IMX_SC_R_M4_0_MU_0A0\t\tIMX_SC_R_MCU_0_MU_0A0\n#define IMX_SC_R_M4_0_MU_0A1\t\tIMX_SC_R_MCU_0_MU_0A1\n#define IMX_SC_R_M4_0_MU_0A2\t\tIMX_SC_R_MCU_0_MU_0A2\n#define IMX_SC_R_M4_0_MU_0A3\t\tIMX_SC_R_MCU_0_MU_0A3\n#define IMX_SC_R_M4_0_MU_0B\t\tIMX_SC_R_MCU_0_MU_0B\n#define IMX_SC_R_M4_0_MU_1A\t\tIMX_SC_R_MCU_0_MU_1A\n#define IMX_SC_R_M4_0_PID0\t\tIMX_SC_R_MCU_0_PID0\n#define IMX_SC_R_M4_0_PID1\t\tIMX_SC_R_MCU_0_PID1\n#define IMX_SC_R_M4_0_PID2\t\tIMX_SC_R_MCU_0_PID2\n#define IMX_SC_R_M4_0_PID3\t\tIMX_SC_R_MCU_0_PID3\n#define IMX_SC_R_M4_0_PID4\t\tIMX_SC_R_MCU_0_PID4\n#define IMX_SC_R_M4_0_PIT\t\tIMX_SC_R_MCU_0_PIT\n#define IMX_SC_R_M4_0_RGPIO\t\tIMX_SC_R_MCU_0_RGPIO\n#define IMX_SC_R_M4_0_SEMA42\t\tIMX_SC_R_MCU_0_SEMA42\n#define IMX_SC_R_M4_0_TPM\t\tIMX_SC_R_MCU_0_TPM\n#define IMX_SC_R_M4_0_UART\t\tIMX_SC_R_MCU_0_UART\n#define IMX_SC_R_M4_1_I2C\t\tIMX_SC_R_MCU_1_I2C\n#define IMX_SC_R_M4_1_INTMUX\t\tIMX_SC_R_MCU_1_INTMUX\n#define IMX_SC_R_M4_1_MU_0A0\t\tIMX_SC_R_MCU_1_MU_0A0\n#define IMX_SC_R_M4_1_MU_0A1\t\tIMX_SC_R_MCU_1_MU_0A1\n#define IMX_SC_R_M4_1_MU_0A2\t\tIMX_SC_R_MCU_1_MU_0A2\n#define IMX_SC_R_M4_1_MU_0A3\t\tIMX_SC_R_MCU_1_MU_0A3\n#define IMX_SC_R_M4_1_MU_0B\t\tIMX_SC_R_MCU_1_MU_0B\n#define IMX_SC_R_M4_1_MU_1A\t\tIMX_SC_R_MCU_1_MU_1A\n#define IMX_SC_R_M4_1_PID0\t\tIMX_SC_R_MCU_1_PID0\n#define IMX_SC_R_M4_1_PID1\t\tIMX_SC_R_MCU_1_PID1\n#define IMX_SC_R_M4_1_PID2\t\tIMX_SC_R_MCU_1_PID2\n#define IMX_SC_R_M4_1_PID3\t\tIMX_SC_R_MCU_1_PID3\n#define IMX_SC_R_M4_1_PID4\t\tIMX_SC_R_MCU_1_PID4\n#define IMX_SC_R_M4_1_PIT\t\tIMX_SC_R_MCU_1_PIT\n#define IMX_SC_R_M4_1_RGPIO\t\tIMX_SC_R_MCU_1_RGPIO\n#define IMX_SC_R_M4_1_SEMA42\t\tIMX_SC_R_MCU_1_SEMA42\n#define IMX_SC_R_M4_1_TPM\t\tIMX_SC_R_MCU_1_TPM\n#define IMX_SC_R_M4_1_UART\t\tIMX_SC_R_MCU_1_UART\n#define IMX_SC_R_MJPEG_DEC_MP\t\tIMX_SC_R_MJPEG_0_DEC_MP\n#define IMX_SC_R_MJPEG_DEC_S0\t\tIMX_SC_R_MJPEG_0_DEC_S0\n#define IMX_SC_R_MJPEG_DEC_S1\t\tIMX_SC_R_MJPEG_0_DEC_S1\n#define IMX_SC_R_MJPEG_DEC_S2\t\tIMX_SC_R_MJPEG_0_DEC_S2\n#define IMX_SC_R_MJPEG_DEC_S3\t\tIMX_SC_R_MJPEG_0_DEC_S3\n#define IMX_SC_R_MJPEG_ENC_MP\t\tIMX_SC_R_MJPEG_0_ENC_MP\n#define IMX_SC_R_MJPEG_ENC_S0\t\tIMX_SC_R_MJPEG_0_ENC_S0\n#define IMX_SC_R_MJPEG_ENC_S1\t\tIMX_SC_R_MJPEG_0_ENC_S1\n#define IMX_SC_R_MJPEG_ENC_S2\t\tIMX_SC_R_MJPEG_0_ENC_S2\n#define IMX_SC_R_MJPEG_ENC_S3\t\tIMX_SC_R_MJPEG_0_ENC_S3\n#define IMX_SC_R_PERF\t\t\tIMX_SC_R_PERF_0\n#define IMX_SC_R_SMMU\t\t\tIMX_SC_R_SMMU_0\n#define IMX_SC_R_VPU_UART\t\tIMX_SC_R_ENET_0_A2\n#define IMX_SC_R_VPUCORE\t\tIMX_SC_R_ENET_1_A0\n#define IMX_SC_R_VPUCORE_0\t\tIMX_SC_R_ENET_1_A1\n#define IMX_SC_R_VPUCORE_1\t\tIMX_SC_R_ENET_1_A2\n#define IMX_SC_R_VPUCORE_2\t\tIMX_SC_R_ENET_1_A3\n#define IMX_SC_R_VPUCORE_3\t\tIMX_SC_R_ENET_1_A4\n#define IMX_SC_R_UNUSED1\t\tIMX_SC_R_V2X_PID0\n#define IMX_SC_R_UNUSED2\t\tIMX_SC_R_V2X_PID1\n#define IMX_SC_R_UNUSED3\t\tIMX_SC_R_V2X_PID2\n#define IMX_SC_R_UNUSED4\t\tIMX_SC_R_V2X_PID3\n\n \n#define IMX_SC_C_TEMP\t\t\t\t0\n#define IMX_SC_C_TEMP_HI\t\t\t1\n#define IMX_SC_C_TEMP_LOW\t\t\t2\n#define IMX_SC_C_PXL_LINK_MST1_ADDR\t\t3\n#define IMX_SC_C_PXL_LINK_MST2_ADDR\t\t4\n#define IMX_SC_C_PXL_LINK_MST_ENB\t\t5\n#define IMX_SC_C_PXL_LINK_MST1_ENB\t\t6\n#define IMX_SC_C_PXL_LINK_MST2_ENB\t\t7\n#define IMX_SC_C_PXL_LINK_SLV1_ADDR\t\t8\n#define IMX_SC_C_PXL_LINK_SLV2_ADDR\t\t9\n#define IMX_SC_C_PXL_LINK_MST_VLD\t\t10\n#define IMX_SC_C_PXL_LINK_MST1_VLD\t\t11\n#define IMX_SC_C_PXL_LINK_MST2_VLD\t\t12\n#define IMX_SC_C_SINGLE_MODE\t\t\t13\n#define IMX_SC_C_ID\t\t\t\t14\n#define IMX_SC_C_PXL_CLK_POLARITY\t\t15\n#define IMX_SC_C_LINESTATE\t\t\t16\n#define IMX_SC_C_PCIE_G_RST\t\t\t17\n#define IMX_SC_C_PCIE_BUTTON_RST\t\t18\n#define IMX_SC_C_PCIE_PERST\t\t\t19\n#define IMX_SC_C_PHY_RESET\t\t\t20\n#define IMX_SC_C_PXL_LINK_RATE_CORRECTION\t21\n#define IMX_SC_C_PANIC\t\t\t\t22\n#define IMX_SC_C_PRIORITY_GROUP\t\t\t23\n#define IMX_SC_C_TXCLK\t\t\t\t24\n#define IMX_SC_C_CLKDIV\t\t\t\t25\n#define IMX_SC_C_DISABLE_50\t\t\t26\n#define IMX_SC_C_DISABLE_125\t\t\t27\n#define IMX_SC_C_SEL_125\t\t\t28\n#define IMX_SC_C_MODE\t\t\t\t29\n#define IMX_SC_C_SYNC_CTRL0\t\t\t30\n#define IMX_SC_C_KACHUNK_CNT\t\t\t31\n#define IMX_SC_C_KACHUNK_SEL\t\t\t32\n#define IMX_SC_C_SYNC_CTRL1\t\t\t33\n#define IMX_SC_C_DPI_RESET\t\t\t34\n#define IMX_SC_C_MIPI_RESET\t\t\t35\n#define IMX_SC_C_DUAL_MODE\t\t\t36\n#define IMX_SC_C_VOLTAGE\t\t\t37\n#define IMX_SC_C_PXL_LINK_SEL\t\t\t38\n#define IMX_SC_C_OFS_SEL\t\t\t39\n#define IMX_SC_C_OFS_AUDIO\t\t\t40\n#define IMX_SC_C_OFS_PERIPH\t\t\t41\n#define IMX_SC_C_OFS_IRQ\t\t\t42\n#define IMX_SC_C_RST0\t\t\t\t43\n#define IMX_SC_C_RST1\t\t\t\t44\n#define IMX_SC_C_SEL0\t\t\t\t45\n#define IMX_SC_C_CALIB0\t\t\t\t46\n#define IMX_SC_C_CALIB1\t\t\t\t47\n#define IMX_SC_C_CALIB2\t\t\t\t48\n#define IMX_SC_C_IPG_DEBUG\t\t\t49\n#define IMX_SC_C_IPG_DOZE\t\t\t50\n#define IMX_SC_C_IPG_WAIT\t\t\t51\n#define IMX_SC_C_IPG_STOP\t\t\t52\n#define IMX_SC_C_IPG_STOP_MODE\t\t\t53\n#define IMX_SC_C_IPG_STOP_ACK\t\t\t54\n#define IMX_SC_C_SYNC_CTRL\t\t\t55\n#define IMX_SC_C_OFS_AUDIO_ALT\t\t\t56\n#define IMX_SC_C_DSP_BYP\t\t\t57\n#define IMX_SC_C_CLK_GEN_EN\t\t\t58\n#define IMX_SC_C_INTF_SEL\t\t\t59\n#define IMX_SC_C_RXC_DLY\t\t\t60\n#define IMX_SC_C_TIMER_SEL\t\t\t61\n#define IMX_SC_C_MISC0\t\t\t\t62\n#define IMX_SC_C_MISC1\t\t\t\t63\n#define IMX_SC_C_MISC2\t\t\t\t64\n#define IMX_SC_C_MISC3\t\t\t\t65\n#define IMX_SC_C_LAST\t\t\t\t66\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}