Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Mar  6 15:54:35 2018
| Host         : ocaepc21 running 64-bit unknown
| Command      : report_control_sets -verbose -file emiss_recep_rs232_bram_control_sets_placed.rpt
| Design       : emiss_recep_rs232_bram
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             115 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG |                           |                  |                1 |              3 |
|  Clk_IBUF_BUFG | U1/next_ind_txd           | rst_IBUF         |                2 |              4 |
|  Clk_IBUF_BUFG | U2/ind_w10                | rst_IBUF         |                1 |              4 |
|  Clk_IBUF_BUFG | U2/E[0]                   | rst_IBUF         |                1 |              4 |
|  Clk_IBUF_BUFG | U1/next_ad_bram           | rst_IBUF         |                1 |              4 |
|  Clk_IBUF_BUFG | U1/next_dp_ram2           | rst_IBUF         |                2 |              8 |
|  Clk_IBUF_BUFG | U2/w2[10]_i_1_n_0         | rst_IBUF         |                3 |              9 |
|  Clk_IBUF_BUFG | U2/p_0_in[2]              | rst_IBUF         |                2 |             10 |
|  Clk_IBUF_BUFG |                           | rst_IBUF         |                8 |             12 |
|  Clk_IBUF_BUFG | U1/next_baud_time         | rst_IBUF         |                7 |             16 |
|  Clk_IBUF_BUFG | U1/next_burst             | rst_IBUF         |                7 |             16 |
|  Clk_IBUF_BUFG | U2/Tap_Number[15]_i_1_n_0 | rst_IBUF         |                5 |             16 |
|  Clk_IBUF_BUFG | U1/next_tempo             | rst_IBUF         |                9 |             24 |
+----------------+---------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     4 |
| 8      |                     1 |
| 9      |                     1 |
| 10     |                     1 |
| 12     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


