// Seed: 2603431608
`define pp_19 0
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    output logic id_7,
    output reg id_8,
    output logic id_9,
    output logic id_10,
    output id_11,
    output logic id_12,
    input logic id_13,
    input id_14,
    input id_15,
    output id_16,
    input logic id_17,
    input id_18
);
  always @(~id_1 or negedge id_2) begin
    if (1 && 1) begin
      id_8 <= 1'b0;
    end
  end
  assign id_16 = 1;
endmodule
`default_nettype wire
