# Lab Assigment 5
## Task 1
1. Using a hexadecimal input to get an output on a Seven Segment Display
2. Creating K-Maps of The 7 segments are finding equations
3. Creating Circuit Diagrams Using the found equations.
4. Running a simulation and comparing the diagrams.
5. Finding LUTs Used and IOs Used.
## Task 2
System Verilog Code of the Circuit
Running a Simulation of The code
Writing a testbench using tasks
Running the code on the FGPA