$date
	Fri Jul 25 11:05:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module condition_codes_test_tb $end
$var wire 1 ! decode_valid $end
$var wire 4 " decode_instr_type [3:0] $end
$var wire 4 # decode_condition [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % condition_met $end
$var reg 1 & flag_c $end
$var reg 1 ' flag_n $end
$var reg 1 ( flag_v $end
$var reg 1 ) flag_z $end
$var reg 1 * flush $end
$var reg 1 + instr_valid $end
$var reg 32 , instruction [31:0] $end
$var reg 32 - pc_in [31:0] $end
$var reg 1 . rst_n $end
$var reg 1 / stall $end
$var reg 1 0 test_passed $end
$var reg 1 1 thumb_mode $end
$var integer 32 2 tests_passed [31:0] $end
$var integer 32 3 tests_run [31:0] $end
$scope module u_decode $end
$var wire 1 4 branch_link $end
$var wire 24 5 branch_offset [23:0] $end
$var wire 1 $ clk $end
$var wire 4 6 condition [3:0] $end
$var wire 1 ! decode_valid $end
$var wire 1 * flush $end
$var wire 1 7 imm_en $end
$var wire 12 8 immediate [11:0] $end
$var wire 1 + instr_valid $end
$var wire 32 9 instruction [31:0] $end
$var wire 1 : is_memory $end
$var wire 1 ; mem_byte $end
$var wire 1 < mem_load $end
$var wire 1 = mem_pre $end
$var wire 1 > mem_up $end
$var wire 1 ? mem_writeback $end
$var wire 32 @ pc_in [31:0] $end
$var wire 32 A pc_out [31:0] $end
$var wire 1 B psr_immediate $end
$var wire 1 C psr_spsr $end
$var wire 1 D psr_to_reg $end
$var wire 4 E rd [3:0] $end
$var wire 4 F rm [3:0] $end
$var wire 4 G rn [3:0] $end
$var wire 1 . rst_n $end
$var wire 1 H set_flags $end
$var wire 1 I shift_reg $end
$var wire 2 J shift_type [1:0] $end
$var wire 1 / stall $end
$var wire 1 1 thumb_mode $end
$var wire 1 K w_bit $end
$var wire 1 L u_bit $end
$var wire 2 M shift_type_field [1:0] $end
$var wire 4 N shift_rs [3:0] $end
$var wire 5 O shift_amt_field [4:0] $end
$var wire 5 P shift_amount [4:0] $end
$var wire 1 Q s_bit $end
$var wire 4 R rn_field [3:0] $end
$var wire 4 S rm_field [3:0] $end
$var wire 4 T rd_field [3:0] $end
$var wire 1 U p_bit $end
$var wire 6 V op_code [5:0] $end
$var wire 2 W op_class [1:0] $end
$var wire 1 X l_bit_mem $end
$var wire 1 Y l_bit $end
$var wire 1 Z is_branch $end
$var wire 12 [ imm_field [11:0] $end
$var wire 1 \ i_bit $end
$var wire 4 ] cond_field [3:0] $end
$var wire 24 ^ branch_offset_field [23:0] $end
$var wire 1 _ b_bit $end
$var wire 4 ` alu_op [3:0] $end
$var reg 1 a cp_load $end
$var reg 4 b cp_num [3:0] $end
$var reg 3 c cp_op [2:0] $end
$var reg 3 d cp_opcode1 [2:0] $end
$var reg 3 e cp_opcode2 [2:0] $end
$var reg 4 f cp_rd [3:0] $end
$var reg 4 g cp_rn [3:0] $end
$var reg 4 h instr_type [3:0] $end
$var reg 32 i pc_reg [31:0] $end
$var reg 5 j thumb_imm5 [4:0] $end
$var reg 8 k thumb_imm8 [7:0] $end
$var reg 5 l thumb_instr_type [4:0] $end
$var reg 11 m thumb_offset11 [10:0] $end
$var reg 8 n thumb_offset8 [7:0] $end
$var reg 3 o thumb_rd [2:0] $end
$var reg 3 p thumb_rn [2:0] $end
$var reg 3 q thumb_rs [2:0] $end
$var reg 1 r valid_reg $end
$upscope $end
$scope task test_condition_code $end
$var reg 1 s c $end
$var reg 4 t expected_cond [3:0] $end
$var reg 1 u expected_result $end
$var reg 32 v instr [31:0] $end
$var reg 1 w n $end
$var reg 1 x v $end
$var reg 1 y z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xy
xx
xw
bx v
xu
bx t
xs
0r
b0 q
b0 p
b0 o
b0 n
b0 m
b1 l
b0 k
b0 j
b0 i
b111 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
0a
bx `
x_
bx ^
bx ]
x\
bx [
0Z
xY
xX
bx W
bx V
xU
bx T
bx S
bx R
xQ
bx P
bx O
bx N
bx M
xL
xK
bx J
0I
0H
bx G
bx F
bx E
0D
0C
0B
b0 A
b1000000000000 @
x?
x>
x=
x<
x;
0:
bx 9
bx 8
07
bx 6
bx 5
04
b0 3
b0 2
01
x0
0/
0.
b1000000000000 -
bx ,
1+
0*
x)
x(
x'
x&
0%
0$
bx #
b111 "
0!
$end
#5000
1$
#10000
0$
#15000
1!
1r
b1000000000000 A
b1000000000000 i
1.
1$
#20000
0$
#25000
1$
#30000
0$
#35000
b0 P
1%
b1010 "
b1010 h
b0 #
b0 6
b0 ]
b11 W
1\
b0 V
0Q
b0 G
b0 R
b0 E
b0 T
b0 F
b0 S
b0 8
b0 [
b0 J
b0 M
b0 O
0Y
b0 5
b0 ^
0=
0U
0>
0L
0;
0_
0?
0K
0<
0X
b0 `
b0 N
0(
0&
1)
0'
b1110000000000000000000000000 ,
b1110000000000000000000000000 9
b1 3
1u
0x
0s
1y
0w
b0 t
b1110000000000000000000000000 v
1$
#40000
0$
#45000
1$
#50000
0$
#55000
b1010 "
b1010 h
0%
0)
b10 3
0u
0y
b1 2
10
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1%
b1010 "
b1010 h
b1 #
b1 6
b1 ]
b11110000000000000000000000000 ,
b11110000000000000000000000000 9
b11 3
1u
b1 t
b11110000000000000000000000000 v
b10 2
1$
#80000
0$
#85000
1$
#90000
0$
#95000
b1010 "
b1010 h
0%
1)
b100 3
0u
1y
b11 2
1$
#100000
0$
#105000
1$
#110000
0$
#115000
1%
b1010 "
b1010 h
b10 #
b10 6
b10 ]
1&
0)
b101110000000000000000000000000 ,
b101110000000000000000000000000 9
b101 3
1u
1s
0y
b10 t
b101110000000000000000000000000 v
b100 2
1$
#120000
0$
#125000
1$
#130000
0$
#135000
b1010 "
b1010 h
0%
0&
b110 3
0u
0s
b101 2
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1%
b1010 "
b1010 h
b11 #
b11 6
b11 ]
b111110000000000000000000000000 ,
b111110000000000000000000000000 9
b111 3
1u
b11 t
b111110000000000000000000000000 v
b110 2
1$
#160000
0$
#165000
1$
#170000
0$
#175000
b1010 "
b1010 h
0%
1&
b1000 3
0u
1s
b111 2
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1%
b1010 "
b1010 h
b100 #
b100 6
b100 ]
0&
1'
b1001110000000000000000000000000 ,
b1001110000000000000000000000000 9
b1001 3
1u
0s
1w
b100 t
b1001110000000000000000000000000 v
b1000 2
1$
#200000
0$
#205000
1$
#210000
0$
#215000
b1010 "
b1010 h
0%
0'
b1010 3
0u
0w
b1001 2
1$
#220000
0$
#225000
1$
#230000
0$
#235000
1%
b1010 "
b1010 h
b101 #
b101 6
b101 ]
b1011110000000000000000000000000 ,
b1011110000000000000000000000000 9
b1011 3
1u
b101 t
b1011110000000000000000000000000 v
b1010 2
1$
#240000
0$
#245000
1$
#250000
0$
#255000
b1010 "
b1010 h
0%
1'
b1100 3
0u
1w
b1011 2
1$
#260000
0$
#265000
1$
#270000
0$
#275000
1%
b1010 "
b1010 h
b110 #
b110 6
b110 ]
1(
0'
b1101110000000000000000000000000 ,
b1101110000000000000000000000000 9
b1101 3
1u
1x
0w
b110 t
b1101110000000000000000000000000 v
b1100 2
1$
#280000
0$
#285000
1$
#290000
0$
#295000
b1010 "
b1010 h
0%
0(
b1110 3
0u
0x
b1101 2
1$
#300000
0$
#305000
1$
#310000
0$
#315000
1%
b1010 "
b1010 h
b111 #
b111 6
b111 ]
b1111110000000000000000000000000 ,
b1111110000000000000000000000000 9
b1111 3
1u
b111 t
b1111110000000000000000000000000 v
b1110 2
1$
#320000
0$
#325000
1$
#330000
0$
#335000
b1010 "
b1010 h
0%
1(
b10000 3
0u
1x
b1111 2
1$
#340000
0$
#345000
1$
#350000
0$
#355000
1%
b1010 "
b1010 h
b1000 #
b1000 6
b1000 ]
0(
1&
b10001110000000000000000000000000 ,
b10001110000000000000000000000000 9
b10001 3
1u
0x
1s
b1000 t
b10001110000000000000000000000000 v
b10000 2
1$
#360000
0$
#365000
1$
#370000
0$
#375000
b1010 "
b1010 h
0%
1)
b10010 3
0u
1y
b10001 2
1$
#380000
0$
#385000
1$
#390000
0$
#395000
b1010 "
b1010 h
0&
0)
b10011 3
0s
0y
b10010 2
1$
#400000
0$
#405000
1$
#410000
0$
#415000
1%
b1010 "
b1010 h
b1001 #
b1001 6
b1001 ]
1)
b10011110000000000000000000000000 ,
b10011110000000000000000000000000 9
b10100 3
1u
1y
b1001 t
b10011110000000000000000000000000 v
b10011 2
1$
#420000
0$
#425000
1$
#430000
0$
#435000
b1010 "
b1010 h
0)
b10101 3
0y
b10100 2
1$
#440000
0$
#445000
1$
#450000
0$
#455000
b1010 "
b1010 h
0%
1&
b10110 3
0u
1s
b10101 2
1$
#460000
0$
#465000
1$
#470000
0$
#475000
1%
b1010 "
b1010 h
b1010 #
b1010 6
b1010 ]
0&
b10101110000000000000000000000000 ,
b10101110000000000000000000000000 9
b10111 3
1u
0s
b1010 t
b10101110000000000000000000000000 v
b10110 2
1$
#480000
0$
#485000
1$
#490000
0$
#495000
b1010 "
b1010 h
1(
1'
b11000 3
1x
1w
b10111 2
1$
#500000
0$
#505000
1$
#510000
0$
#515000
b1010 "
b1010 h
0%
0(
b11001 3
0u
0x
b11000 2
1$
#520000
0$
#525000
1$
#530000
0$
#535000
1%
b1010 "
b1010 h
b1011 #
b1011 6
b1011 ]
b10111110000000000000000000000000 ,
b10111110000000000000000000000000 9
b11010 3
1u
b1011 t
b10111110000000000000000000000000 v
b11001 2
1$
#540000
0$
#545000
1$
#550000
0$
#555000
b1010 "
b1010 h
1(
0'
b11011 3
1x
0w
b11010 2
1$
#560000
0$
#565000
1$
#570000
0$
#575000
b1010 "
b1010 h
0%
0(
b11100 3
0u
0x
b11011 2
1$
#580000
0$
#585000
1$
#590000
0$
#595000
1%
b1010 "
b1010 h
b1100 #
b1100 6
b1100 ]
b11001110000000000000000000000000 ,
b11001110000000000000000000000000 9
b11101 3
1u
b1100 t
b11001110000000000000000000000000 v
b11100 2
1$
#600000
0$
#605000
1$
#610000
0$
#615000
b1010 "
b1010 h
0%
1)
b11110 3
0u
1y
b11101 2
1$
#620000
0$
#625000
1$
#630000
0$
#635000
b1010 "
b1010 h
0)
1'
b11111 3
0y
1w
b11110 2
1$
#640000
0$
#645000
1$
#650000
0$
#655000
1%
b1010 "
b1010 h
b1101 #
b1101 6
b1101 ]
1)
0'
b11011110000000000000000000000000 ,
b11011110000000000000000000000000 9
b100000 3
1u
1y
0w
b1101 t
b11011110000000000000000000000000 v
b11111 2
1$
#660000
0$
#665000
1$
#670000
0$
#675000
b1010 "
b1010 h
0)
1'
b100001 3
0y
1w
b100000 2
1$
#680000
0$
#685000
1$
#690000
0$
#695000
b1010 "
b1010 h
0%
0'
b100010 3
0u
0w
b100001 2
1$
#700000
0$
#705000
1$
#710000
0$
#715000
1%
b1010 "
b1010 h
b1110 #
b1110 6
b1110 ]
b11101110000000000000000000000000 ,
b11101110000000000000000000000000 9
b100011 3
1u
b1110 t
b11101110000000000000000000000000 v
b100010 2
1$
#720000
0$
#725000
1$
#730000
0$
#735000
b1010 "
b1010 h
1(
1&
1)
1'
b100100 3
1x
1s
1y
1w
b100011 2
1$
#740000
0$
#745000
1$
#750000
0$
#755000
0%
b1010 "
b1010 h
b1111 #
b1111 6
b1111 ]
0(
0&
0)
0'
b11111110000000000000000000000000 ,
b11111110000000000000000000000000 9
b100101 3
0u
0x
0s
0y
0w
b1111 t
b11111110000000000000000000000000 v
b100100 2
1$
#760000
0$
#765000
1$
#770000
0$
#775000
b1010 "
b1010 h
1(
1&
1)
1'
b100110 3
1x
1s
1y
1w
b100101 2
1$
#780000
0$
#785000
1$
#790000
0$
#795000
b100110 2
1$
#800000
0$
#805000
1$
