
---------- Begin Simulation Statistics ----------
final_tick                                 3695928000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101868                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726124                       # Number of bytes of host memory used
host_op_rate                                   199638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   115.38                       # Real time elapsed on the host
host_tick_rate                               32032008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753710                       # Number of instructions simulated
sim_ops                                      23034656                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003696                       # Number of seconds simulated
sim_ticks                                  3695928000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12274018                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9731584                       # number of cc regfile writes
system.cpu.committedInsts                    11753710                       # Number of Instructions Simulated
system.cpu.committedOps                      23034656                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.628896                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.628896                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463818                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332622                       # number of floating regfile writes
system.cpu.idleCycles                          135115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122349                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2445439                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.440799                       # Inst execution rate
system.cpu.iew.exec_refs                      4917697                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     534642                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  501358                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4673408                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9038                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717107                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27210279                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4383055                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            267716                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25433892                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    592                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                106151                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117113                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                107281                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            320                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41815                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80534                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  34010316                       # num instructions consuming a value
system.cpu.iew.wb_count                      25273862                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.625838                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21284940                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.419149                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25330343                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31879899                       # number of integer regfile reads
system.cpu.int_regfile_writes                19252006                       # number of integer regfile writes
system.cpu.ipc                               1.590089                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.590089                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166232      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17464598     67.95%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18970      0.07%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630580      2.45%     71.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198423      0.77%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324153      1.26%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11152      0.04%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55487      0.22%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1233      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98703      0.38%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49222      0.19%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2547253      9.91%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370505      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866843      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178928      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25701608                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4576287                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9100508                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510839                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5026362                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      130992                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005097                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   68380     52.20%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    283      0.22%     52.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     52.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     69      0.05%     52.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    92      0.07%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7922      6.05%     58.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1360      1.04%     59.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             49321     37.65%     97.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3565      2.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21090081                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49699718                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20763023                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26359816                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27208006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25701608                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2273                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4175617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              9276                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2074                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6172897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7256742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.541756                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.353574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1517673     20.91%     20.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              324806      4.48%     25.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              449328      6.19%     31.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              766998     10.57%     42.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1136667     15.66%     57.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1474802     20.32%     78.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1069722     14.74%     92.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              295826      4.08%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              220920      3.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7256742                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.477016                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282460                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           235680                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4673408                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717107                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9812833                       # number of misc regfile reads
system.cpu.numCycles                          7391857                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3317                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9648                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3507                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3510                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2156                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1158                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3521                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3521                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        15982                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        15982                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  15982                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       543360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       543360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  543360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6334                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19745000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33594750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             46666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1506                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7618                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2478                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44189                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6459                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       154397                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                160856                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       254784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5806848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6061632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6699                       # Total snoops (count)
system.tol2bus.snoopTraffic                    138112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            60982                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059362                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.236511                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  57365     94.07%     94.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3614      5.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              60982                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           93718000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77710999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3715999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  621                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                47326                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47947                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 621                       # number of overall hits
system.l2.overall_hits::.cpu.data               47326                       # number of overall hits
system.l2.overall_hits::total                   47947                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1855                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4481                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6336                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1855                       # number of overall misses
system.l2.overall_misses::.cpu.data              4481                       # number of overall misses
system.l2.overall_misses::total                  6336                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149301000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    353933500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        503234500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149301000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    353933500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       503234500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51807                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51807                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.749192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.086494                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.116722                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.749192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.086494                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.116722                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80485.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78985.382727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79424.636995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80485.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78985.382727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79424.636995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2156                       # number of writebacks
system.l2.writebacks::total                      2156                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6335                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130761000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    309074000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    439835000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130761000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    309074000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    439835000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.749192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.086475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.116703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.749192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.086475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.116703                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70491.105121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68989.732143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69429.360695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70491.105121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68989.732143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69429.360695                       # average overall mshr miss latency
system.l2.replacements                           6697                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38925                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38925                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1506                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1506                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1506                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1506                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          125                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           125                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              4097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4097                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3521                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    271753000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     271753000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.462195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.462195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77180.630503                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77180.630503                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    236543000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    236543000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.462195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.462195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67180.630503                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67180.630503                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.749192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.749192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80485.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80485.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130761000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130761000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.749192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.749192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70491.105121                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70491.105121                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         43229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     82180500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     82180500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        44189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         44189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.021725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.021725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85604.687500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85604.687500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     72531000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     72531000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.021702                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.021702                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75631.908238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75631.908238                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1997.056263                       # Cycle average of tags in use
system.l2.tags.total_refs                      106341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8745                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.160206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     639.875189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       241.685757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1115.495317                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.312439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.118011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.544675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975125                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1827                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    860489                       # Number of tag accesses
system.l2.tags.data_accesses                   860489                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004265438750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          124                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          124                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2014                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6334                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2156                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6334                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2156                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.06                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6334                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.733871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    285.824271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           123     99.19%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.81%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           124                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.225806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.172327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.390085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               61     49.19%     49.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      4.03%     53.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37     29.84%     83.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16     12.90%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.81%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      2.42%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           124                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  405376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               137984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    109.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3695840500                       # Total gap between requests
system.mem_ctrls.avgGap                     435316.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       118656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       285312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       136704                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32104521.516652923077                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 77196309.019006863236                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 36987733.527276508510                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1854                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4480                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2156                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     54470250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    125190000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  76999785000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29379.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27944.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  35714185.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       118656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       286720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        405376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       118656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       118656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       137984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       137984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1854                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4480                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2156                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2156                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32104522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     77577269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        109681790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32104522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32104522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     37334061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        37334061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     37334061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32104522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     77577269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       147015851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6312                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2136                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           99                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           90                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          204                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                61310250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              31560000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          179660250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9713.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28463.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5079                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1770                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.47                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   338.977918                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   210.422395                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   323.554525                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          478     30.16%     30.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          362     22.84%     53.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          208     13.12%     66.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          128      8.08%     74.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           88      5.55%     79.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           58      3.66%     83.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           52      3.28%     86.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           39      2.46%     89.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          172     10.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                403968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             136704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              109.300831                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               36.987734                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5212200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2743785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       19813500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       4932900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 291339360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    452145660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1038482400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1814669805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.991655                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2695389000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    123240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    877299000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6204660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3271290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25254180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6217020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 291339360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    386343720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1093894560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1812524790                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   490.411282                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2840078500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    123240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    732609500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117113                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   949776                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  651338                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1303                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4617903                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                919309                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28278732                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2019                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 300139                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 125914                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 332597                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27347                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37043439                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68999026                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36591802                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6950378                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398267                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6645166                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      14                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1897976                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       749482                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           749482                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       749482                       # number of overall hits
system.cpu.icache.overall_hits::total          749482                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3497                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3497                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3497                       # number of overall misses
system.cpu.icache.overall_misses::total          3497                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    212448000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    212448000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    212448000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    212448000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       752979                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       752979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       752979                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       752979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004644                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004644                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004644                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004644                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60751.501287                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60751.501287                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60751.501287                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60751.501287                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1048                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.904762                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1506                       # number of writebacks
system.cpu.icache.writebacks::total              1506                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1019                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1019                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1019                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1019                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2478                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159647500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159647500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003291                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003291                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003291                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003291                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64425.948345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64425.948345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64425.948345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64425.948345                       # average overall mshr miss latency
system.cpu.icache.replacements                   1506                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       749482                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          749482                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3497                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3497                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    212448000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    212448000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       752979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       752979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60751.501287                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60751.501287                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1019                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1019                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159647500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159647500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64425.948345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64425.948345                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           943.455966                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              751959                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2477                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            303.576504                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   943.455966                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.921344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.921344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          971                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          894                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1508435                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1508435                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82583                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  588387                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  644                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 320                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262535                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  411                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    598                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4475616                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535329                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           345                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           337                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      753727                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           908                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   724496                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1506359                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4488260                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                420514                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117113                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2382639                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2809                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28937860                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11786                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31667615                       # The number of ROB reads
system.cpu.rob.writes                        54904419                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      4469309                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4469309                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4471627                       # number of overall hits
system.cpu.dcache.overall_hits::total         4471627                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       375396                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         375396                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       375834                       # number of overall misses
system.cpu.dcache.overall_misses::total        375834                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3891965499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3891965499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3891965499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3891965499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4844705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4844705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4847461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4847461                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077532                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10367.626450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10367.626450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10355.543934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10355.543934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12208                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               781                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.631242                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38925                       # number of writebacks
system.cpu.dcache.writebacks::total             38925                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       323896                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       323896                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       323896                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       323896                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        51500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51807                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    924265999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    924265999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    931294499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    931294499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010687                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17946.912602                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17946.912602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17976.229062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17976.229062                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50783                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4021691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4021691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       367774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        367774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3557500000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3557500000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4389465                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4389465                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.083786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.083786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9673.060086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9673.060086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       323891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       323891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    597535500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    597535500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13616.559943                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13616.559943                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       447618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         447618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7622                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7622                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    334465499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    334465499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43881.592627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43881.592627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    326730499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    326730499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42894.906000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42894.906000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2318                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2318                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          438                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          438                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2756                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2756                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.158926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.158926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          307                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          307                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7028500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7028500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.111393                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.111393                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 22894.136808                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 22894.136808                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.162585                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4523434                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51807                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.313182                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   975.162585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.952307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952307                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          644                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9746729                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9746729                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3695928000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3046222                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2883643                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117418                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2501905                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2497876                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.838963                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37069                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11916                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8665                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3251                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          466                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4124547                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115377                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6673750                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.451531                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.410692                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1949722     29.21%     29.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1168894     17.51%     46.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          547294      8.20%     54.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          311178      4.66%     59.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          311181      4.66%     64.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           96274      1.44%     65.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           58663      0.88%     66.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           84784      1.27%     67.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2145760     32.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6673750                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753710                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034656                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539593                       # Number of memory references committed
system.cpu.commit.loads                       4085021                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257222                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467759                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318498     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245119      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286821      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034656                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2145760                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753710                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034656                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             852994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15683454                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3046222                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2543610                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6277831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239636                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  818                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5220                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    752982                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21016                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7256742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.120336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.405314                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1837052     25.32%     25.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    65580      0.90%     26.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1800385     24.81%     51.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   134522      1.85%     52.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   154360      2.13%     55.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114136      1.57%     56.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   177600      2.45%     59.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   208277      2.87%     61.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2764830     38.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7256742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.412105                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.121720                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
