library verilog;
use verilog.vl_types.all;
entity module4SVA is
    port(
        i_clk           : in     vl_logic;
        wishbone_st     : in     vl_logic_vector(2 downto 0);
        i_wb_ack        : in     vl_logic;
        extra_write_r   : in     vl_logic
    );
end module4SVA;
