17:14:36 INFO  : Registering command handlers for SDK TCF services
17:14:38 INFO  : Launching XSCT server: xsct.bat -interactive D:\project\FPGA\FPGA_Design\TCL_project\Prj\pz_7z035_pcie\prj\xilinx\pz_7z035_pcie.sdk\temp_xsdb_launch_script.tcl
17:14:44 INFO  : XSCT server has started successfully.
17:14:54 INFO  : Successfully done setting XSCT server connection channel  
17:14:54 INFO  : Successfully done setting SDK workspace  
17:14:54 INFO  : Restoring global repository preferences: 
		 C:\Users\sterben\Desktop\CortexM3_IP\user\Software\data\Arm_sw_repository
17:14:54 WARN  : Invalid repository path C:\Users\sterben\Desktop\CortexM3_IP\user\Software\data\Arm_sw_repository.
17:14:54 INFO  : Processing command line option -hwspec D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe_SSD_wrapper.hdf.
17:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:17:28 INFO  : FPGA configured successfully with bitstream "D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe_SSD_wrapper_hw_platform_0/PCIe_SSD_wrapper.bit"
17:17:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:17:41 INFO  : 'fpga -state' command is executed.
17:17:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:17:41 INFO  : 'jtag frequency' command is executed.
17:17:41 INFO  : Sourcing of 'D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe_SSD_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:41 INFO  : Context for 'APU' is selected.
17:17:41 INFO  : Hardware design information is loaded from 'D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe_SSD_wrapper_hw_platform_0/system.hdf'.
17:17:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:41 INFO  : Context for 'APU' is selected.
17:17:41 INFO  : 'stop' command is executed.
17:17:42 INFO  : 'ps7_init' command is executed.
17:17:42 INFO  : 'ps7_post_config' command is executed.
17:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:42 INFO  : The application 'D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe/Debug/PCIe.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe_SSD_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe_SSD_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe/Debug/PCIe.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:42 INFO  : Memory regions updated for context APU
17:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:42 INFO  : 'con' command is executed.
17:17:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:17:42 INFO  : Launch script is exported to file 'D:\project\FPGA\FPGA_Design\TCL_project\Prj\pz_7z035_pcie\prj\xilinx\pz_7z035_pcie.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcie.elf_on_local.tcl'
17:19:51 INFO  : Disconnected from the channel tcfchan#1.
17:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
17:19:52 INFO  : 'fpga -state' command is executed.
17:19:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:19:52 INFO  : 'jtag frequency' command is executed.
17:19:52 INFO  : Sourcing of 'D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe_SSD_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:53 INFO  : Context for 'APU' is selected.
17:19:55 INFO  : Hardware design information is loaded from 'D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe_SSD_wrapper_hw_platform_0/system.hdf'.
17:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:55 INFO  : Context for 'APU' is selected.
17:19:55 INFO  : 'stop' command is executed.
17:19:56 INFO  : 'ps7_init' command is executed.
17:19:56 INFO  : 'ps7_post_config' command is executed.
17:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:56 INFO  : The application 'D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe/Debug/PCIe.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe_SSD_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe_SSD_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow D:/project/FPGA/FPGA_Design/TCL_project/Prj/pz_7z035_pcie/prj/xilinx/pz_7z035_pcie.sdk/PCIe/Debug/PCIe.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:56 INFO  : Memory regions updated for context APU
17:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:56 INFO  : 'con' command is executed.
17:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

17:19:56 INFO  : Launch script is exported to file 'D:\project\FPGA\FPGA_Design\TCL_project\Prj\pz_7z035_pcie\prj\xilinx\pz_7z035_pcie.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pcie.elf_on_local.tcl'
17:20:02 INFO  : Disconnected from the channel tcfchan#2.
