#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fa23e014ec0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fa23e012e30 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fa23e02f2d0_0 .var "a", 2 0;
v0x7fa23e02f380_0 .var "b", 2 0;
v0x7fa23e02f410_0 .var "cin", 0 0;
v0x7fa23e02f500_0 .net "cout", 2 0, L_0x7fa23e031800;  1 drivers
v0x7fa23e02f590_0 .var/i "mismatch_count", 31 0;
v0x7fa23e02f660_0 .net "sum", 2 0, L_0x7fa23e031610;  1 drivers
S_0x7fa23e015510 .scope module, "UUT" "top_module" 2 18, 3 8 0, S_0x7fa23e014ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "cout";
    .port_info 4 /OUTPUT 3 "sum";
v0x7fa23e02ef00_0 .net "a", 2 0, v0x7fa23e02f2d0_0;  1 drivers
v0x7fa23e02ef90_0 .net "b", 2 0, v0x7fa23e02f380_0;  1 drivers
v0x7fa23e02f020_0 .net "cin", 0 0, v0x7fa23e02f410_0;  1 drivers
v0x7fa23e02f0d0_0 .net "cout", 2 0, L_0x7fa23e031800;  alias, 1 drivers
v0x7fa23e02f160_0 .net "sum", 2 0, L_0x7fa23e031610;  alias, 1 drivers
L_0x7fa23e02ff40 .part v0x7fa23e02f2d0_0, 0, 1;
L_0x7fa23e030060 .part v0x7fa23e02f380_0, 0, 1;
L_0x7fa23e0308b0 .part v0x7fa23e02f2d0_0, 1, 1;
L_0x7fa23e030990 .part v0x7fa23e02f380_0, 1, 1;
L_0x7fa23e030a70 .part L_0x7fa23e031800, 0, 1;
L_0x7fa23e0312b0 .part v0x7fa23e02f2d0_0, 2, 1;
L_0x7fa23e031410 .part v0x7fa23e02f380_0, 2, 1;
L_0x7fa23e031530 .part L_0x7fa23e031800, 1, 1;
L_0x7fa23e031610 .concat8 [ 1 1 1 0], L_0x7fa23e02f7d0, L_0x7fa23e030220, L_0x7fa23e030c30;
L_0x7fa23e031800 .concat8 [ 1 1 1 0], L_0x7fa23e02f6f0, L_0x7fa23e030180, L_0x7fa23e030b90;
S_0x7fa23e01a6b0 .scope module, "fa0" "full_adder" 3 15, 3 1 0, S_0x7fa23e015510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fa23e163050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa23e01ab00_0 .net *"_ivl_10", 0 0, L_0x7fa23e163050;  1 drivers
v0x7fa23e02ce30_0 .net *"_ivl_11", 1 0, L_0x7fa23e02fb70;  1 drivers
v0x7fa23e02ced0_0 .net *"_ivl_13", 1 0, L_0x7fa23e02fce0;  1 drivers
L_0x7fa23e163098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa23e02cf80_0 .net *"_ivl_16", 0 0, L_0x7fa23e163098;  1 drivers
v0x7fa23e02d030_0 .net *"_ivl_17", 1 0, L_0x7fa23e02fdc0;  1 drivers
v0x7fa23e02d120_0 .net *"_ivl_3", 1 0, L_0x7fa23e02f8d0;  1 drivers
L_0x7fa23e163008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa23e02d1d0_0 .net *"_ivl_6", 0 0, L_0x7fa23e163008;  1 drivers
v0x7fa23e02d280_0 .net *"_ivl_7", 1 0, L_0x7fa23e02fa30;  1 drivers
v0x7fa23e02d330_0 .net "a", 0 0, L_0x7fa23e02ff40;  1 drivers
v0x7fa23e02d440_0 .net "b", 0 0, L_0x7fa23e030060;  1 drivers
v0x7fa23e02d4d0_0 .net "cin", 0 0, v0x7fa23e02f410_0;  alias, 1 drivers
v0x7fa23e02d570_0 .net "cout", 0 0, L_0x7fa23e02f6f0;  1 drivers
v0x7fa23e02d610_0 .net "sum", 0 0, L_0x7fa23e02f7d0;  1 drivers
L_0x7fa23e02f6f0 .part L_0x7fa23e02fdc0, 1, 1;
L_0x7fa23e02f7d0 .part L_0x7fa23e02fdc0, 0, 1;
L_0x7fa23e02f8d0 .concat [ 1 1 0 0], L_0x7fa23e02ff40, L_0x7fa23e163008;
L_0x7fa23e02fa30 .concat [ 1 1 0 0], L_0x7fa23e030060, L_0x7fa23e163050;
L_0x7fa23e02fb70 .arith/sum 2, L_0x7fa23e02f8d0, L_0x7fa23e02fa30;
L_0x7fa23e02fce0 .concat [ 1 1 0 0], v0x7fa23e02f410_0, L_0x7fa23e163098;
L_0x7fa23e02fdc0 .arith/sum 2, L_0x7fa23e02fb70, L_0x7fa23e02fce0;
S_0x7fa23e02d730 .scope module, "fa1" "full_adder" 3 23, 3 1 0, S_0x7fa23e015510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fa23e163128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa23e02d970_0 .net *"_ivl_10", 0 0, L_0x7fa23e163128;  1 drivers
v0x7fa23e02da00_0 .net *"_ivl_11", 1 0, L_0x7fa23e0304e0;  1 drivers
v0x7fa23e02daa0_0 .net *"_ivl_13", 1 0, L_0x7fa23e030650;  1 drivers
L_0x7fa23e163170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa23e02db60_0 .net *"_ivl_16", 0 0, L_0x7fa23e163170;  1 drivers
v0x7fa23e02dc10_0 .net *"_ivl_17", 1 0, L_0x7fa23e030730;  1 drivers
v0x7fa23e02dd00_0 .net *"_ivl_3", 1 0, L_0x7fa23e0302c0;  1 drivers
L_0x7fa23e1630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa23e02ddb0_0 .net *"_ivl_6", 0 0, L_0x7fa23e1630e0;  1 drivers
v0x7fa23e02de60_0 .net *"_ivl_7", 1 0, L_0x7fa23e0303a0;  1 drivers
v0x7fa23e02df10_0 .net "a", 0 0, L_0x7fa23e0308b0;  1 drivers
v0x7fa23e02e020_0 .net "b", 0 0, L_0x7fa23e030990;  1 drivers
v0x7fa23e02e0b0_0 .net "cin", 0 0, L_0x7fa23e030a70;  1 drivers
v0x7fa23e02e150_0 .net "cout", 0 0, L_0x7fa23e030180;  1 drivers
v0x7fa23e02e1f0_0 .net "sum", 0 0, L_0x7fa23e030220;  1 drivers
L_0x7fa23e030180 .part L_0x7fa23e030730, 1, 1;
L_0x7fa23e030220 .part L_0x7fa23e030730, 0, 1;
L_0x7fa23e0302c0 .concat [ 1 1 0 0], L_0x7fa23e0308b0, L_0x7fa23e1630e0;
L_0x7fa23e0303a0 .concat [ 1 1 0 0], L_0x7fa23e030990, L_0x7fa23e163128;
L_0x7fa23e0304e0 .arith/sum 2, L_0x7fa23e0302c0, L_0x7fa23e0303a0;
L_0x7fa23e030650 .concat [ 1 1 0 0], L_0x7fa23e030a70, L_0x7fa23e163170;
L_0x7fa23e030730 .arith/sum 2, L_0x7fa23e0304e0, L_0x7fa23e030650;
S_0x7fa23e02e310 .scope module, "fa2" "full_adder" 3 31, 3 1 0, S_0x7fa23e015510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fa23e163200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa23e02e550_0 .net *"_ivl_10", 0 0, L_0x7fa23e163200;  1 drivers
v0x7fa23e02e5e0_0 .net *"_ivl_11", 1 0, L_0x7fa23e030ed0;  1 drivers
v0x7fa23e02e690_0 .net *"_ivl_13", 1 0, L_0x7fa23e031010;  1 drivers
L_0x7fa23e163248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa23e02e750_0 .net *"_ivl_16", 0 0, L_0x7fa23e163248;  1 drivers
v0x7fa23e02e800_0 .net *"_ivl_17", 1 0, L_0x7fa23e031170;  1 drivers
v0x7fa23e02e8f0_0 .net *"_ivl_3", 1 0, L_0x7fa23e030d10;  1 drivers
L_0x7fa23e1631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa23e02e9a0_0 .net *"_ivl_6", 0 0, L_0x7fa23e1631b8;  1 drivers
v0x7fa23e02ea50_0 .net *"_ivl_7", 1 0, L_0x7fa23e030df0;  1 drivers
v0x7fa23e02eb00_0 .net "a", 0 0, L_0x7fa23e0312b0;  1 drivers
v0x7fa23e02ec10_0 .net "b", 0 0, L_0x7fa23e031410;  1 drivers
v0x7fa23e02eca0_0 .net "cin", 0 0, L_0x7fa23e031530;  1 drivers
v0x7fa23e02ed40_0 .net "cout", 0 0, L_0x7fa23e030b90;  1 drivers
v0x7fa23e02ede0_0 .net "sum", 0 0, L_0x7fa23e030c30;  1 drivers
L_0x7fa23e030b90 .part L_0x7fa23e031170, 1, 1;
L_0x7fa23e030c30 .part L_0x7fa23e031170, 0, 1;
L_0x7fa23e030d10 .concat [ 1 1 0 0], L_0x7fa23e0312b0, L_0x7fa23e1631b8;
L_0x7fa23e030df0 .concat [ 1 1 0 0], L_0x7fa23e031410, L_0x7fa23e163200;
L_0x7fa23e030ed0 .arith/sum 2, L_0x7fa23e030d10, L_0x7fa23e030df0;
L_0x7fa23e031010 .concat [ 1 1 0 0], L_0x7fa23e031530, L_0x7fa23e163248;
L_0x7fa23e031170 .arith/sum 2, L_0x7fa23e030ed0, L_0x7fa23e031010;
    .scope S_0x7fa23e014ec0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa23e02f590_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa23e02f2d0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa23e02f380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa23e02f410_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fa23e02f500_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7fa23e02f660_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 27 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fa23e02f500_0, v0x7fa23e02f660_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fa23e02f590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa23e02f590_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa23e02f2d0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa23e02f380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa23e02f410_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fa23e02f500_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7fa23e02f660_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 39 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fa23e02f500_0, v0x7fa23e02f660_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fa23e02f590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa23e02f590_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 44 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa23e02f2d0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa23e02f380_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa23e02f410_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fa23e02f500_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7fa23e02f660_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 51 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fa23e02f500_0, v0x7fa23e02f660_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fa23e02f590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa23e02f590_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 56 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa23e02f2d0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa23e02f380_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa23e02f410_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fa23e02f500_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7fa23e02f660_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 63 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fa23e02f500_0, v0x7fa23e02f660_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fa23e02f590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa23e02f590_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 68 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %load/vec4 v0x7fa23e02f590_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 72 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 74 "$display", "%0d mismatches out of %0d total tests.", v0x7fa23e02f590_0, 32'sb00000000000000000000000000000100 {0 0 0};
T_0.13 ;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Adder3_0_tb.v";
    "least-to-most/modules/Adder3.v";
