<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml unoxt2_top.twx unoxt2_top.ncd -o unoxt2_top.twr
unoxt2_top.pcf -ucf unoxt2_pins.ucf

</twCmdLine><twDesign>unoxt2_top.ncd</twDesign><twDesignPath>unoxt2_top.ncd</twDesignPath><twPCF>unoxt2_top.pcf</twPCF><twPcfPath>unoxt2_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_IGNORE1_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_IGNORE3_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="4">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="5">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="6">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="7">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;clock_50_i&quot; 20ns HIGH 50%;" ScopeName="">TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.948" period="10.000" constraintValue="10.000" deviceLimit="1.052" freqLimit="950.570" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKOUT0" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="dcm_system/clkout0"/><twPinLimit anchorID="11" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_IGNORE1 = FROM &quot;clk_100&quot; TO &quot;clk_28_571&quot; TIG ;" ScopeName="">PATH &quot;TS_IGNORE1_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="14" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_IGNORE2 = FROM &quot;clk_50&quot;  TO &quot;clk_28_571&quot; TIG ;" ScopeName="">PATH &quot;TS_IGNORE2_path&quot; TIG;</twConstName><twItemCnt>10889421</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>96</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_30 (SLICE_X24Y71.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.330</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>17.212</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.531</twTotPathDel><twClkSkew dest = "1.823" src = "2.354">0.531</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X12Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.084</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>sys_inst/Madd_n0113_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0113&lt;11&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>5.617</twLogDel><twRouteDel>11.914</twRouteDel><twTotDel>17.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.306</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>17.188</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.507</twTotPathDel><twClkSkew dest = "1.823" src = "2.354">0.531</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X12Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.084</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>sys_inst/Madd_n0113_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0113&lt;11&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi5</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>5.593</twLogDel><twRouteDel>11.914</twRouteDel><twTotDel>17.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.278</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>17.160</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.479</twTotPathDel><twClkSkew dest = "1.823" src = "2.354">0.531</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X12Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.084</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_12_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0113&lt;7&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>sys_inst/Madd_n0113_Madd1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;7</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0113&lt;11&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>5.731</twLogDel><twRouteDel>11.748</twRouteDel><twTotDel>17.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_31 (SLICE_X24Y71.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.330</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>17.212</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.531</twTotPathDel><twClkSkew dest = "1.823" src = "2.354">0.531</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X12Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.084</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>sys_inst/Madd_n0113_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0113&lt;11&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>5.617</twLogDel><twRouteDel>11.914</twRouteDel><twTotDel>17.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.306</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>17.188</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.507</twTotPathDel><twClkSkew dest = "1.823" src = "2.354">0.531</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X12Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.084</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>sys_inst/Madd_n0113_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0113&lt;11&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi5</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>5.593</twLogDel><twRouteDel>11.914</twRouteDel><twTotDel>17.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.278</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>17.160</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.479</twTotPathDel><twClkSkew dest = "1.823" src = "2.354">0.531</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X12Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.084</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_12_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0113&lt;7&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>sys_inst/Madd_n0113_Madd1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;7</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0113&lt;11&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>5.731</twLogDel><twRouteDel>11.748</twRouteDel><twTotDel>17.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_29 (SLICE_X24Y71.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.318</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType="FF">sys_inst/sndval_29</twDest><twDel>17.212</twDel><twSUTime>0.307</twSUTime><twTotPathDel>17.519</twTotPathDel><twClkSkew dest = "1.823" src = "2.354">0.531</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType='FF'>sys_inst/sndval_29</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X12Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.084</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>sys_inst/Madd_n0113_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0113&lt;11&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_29</twBEL></twPathDel><twLogDel>5.605</twLogDel><twRouteDel>11.914</twRouteDel><twTotDel>17.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.294</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType="FF">sys_inst/sndval_29</twDest><twDel>17.188</twDel><twSUTime>0.307</twSUTime><twTotPathDel>17.495</twTotPathDel><twClkSkew dest = "1.823" src = "2.354">0.531</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType='FF'>sys_inst/sndval_29</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X12Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.084</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>sys_inst/Madd_n0113_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0113&lt;11&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi5</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_29</twBEL></twPathDel><twLogDel>5.581</twLogDel><twRouteDel>11.914</twRouteDel><twTotDel>17.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMaxDelay" ><twTotDel>18.266</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType="FF">sys_inst/sndval_29</twDest><twDel>17.160</twDel><twSUTime>0.307</twSUTime><twTotPathDel>17.467</twTotPathDel><twClkSkew dest = "1.823" src = "2.354">0.531</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twSrc><twDest BELType='FF'>sys_inst/sndval_29</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X12Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X12Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.084</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/freq_ff_q</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y44.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_12_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y53.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0113&lt;7&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y54.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>sys_inst/Madd_n0113_Madd1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y54.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0113_Madd_lut&lt;0&gt;7</twBEL><twBEL>sys_inst/Madd_n0113_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0113&lt;11&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>sys_inst/n0113&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp><twBEL>sys_inst/Mmux_sndamp31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>sys_inst/sndamp&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y70.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y70.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_29</twBEL></twPathDel><twLogDel>5.719</twLogDel><twRouteDel>11.748</twRouteDel><twTotDel>17.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_IGNORE2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_12 (SLICE_X10Y38.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMinDelay" ><twTotDel>0.036</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_12</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_12</twDest><twDel>0.349</twDel><twSUTime>-0.030</twSUTime><twTotPathDel>0.379</twTotPathDel><twClkSkew dest = "0.946" src = "0.871">-0.075</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_12</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X10Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y38.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_12</twBEL></twPathDel><twLogDel>0.264</twLogDel><twRouteDel>0.115</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_13 (SLICE_X10Y38.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMinDelay" ><twTotDel>0.056</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_13</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_13</twDest><twDel>0.349</twDel><twSUTime>-0.050</twSUTime><twTotPathDel>0.399</twTotPathDel><twClkSkew dest = "0.946" src = "0.871">-0.075</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_13</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X10Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;10&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y38.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_13</twBEL></twPathDel><twLogDel>0.284</twLogDel><twRouteDel>0.115</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>71.2</twPctLog><twPctRoute>28.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_data_2_7 (SLICE_X10Y33.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMinDelay" ><twTotDel>0.050</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_data_2_7</twDest><twDel>0.365</twDel><twSUTime>-0.030</twSUTime><twTotPathDel>0.395</twTotPathDel><twClkSkew dest = "0.955" src = "0.878">-0.077</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_data_2_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X10Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y33.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y33.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_data_2&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_data_2_7</twBEL></twPathDel><twLogDel>0.264</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="39" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_IGNORE3 = FROM &quot;clk_28_571&quot; TO &quot;clk_100&quot; TIG ;" ScopeName="">PATH &quot;TS_IGNORE3_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="40" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_IGNORE4 = FROM &quot;clk_28_571&quot; TO &quot;clk_50&quot; TIG ;" ScopeName="">PATH &quot;TS_IGNORE4_path&quot; TIG;</twConstName><twItemCnt>524</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>101</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_READY/ready_n_or_wait (SLICE_X22Y38.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.020</twTotDel><twSrc BELType="FF">sys_inst/clk_14_318</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twDest><twDel>5.939</twDel><twSUTime>0.266</twSUTime><twTotPathDel>6.205</twTotPathDel><twClkSkew dest = "1.836" src = "2.383">0.547</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/clk_14_318</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X7Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/clk_14_318</twComp><twBEL>sys_inst/clk_14_318</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>sys_inst/clk_14_318</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.935</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/prev_bus_state</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/_n0058_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/_n0058_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twBEL></twPathDel><twLogDel>1.483</twLogDel><twRouteDel>4.722</twRouteDel><twTotDel>6.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.204</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twDest><twDel>5.112</twDel><twSUTime>0.266</twSUTime><twTotPathDel>5.378</twTotPathDel><twClkSkew dest = "1.836" src = "2.394">0.558</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X5Y39.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.935</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/prev_bus_state</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/_n0058_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/_n0058_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twBEL></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>3.807</twRouteDel><twTotDel>5.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.103</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twDest><twDel>5.011</twDel><twSUTime>0.266</twSUTime><twTotPathDel>5.277</twTotPathDel><twClkSkew dest = "1.836" src = "2.394">0.558</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X5Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.935</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/prev_bus_state</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/_n0058_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/_n0058_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait</twBEL></twPathDel><twLogDel>1.483</twLogDel><twRouteDel>3.794</twRouteDel><twTotDel>5.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn (SLICE_X24Y38.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.875</twTotDel><twSrc BELType="FF">sys_inst/clk_14_318</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twDest><twDel>5.735</twDel><twSUTime>0.314</twSUTime><twTotPathDel>6.049</twTotPathDel><twClkSkew dest = "1.825" src = "2.383">0.558</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/clk_14_318</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X7Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/clk_14_318</twComp><twBEL>sys_inst/clk_14_318</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>sys_inst/clk_14_318</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.935</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/prev_bus_state</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/_n0058_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/_n0058_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twBEL></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>6.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.059</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twDest><twDel>4.908</twDel><twSUTime>0.314</twSUTime><twTotPathDel>5.222</twTotPathDel><twClkSkew dest = "1.825" src = "2.394">0.569</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X5Y39.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.935</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/prev_bus_state</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/_n0058_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/_n0058_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twBEL></twPathDel><twLogDel>1.619</twLogDel><twRouteDel>3.603</twRouteDel><twTotDel>5.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.958</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twDest><twDel>4.807</twDel><twSUTime>0.314</twSUTime><twTotPathDel>5.121</twTotPathDel><twClkSkew dest = "1.825" src = "2.394">0.569</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X5Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.935</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>sys_inst/u_CHIPSET/io_channel_ready_cga_vram_rdy_AND_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/prev_bus_state</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/_n0058_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/_n0058_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/ready_n_or_wait_Qn</twBEL></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>3.590</twRouteDel><twTotDel>5.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (SLICE_X9Y37.B2), 17 paths
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.362</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_8</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twDel>5.320</twDel><twSUTime>0.373</twSUTime><twTotPathDel>5.693</twTotPathDel><twClkSkew dest = "1.957" src = "2.358">0.401</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_8</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X10Y38.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;9&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blink_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twBEL></twPathDel><twLogDel>1.717</twLogDel><twRouteDel>3.976</twRouteDel><twTotDel>5.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.213</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twDel>5.188</twDel><twSUTime>0.373</twSUTime><twTotPathDel>5.561</twTotPathDel><twClkSkew dest = "1.957" src = "2.341">0.384</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X14Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y40.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blink_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>3.895</twRouteDel><twTotDel>5.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.201</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twDel>5.176</twDel><twSUTime>0.373</twSUTime><twTotPathDel>5.549</twTotPathDel><twClkSkew dest = "1.957" src = "2.341">0.384</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X14Y35.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y40.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/blink_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;2&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1</twBEL></twPathDel><twLogDel>1.717</twLogDel><twRouteDel>3.832</twRouteDel><twTotDel>5.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_IGNORE4_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_0 (SLICE_X4Y39.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMinDelay" ><twTotDel>0.269</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_2</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_0</twDest><twDel>0.427</twDel><twSUTime>-0.190</twSUTime><twTotPathDel>0.617</twTotPathDel><twClkSkew dest = "0.983" src = "0.903">-0.080</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_2</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X5Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/clkdiv&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/sequencer/vram_read_a01</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_0</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.617</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="90.000">clk_50</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1 (SLICE_X14Y28.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>0.406</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_read_n_3</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1</twDest><twDel>0.535</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.732</twTotPathDel><twClkSkew dest = "0.930" src = "0.872">-0.058</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_read_n_3</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X10Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_read_n_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_read_n_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_read_n_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_dir1</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_7 (SLICE_X11Y37.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>0.455</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R15_cursor_l_7</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_7</twDest><twDel>0.561</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.776</twTotPathDel><twClkSkew dest = "0.950" src = "0.897">-0.053</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R15_cursor_l_7</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X7Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R15_cursor_l&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R15_cursor_l_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R15_cursor_l&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out8</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_7</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;clock_50_i&quot; 20ns HIGH 50%;" ScopeName="">TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /         0.571428571 HIGH 50%;</twConstName><twItemCnt>43480</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1401</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.436</twMinPer></twConstHead><twPathRptBanner iPaths="1073" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X5Y63.C3), 1073 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.564</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>14.267</twTotPathDel><twClkSkew dest = "0.684" src = "0.705">0.021</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N672</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.717</twLogDel><twRouteDel>10.550</twRouteDel><twTotDel>14.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.718</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>14.113</twTotPathDel><twClkSkew dest = "0.684" src = "0.705">0.021</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N672</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.716</twLogDel><twRouteDel>10.397</twRouteDel><twTotDel>14.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.802</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>14.029</twTotPathDel><twClkSkew dest = "0.684" src = "0.705">0.021</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_line</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.316</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N672</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.717</twLogDel><twRouteDel>10.312</twRouteDel><twTotDel>14.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1073" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (SLICE_X5Y62.A4), 1073 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.602</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twTotPathDel>14.228</twTotPathDel><twClkSkew dest = "0.683" src = "0.705">0.022</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N672</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT111</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twBEL></twPathDel><twLogDel>3.717</twLogDel><twRouteDel>10.511</twRouteDel><twTotDel>14.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.756</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twTotPathDel>14.074</twTotPathDel><twClkSkew dest = "0.683" src = "0.705">0.022</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N672</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT111</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twBEL></twPathDel><twLogDel>3.716</twLogDel><twRouteDel>10.358</twRouteDel><twTotDel>14.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.840</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twTotPathDel>13.990</twTotPathDel><twClkSkew dest = "0.683" src = "0.705">0.022</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_line</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.316</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N672</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT111</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twBEL></twPathDel><twLogDel>3.717</twLogDel><twRouteDel>10.273</twRouteDel><twTotDel>13.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1070" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b (RAMB8_X0Y33.DIADI2), 1070 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.715</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twTotPathDel>14.128</twTotPathDel><twClkSkew dest = "0.696" src = "0.705">0.009</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N672</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y33.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twBEL></twPathDel><twLogDel>3.385</twLogDel><twRouteDel>10.743</twRouteDel><twTotDel>14.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.869</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twTotPathDel>13.974</twTotPathDel><twClkSkew dest = "0.696" src = "0.705">0.009</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N672</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y33.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twBEL></twPathDel><twLogDel>3.384</twLogDel><twRouteDel>10.590</twRouteDel><twTotDel>13.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.953</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twTotPathDel>13.890</twTotPathDel><twClkSkew dest = "0.696" src = "0.705">0.009</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X9Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X9Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cursor_line</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux1_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.316</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N672</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>N1100</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y33.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b</twBEL></twPathDel><twLogDel>3.385</twLogDel><twRouteDel>10.505</twRouteDel><twTotDel>13.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /
        0.571428571 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1 (RAMB16_X0Y22.ADDRA9), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_6</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twDest><twTotPathDel>0.401</twTotPathDel><twClkSkew dest = "0.289" src = "0.294">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_6</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X3Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y22.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y22.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1 (RAMB16_X0Y22.ADDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.407</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twDest><twTotPathDel>0.402</twTotPathDel><twClkSkew dest = "0.289" src = "0.294">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X3Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y22.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y22.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1 (RAMB16_X0Y22.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_7</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew dest = "0.289" src = "0.294">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_7</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X3Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y22.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y22.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /
        0.571428571 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="clk_28_571"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="clk_28_571"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="clk_28_571"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;clock_50_i&quot; 20ns HIGH 50%;" ScopeName="">TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;</twConstName><twItemCnt>19327723</twItemCnt><twErrCntSetup>67</twErrCntSetup><twErrCntEndPt>67</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17271</twEndPtCnt><twPathErrCnt>971</twPathErrCnt><twMinPer>22.064</twMinPer></twConstHead><twPathRptBanner iPaths="1646" iCriticalPaths="51" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8 (RAMB16_X0Y10.DIA0), 1646 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.032</twSlack><twSrc BELType="FF">sys_inst/cpu_address_7</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twDest><twTotPathDel>10.518</twTotPathDel><twClkSkew dest = "1.996" src = "2.256">0.260</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_7</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X23Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/cpu_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.DIA0</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twBEL></twPathDel><twLogDel>3.175</twLogDel><twRouteDel>7.343</twRouteDel><twTotDel>10.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.964</twSlack><twSrc BELType="FF">sys_inst/cpu_address_6</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twDest><twTotPathDel>10.461</twTotPathDel><twClkSkew dest = "1.996" src = "2.245">0.249</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_6</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X24Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/cpu_address_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address171</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.DIA0</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twBEL></twPathDel><twLogDel>3.221</twLogDel><twRouteDel>7.240</twRouteDel><twTotDel>10.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.935</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twDest><twTotPathDel>10.434</twTotPathDel><twClkSkew dest = "1.996" src = "2.243">0.247</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X24Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.DIA0</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram8</twBEL></twPathDel><twLogDel>3.197</twLogDel><twRouteDel>7.237</twRouteDel><twTotDel>10.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1646" iCriticalPaths="25" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4 (RAMB16_X0Y18.DIA1), 1646 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.802</twSlack><twSrc BELType="FF">sys_inst/cpu_address_7</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twTotPathDel>10.289</twTotPathDel><twClkSkew dest = "1.997" src = "2.256">0.259</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_7</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X23Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X23Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/cpu_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.DIA1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twBEL></twPathDel><twLogDel>3.175</twLogDel><twRouteDel>7.114</twRouteDel><twTotDel>10.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.734</twSlack><twSrc BELType="FF">sys_inst/cpu_address_6</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twTotPathDel>10.232</twTotPathDel><twClkSkew dest = "1.997" src = "2.245">0.248</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_6</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X24Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/cpu_address_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address171</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.DIA1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twBEL></twPathDel><twLogDel>3.221</twLogDel><twRouteDel>7.011</twRouteDel><twTotDel>10.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.705</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twTotPathDel>10.205</twTotPathDel><twClkSkew dest = "1.997" src = "2.243">0.246</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X24Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X24Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.DIA1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4</twBEL></twPathDel><twLogDel>3.197</twLogDel><twRouteDel>7.008</twRouteDel><twTotDel>10.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1726" iCriticalPaths="10" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A (SLICE_X19Y30.CE), 1726 paths
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.735</twSlack><twSrc BELType="FF">sys_inst/cpu_address_7</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A</twDest><twTotPathDel>10.092</twTotPathDel><twClkSkew dest = "1.867" src = "2.256">0.389</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_7</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X23Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X23Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/cpu_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/flagen_B</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A</twBEL></twPathDel><twLogDel>3.537</twLogDel><twRouteDel>6.555</twRouteDel><twTotDel>10.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.667</twSlack><twSrc BELType="FF">sys_inst/cpu_address_6</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A</twDest><twTotPathDel>10.035</twTotPathDel><twClkSkew dest = "1.867" src = "2.245">0.378</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_6</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X24Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X24Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/cpu_address_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address171</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/flagen_B</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A</twBEL></twPathDel><twLogDel>3.583</twLogDel><twRouteDel>6.452</twRouteDel><twTotDel>10.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.638</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A</twDest><twTotPathDel>10.008</twTotPathDel><twClkSkew dest = "1.867" src = "2.243">0.376</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X24Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X24Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus56</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus84</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus86</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus87</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus89</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus88</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus810</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>sys_inst/data_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/_n0334_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/flagen_B</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/load_A</twBEL></twPathDel><twLogDel>3.559</twLogDel><twRouteDel>6.449</twRouteDel><twTotDel>10.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3 (SLICE_X27Y33.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="FF">sys_inst/cpu_address_3</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3</twDest><twTotPathDel>0.537</twTotPathDel><twClkSkew dest = "0.826" src = "0.743">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_3</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X27Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/cpu_address&lt;3&gt;</twComp><twBEL>sys_inst/cpu_address_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>sys_inst/cpu_address&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address141</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.124</twRouteDel><twTotDel>0.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14 (SLICE_X13Y32.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">sys_inst/cpu_address_14</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14</twDest><twTotPathDel>0.569</twTotPathDel><twClkSkew dest = "0.948" src = "0.862">-0.086</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_14</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X12Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sys_inst/cpu_address&lt;14&gt;</twComp><twBEL>sys_inst/cpu_address_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>sys_inst/cpu_address&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;14&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address61</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_13 (SLICE_X26Y70.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits&lt;13&gt;_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_13</twDest><twTotPathDel>0.249</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits&lt;13&gt;_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X27Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits&lt;13&gt;_0</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits&lt;13&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y70.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits&lt;13&gt;_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y70.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/bits_13</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr0/Mshreg_bits_13</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>92.8</twPctLog><twPctRoute>7.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51/CLKAWRCLK" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51/CLKAWRCLK" locationPin="RAMB8_X0Y27.CLKAWRCLK" clockNet="clk_50"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut/CLKAWRCLK" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut/CLKAWRCLK" locationPin="RAMB8_X0Y26.CLKAWRCLK" clockNet="clk_50"/><twPinLimit anchorID="122" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1/CLKA" locationPin="RAMB16_X1Y20.CLKA" clockNet="clk_50"/></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;clock_50_i&quot; 20ns HIGH 50%;" ScopeName="">TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH         50%;</twConstName><twItemCnt>211509</twItemCnt><twErrCntSetup>106</twErrCntSetup><twErrCntEndPt>106</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3427</twEndPtCnt><twPathErrCnt>13016</twPathErrCnt><twMinPer>11.804</twMinPer></twConstHead><twPathRptBanner iPaths="991" iCriticalPaths="203" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_biu_command_15 (SLICE_X44Y54.DX), 991 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.804</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_biu_command_15</twDest><twTotPathDel>11.634</twTotPathDel><twClkSkew dest = "0.352" src = "0.404">0.052</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_biu_command_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux25_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux25_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux25_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_biu_command_15</twBEL></twPathDel><twLogDel>4.446</twLogDel><twRouteDel>7.188</twRouteDel><twTotDel>11.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.764</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_biu_command_15</twDest><twTotPathDel>11.594</twTotPathDel><twClkSkew dest = "0.352" src = "0.404">0.052</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_biu_command_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux25_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux25_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_biu_command_15</twBEL></twPathDel><twLogDel>4.202</twLogDel><twRouteDel>7.392</twRouteDel><twTotDel>11.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.736</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_biu_command_15</twDest><twTotPathDel>11.566</twTotPathDel><twClkSkew dest = "0.352" src = "0.404">0.052</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_biu_command_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;2&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux24_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux24_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_biu_command_15</twBEL></twPathDel><twLogDel>4.463</twLogDel><twRouteDel>7.103</twRouteDel><twTotDel>11.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="991" iCriticalPaths="202" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_register_dx_15 (SLICE_X41Y55.DX), 991 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.798</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_dx_15</twDest><twTotPathDel>11.604</twTotPathDel><twClkSkew dest = "0.328" src = "0.404">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_dx_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux25_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux25_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux25_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_dx_15</twBEL></twPathDel><twLogDel>4.446</twLogDel><twRouteDel>7.158</twRouteDel><twTotDel>11.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.758</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_dx_15</twDest><twTotPathDel>11.564</twTotPathDel><twClkSkew dest = "0.328" src = "0.404">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_dx_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux25_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux25_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_dx_15</twBEL></twPathDel><twLogDel>4.202</twLogDel><twRouteDel>7.362</twRouteDel><twTotDel>11.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.730</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_dx_15</twDest><twTotPathDel>11.536</twTotPathDel><twClkSkew dest = "0.328" src = "0.404">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_dx_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;2&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux24_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux24_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_dx_15</twBEL></twPathDel><twLogDel>4.463</twLogDel><twRouteDel>7.073</twRouteDel><twTotDel>11.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="991" iCriticalPaths="200" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_register_ax_15 (SLICE_X40Y55.DX), 991 paths
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.790</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_ax_15</twDest><twTotPathDel>11.596</twTotPathDel><twClkSkew dest = "0.328" src = "0.404">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_ax_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux25_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux25_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux25_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_ax_15</twBEL></twPathDel><twLogDel>4.446</twLogDel><twRouteDel>7.150</twRouteDel><twTotDel>11.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.750</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_ax_15</twDest><twTotPathDel>11.556</twTotPathDel><twClkSkew dest = "0.328" src = "0.404">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_ax_15</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux25_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux25_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_ax_15</twBEL></twPathDel><twLogDel>4.202</twLogDel><twRouteDel>7.354</twRouteDel><twTotDel>11.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.722</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_ax_15</twDest><twTotPathDel>11.528</twTotPathDel><twClkSkew dest = "0.328" src = "0.404">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_ax_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;2&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux24_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux24_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bp&lt;10&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_biu_command&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_ax&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_ax_15</twBEL></twPathDel><twLogDel>4.463</twLogDel><twRouteDel>7.065</twRouteDel><twTotDel>11.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAMB16_X2Y30.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.276</twSlack><twSrc BELType="FF">sys_inst/B1/EU_CORE/eu_rom_address_3</twSrc><twDest BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew dest = "0.173" src = "0.167">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/EU_CORE/eu_rom_address_3</twSrc><twDest BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X49Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_address&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_rom_address_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_address&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAMB16_X2Y30.ADDRA3), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">sys_inst/B1/EU_CORE/eu_rom_address_1</twSrc><twDest BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twDest><twTotPathDel>0.287</twTotPathDel><twClkSkew dest = "0.173" src = "0.167">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/EU_CORE/eu_rom_address_1</twSrc><twDest BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X49Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_address&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_rom_address_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.ADDRA3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_address&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/BIU_CORE/biu_state_1 (SLICE_X30Y45.A5), 17 paths
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2</twSrc><twDest BELType="FF">sys_inst/B1/BIU_CORE/biu_state_1</twDest><twTotPathDel>0.640</twTotPathDel><twClkSkew dest = "0.805" src = "0.726">-0.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2</twSrc><twDest BELType='FF'>sys_inst/B1/BIU_CORE/biu_state_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X31Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2</twComp><twBEL>sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>sys_inst/u_CHIPSET/u_READY/processor_ready_ff_2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_state&lt;2&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_state&lt;2&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT26</twBEL><twBEL>sys_inst/B1/BIU_CORE/biu_state_1</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>0.089</twRouteDel><twTotDel>0.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twDestClk><twPctLog>86.1</twPctLog><twPctRoute>13.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.852</twSlack><twSrc BELType="FF">sys_inst/B1/BIU_CORE/biu_state_2</twSrc><twDest BELType="FF">sys_inst/B1/BIU_CORE/biu_state_1</twDest><twTotPathDel>0.852</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/BIU_CORE/biu_state_2</twSrc><twDest BELType='FF'>sys_inst/B1/BIU_CORE/biu_state_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X30Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_state&lt;2&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/biu_state_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_state&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_state&lt;2&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_state&lt;2&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT26</twBEL><twBEL>sys_inst/B1/BIU_CORE/biu_state_1</twBEL></twPathDel><twLogDel>0.587</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.163</twSlack><twSrc BELType="FF">sys_inst/B1/BIU_CORE/biu_state_3</twSrc><twDest BELType="FF">sys_inst/B1/BIU_CORE/biu_state_1</twDest><twTotPathDel>1.140</twTotPathDel><twClkSkew dest = "0.082" src = "0.105">0.023</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/BIU_CORE/biu_state_3</twSrc><twDest BELType='FF'>sys_inst/B1/BIU_CORE/biu_state_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X37Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_state&lt;4&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/biu_state_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_state&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_state&lt;2&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT25</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>sys_inst/B1/BIU_CORE/biu_state&lt;2&gt;</twComp><twBEL>sys_inst/B1/BIU_CORE/Mmux_biu_state[7]_PWR_122_o_mux_193_OUT26</twBEL><twBEL>sys_inst/B1/BIU_CORE/biu_state_1</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>1.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="152"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="153" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA" locationPin="RAMB16_X2Y32.CLKA" clockNet="clk_100"/><twPinLimit anchorID="154" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA" locationPin="RAMB16_X2Y28.CLKA" clockNet="clk_100"/><twPinLimit anchorID="155" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA" locationPin="RAMB16_X2Y34.CLKA" clockNet="clk_100"/></twPinLimitRpt></twConst><twConst anchorID="156" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;clock_50_i&quot; 20ns HIGH 50%;" ScopeName="">TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /         0.071428571 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="157"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /
        0.071428571 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="158" type="MINPERIOD" name="Tbcper_I" slack="277.334" period="280.000" constraintValue="280.000" deviceLimit="2.666" freqLimit="375.094" physResource="dcm_system/clkout4_buf/I0" logResource="dcm_system/clkout4_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dcm_system/clkout3"/><twPinLimit anchorID="159" type="MINPERIOD" name="Tcp" slack="278.601" period="280.000" constraintValue="280.000" deviceLimit="1.399" freqLimit="714.796" physResource="sys_inst/clk_opl2_ff_3/CLK" logResource="sys_inst/Mshreg_clk_opl2_ff_2/CLK" locationPin="SLICE_X26Y43.CLK" clockNet="clk_50"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="160"><twConstRollup name="TS_clk50" fullName="TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="23.608" errors="0" errorRollup="173" items="0" itemsRollup="19582712"/><twConstRollup name="TS_dcm_system_clkout2" fullName="TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /         0.571428571 HIGH 50%;" type="child" depth="1" requirement="35.000" prefType="period" actual="14.436" actualRollup="N/A" errors="0" errorRollup="0" items="43480" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout1" fullName="TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="22.064" actualRollup="N/A" errors="67" errorRollup="0" items="19327723" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout0" fullName="TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="11.804" actualRollup="N/A" errors="106" errorRollup="0" items="211509" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout3" fullName="TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /         0.071428571 HIGH 50%;" type="child" depth="1" requirement="280.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="161">2</twUnmetConstCnt><twDataSheet anchorID="162" twNameLen="15"><twClk2SUList anchorID="163" twDestWidth="10"><twDest>clock_50_i</twDest><twClk2SU><twSrc>clock_50_i</twSrc><twRiseRise>18.330</twRiseRise><twFallRise>9.036</twFallRise><twRiseFall>4.001</twRiseFall><twFallFall>8.509</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="164"><twErrCnt>173</twErrCnt><twScore>119870</twScore><twSetupScore>119870</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>30472657</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>32045</twConnCnt></twConstCov><twStats anchorID="165"><twMinPer>22.064</twMinPer><twFootnote number="1" /><twMaxFreq>45.323</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 28 14:22:27 2023 </twTimestamp></twFoot><twClientInfo anchorID="166"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4741 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
