module data_mem (
  input logic clk,
  input logic reset,
  input logic [9:0] add,
  input logic [31:0] datain,
  input logic str,
  output logic [31:0] dataout
);
  bit [31:0] mem [1023:0];
  always @(posedge clk) begin
    if(reset) begin
      for(int i=0; i<1024;i++) mem[i]=32'd0;
    end
    else
      if(str==1) mem[add]<=datain;
  end
  assign dataout=mem[add];
endmodule
