{"vcs1":{"timestamp_begin":1731071787.890619066, "rt":2.28, "ut":0.42, "st":0.26}}
{"vcselab":{"timestamp_begin":1731071790.261327784, "rt":1.02, "ut":0.24, "st":0.18}}
{"link":{"timestamp_begin":1731071791.352585345, "rt":0.32, "ut":0.11, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731071787.121393560}
{"VCS_COMP_START_TIME": 1731071787.121393560}
{"VCS_COMP_END_TIME": 1731071793.065107212}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231552}}
