<profile>

<section name = "Vitis HLS Report for 'latnrm_Pipeline_VITIS_LOOP_19_27'" level="0">
<item name = "Date">Thu May 15 14:39:34 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">latnrm</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 5.298 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">191, 191, 1.012 us, 1.012 us, 191, 191, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_19_2">189, 189, 10, 6, 1, 31, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 39, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 188, -</column>
<column name="Register">-, -, 214, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_fu_215_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln25_fu_194_p2">+, 0, 0, 14, 7, 4</column>
<column name="icmp_ln19_fu_170_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_8">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_top_load_2">9, 2, 32, 64</column>
<column name="bottom_fu_60">9, 2, 32, 64</column>
<column name="grp_fu_140_p0">14, 3, 32, 96</column>
<column name="grp_fu_140_p1">14, 3, 32, 96</column>
<column name="grp_fu_145_p0">14, 3, 32, 96</column>
<column name="grp_fu_145_p1">14, 3, 32, 96</column>
<column name="internal_state_address0">14, 3, 6, 18</column>
<column name="j_fu_64">9, 2, 6, 12</column>
<column name="top_fu_56">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bitcast_ln25_2_reg_330">32, 0, 32, 0</column>
<column name="bitcast_ln25_reg_325">32, 0, 32, 0</column>
<column name="bottom_fu_60">32, 0, 32, 0</column>
<column name="icmp_ln19_reg_294">1, 0, 1, 0</column>
<column name="internal_state_addr_reg_298">6, 0, 6, 0</column>
<column name="j_fu_64">6, 0, 6, 0</column>
<column name="right_reg_319">32, 0, 32, 0</column>
<column name="top_fu_56">32, 0, 32, 0</column>
<column name="top_load_2_reg_313">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1211_p_din0">out, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1211_p_din1">out, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1211_p_opcode">out, 2, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1211_p_dout0">in, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1211_p_ce">out, 1, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1215_p_din0">out, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1215_p_din1">out, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1215_p_opcode">out, 2, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1215_p_dout0">in, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1215_p_ce">out, 1, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1219_p_din0">out, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1219_p_din1">out, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1219_p_dout0">in, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1219_p_ce">out, 1, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1223_p_din0">out, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1223_p_din1">out, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1223_p_dout0">in, 32, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="grp_fu_1223_p_ce">out, 1, ap_ctrl_hs, latnrm_Pipeline_VITIS_LOOP_19_27, return value</column>
<column name="bottom_7_reload">in, 32, ap_none, bottom_7_reload, scalar</column>
<column name="top_12">in, 32, ap_none, top_12, scalar</column>
<column name="internal_state_address0">out, 6, ap_memory, internal_state, array</column>
<column name="internal_state_ce0">out, 1, ap_memory, internal_state, array</column>
<column name="internal_state_we0">out, 1, ap_memory, internal_state, array</column>
<column name="internal_state_d0">out, 32, ap_memory, internal_state, array</column>
<column name="internal_state_q0">in, 32, ap_memory, internal_state, array</column>
<column name="coefficient_address0">out, 6, ap_memory, coefficient, array</column>
<column name="coefficient_ce0">out, 1, ap_memory, coefficient, array</column>
<column name="coefficient_q0">in, 32, ap_memory, coefficient, array</column>
<column name="coefficient_address1">out, 6, ap_memory, coefficient, array</column>
<column name="coefficient_ce1">out, 1, ap_memory, coefficient, array</column>
<column name="coefficient_q1">in, 32, ap_memory, coefficient, array</column>
<column name="bottom_9_out">out, 32, ap_vld, bottom_9_out, pointer</column>
<column name="bottom_9_out_ap_vld">out, 1, ap_vld, bottom_9_out, pointer</column>
<column name="left_4_out">out, 32, ap_vld, left_4_out, pointer</column>
<column name="left_4_out_ap_vld">out, 1, ap_vld, left_4_out, pointer</column>
</table>
</item>
</section>
</profile>
