# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.16

# Delete rule output on recipe failure.
.DELETE_ON_ERROR:


#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:


# Remove some rules from gmake that .SUFFIXES does not remove.
SUFFIXES =

.SUFFIXES: .hpux_make_needs_suffix_list


# Suppress display of executed commands.
$(VERBOSE).SILENT:


# A target that is always out of date.
cmake_force:

.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /usr/bin/cmake

# The command to remove a file.
RM = /usr/bin/cmake -E remove -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/leu/Documents/dev/llvm-pass/build

# Utility rule file for intrinsics_gen.

# Include the progress variables for this target.
include include/llvm/IR/CMakeFiles/intrinsics_gen.dir/progress.make

include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/Attributes.inc
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicImpl.inc
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicEnums.inc
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsAArch64.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsAMDGPU.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsARM.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsBPF.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsHexagon.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsMips.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsNVPTX.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsPowerPC.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsR600.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsRISCV.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsS390.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsWebAssembly.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsX86.h
include/llvm/IR/CMakeFiles/intrinsics_gen: include/llvm/IR/IntrinsicsXCore.h


include/llvm/IR/Attributes.inc: bin/llvm-tblgen
include/llvm/IR/Attributes.inc: bin/llvm-tblgen
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/Attributes.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building Attributes.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-attrs -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/Attributes.inc

include/llvm/IR/IntrinsicImpl.inc: bin/llvm-tblgen
include/llvm/IR/IntrinsicImpl.inc: bin/llvm-tblgen
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicImpl.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Building IntrinsicImpl.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-impl -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicImpl.inc

include/llvm/IR/IntrinsicEnums.inc: bin/llvm-tblgen
include/llvm/IR/IntrinsicEnums.inc: bin/llvm-tblgen
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicEnums.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Building IntrinsicEnums.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicEnums.inc

include/llvm/IR/IntrinsicsAArch64.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsAArch64.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsAArch64.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Building IntrinsicsAArch64.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=aarch64 -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsAArch64.h

include/llvm/IR/IntrinsicsAMDGPU.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsAMDGPU.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsAMDGPU.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_5) "Building IntrinsicsAMDGPU.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=amdgcn -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsAMDGPU.h

include/llvm/IR/IntrinsicsARM.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsARM.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsARM.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_6) "Building IntrinsicsARM.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=arm -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsARM.h

include/llvm/IR/IntrinsicsBPF.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsBPF.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsBPF.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_7) "Building IntrinsicsBPF.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=bpf -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsBPF.h

include/llvm/IR/IntrinsicsHexagon.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsHexagon.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsHexagon.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_8) "Building IntrinsicsHexagon.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=hexagon -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsHexagon.h

include/llvm/IR/IntrinsicsMips.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsMips.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsMips.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_9) "Building IntrinsicsMips.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=mips -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsMips.h

include/llvm/IR/IntrinsicsNVPTX.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsNVPTX.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsNVPTX.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_10) "Building IntrinsicsNVPTX.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=nvvm -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsNVPTX.h

include/llvm/IR/IntrinsicsPowerPC.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsPowerPC.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsPowerPC.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_11) "Building IntrinsicsPowerPC.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=ppc -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsPowerPC.h

include/llvm/IR/IntrinsicsR600.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsR600.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsR600.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_12) "Building IntrinsicsR600.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=r600 -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsR600.h

include/llvm/IR/IntrinsicsRISCV.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsRISCV.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsRISCV.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_13) "Building IntrinsicsRISCV.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=riscv -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsRISCV.h

include/llvm/IR/IntrinsicsS390.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsS390.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsS390.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_14) "Building IntrinsicsS390.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=s390 -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsS390.h

include/llvm/IR/IntrinsicsWebAssembly.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsWebAssembly.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsWebAssembly.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_15) "Building IntrinsicsWebAssembly.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=wasm -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsWebAssembly.h

include/llvm/IR/IntrinsicsX86.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsX86.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsX86.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_16) "Building IntrinsicsX86.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=x86 -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsX86.h

include/llvm/IR/IntrinsicsXCore.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsXCore.h: bin/llvm-tblgen
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
include/llvm/IR/IntrinsicsXCore.h: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_17) "Building IntrinsicsXCore.h..."
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && ../../../bin/llvm-tblgen -gen-intrinsic-enums -intrinsic-prefix=xcore -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/IntrinsicsXCore.h

intrinsics_gen: include/llvm/IR/CMakeFiles/intrinsics_gen
intrinsics_gen: include/llvm/IR/Attributes.inc
intrinsics_gen: include/llvm/IR/IntrinsicImpl.inc
intrinsics_gen: include/llvm/IR/IntrinsicEnums.inc
intrinsics_gen: include/llvm/IR/IntrinsicsAArch64.h
intrinsics_gen: include/llvm/IR/IntrinsicsAMDGPU.h
intrinsics_gen: include/llvm/IR/IntrinsicsARM.h
intrinsics_gen: include/llvm/IR/IntrinsicsBPF.h
intrinsics_gen: include/llvm/IR/IntrinsicsHexagon.h
intrinsics_gen: include/llvm/IR/IntrinsicsMips.h
intrinsics_gen: include/llvm/IR/IntrinsicsNVPTX.h
intrinsics_gen: include/llvm/IR/IntrinsicsPowerPC.h
intrinsics_gen: include/llvm/IR/IntrinsicsR600.h
intrinsics_gen: include/llvm/IR/IntrinsicsRISCV.h
intrinsics_gen: include/llvm/IR/IntrinsicsS390.h
intrinsics_gen: include/llvm/IR/IntrinsicsWebAssembly.h
intrinsics_gen: include/llvm/IR/IntrinsicsX86.h
intrinsics_gen: include/llvm/IR/IntrinsicsXCore.h
intrinsics_gen: include/llvm/IR/CMakeFiles/intrinsics_gen.dir/build.make

.PHONY : intrinsics_gen

# Rule to build all files generated by this target.
include/llvm/IR/CMakeFiles/intrinsics_gen.dir/build: intrinsics_gen

.PHONY : include/llvm/IR/CMakeFiles/intrinsics_gen.dir/build

include/llvm/IR/CMakeFiles/intrinsics_gen.dir/clean:
	cd /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR && $(CMAKE_COMMAND) -P CMakeFiles/intrinsics_gen.dir/cmake_clean.cmake
.PHONY : include/llvm/IR/CMakeFiles/intrinsics_gen.dir/clean

include/llvm/IR/CMakeFiles/intrinsics_gen.dir/depend:
	cd /home/leu/Documents/dev/llvm-pass/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR /home/leu/Documents/dev/llvm-pass/build /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR /home/leu/Documents/dev/llvm-pass/build/include/llvm/IR/CMakeFiles/intrinsics_gen.dir/DependInfo.cmake --color=$(COLOR)
.PHONY : include/llvm/IR/CMakeFiles/intrinsics_gen.dir/depend

