Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : w_op
Version: H-2013.03-SP2
Date   : Sat Nov 17 15:30:55 2018
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: in2[3] (input port clocked by clock)
  Endpoint: ops_out_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.6580     0.6580 f
  in2[3] (in)                            0.0574     0.7154 f
  U607/Z (XOR2_X2)                       0.3907     1.1061 f
  U606/Z (XOR2_X2)                       0.3935     1.4996 f
  U605/ZN (NAND2_X2)                     0.1763     1.6759 r
  U737/ZN (INV_X4)                       0.0519     1.7279 f
  U887/ZN (OAI21_X2)                     0.1687     1.8965 r
  U886/ZN (OAI21_X2)                     0.1479     2.0445 f
  U885/ZN (OAI211_X2)                    0.2368     2.2813 r
  U884/ZN (OAI211_X2)                    0.1954     2.4767 f
  U481/ZN (NAND3_X2)                     0.1588     2.6354 r
  U825/ZN (AOI21_X2)                     0.0927     2.7282 f
  U824/ZN (OAI21_X2)                     0.1861     2.9142 r
  U478/ZN (NAND2_X2)                     0.1369     3.0511 f
  U316/ZN (AND4_X2)                      0.3521     3.4032 f
  U888/ZN (AOI211_X2)                    0.4953     3.8985 r
  U699/ZN (INV_X4)                       0.0964     3.9949 f
  U258/ZN (AOI221_X2)                    0.5673     4.5621 r
  U257/Z (XOR2_X2)                       0.1499     4.7120 f
  U250/ZN (NOR2_X2)                      0.2005     4.9126 r
  U629/ZN (INV_X4)                       0.0472     4.9598 f
  U241/ZN (NAND2_X2)                     0.1156     5.0754 r
  U240/ZN (OAI221_X2)                    0.1112     5.1866 f
  U793/ZN (AOI21_X2)                     0.4245     5.6111 r
  U835/ZN (AOI21_X2)                     0.1507     5.7618 f
  U167/ZN (AND4_X2)                      0.4097     6.1715 f
  U166/ZN (AOI221_X2)                    0.6154     6.7869 r
  U98/ZN (NOR3_X2)                       0.1147     6.9016 f
  U97/ZN (OAI221_X2)                     0.2284     7.1299 r
  U808/ZN (OAI211_X2)                    0.2470     7.3769 f
  U39/ZN (NAND4_X2)                      0.1506     7.5275 r
  U831/ZN (OAI211_X2)                    0.1658     7.6934 f
  U27/Z (XOR2_X2)                        0.3205     8.0139 f
  U26/Z (XOR2_X2)                        0.3842     8.3981 f
  U25/ZN (NOR2_X2)                       0.1669     8.5650 r
  ops_out_reg[31]/D (DFF_X2)             0.0000     8.5650 r
  data arrival time                                 8.5650

  clock clock (rise edge)               10.0000    10.0000
  clock network delay (ideal)            0.0000    10.0000
  clock uncertainty                     -0.0500     9.9500
  ops_out_reg[31]/CK (DFF_X2)            0.0000     9.9500 r
  library setup time                    -0.1906     9.7594
  data required time                                9.7594
  -----------------------------------------------------------
  data required time                                9.7594
  data arrival time                                -8.5650
  -----------------------------------------------------------
  slack (MET)                                       1.1944


1
