{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 18:14:03 2016 " "Info: Processing started: Sun Feb 07 18:14:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab2.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file Lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Info: Found design unit 1: SevenSegment-Behavioral" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Lab2-SimpleCircuit " "Info: Found design unit 2: Lab2-SimpleCircuit" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 68 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Info: Found entity 1: SevenSegment" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Lab2 " "Info: Found entity 2: Lab2" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Info: Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank Lab2.vhd(90) " "Warning (10036): Verilog HDL or VHDL warning at Lab2.vhd(90): object \"blank\" assigned a value but never read" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[15\] Lab2.vhd(60) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[15\]\" at Lab2.vhd(60)" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[14\] Lab2.vhd(60) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[14\]\" at Lab2.vhd(60)" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[13\] Lab2.vhd(60) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[13\]\" at Lab2.vhd(60)" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[12\] Lab2.vhd(60) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[12\]\" at Lab2.vhd(60)" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[11\] Lab2.vhd(60) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[11\]\" at Lab2.vhd(60)" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[10\] Lab2.vhd(60) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[10\]\" at Lab2.vhd(60)" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[9\] Lab2.vhd(60) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[9\]\" at Lab2.vhd(60)" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:Operand1_MSD_display " "Info: Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:Operand1_MSD_display\"" {  } { { "Lab2.vhd" "Operand1_MSD_display" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[9\] GND " "Warning (13410): Pin \"ledr\[9\]\" is stuck at GND" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[10\] GND " "Warning (13410): Pin \"ledr\[10\]\" is stuck at GND" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[11\] GND " "Warning (13410): Pin \"ledr\[11\]\" is stuck at GND" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[12\] GND " "Warning (13410): Pin \"ledr\[12\]\" is stuck at GND" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[13\] GND " "Warning (13410): Pin \"ledr\[13\]\" is stuck at GND" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[14\] GND " "Warning (13410): Pin \"ledr\[14\]\" is stuck at GND" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[15\] GND " "Warning (13410): Pin \"ledr\[15\]\" is stuck at GND" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[0\] VCC " "Warning (13410): Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[3\] VCC " "Warning (13410): Pin \"hex2\[3\]\" is stuck at VCC" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[4\] VCC " "Warning (13410): Pin \"hex2\[4\]\" is stuck at VCC" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[5\] VCC " "Warning (13410): Pin \"hex2\[5\]\" is stuck at VCC" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex2\[6\] VCC " "Warning (13410): Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "Lab2.vhd" "" { Text "C:/Users/Wang/Documents/Henry Wang/Winter 2016/ECE 124/Lab2/Lab2.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Info: Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Info: Implemented 67 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Info: Implemented 68 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 18:14:09 2016 " "Info: Processing ended: Sun Feb 07 18:14:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
