// Seed: 453040421
module module_0;
  wire id_1;
endmodule
module module_1 (
    output logic id_0
);
  if (id_2) begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        always id_0 <= id_2 - id_2 + id_2;
        wire id_3;
        begin : LABEL_0
          always id_2 <= 1;
          assign id_0 = -1;
        end
      end
    end
    wire id_4;
  end else wire id_5;
  localparam id_6 = 1;
  module_0 modCall_1 ();
  wire id_7, id_8, id_9, id_10, id_11, id_12;
  integer id_13;
  assign id_6[|1] = id_9;
endmodule
