// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition"

// DATE "12/07/2016 17:05:48"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 10 ns/ 1 ps

module DE1_TOP (
	CLOCK_24,
	CLOCK_27,
	CLOCK_50,
	EXT_CLOCK,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDG,
	LEDR,
	UART_TXD,
	UART_RXD,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_BA_0,
	DRAM_BA_1,
	DRAM_CLK,
	DRAM_CKE,
	FL_DQ,
	FL_ADDR,
	FL_WE_N,
	FL_RST_N,
	FL_OE_N,
	FL_CE_N,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_WE_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SD_DAT,
	SD_DAT3,
	SD_CMD,
	SD_CLK,
	TDI,
	TCK,
	TCS,
	TDO,
	I2C_SDAT,
	I2C_SCLK,
	PS2_DAT,
	PS2_CLK,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	AUD_ADCLRCK,
	AUD_ADCDAT,
	AUD_DACLRCK,
	AUD_DACDAT,
	AUD_BCLK,
	AUD_XCK,
	GPIO_0,
	GPIO_1);
input 	[1:0] CLOCK_24;
input 	[1:0] CLOCK_27;
input 	CLOCK_50;
input 	EXT_CLOCK;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[7:0] LEDG;
output 	[9:0] LEDR;
output 	UART_TXD;
input 	UART_RXD;
inout 	[15:0] DRAM_DQ;
output 	[11:0] DRAM_ADDR;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_BA_0;
output 	DRAM_BA_1;
output 	DRAM_CLK;
output 	DRAM_CKE;
inout 	[7:0] FL_DQ;
output 	[21:0] FL_ADDR;
output 	FL_WE_N;
output 	FL_RST_N;
output 	FL_OE_N;
output 	FL_CE_N;
inout 	[15:0] SRAM_DQ;
output 	[17:0] SRAM_ADDR;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_WE_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
inout 	SD_DAT;
inout 	SD_DAT3;
inout 	SD_CMD;
output 	SD_CLK;
input 	TDI;
input 	TCK;
input 	TCS;
output 	TDO;
inout 	I2C_SDAT;
output 	I2C_SCLK;
input 	PS2_DAT;
input 	PS2_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
inout 	AUD_ADCLRCK;
input 	AUD_ADCDAT;
inout 	AUD_DACLRCK;
output 	AUD_DACDAT;
inout 	AUD_BCLK;
output 	AUD_XCK;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;

// Design Ports Information
// SD_DAT3	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_CMD	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[0]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[1]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[2]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[3]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[5]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[6]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[7]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[8]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[9]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[10]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[11]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[12]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[13]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[14]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[15]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[0]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[1]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[2]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[3]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[5]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[6]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[7]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[0]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[2]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[3]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[4]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[5]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[6]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[7]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[8]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[9]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[10]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[11]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[12]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[14]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[15]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_DAT	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SDAT	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCLRCK	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_DACLRCK	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_BCLK	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[4]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[6]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[7]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[8]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[9]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[10]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[11]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[12]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[13]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[14]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[15]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[16]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[17]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[18]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[19]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[20]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[21]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[22]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[23]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[24]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[25]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[26]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[27]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[28]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[29]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[30]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[31]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[32]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[33]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[34]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[35]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[0]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[1]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[2]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[3]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[4]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[5]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[6]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[8]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[9]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[10]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[11]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[12]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[13]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[14]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[15]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[16]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[17]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[18]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[19]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[20]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[21]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[22]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[23]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[24]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[25]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[26]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[27]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[28]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[29]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[30]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[31]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[32]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[33]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[34]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[35]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_24[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_24[1]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_27[0]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_27[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EXT_CLOCK	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_TXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_RXD	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[1]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[2]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[3]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[4]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[5]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[6]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[7]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[8]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[9]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[10]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[11]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_LDQM	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_UDQM	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_WE_N	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CAS_N	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_RAS_N	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CS_N	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_0	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_1	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CLK	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CKE	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[0]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[2]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[3]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[4]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[5]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[6]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[7]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[8]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[10]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[11]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[12]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[13]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[14]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[15]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[17]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[18]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[19]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[20]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[21]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_WE_N	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_RST_N	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_OE_N	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_CE_N	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[1]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[2]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[3]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[4]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[7]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[9]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[10]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[11]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[12]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[13]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[14]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[15]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[16]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[17]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_UB_N	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_LB_N	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_WE_N	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_CE_N	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_OE_N	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_CLK	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TDI	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TCK	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TCS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TDO	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SCLK	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PS2_DAT	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCDAT	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_XCK	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cronometro2_v_fast.sdo");
// synopsys translate_on

wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout;
wire cr2instance_acont_a1_a_a21_combout;
wire cr2instance_acont_a3_a_a25_combout;
wire cr2instance_acont_a12_a_a43_combout;
wire cr2instance_acont_a14_a_a47_combout;
wire cr2instance_acont_a17_a_a53_combout;
wire cr2instance_aMux68_a0_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout;
wire cr2instance_aMux69_a0_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout;
wire cr2instance_aMux70_a0_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout;
wire cr2instance_aMux73_a0_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout;
wire cr2instance_aMux76_a0_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout;
wire cr2instance_aMux77_a0_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout;
wire cr2instance_aMux34_a0_combout;
wire cr2instance_aMux38_a0_combout;
wire cr2instance_aMux53_a0_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a33_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a31_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a31_combout;
wire CLOCK_50_acombout;
wire CLOCK_50_aclkctrl_outclk;
wire cr2instance_as_lap2_a2_a_afeeder_combout;
wire cr2instance_am_lap2_a5_a_afeeder_combout;
wire cr2instance_asegundos_a0_a_a6_combout;
wire cr2instance_aLessThan2_a0_combout;
wire cr2instance_aLessThan2_a1_combout;
wire cr2instance_acentesimos_a0_a_a8;
wire cr2instance_acentesimos_a1_a_a10_combout;
wire cr2instance_astart_a0_combout;
wire cr2instance_astart_aregout;
wire cr2instance_acont_a0_a_a19_combout;
wire cr2instance_aLessThan0_a1_combout;
wire cr2instance_acont_a5_a_a29_combout;
wire cr2instance_acont_a7_a_a33_combout;
wire cr2instance_aLessThan0_a0_combout;
wire cr2instance_aLessThan0_a2_combout;
wire cr2instance_aLessThan0_a4_combout;
wire cr2instance_acont_a0_a_a20;
wire cr2instance_acont_a1_a_a22;
wire cr2instance_acont_a2_a_a23_combout;
wire cr2instance_acont_a2_a_a24;
wire cr2instance_acont_a3_a_a26;
wire cr2instance_acont_a4_a_a27_combout;
wire cr2instance_acont_a4_a_a28;
wire cr2instance_acont_a5_a_a30;
wire cr2instance_acont_a6_a_a31_combout;
wire cr2instance_acont_a6_a_a32;
wire cr2instance_acont_a7_a_a34;
wire cr2instance_acont_a8_a_a35_combout;
wire cr2instance_acont_a8_a_a36;
wire cr2instance_acont_a9_a_a37_combout;
wire cr2instance_acont_a9_a_a38;
wire cr2instance_acont_a10_a_a39_combout;
wire cr2instance_acont_a10_a_a40;
wire cr2instance_acont_a11_a_a41_combout;
wire cr2instance_acont_a11_a_a42;
wire cr2instance_acont_a12_a_a44;
wire cr2instance_acont_a13_a_a45_combout;
wire cr2instance_acont_a13_a_a46;
wire cr2instance_acont_a14_a_a48;
wire cr2instance_acont_a15_a_a50;
wire cr2instance_acont_a16_a_a51_combout;
wire cr2instance_acont_a16_a_a52;
wire cr2instance_acont_a17_a_a54;
wire cr2instance_acont_a18_a_a55_combout;
wire cr2instance_acont_a15_a_a49_combout;
wire cr2instance_aLessThan0_a3_combout;
wire cr2instance_acentesimos_a6_a_a9_combout;
wire cr2instance_acentesimos_a1_a_a11;
wire cr2instance_acentesimos_a2_a_a13;
wire cr2instance_acentesimos_a3_a_a14_combout;
wire cr2instance_acentesimos_a3_a_a15;
wire cr2instance_acentesimos_a4_a_a17;
wire cr2instance_acentesimos_a5_a_a18_combout;
wire cr2instance_acentesimos_a4_a_a16_combout;
wire cr2instance_acentesimos_a0_a_a7_combout;
wire cr2instance_aLessThan1_a0_combout;
wire cr2instance_aLessThan1_a1_combout;
wire cr2instance_asegundos_a5_a_a18_combout;
wire cr2instance_asegundos_a0_a_a7;
wire cr2instance_asegundos_a1_a_a8_combout;
wire cr2instance_asegundos_a1_a_a9;
wire cr2instance_asegundos_a2_a_a10_combout;
wire cr2instance_asegundos_a2_a_a11;
wire cr2instance_asegundos_a3_a_a13;
wire cr2instance_asegundos_a4_a_a14_combout;
wire cr2instance_asegundos_a4_a_a15;
wire cr2instance_asegundos_a5_a_a16_combout;
wire cr2instance_acont_lap_a1_a_afeeder_combout;
wire cr2instance_am_lap1_a4_a_a0_combout;
wire cr2instance_aMux33_a0_combout;
wire cr2instance_aMux21_a0_combout;
wire cr2instance_aMux66_a0_combout;
wire cr2instance_aMux66_a1_combout;
wire cr2instance_aMux22_a0_combout;
wire cr2instance_aMux67_a0_combout;
wire cr2instance_aMux67_a1_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout;
wire cr2instance_aMux36_a0_combout;
wire cr2instance_aMux24_a0_combout;
wire cr2instance_aMux69_a1_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout;
wire cr2instance_aMux37_a0_combout;
wire cr2instance_aMux25_a0_combout;
wire cr2instance_aMux70_a1_combout;
wire cr2instance_aseg7instance0_aWideOr6_a6_combout;
wire cr2instance_aMux26_a0_combout;
wire cr2instance_aMux71_a0_combout;
wire cr2instance_aMux71_a1_combout;
wire cr2instance_aseg7instance0_aWideOr6_a4_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout;
wire cr2instance_aseg7instance0_aWideOr6_a3_combout;
wire cr2instance_aseg7instance0_aWideOr6_a2_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout;
wire cr2instance_aseg7instance0_aWideOr6_a5_combout;
wire cr2instance_aseg7instance0_aWideOr5_a0_combout;
wire cr2instance_aseg7instance0_aWideOr5_a1_combout;
wire cr2instance_aseg7instance0_aWideOr5_a2_combout;
wire cr2instance_aseg7instance0_aWideOr5_a3_combout;
wire cr2instance_aseg7instance0_aWideOr5_a4_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout;
wire cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout;
wire cr2instance_aseg7instance0_aWideOr4_a0_combout;
wire cr2instance_aseg7instance0_aWideOr3_a0_combout;
wire cr2instance_aseg7instance0_aWideOr2_a0_combout;
wire cr2instance_aseg7instance0_aWideOr1_a0_combout;
wire cr2instance_aseg7instance0_aWideOr0_a0_combout;
wire cr2instance_aMux35_a0_combout;
wire cr2instance_asegundos_a3_a_a12_combout;
wire cr2instance_aMux23_a0_combout;
wire cr2instance_aMux68_a1_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a30_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1_cout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3_cout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5_cout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout;
wire cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout;
wire cr2instance_aseg7instance1_aWideOr6_a0_combout;
wire cr2instance_aseg7instance1_aWideOr5_a0_combout;
wire cr2instance_aseg7instance1_aWideOr4_a0_combout;
wire cr2instance_aseg7instance1_aWideOr3_a0_combout;
wire cr2instance_aseg7instance1_aWideOr2_a0_combout;
wire cr2instance_aseg7instance1_aWideOr1_a0_combout;
wire cr2instance_aseg7instance1_aWideOr0_a0_combout;
wire cr2instance_aminutos_a0_a_a7;
wire cr2instance_aminutos_a1_a_a8_combout;
wire cr2instance_aminutos_a2_a_a11;
wire cr2instance_aminutos_a3_a_a12_combout;
wire cr2instance_aminutos_a5_a_a18_combout;
wire cr2instance_aminutos_a3_a_a13;
wire cr2instance_aminutos_a4_a_a14_combout;
wire cr2instance_aminutos_a4_a_a15;
wire cr2instance_aminutos_a5_a_a16_combout;
wire cr2instance_aminutos_a0_a_a6_combout;
wire cr2instance_aLessThan3_a0_combout;
wire cr2instance_aLessThan3_a1_combout;
wire cr2instance_aminutos_a1_a_a9;
wire cr2instance_aminutos_a2_a_a10_combout;
wire cr2instance_aMux42_a0_combout;
wire cr2instance_aMux75_a0_combout;
wire cr2instance_aMux54_a0_combout;
wire cr2instance_aMux75_a1_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout;
wire cr2instance_aMux39_a0_combout;
wire cr2instance_aMux72_a0_combout;
wire cr2instance_aMux51_a0_combout;
wire cr2instance_aMux72_a1_combout;
wire cr2instance_aMux40_a0_combout;
wire cr2instance_aMux52_a0_combout;
wire cr2instance_aMux73_a1_combout;
wire cr2instance_aMux41_a0_combout;
wire cr2instance_aMux74_a0_combout;
wire cr2instance_aMux74_a1_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout;
wire cr2instance_aMux55_a0_combout;
wire cr2instance_aMux43_a0_combout;
wire cr2instance_aMux76_a1_combout;
wire cr2instance_aseg7instance2_aWideOr6_a6_combout;
wire cr2instance_aMux56_a0_combout;
wire cr2instance_aMux44_a0_combout;
wire cr2instance_aMux77_a1_combout;
wire cr2instance_aseg7instance2_aWideOr6_a2_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout;
wire cr2instance_aseg7instance2_aWideOr6_a3_combout;
wire cr2instance_aseg7instance2_aWideOr6_a4_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a33_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout;
wire cr2instance_aseg7instance2_aWideOr6_a5_combout;
wire cr2instance_aseg7instance2_aWideOr5_a1_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout;
wire cr2instance_aseg7instance2_aWideOr5_a0_combout;
wire cr2instance_aseg7instance2_aWideOr5_a2_combout;
wire cr2instance_aseg7instance2_aWideOr5_a3_combout;
wire cr2instance_aseg7instance2_aWideOr5_a4_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout;
wire cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout;
wire cr2instance_aseg7instance2_aWideOr4_a0_combout;
wire cr2instance_aseg7instance2_aWideOr3_a0_combout;
wire cr2instance_aseg7instance2_aWideOr2_a0_combout;
wire cr2instance_aseg7instance2_aWideOr1_a0_combout;
wire cr2instance_aseg7instance2_aWideOr0_a0_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a30_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1_cout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3_cout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5_cout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout;
wire cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout;
wire cr2instance_aseg7instance3_aWideOr6_a0_combout;
wire cr2instance_aseg7instance3_aWideOr5_a0_combout;
wire cr2instance_aseg7instance3_aWideOr4_a0_combout;
wire cr2instance_aseg7instance3_aWideOr3_a0_combout;
wire cr2instance_aseg7instance3_aWideOr2_a0_combout;
wire cr2instance_aseg7instance3_aWideOr1_a0_combout;
wire cr2instance_aseg7instance3_aWideOr0_a0_combout;
wire cr2instance_aMux20_a0_combout;
wire cr2instance_aMux6_a0_combout;
wire cr2instance_aMux65_a0_combout;
wire cr2instance_aMux65_a1_combout;
wire cr2instance_aMux5_a0_combout;
wire cr2instance_aMux64_a0_combout;
wire cr2instance_aMux19_a0_combout;
wire cr2instance_aMux64_a1_combout;
wire cr2instance_acentesimos_a2_a_a12_combout;
wire cr2instance_aMux18_a0_combout;
wire cr2instance_aMux4_a0_combout;
wire cr2instance_aMux63_a0_combout;
wire cr2instance_aMux63_a1_combout;
wire cr2instance_aMux3_a0_combout;
wire cr2instance_ac_lap2_a3_a_afeeder_combout;
wire cr2instance_aMux62_a0_combout;
wire cr2instance_aMux17_a0_combout;
wire cr2instance_aMux62_a1_combout;
wire cr2instance_aMux16_a0_combout;
wire cr2instance_aMux2_a0_combout;
wire cr2instance_aMux61_a0_combout;
wire cr2instance_aMux61_a1_combout;
wire cr2instance_aMux15_a0_combout;
wire cr2instance_aMux1_a0_combout;
wire cr2instance_aMux60_a0_combout;
wire cr2instance_aMux60_a1_combout;
wire cr2instance_acentesimos_a5_a_a19;
wire cr2instance_acentesimos_a6_a_a20_combout;
wire cr2instance_aMux0_a0_combout;
wire cr2instance_aMux59_a0_combout;
wire cr2instance_aMux14_a0_combout;
wire cr2instance_aMux59_a1_combout;
wire [5:0] cr2instance_asegundos;
wire [5:0] cr2instance_as_lap3;
wire [5:0] cr2instance_as_lap2;
wire [5:0] cr2instance_as_lap1;
wire [5:0] cr2instance_aminutos;
wire [5:0] cr2instance_am_lap3;
wire [5:0] cr2instance_am_lap2;
wire [5:0] cr2instance_am_lap1;
wire [1:0] cr2instance_acont_lap;
wire [18:0] cr2instance_acont;
wire [6:0] cr2instance_acentesimos;
wire [6:0] cr2instance_ac_lap3;
wire [6:0] cr2instance_ac_lap2;
wire [6:0] cr2instance_ac_lap1;
wire [9:0] SW_acombout;
wire [3:0] KEY_acombout;


// Location: LCCOMB_X36_Y13_N6
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout = (cr2instance_aMux66_a1_combout & (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 $ (GND))) # (!cr2instance_aMux66_a1_combout & 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 & VCC))
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5 = CARRY((cr2instance_aMux66_a1_combout & !cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3))

	.dataa(vcc),
	.datab(cr2instance_aMux66_a1_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4.lut_mask = 16'hC30C;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout = cr2instance_aMux68_a1_combout $ (VCC)
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1 = CARRY(cr2instance_aMux68_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aMux68_a1_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0.lut_mask = 16'h33CC;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout = (cr2instance_aMux66_a1_combout & (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 $ (GND))) # (!cr2instance_aMux66_a1_combout & 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 & VCC))
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5 = CARRY((cr2instance_aMux66_a1_combout & !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3))

	.dataa(cr2instance_aMux66_a1_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4.lut_mask = 16'hA50A;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout = (((cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout) # 
// (cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout)))
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 = CARRY((cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout) # 
// (cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0.lut_mask = 16'h11EE;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & 
// (((cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout) # (cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout)))) # 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & ((((cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout) # 
// (cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout)))))
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5 = CARRY((!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & 
// ((cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout) # (cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout))))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4.lut_mask = 16'hE10E;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N12
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & 
// (((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout) # (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & ((((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout) # 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout)))))
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5 = CARRY((!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout) # (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4.lut_mask = 16'hE10E;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N12
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout = cr2instance_aMux74_a1_combout $ (VCC)
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1 = CARRY(cr2instance_aMux74_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aMux74_a1_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0.lut_mask = 16'h33CC;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N6
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout = (((cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout) # 
// (cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout)))
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 = CARRY((cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout) # 
// (cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0.lut_mask = 16'h11EE;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N10
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & 
// (((cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout) # (cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout)))) # 
// (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & ((((cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout) # 
// (cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout)))))
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5 = CARRY((!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & 
// ((cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout) # (cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout))))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4.lut_mask = 16'hE10E;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y10_N11
cycloneii_lcell_ff cr2instance_acont_a14_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a14_a_a47_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[14]));

// Location: LCFF_X48_Y10_N7
cycloneii_lcell_ff cr2instance_acont_a12_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a12_a_a43_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[12]));

// Location: LCFF_X48_Y10_N17
cycloneii_lcell_ff cr2instance_acont_a17_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a17_a_a53_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[17]));

// Location: LCFF_X48_Y11_N21
cycloneii_lcell_ff cr2instance_acont_a3_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a3_a_a25_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[3]));

// Location: LCFF_X48_Y11_N17
cycloneii_lcell_ff cr2instance_acont_a1_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a1_a_a21_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[1]));

// Location: LCCOMB_X48_Y11_N16
cycloneii_lcell_comb cr2instance_acont_a1_a_a21(
// Equation(s):
// cr2instance_acont_a1_a_a21_combout = (cr2instance_acont[1] & (!cr2instance_acont_a0_a_a20)) # (!cr2instance_acont[1] & ((cr2instance_acont_a0_a_a20) # (GND)))
// cr2instance_acont_a1_a_a22 = CARRY((!cr2instance_acont_a0_a_a20) # (!cr2instance_acont[1]))

	.dataa(cr2instance_acont[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a0_a_a20),
	.combout(cr2instance_acont_a1_a_a21_combout),
	.cout(cr2instance_acont_a1_a_a22));
// synopsys translate_off
defparam cr2instance_acont_a1_a_a21.lut_mask = 16'h5A5F;
defparam cr2instance_acont_a1_a_a21.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N20
cycloneii_lcell_comb cr2instance_acont_a3_a_a25(
// Equation(s):
// cr2instance_acont_a3_a_a25_combout = (cr2instance_acont[3] & (!cr2instance_acont_a2_a_a24)) # (!cr2instance_acont[3] & ((cr2instance_acont_a2_a_a24) # (GND)))
// cr2instance_acont_a3_a_a26 = CARRY((!cr2instance_acont_a2_a_a24) # (!cr2instance_acont[3]))

	.dataa(cr2instance_acont[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a2_a_a24),
	.combout(cr2instance_acont_a3_a_a25_combout),
	.cout(cr2instance_acont_a3_a_a26));
// synopsys translate_off
defparam cr2instance_acont_a3_a_a25.lut_mask = 16'h5A5F;
defparam cr2instance_acont_a3_a_a25.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N6
cycloneii_lcell_comb cr2instance_acont_a12_a_a43(
// Equation(s):
// cr2instance_acont_a12_a_a43_combout = (cr2instance_acont[12] & (cr2instance_acont_a11_a_a42 $ (GND))) # (!cr2instance_acont[12] & (!cr2instance_acont_a11_a_a42 & VCC))
// cr2instance_acont_a12_a_a44 = CARRY((cr2instance_acont[12] & !cr2instance_acont_a11_a_a42))

	.dataa(cr2instance_acont[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a11_a_a42),
	.combout(cr2instance_acont_a12_a_a43_combout),
	.cout(cr2instance_acont_a12_a_a44));
// synopsys translate_off
defparam cr2instance_acont_a12_a_a43.lut_mask = 16'hA50A;
defparam cr2instance_acont_a12_a_a43.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N10
cycloneii_lcell_comb cr2instance_acont_a14_a_a47(
// Equation(s):
// cr2instance_acont_a14_a_a47_combout = (cr2instance_acont[14] & (cr2instance_acont_a13_a_a46 $ (GND))) # (!cr2instance_acont[14] & (!cr2instance_acont_a13_a_a46 & VCC))
// cr2instance_acont_a14_a_a48 = CARRY((cr2instance_acont[14] & !cr2instance_acont_a13_a_a46))

	.dataa(cr2instance_acont[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a13_a_a46),
	.combout(cr2instance_acont_a14_a_a47_combout),
	.cout(cr2instance_acont_a14_a_a48));
// synopsys translate_off
defparam cr2instance_acont_a14_a_a47.lut_mask = 16'hA50A;
defparam cr2instance_acont_a14_a_a47.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N16
cycloneii_lcell_comb cr2instance_acont_a17_a_a53(
// Equation(s):
// cr2instance_acont_a17_a_a53_combout = (cr2instance_acont[17] & (!cr2instance_acont_a16_a_a52)) # (!cr2instance_acont[17] & ((cr2instance_acont_a16_a_a52) # (GND)))
// cr2instance_acont_a17_a_a54 = CARRY((!cr2instance_acont_a16_a_a52) # (!cr2instance_acont[17]))

	.dataa(cr2instance_acont[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a16_a_a52),
	.combout(cr2instance_acont_a17_a_a53_combout),
	.cout(cr2instance_acont_a17_a_a54));
// synopsys translate_off
defparam cr2instance_acont_a17_a_a53.lut_mask = 16'h5A5F;
defparam cr2instance_acont_a17_a_a53.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y9_N21
cycloneii_lcell_ff cr2instance_as_lap2_a5_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux21_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap2[5]));

// Location: LCFF_X43_Y9_N15
cycloneii_lcell_ff cr2instance_as_lap3_a4_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux34_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap3[4]));

// Location: LCFF_X45_Y9_N17
cycloneii_lcell_ff cr2instance_as_lap1_a3_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux23_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap1[3]));

// Location: LCCOMB_X45_Y9_N2
cycloneii_lcell_comb cr2instance_aMux68_a0(
// Equation(s):
// cr2instance_aMux68_a0_combout = (SW_acombout[1] & (SW_acombout[0])) # (!SW_acombout[1] & ((SW_acombout[0] & (cr2instance_as_lap1[3])) # (!SW_acombout[0] & ((cr2instance_asegundos[3])))))

	.dataa(SW_acombout[1]),
	.datab(SW_acombout[0]),
	.datac(cr2instance_as_lap1[3]),
	.datad(cr2instance_asegundos[3]),
	.cin(gnd),
	.combout(cr2instance_aMux68_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux68_a0.lut_mask = 16'hD9C8;
defparam cr2instance_aMux68_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N24
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout & 
// !cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17.lut_mask = 16'h00F0;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout = (cr2instance_aMux67_a1_combout & cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(vcc),
	.datab(cr2instance_aMux67_a1_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18.lut_mask = 16'hC0C0;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout = (cr2instance_aMux68_a1_combout & cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(cr2instance_aMux68_a1_combout),
	.datab(vcc),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20.lut_mask = 16'hA0A0;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N11
cycloneii_lcell_ff cr2instance_as_lap2_a2_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_as_lap2_a2_a_afeeder_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap2[2]));

// Location: LCCOMB_X45_Y9_N6
cycloneii_lcell_comb cr2instance_aMux69_a0(
// Equation(s):
// cr2instance_aMux69_a0_combout = (SW_acombout[1] & ((SW_acombout[0]) # ((cr2instance_as_lap2[2])))) # (!SW_acombout[1] & (!SW_acombout[0] & ((cr2instance_asegundos[2]))))

	.dataa(SW_acombout[1]),
	.datab(SW_acombout[0]),
	.datac(cr2instance_as_lap2[2]),
	.datad(cr2instance_asegundos[2]),
	.cin(gnd),
	.combout(cr2instance_aMux69_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux69_a0.lut_mask = 16'hB9A8;
defparam cr2instance_aMux69_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N20
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout = (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux69_a1_combout)

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aMux69_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23.lut_mask = 16'h5500;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N26
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux69_a1_combout)

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aMux69_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26.lut_mask = 16'hAA00;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N5
cycloneii_lcell_ff cr2instance_as_lap1_a1_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux25_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap1[1]));

// Location: LCCOMB_X45_Y9_N26
cycloneii_lcell_comb cr2instance_aMux70_a0(
// Equation(s):
// cr2instance_aMux70_a0_combout = (SW_acombout[1] & (((SW_acombout[0])))) # (!SW_acombout[1] & ((SW_acombout[0] & ((cr2instance_as_lap1[1]))) # (!SW_acombout[0] & (cr2instance_asegundos[1]))))

	.dataa(SW_acombout[1]),
	.datab(cr2instance_asegundos[1]),
	.datac(cr2instance_as_lap1[1]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux70_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux70_a0.lut_mask = 16'hFA44;
defparam cr2instance_aMux70_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout = (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux70_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux70_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29.lut_mask = 16'h0F00;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y9_N19
cycloneii_lcell_ff cr2instance_as_lap3_a0_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux38_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap3[0]));

// Location: LCCOMB_X36_Y14_N6
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout & 
// !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout),
	.datad(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17.lut_mask = 16'h00F0;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout = (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout)

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(vcc),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19.lut_mask = 16'h5050;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux68_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(vcc),
	.datad(cr2instance_aMux68_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20.lut_mask = 16'hCC00;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux69_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(cr2instance_aMux69_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22.lut_mask = 16'hF000;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout = (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24.lut_mask = 16'h0F00;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout & 
// !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27.lut_mask = 16'h0C0C;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux70_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux70_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28.lut_mask = 16'hF000;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N17
cycloneii_lcell_ff cr2instance_am_lap2_a5_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_am_lap2_a5_a_afeeder_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap2[5]));

// Location: LCFF_X47_Y8_N13
cycloneii_lcell_ff cr2instance_am_lap2_a4_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux40_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap2[4]));

// Location: LCCOMB_X47_Y8_N12
cycloneii_lcell_comb cr2instance_aMux73_a0(
// Equation(s):
// cr2instance_aMux73_a0_combout = (SW_acombout[1] & (((cr2instance_am_lap2[4]) # (SW_acombout[0])))) # (!SW_acombout[1] & (cr2instance_aminutos[4] & ((!SW_acombout[0]))))

	.dataa(SW_acombout[1]),
	.datab(cr2instance_aminutos[4]),
	.datac(cr2instance_am_lap2[4]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux73_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux73_a0.lut_mask = 16'hAAE4;
defparam cr2instance_aMux73_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N25
cycloneii_lcell_ff cr2instance_am_lap3_a3_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux53_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap3[3]));

// Location: LCCOMB_X4_Y20_N20
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux72_a1_combout)

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aMux72_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16.lut_mask = 16'hAA00;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N18
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout & 
// !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(vcc),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19.lut_mask = 16'h0C0C;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N24
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux74_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(vcc),
	.datad(cr2instance_aMux74_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20.lut_mask = 16'hCC00;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N23
cycloneii_lcell_ff cr2instance_am_lap1_a2_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux42_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap1[2]));

// Location: LCCOMB_X4_Y20_N2
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux75_a1_combout)

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aMux75_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22.lut_mask = 16'hAA00;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N12
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout = (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24.lut_mask = 16'h0F00;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N29
cycloneii_lcell_ff cr2instance_am_lap1_a1_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux43_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap1[1]));

// Location: LCCOMB_X47_Y9_N28
cycloneii_lcell_comb cr2instance_aMux76_a0(
// Equation(s):
// cr2instance_aMux76_a0_combout = (SW_acombout[0] & (((cr2instance_am_lap1[1]) # (SW_acombout[1])))) # (!SW_acombout[0] & (cr2instance_aminutos[1] & ((!SW_acombout[1]))))

	.dataa(SW_acombout[0]),
	.datab(cr2instance_aminutos[1]),
	.datac(cr2instance_am_lap1[1]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux76_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux76_a0.lut_mask = 16'hAAE4;
defparam cr2instance_aMux76_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N6
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux76_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux76_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28.lut_mask = 16'hF000;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N7
cycloneii_lcell_ff cr2instance_am_lap2_a0_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux44_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap2[0]));

// Location: LCCOMB_X47_Y8_N6
cycloneii_lcell_comb cr2instance_aMux77_a0(
// Equation(s):
// cr2instance_aMux77_a0_combout = (SW_acombout[1] & (((cr2instance_am_lap2[0]) # (SW_acombout[0])))) # (!SW_acombout[1] & (cr2instance_aminutos[0] & ((!SW_acombout[0]))))

	.dataa(SW_acombout[1]),
	.datab(cr2instance_aminutos[0]),
	.datac(cr2instance_am_lap2[0]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux77_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux77_a0.lut_mask = 16'hAAE4;
defparam cr2instance_aMux77_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N6
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux72_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(vcc),
	.datad(cr2instance_aMux72_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16.lut_mask = 16'hCC00;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N8
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout & 
// !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19.lut_mask = 16'h00F0;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N4
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout & 
// !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21.lut_mask = 16'h00AA;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N2
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout = (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux75_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(cr2instance_aMux75_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23.lut_mask = 16'h0F00;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N16
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout = (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24.lut_mask = 16'h0F00;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N30
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout & 
// !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27.lut_mask = 16'h0C0C;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N14
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout = (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux76_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux76_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29.lut_mask = 16'h0F00;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N11
cycloneii_lcell_ff cr2instance_ac_lap1_a0_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux6_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap1[0]));

// Location: LCFF_X46_Y9_N9
cycloneii_lcell_ff cr2instance_ac_lap2_a5_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux1_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap2[5]));

// Location: LCCOMB_X43_Y9_N14
cycloneii_lcell_comb cr2instance_aMux34_a0(
// Equation(s):
// cr2instance_aMux34_a0_combout = (cr2instance_asegundos[4] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_asegundos[4]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux34_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux34_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux34_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N18
cycloneii_lcell_comb cr2instance_aMux38_a0(
// Equation(s):
// cr2instance_aMux38_a0_combout = (cr2instance_asegundos[0] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_asegundos[0]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux38_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux38_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux38_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N24
cycloneii_lcell_comb cr2instance_aMux53_a0(
// Equation(s):
// cr2instance_aMux53_a0_combout = (cr2instance_aminutos[3] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aminutos[3]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux53_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux53_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux53_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a33(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a33_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & (cr2instance_aMux67_a1_combout)) # (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout)))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(cr2instance_aMux67_a1_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a33_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a33.lut_mask = 16'hD080;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a33.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a31(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a31_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// ((cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & ((cr2instance_aMux68_a1_combout))) # (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout))))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux68_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a31_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a31.lut_mask = 16'hE020;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a31.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N26
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a31(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a31_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// ((cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & ((cr2instance_aMux74_a1_combout))) # (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout))))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.datab(cr2instance_aMux74_a1_combout),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a31_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a31.lut_mask = 16'hCA00;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a31.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io KEY_a2_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(KEY_acombout[2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam KEY_a2_a_aI.input_async_reset = "none";
defparam KEY_a2_a_aI.input_power_up = "low";
defparam KEY_a2_a_aI.input_register_mode = "none";
defparam KEY_a2_a_aI.input_sync_reset = "none";
defparam KEY_a2_a_aI.oe_async_reset = "none";
defparam KEY_a2_a_aI.oe_power_up = "low";
defparam KEY_a2_a_aI.oe_register_mode = "none";
defparam KEY_a2_a_aI.oe_sync_reset = "none";
defparam KEY_a2_a_aI.operation_mode = "input";
defparam KEY_a2_a_aI.output_async_reset = "none";
defparam KEY_a2_a_aI.output_power_up = "low";
defparam KEY_a2_a_aI.output_register_mode = "none";
defparam KEY_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io CLOCK_50_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(CLOCK_50_acombout),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam CLOCK_50_aI.input_async_reset = "none";
defparam CLOCK_50_aI.input_power_up = "low";
defparam CLOCK_50_aI.input_register_mode = "none";
defparam CLOCK_50_aI.input_sync_reset = "none";
defparam CLOCK_50_aI.oe_async_reset = "none";
defparam CLOCK_50_aI.oe_power_up = "low";
defparam CLOCK_50_aI.oe_register_mode = "none";
defparam CLOCK_50_aI.oe_sync_reset = "none";
defparam CLOCK_50_aI.operation_mode = "input";
defparam CLOCK_50_aI.output_async_reset = "none";
defparam CLOCK_50_aI.output_power_up = "low";
defparam CLOCK_50_aI.output_register_mode = "none";
defparam CLOCK_50_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io KEY_a1_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(KEY_acombout[1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam KEY_a1_a_aI.input_async_reset = "none";
defparam KEY_a1_a_aI.input_power_up = "low";
defparam KEY_a1_a_aI.input_register_mode = "none";
defparam KEY_a1_a_aI.input_sync_reset = "none";
defparam KEY_a1_a_aI.oe_async_reset = "none";
defparam KEY_a1_a_aI.oe_power_up = "low";
defparam KEY_a1_a_aI.oe_register_mode = "none";
defparam KEY_a1_a_aI.oe_sync_reset = "none";
defparam KEY_a1_a_aI.operation_mode = "input";
defparam KEY_a1_a_aI.output_async_reset = "none";
defparam KEY_a1_a_aI.output_power_up = "low";
defparam KEY_a1_a_aI.output_register_mode = "none";
defparam KEY_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl CLOCK_50_aclkctrl(
	.ena(vcc),
	.inclk({gnd,gnd,gnd,CLOCK_50_acombout}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(CLOCK_50_aclkctrl_outclk));
// synopsys translate_off
defparam CLOCK_50_aclkctrl.clock_type = "global clock";
defparam CLOCK_50_aclkctrl.ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N10
cycloneii_lcell_comb cr2instance_as_lap2_a2_a_afeeder(
// Equation(s):
// cr2instance_as_lap2_a2_a_afeeder_combout = cr2instance_aMux24_a0_combout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aMux24_a0_combout),
	.cin(gnd),
	.combout(cr2instance_as_lap2_a2_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_as_lap2_a2_a_afeeder.lut_mask = 16'hFF00;
defparam cr2instance_as_lap2_a2_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N16
cycloneii_lcell_comb cr2instance_am_lap2_a5_a_afeeder(
// Equation(s):
// cr2instance_am_lap2_a5_a_afeeder_combout = cr2instance_aMux39_a0_combout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aMux39_a0_combout),
	.cin(gnd),
	.combout(cr2instance_am_lap2_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_am_lap2_a5_a_afeeder.lut_mask = 16'hFF00;
defparam cr2instance_am_lap2_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N0
cycloneii_lcell_comb cr2instance_asegundos_a0_a_a6(
// Equation(s):
// cr2instance_asegundos_a0_a_a6_combout = cr2instance_asegundos[0] $ (VCC)
// cr2instance_asegundos_a0_a_a7 = CARRY(cr2instance_asegundos[0])

	.dataa(vcc),
	.datab(cr2instance_asegundos[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_asegundos_a0_a_a6_combout),
	.cout(cr2instance_asegundos_a0_a_a7));
// synopsys translate_off
defparam cr2instance_asegundos_a0_a_a6.lut_mask = 16'h33CC;
defparam cr2instance_asegundos_a0_a_a6.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io KEY_a0_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(KEY_acombout[0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam KEY_a0_a_aI.input_async_reset = "none";
defparam KEY_a0_a_aI.input_power_up = "low";
defparam KEY_a0_a_aI.input_register_mode = "none";
defparam KEY_a0_a_aI.input_sync_reset = "none";
defparam KEY_a0_a_aI.oe_async_reset = "none";
defparam KEY_a0_a_aI.oe_power_up = "low";
defparam KEY_a0_a_aI.oe_register_mode = "none";
defparam KEY_a0_a_aI.oe_sync_reset = "none";
defparam KEY_a0_a_aI.operation_mode = "input";
defparam KEY_a0_a_aI.output_async_reset = "none";
defparam KEY_a0_a_aI.output_power_up = "low";
defparam KEY_a0_a_aI.output_register_mode = "none";
defparam KEY_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N26
cycloneii_lcell_comb cr2instance_aLessThan2_a0(
// Equation(s):
// cr2instance_aLessThan2_a0_combout = ((!cr2instance_asegundos[2] & ((!cr2instance_asegundos[1]) # (!cr2instance_asegundos[0])))) # (!cr2instance_asegundos[5])

	.dataa(cr2instance_asegundos[5]),
	.datab(cr2instance_asegundos[0]),
	.datac(cr2instance_asegundos[2]),
	.datad(cr2instance_asegundos[1]),
	.cin(gnd),
	.combout(cr2instance_aLessThan2_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan2_a0.lut_mask = 16'h575F;
defparam cr2instance_aLessThan2_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N20
cycloneii_lcell_comb cr2instance_aLessThan2_a1(
// Equation(s):
// cr2instance_aLessThan2_a1_combout = (cr2instance_asegundos[3] & (cr2instance_asegundos[4] & !cr2instance_aLessThan2_a0_combout))

	.dataa(cr2instance_asegundos[3]),
	.datab(vcc),
	.datac(cr2instance_asegundos[4]),
	.datad(cr2instance_aLessThan2_a0_combout),
	.cin(gnd),
	.combout(cr2instance_aLessThan2_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan2_a1.lut_mask = 16'h00A0;
defparam cr2instance_aLessThan2_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N12
cycloneii_lcell_comb cr2instance_acentesimos_a0_a_a7(
// Equation(s):
// cr2instance_acentesimos_a0_a_a7_combout = cr2instance_acentesimos[0] $ (VCC)
// cr2instance_acentesimos_a0_a_a8 = CARRY(cr2instance_acentesimos[0])

	.dataa(cr2instance_acentesimos[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_acentesimos_a0_a_a7_combout),
	.cout(cr2instance_acentesimos_a0_a_a8));
// synopsys translate_off
defparam cr2instance_acentesimos_a0_a_a7.lut_mask = 16'h55AA;
defparam cr2instance_acentesimos_a0_a_a7.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N14
cycloneii_lcell_comb cr2instance_acentesimos_a1_a_a10(
// Equation(s):
// cr2instance_acentesimos_a1_a_a10_combout = (cr2instance_acentesimos[1] & (!cr2instance_acentesimos_a0_a_a8)) # (!cr2instance_acentesimos[1] & ((cr2instance_acentesimos_a0_a_a8) # (GND)))
// cr2instance_acentesimos_a1_a_a11 = CARRY((!cr2instance_acentesimos_a0_a_a8) # (!cr2instance_acentesimos[1]))

	.dataa(vcc),
	.datab(cr2instance_acentesimos[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acentesimos_a0_a_a8),
	.combout(cr2instance_acentesimos_a1_a_a10_combout),
	.cout(cr2instance_acentesimos_a1_a_a11));
// synopsys translate_off
defparam cr2instance_acentesimos_a1_a_a10.lut_mask = 16'h3C3F;
defparam cr2instance_acentesimos_a1_a_a10.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N30
cycloneii_lcell_comb cr2instance_astart_a0(
// Equation(s):
// cr2instance_astart_a0_combout = !cr2instance_astart_aregout

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_astart_aregout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_astart_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_astart_a0.lut_mask = 16'h0F0F;
defparam cr2instance_astart_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N31
cycloneii_lcell_ff cr2instance_astart(
	.clk(!KEY_acombout[1]),
	.datain(cr2instance_astart_a0_combout),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_astart_aregout));

// Location: LCCOMB_X48_Y11_N14
cycloneii_lcell_comb cr2instance_acont_a0_a_a19(
// Equation(s):
// cr2instance_acont_a0_a_a19_combout = cr2instance_acont[0] $ (VCC)
// cr2instance_acont_a0_a_a20 = CARRY(cr2instance_acont[0])

	.dataa(vcc),
	.datab(cr2instance_acont[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_acont_a0_a_a19_combout),
	.cout(cr2instance_acont_a0_a_a20));
// synopsys translate_off
defparam cr2instance_acont_a0_a_a19.lut_mask = 16'h33CC;
defparam cr2instance_acont_a0_a_a19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N20
cycloneii_lcell_comb cr2instance_aLessThan0_a1(
// Equation(s):
// cr2instance_aLessThan0_a1_combout = (cr2instance_acont[12]) # ((cr2instance_acont[10]) # ((cr2instance_acont[11]) # (cr2instance_acont[9])))

	.dataa(cr2instance_acont[12]),
	.datab(cr2instance_acont[10]),
	.datac(cr2instance_acont[11]),
	.datad(cr2instance_acont[9]),
	.cin(gnd),
	.combout(cr2instance_aLessThan0_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan0_a1.lut_mask = 16'hFFFE;
defparam cr2instance_aLessThan0_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N24
cycloneii_lcell_comb cr2instance_acont_a5_a_a29(
// Equation(s):
// cr2instance_acont_a5_a_a29_combout = (cr2instance_acont[5] & (!cr2instance_acont_a4_a_a28)) # (!cr2instance_acont[5] & ((cr2instance_acont_a4_a_a28) # (GND)))
// cr2instance_acont_a5_a_a30 = CARRY((!cr2instance_acont_a4_a_a28) # (!cr2instance_acont[5]))

	.dataa(cr2instance_acont[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a4_a_a28),
	.combout(cr2instance_acont_a5_a_a29_combout),
	.cout(cr2instance_acont_a5_a_a30));
// synopsys translate_off
defparam cr2instance_acont_a5_a_a29.lut_mask = 16'h5A5F;
defparam cr2instance_acont_a5_a_a29.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y11_N25
cycloneii_lcell_ff cr2instance_acont_a5_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a5_a_a29_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[5]));

// Location: LCCOMB_X48_Y11_N28
cycloneii_lcell_comb cr2instance_acont_a7_a_a33(
// Equation(s):
// cr2instance_acont_a7_a_a33_combout = (cr2instance_acont[7] & (!cr2instance_acont_a6_a_a32)) # (!cr2instance_acont[7] & ((cr2instance_acont_a6_a_a32) # (GND)))
// cr2instance_acont_a7_a_a34 = CARRY((!cr2instance_acont_a6_a_a32) # (!cr2instance_acont[7]))

	.dataa(cr2instance_acont[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a6_a_a32),
	.combout(cr2instance_acont_a7_a_a33_combout),
	.cout(cr2instance_acont_a7_a_a34));
// synopsys translate_off
defparam cr2instance_acont_a7_a_a33.lut_mask = 16'h5A5F;
defparam cr2instance_acont_a7_a_a33.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y11_N29
cycloneii_lcell_ff cr2instance_acont_a7_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a7_a_a33_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[7]));

// Location: LCCOMB_X48_Y11_N12
cycloneii_lcell_comb cr2instance_aLessThan0_a0(
// Equation(s):
// cr2instance_aLessThan0_a0_combout = (cr2instance_acont[8] & ((cr2instance_acont[6]) # ((cr2instance_acont[5]) # (cr2instance_acont[7]))))

	.dataa(cr2instance_acont[8]),
	.datab(cr2instance_acont[6]),
	.datac(cr2instance_acont[5]),
	.datad(cr2instance_acont[7]),
	.cin(gnd),
	.combout(cr2instance_aLessThan0_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan0_a0.lut_mask = 16'hAAA8;
defparam cr2instance_aLessThan0_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N22
cycloneii_lcell_comb cr2instance_aLessThan0_a2(
// Equation(s):
// cr2instance_aLessThan0_a2_combout = (cr2instance_acont[14]) # ((cr2instance_acont[13] & ((cr2instance_aLessThan0_a1_combout) # (cr2instance_aLessThan0_a0_combout))))

	.dataa(cr2instance_acont[14]),
	.datab(cr2instance_acont[13]),
	.datac(cr2instance_aLessThan0_a1_combout),
	.datad(cr2instance_aLessThan0_a0_combout),
	.cin(gnd),
	.combout(cr2instance_aLessThan0_a2_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan0_a2.lut_mask = 16'hEEEA;
defparam cr2instance_aLessThan0_a2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N26
cycloneii_lcell_comb cr2instance_aLessThan0_a4(
// Equation(s):
// cr2instance_aLessThan0_a4_combout = (cr2instance_aLessThan0_a3_combout & cr2instance_aLessThan0_a2_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aLessThan0_a3_combout),
	.datad(cr2instance_aLessThan0_a2_combout),
	.cin(gnd),
	.combout(cr2instance_aLessThan0_a4_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan0_a4.lut_mask = 16'hF000;
defparam cr2instance_aLessThan0_a4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y11_N15
cycloneii_lcell_ff cr2instance_acont_a0_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a0_a_a19_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[0]));

// Location: LCCOMB_X48_Y11_N18
cycloneii_lcell_comb cr2instance_acont_a2_a_a23(
// Equation(s):
// cr2instance_acont_a2_a_a23_combout = (cr2instance_acont[2] & (cr2instance_acont_a1_a_a22 $ (GND))) # (!cr2instance_acont[2] & (!cr2instance_acont_a1_a_a22 & VCC))
// cr2instance_acont_a2_a_a24 = CARRY((cr2instance_acont[2] & !cr2instance_acont_a1_a_a22))

	.dataa(vcc),
	.datab(cr2instance_acont[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a1_a_a22),
	.combout(cr2instance_acont_a2_a_a23_combout),
	.cout(cr2instance_acont_a2_a_a24));
// synopsys translate_off
defparam cr2instance_acont_a2_a_a23.lut_mask = 16'hC30C;
defparam cr2instance_acont_a2_a_a23.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y11_N19
cycloneii_lcell_ff cr2instance_acont_a2_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a2_a_a23_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[2]));

// Location: LCCOMB_X48_Y11_N22
cycloneii_lcell_comb cr2instance_acont_a4_a_a27(
// Equation(s):
// cr2instance_acont_a4_a_a27_combout = (cr2instance_acont[4] & (cr2instance_acont_a3_a_a26 $ (GND))) # (!cr2instance_acont[4] & (!cr2instance_acont_a3_a_a26 & VCC))
// cr2instance_acont_a4_a_a28 = CARRY((cr2instance_acont[4] & !cr2instance_acont_a3_a_a26))

	.dataa(vcc),
	.datab(cr2instance_acont[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a3_a_a26),
	.combout(cr2instance_acont_a4_a_a27_combout),
	.cout(cr2instance_acont_a4_a_a28));
// synopsys translate_off
defparam cr2instance_acont_a4_a_a27.lut_mask = 16'hC30C;
defparam cr2instance_acont_a4_a_a27.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y11_N23
cycloneii_lcell_ff cr2instance_acont_a4_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a4_a_a27_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[4]));

// Location: LCCOMB_X48_Y11_N26
cycloneii_lcell_comb cr2instance_acont_a6_a_a31(
// Equation(s):
// cr2instance_acont_a6_a_a31_combout = (cr2instance_acont[6] & (cr2instance_acont_a5_a_a30 $ (GND))) # (!cr2instance_acont[6] & (!cr2instance_acont_a5_a_a30 & VCC))
// cr2instance_acont_a6_a_a32 = CARRY((cr2instance_acont[6] & !cr2instance_acont_a5_a_a30))

	.dataa(vcc),
	.datab(cr2instance_acont[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a5_a_a30),
	.combout(cr2instance_acont_a6_a_a31_combout),
	.cout(cr2instance_acont_a6_a_a32));
// synopsys translate_off
defparam cr2instance_acont_a6_a_a31.lut_mask = 16'hC30C;
defparam cr2instance_acont_a6_a_a31.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y11_N27
cycloneii_lcell_ff cr2instance_acont_a6_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a6_a_a31_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[6]));

// Location: LCCOMB_X48_Y11_N30
cycloneii_lcell_comb cr2instance_acont_a8_a_a35(
// Equation(s):
// cr2instance_acont_a8_a_a35_combout = (cr2instance_acont[8] & (cr2instance_acont_a7_a_a34 $ (GND))) # (!cr2instance_acont[8] & (!cr2instance_acont_a7_a_a34 & VCC))
// cr2instance_acont_a8_a_a36 = CARRY((cr2instance_acont[8] & !cr2instance_acont_a7_a_a34))

	.dataa(vcc),
	.datab(cr2instance_acont[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a7_a_a34),
	.combout(cr2instance_acont_a8_a_a35_combout),
	.cout(cr2instance_acont_a8_a_a36));
// synopsys translate_off
defparam cr2instance_acont_a8_a_a35.lut_mask = 16'hC30C;
defparam cr2instance_acont_a8_a_a35.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y11_N31
cycloneii_lcell_ff cr2instance_acont_a8_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a8_a_a35_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[8]));

// Location: LCCOMB_X48_Y10_N0
cycloneii_lcell_comb cr2instance_acont_a9_a_a37(
// Equation(s):
// cr2instance_acont_a9_a_a37_combout = (cr2instance_acont[9] & (!cr2instance_acont_a8_a_a36)) # (!cr2instance_acont[9] & ((cr2instance_acont_a8_a_a36) # (GND)))
// cr2instance_acont_a9_a_a38 = CARRY((!cr2instance_acont_a8_a_a36) # (!cr2instance_acont[9]))

	.dataa(vcc),
	.datab(cr2instance_acont[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a8_a_a36),
	.combout(cr2instance_acont_a9_a_a37_combout),
	.cout(cr2instance_acont_a9_a_a38));
// synopsys translate_off
defparam cr2instance_acont_a9_a_a37.lut_mask = 16'h3C3F;
defparam cr2instance_acont_a9_a_a37.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y10_N1
cycloneii_lcell_ff cr2instance_acont_a9_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a9_a_a37_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[9]));

// Location: LCCOMB_X48_Y10_N2
cycloneii_lcell_comb cr2instance_acont_a10_a_a39(
// Equation(s):
// cr2instance_acont_a10_a_a39_combout = (cr2instance_acont[10] & (cr2instance_acont_a9_a_a38 $ (GND))) # (!cr2instance_acont[10] & (!cr2instance_acont_a9_a_a38 & VCC))
// cr2instance_acont_a10_a_a40 = CARRY((cr2instance_acont[10] & !cr2instance_acont_a9_a_a38))

	.dataa(vcc),
	.datab(cr2instance_acont[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a9_a_a38),
	.combout(cr2instance_acont_a10_a_a39_combout),
	.cout(cr2instance_acont_a10_a_a40));
// synopsys translate_off
defparam cr2instance_acont_a10_a_a39.lut_mask = 16'hC30C;
defparam cr2instance_acont_a10_a_a39.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y10_N3
cycloneii_lcell_ff cr2instance_acont_a10_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a10_a_a39_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[10]));

// Location: LCCOMB_X48_Y10_N4
cycloneii_lcell_comb cr2instance_acont_a11_a_a41(
// Equation(s):
// cr2instance_acont_a11_a_a41_combout = (cr2instance_acont[11] & (!cr2instance_acont_a10_a_a40)) # (!cr2instance_acont[11] & ((cr2instance_acont_a10_a_a40) # (GND)))
// cr2instance_acont_a11_a_a42 = CARRY((!cr2instance_acont_a10_a_a40) # (!cr2instance_acont[11]))

	.dataa(vcc),
	.datab(cr2instance_acont[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a10_a_a40),
	.combout(cr2instance_acont_a11_a_a41_combout),
	.cout(cr2instance_acont_a11_a_a42));
// synopsys translate_off
defparam cr2instance_acont_a11_a_a41.lut_mask = 16'h3C3F;
defparam cr2instance_acont_a11_a_a41.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y10_N5
cycloneii_lcell_ff cr2instance_acont_a11_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a11_a_a41_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[11]));

// Location: LCCOMB_X48_Y10_N8
cycloneii_lcell_comb cr2instance_acont_a13_a_a45(
// Equation(s):
// cr2instance_acont_a13_a_a45_combout = (cr2instance_acont[13] & (!cr2instance_acont_a12_a_a44)) # (!cr2instance_acont[13] & ((cr2instance_acont_a12_a_a44) # (GND)))
// cr2instance_acont_a13_a_a46 = CARRY((!cr2instance_acont_a12_a_a44) # (!cr2instance_acont[13]))

	.dataa(vcc),
	.datab(cr2instance_acont[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a12_a_a44),
	.combout(cr2instance_acont_a13_a_a45_combout),
	.cout(cr2instance_acont_a13_a_a46));
// synopsys translate_off
defparam cr2instance_acont_a13_a_a45.lut_mask = 16'h3C3F;
defparam cr2instance_acont_a13_a_a45.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y10_N9
cycloneii_lcell_ff cr2instance_acont_a13_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a13_a_a45_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[13]));

// Location: LCCOMB_X48_Y10_N12
cycloneii_lcell_comb cr2instance_acont_a15_a_a49(
// Equation(s):
// cr2instance_acont_a15_a_a49_combout = (cr2instance_acont[15] & (!cr2instance_acont_a14_a_a48)) # (!cr2instance_acont[15] & ((cr2instance_acont_a14_a_a48) # (GND)))
// cr2instance_acont_a15_a_a50 = CARRY((!cr2instance_acont_a14_a_a48) # (!cr2instance_acont[15]))

	.dataa(cr2instance_acont[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a14_a_a48),
	.combout(cr2instance_acont_a15_a_a49_combout),
	.cout(cr2instance_acont_a15_a_a50));
// synopsys translate_off
defparam cr2instance_acont_a15_a_a49.lut_mask = 16'h5A5F;
defparam cr2instance_acont_a15_a_a49.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N14
cycloneii_lcell_comb cr2instance_acont_a16_a_a51(
// Equation(s):
// cr2instance_acont_a16_a_a51_combout = (cr2instance_acont[16] & (cr2instance_acont_a15_a_a50 $ (GND))) # (!cr2instance_acont[16] & (!cr2instance_acont_a15_a_a50 & VCC))
// cr2instance_acont_a16_a_a52 = CARRY((cr2instance_acont[16] & !cr2instance_acont_a15_a_a50))

	.dataa(vcc),
	.datab(cr2instance_acont[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acont_a15_a_a50),
	.combout(cr2instance_acont_a16_a_a51_combout),
	.cout(cr2instance_acont_a16_a_a52));
// synopsys translate_off
defparam cr2instance_acont_a16_a_a51.lut_mask = 16'hC30C;
defparam cr2instance_acont_a16_a_a51.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y10_N15
cycloneii_lcell_ff cr2instance_acont_a16_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a16_a_a51_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[16]));

// Location: LCCOMB_X48_Y10_N18
cycloneii_lcell_comb cr2instance_acont_a18_a_a55(
// Equation(s):
// cr2instance_acont_a18_a_a55_combout = cr2instance_acont_a17_a_a54 $ (!cr2instance_acont[18])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_acont[18]),
	.cin(cr2instance_acont_a17_a_a54),
	.combout(cr2instance_acont_a18_a_a55_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_acont_a18_a_a55.lut_mask = 16'hF00F;
defparam cr2instance_acont_a18_a_a55.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y10_N19
cycloneii_lcell_ff cr2instance_acont_a18_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a18_a_a55_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[18]));

// Location: LCFF_X48_Y10_N13
cycloneii_lcell_ff cr2instance_acont_a15_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acont_a15_a_a49_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan0_a4_combout),
	.sload(gnd),
	.ena(cr2instance_astart_aregout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont[15]));

// Location: LCCOMB_X48_Y10_N24
cycloneii_lcell_comb cr2instance_aLessThan0_a3(
// Equation(s):
// cr2instance_aLessThan0_a3_combout = (cr2instance_acont[17] & (cr2instance_acont[18] & (cr2instance_acont[16] & cr2instance_acont[15])))

	.dataa(cr2instance_acont[17]),
	.datab(cr2instance_acont[18]),
	.datac(cr2instance_acont[16]),
	.datad(cr2instance_acont[15]),
	.cin(gnd),
	.combout(cr2instance_aLessThan0_a3_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan0_a3.lut_mask = 16'h8000;
defparam cr2instance_aLessThan0_a3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N26
cycloneii_lcell_comb cr2instance_acentesimos_a6_a_a9(
// Equation(s):
// cr2instance_acentesimos_a6_a_a9_combout = (cr2instance_astart_aregout & (cr2instance_aLessThan0_a3_combout & cr2instance_aLessThan0_a2_combout))

	.dataa(vcc),
	.datab(cr2instance_astart_aregout),
	.datac(cr2instance_aLessThan0_a3_combout),
	.datad(cr2instance_aLessThan0_a2_combout),
	.cin(gnd),
	.combout(cr2instance_acentesimos_a6_a_a9_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_acentesimos_a6_a_a9.lut_mask = 16'hC000;
defparam cr2instance_acentesimos_a6_a_a9.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N15
cycloneii_lcell_ff cr2instance_acentesimos_a1_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acentesimos_a1_a_a10_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan1_a1_combout),
	.sload(gnd),
	.ena(cr2instance_acentesimos_a6_a_a9_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acentesimos[1]));

// Location: LCCOMB_X48_Y9_N16
cycloneii_lcell_comb cr2instance_acentesimos_a2_a_a12(
// Equation(s):
// cr2instance_acentesimos_a2_a_a12_combout = (cr2instance_acentesimos[2] & (cr2instance_acentesimos_a1_a_a11 $ (GND))) # (!cr2instance_acentesimos[2] & (!cr2instance_acentesimos_a1_a_a11 & VCC))
// cr2instance_acentesimos_a2_a_a13 = CARRY((cr2instance_acentesimos[2] & !cr2instance_acentesimos_a1_a_a11))

	.dataa(cr2instance_acentesimos[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acentesimos_a1_a_a11),
	.combout(cr2instance_acentesimos_a2_a_a12_combout),
	.cout(cr2instance_acentesimos_a2_a_a13));
// synopsys translate_off
defparam cr2instance_acentesimos_a2_a_a12.lut_mask = 16'hA50A;
defparam cr2instance_acentesimos_a2_a_a12.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N18
cycloneii_lcell_comb cr2instance_acentesimos_a3_a_a14(
// Equation(s):
// cr2instance_acentesimos_a3_a_a14_combout = (cr2instance_acentesimos[3] & (!cr2instance_acentesimos_a2_a_a13)) # (!cr2instance_acentesimos[3] & ((cr2instance_acentesimos_a2_a_a13) # (GND)))
// cr2instance_acentesimos_a3_a_a15 = CARRY((!cr2instance_acentesimos_a2_a_a13) # (!cr2instance_acentesimos[3]))

	.dataa(vcc),
	.datab(cr2instance_acentesimos[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acentesimos_a2_a_a13),
	.combout(cr2instance_acentesimos_a3_a_a14_combout),
	.cout(cr2instance_acentesimos_a3_a_a15));
// synopsys translate_off
defparam cr2instance_acentesimos_a3_a_a14.lut_mask = 16'h3C3F;
defparam cr2instance_acentesimos_a3_a_a14.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y9_N19
cycloneii_lcell_ff cr2instance_acentesimos_a3_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acentesimos_a3_a_a14_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan1_a1_combout),
	.sload(gnd),
	.ena(cr2instance_acentesimos_a6_a_a9_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acentesimos[3]));

// Location: LCCOMB_X48_Y9_N20
cycloneii_lcell_comb cr2instance_acentesimos_a4_a_a16(
// Equation(s):
// cr2instance_acentesimos_a4_a_a16_combout = (cr2instance_acentesimos[4] & (cr2instance_acentesimos_a3_a_a15 $ (GND))) # (!cr2instance_acentesimos[4] & (!cr2instance_acentesimos_a3_a_a15 & VCC))
// cr2instance_acentesimos_a4_a_a17 = CARRY((cr2instance_acentesimos[4] & !cr2instance_acentesimos_a3_a_a15))

	.dataa(cr2instance_acentesimos[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acentesimos_a3_a_a15),
	.combout(cr2instance_acentesimos_a4_a_a16_combout),
	.cout(cr2instance_acentesimos_a4_a_a17));
// synopsys translate_off
defparam cr2instance_acentesimos_a4_a_a16.lut_mask = 16'hA50A;
defparam cr2instance_acentesimos_a4_a_a16.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N22
cycloneii_lcell_comb cr2instance_acentesimos_a5_a_a18(
// Equation(s):
// cr2instance_acentesimos_a5_a_a18_combout = (cr2instance_acentesimos[5] & (!cr2instance_acentesimos_a4_a_a17)) # (!cr2instance_acentesimos[5] & ((cr2instance_acentesimos_a4_a_a17) # (GND)))
// cr2instance_acentesimos_a5_a_a19 = CARRY((!cr2instance_acentesimos_a4_a_a17) # (!cr2instance_acentesimos[5]))

	.dataa(vcc),
	.datab(cr2instance_acentesimos[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acentesimos_a4_a_a17),
	.combout(cr2instance_acentesimos_a5_a_a18_combout),
	.cout(cr2instance_acentesimos_a5_a_a19));
// synopsys translate_off
defparam cr2instance_acentesimos_a5_a_a18.lut_mask = 16'h3C3F;
defparam cr2instance_acentesimos_a5_a_a18.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y9_N23
cycloneii_lcell_ff cr2instance_acentesimos_a5_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acentesimos_a5_a_a18_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan1_a1_combout),
	.sload(gnd),
	.ena(cr2instance_acentesimos_a6_a_a9_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acentesimos[5]));

// Location: LCFF_X48_Y9_N21
cycloneii_lcell_ff cr2instance_acentesimos_a4_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acentesimos_a4_a_a16_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan1_a1_combout),
	.sload(gnd),
	.ena(cr2instance_acentesimos_a6_a_a9_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acentesimos[4]));

// Location: LCFF_X48_Y9_N13
cycloneii_lcell_ff cr2instance_acentesimos_a0_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acentesimos_a0_a_a7_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan1_a1_combout),
	.sload(gnd),
	.ena(cr2instance_acentesimos_a6_a_a9_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acentesimos[0]));

// Location: LCCOMB_X48_Y9_N0
cycloneii_lcell_comb cr2instance_aLessThan1_a0(
// Equation(s):
// cr2instance_aLessThan1_a0_combout = (!cr2instance_acentesimos[2] & (!cr2instance_acentesimos[3] & ((!cr2instance_acentesimos[0]) # (!cr2instance_acentesimos[1]))))

	.dataa(cr2instance_acentesimos[2]),
	.datab(cr2instance_acentesimos[3]),
	.datac(cr2instance_acentesimos[1]),
	.datad(cr2instance_acentesimos[0]),
	.cin(gnd),
	.combout(cr2instance_aLessThan1_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan1_a0.lut_mask = 16'h0111;
defparam cr2instance_aLessThan1_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N2
cycloneii_lcell_comb cr2instance_aLessThan1_a1(
// Equation(s):
// cr2instance_aLessThan1_a1_combout = (cr2instance_acentesimos[6] & (cr2instance_acentesimos[5] & ((cr2instance_acentesimos[4]) # (!cr2instance_aLessThan1_a0_combout))))

	.dataa(cr2instance_acentesimos[6]),
	.datab(cr2instance_acentesimos[5]),
	.datac(cr2instance_acentesimos[4]),
	.datad(cr2instance_aLessThan1_a0_combout),
	.cin(gnd),
	.combout(cr2instance_aLessThan1_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan1_a1.lut_mask = 16'h8088;
defparam cr2instance_aLessThan1_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N10
cycloneii_lcell_comb cr2instance_asegundos_a5_a_a18(
// Equation(s):
// cr2instance_asegundos_a5_a_a18_combout = (cr2instance_aLessThan0_a3_combout & (cr2instance_aLessThan1_a1_combout & (cr2instance_aLessThan0_a2_combout & cr2instance_astart_aregout)))

	.dataa(cr2instance_aLessThan0_a3_combout),
	.datab(cr2instance_aLessThan1_a1_combout),
	.datac(cr2instance_aLessThan0_a2_combout),
	.datad(cr2instance_astart_aregout),
	.cin(gnd),
	.combout(cr2instance_asegundos_a5_a_a18_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_asegundos_a5_a_a18.lut_mask = 16'h8000;
defparam cr2instance_asegundos_a5_a_a18.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N1
cycloneii_lcell_ff cr2instance_asegundos_a0_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_asegundos_a0_a_a6_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan2_a1_combout),
	.sload(gnd),
	.ena(cr2instance_asegundos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_asegundos[0]));

// Location: LCCOMB_X44_Y9_N2
cycloneii_lcell_comb cr2instance_asegundos_a1_a_a8(
// Equation(s):
// cr2instance_asegundos_a1_a_a8_combout = (cr2instance_asegundos[1] & (!cr2instance_asegundos_a0_a_a7)) # (!cr2instance_asegundos[1] & ((cr2instance_asegundos_a0_a_a7) # (GND)))
// cr2instance_asegundos_a1_a_a9 = CARRY((!cr2instance_asegundos_a0_a_a7) # (!cr2instance_asegundos[1]))

	.dataa(vcc),
	.datab(cr2instance_asegundos[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_asegundos_a0_a_a7),
	.combout(cr2instance_asegundos_a1_a_a8_combout),
	.cout(cr2instance_asegundos_a1_a_a9));
// synopsys translate_off
defparam cr2instance_asegundos_a1_a_a8.lut_mask = 16'h3C3F;
defparam cr2instance_asegundos_a1_a_a8.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y9_N3
cycloneii_lcell_ff cr2instance_asegundos_a1_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_asegundos_a1_a_a8_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan2_a1_combout),
	.sload(gnd),
	.ena(cr2instance_asegundos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_asegundos[1]));

// Location: LCCOMB_X44_Y9_N4
cycloneii_lcell_comb cr2instance_asegundos_a2_a_a10(
// Equation(s):
// cr2instance_asegundos_a2_a_a10_combout = (cr2instance_asegundos[2] & (cr2instance_asegundos_a1_a_a9 $ (GND))) # (!cr2instance_asegundos[2] & (!cr2instance_asegundos_a1_a_a9 & VCC))
// cr2instance_asegundos_a2_a_a11 = CARRY((cr2instance_asegundos[2] & !cr2instance_asegundos_a1_a_a9))

	.dataa(vcc),
	.datab(cr2instance_asegundos[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_asegundos_a1_a_a9),
	.combout(cr2instance_asegundos_a2_a_a10_combout),
	.cout(cr2instance_asegundos_a2_a_a11));
// synopsys translate_off
defparam cr2instance_asegundos_a2_a_a10.lut_mask = 16'hC30C;
defparam cr2instance_asegundos_a2_a_a10.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y9_N5
cycloneii_lcell_ff cr2instance_asegundos_a2_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_asegundos_a2_a_a10_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan2_a1_combout),
	.sload(gnd),
	.ena(cr2instance_asegundos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_asegundos[2]));

// Location: LCCOMB_X44_Y9_N6
cycloneii_lcell_comb cr2instance_asegundos_a3_a_a12(
// Equation(s):
// cr2instance_asegundos_a3_a_a12_combout = (cr2instance_asegundos[3] & (!cr2instance_asegundos_a2_a_a11)) # (!cr2instance_asegundos[3] & ((cr2instance_asegundos_a2_a_a11) # (GND)))
// cr2instance_asegundos_a3_a_a13 = CARRY((!cr2instance_asegundos_a2_a_a11) # (!cr2instance_asegundos[3]))

	.dataa(cr2instance_asegundos[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_asegundos_a2_a_a11),
	.combout(cr2instance_asegundos_a3_a_a12_combout),
	.cout(cr2instance_asegundos_a3_a_a13));
// synopsys translate_off
defparam cr2instance_asegundos_a3_a_a12.lut_mask = 16'h5A5F;
defparam cr2instance_asegundos_a3_a_a12.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N8
cycloneii_lcell_comb cr2instance_asegundos_a4_a_a14(
// Equation(s):
// cr2instance_asegundos_a4_a_a14_combout = (cr2instance_asegundos[4] & (cr2instance_asegundos_a3_a_a13 $ (GND))) # (!cr2instance_asegundos[4] & (!cr2instance_asegundos_a3_a_a13 & VCC))
// cr2instance_asegundos_a4_a_a15 = CARRY((cr2instance_asegundos[4] & !cr2instance_asegundos_a3_a_a13))

	.dataa(vcc),
	.datab(cr2instance_asegundos[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_asegundos_a3_a_a13),
	.combout(cr2instance_asegundos_a4_a_a14_combout),
	.cout(cr2instance_asegundos_a4_a_a15));
// synopsys translate_off
defparam cr2instance_asegundos_a4_a_a14.lut_mask = 16'hC30C;
defparam cr2instance_asegundos_a4_a_a14.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y9_N9
cycloneii_lcell_ff cr2instance_asegundos_a4_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_asegundos_a4_a_a14_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan2_a1_combout),
	.sload(gnd),
	.ena(cr2instance_asegundos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_asegundos[4]));

// Location: LCCOMB_X44_Y9_N10
cycloneii_lcell_comb cr2instance_asegundos_a5_a_a16(
// Equation(s):
// cr2instance_asegundos_a5_a_a16_combout = cr2instance_asegundos_a4_a_a15 $ (cr2instance_asegundos[5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_asegundos[5]),
	.cin(cr2instance_asegundos_a4_a_a15),
	.combout(cr2instance_asegundos_a5_a_a16_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_asegundos_a5_a_a16.lut_mask = 16'h0FF0;
defparam cr2instance_asegundos_a5_a_a16.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y9_N11
cycloneii_lcell_ff cr2instance_asegundos_a5_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_asegundos_a5_a_a16_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan2_a1_combout),
	.sload(gnd),
	.ena(cr2instance_asegundos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_asegundos[5]));

// Location: LCCOMB_X46_Y9_N0
cycloneii_lcell_comb cr2instance_acont_lap_a1_a_afeeder(
// Equation(s):
// cr2instance_acont_lap_a1_a_afeeder_combout = cr2instance_acont_lap[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_acont_lap_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_acont_lap_a1_a_afeeder.lut_mask = 16'hFF00;
defparam cr2instance_acont_lap_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N1
cycloneii_lcell_ff cr2instance_acont_lap_a1_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_acont_lap_a1_a_afeeder_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont_lap[1]));

// Location: LCCOMB_X46_Y9_N20
cycloneii_lcell_comb cr2instance_am_lap1_a4_a_a0(
// Equation(s):
// cr2instance_am_lap1_a4_a_a0_combout = cr2instance_acont_lap[1] $ (!cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(cr2instance_acont_lap[1]),
	.datac(vcc),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_am_lap1_a4_a_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_am_lap1_a4_a_a0.lut_mask = 16'hCC33;
defparam cr2instance_am_lap1_a4_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N19
cycloneii_lcell_ff cr2instance_acont_lap_a0_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_am_lap1_a4_a_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acont_lap[0]));

// Location: LCCOMB_X43_Y9_N28
cycloneii_lcell_comb cr2instance_aMux33_a0(
// Equation(s):
// cr2instance_aMux33_a0_combout = (cr2instance_asegundos[5] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_asegundos[5]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux33_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux33_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux33_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y9_N29
cycloneii_lcell_ff cr2instance_as_lap3_a5_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux33_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap3[5]));

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io SW_a1_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(SW_acombout[1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam SW_a1_a_aI.input_async_reset = "none";
defparam SW_a1_a_aI.input_power_up = "low";
defparam SW_a1_a_aI.input_register_mode = "none";
defparam SW_a1_a_aI.input_sync_reset = "none";
defparam SW_a1_a_aI.oe_async_reset = "none";
defparam SW_a1_a_aI.oe_power_up = "low";
defparam SW_a1_a_aI.oe_register_mode = "none";
defparam SW_a1_a_aI.oe_sync_reset = "none";
defparam SW_a1_a_aI.operation_mode = "input";
defparam SW_a1_a_aI.output_async_reset = "none";
defparam SW_a1_a_aI.output_power_up = "low";
defparam SW_a1_a_aI.output_register_mode = "none";
defparam SW_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io SW_a0_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(SW_acombout[0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam SW_a0_a_aI.input_async_reset = "none";
defparam SW_a0_a_aI.input_power_up = "low";
defparam SW_a0_a_aI.input_register_mode = "none";
defparam SW_a0_a_aI.input_sync_reset = "none";
defparam SW_a0_a_aI.oe_async_reset = "none";
defparam SW_a0_a_aI.oe_power_up = "low";
defparam SW_a0_a_aI.oe_register_mode = "none";
defparam SW_a0_a_aI.oe_sync_reset = "none";
defparam SW_a0_a_aI.operation_mode = "input";
defparam SW_a0_a_aI.output_async_reset = "none";
defparam SW_a0_a_aI.output_power_up = "low";
defparam SW_a0_a_aI.output_register_mode = "none";
defparam SW_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N20
cycloneii_lcell_comb cr2instance_aMux21_a0(
// Equation(s):
// cr2instance_aMux21_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_asegundos[5])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_asegundos[5]),
	.cin(gnd),
	.combout(cr2instance_aMux21_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux21_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux21_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N9
cycloneii_lcell_ff cr2instance_as_lap1_a5_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux21_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap1[5]));

// Location: LCCOMB_X45_Y9_N8
cycloneii_lcell_comb cr2instance_aMux66_a0(
// Equation(s):
// cr2instance_aMux66_a0_combout = (SW_acombout[0] & (((cr2instance_as_lap1[5]) # (SW_acombout[1])))) # (!SW_acombout[0] & (cr2instance_asegundos[5] & ((!SW_acombout[1]))))

	.dataa(cr2instance_asegundos[5]),
	.datab(SW_acombout[0]),
	.datac(cr2instance_as_lap1[5]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux66_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux66_a0.lut_mask = 16'hCCE2;
defparam cr2instance_aMux66_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N24
cycloneii_lcell_comb cr2instance_aMux66_a1(
// Equation(s):
// cr2instance_aMux66_a1_combout = (SW_acombout[1] & ((cr2instance_aMux66_a0_combout & ((cr2instance_as_lap3[5]))) # (!cr2instance_aMux66_a0_combout & (cr2instance_as_lap2[5])))) # (!SW_acombout[1] & (((cr2instance_aMux66_a0_combout))))

	.dataa(cr2instance_as_lap2[5]),
	.datab(cr2instance_as_lap3[5]),
	.datac(SW_acombout[1]),
	.datad(cr2instance_aMux66_a0_combout),
	.cin(gnd),
	.combout(cr2instance_aMux66_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux66_a1.lut_mask = 16'hCFA0;
defparam cr2instance_aMux66_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N30
cycloneii_lcell_comb cr2instance_aMux22_a0(
// Equation(s):
// cr2instance_aMux22_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_asegundos[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_asegundos[4]),
	.cin(gnd),
	.combout(cr2instance_aMux22_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux22_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux22_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N31
cycloneii_lcell_ff cr2instance_as_lap1_a4_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux22_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap1[4]));

// Location: LCFF_X46_Y9_N23
cycloneii_lcell_ff cr2instance_as_lap2_a4_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux22_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap2[4]));

// Location: LCCOMB_X46_Y9_N22
cycloneii_lcell_comb cr2instance_aMux67_a0(
// Equation(s):
// cr2instance_aMux67_a0_combout = (SW_acombout[0] & (((SW_acombout[1])))) # (!SW_acombout[0] & ((SW_acombout[1] & ((cr2instance_as_lap2[4]))) # (!SW_acombout[1] & (cr2instance_asegundos[4]))))

	.dataa(SW_acombout[0]),
	.datab(cr2instance_asegundos[4]),
	.datac(cr2instance_as_lap2[4]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux67_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux67_a0.lut_mask = 16'hFA44;
defparam cr2instance_aMux67_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N22
cycloneii_lcell_comb cr2instance_aMux67_a1(
// Equation(s):
// cr2instance_aMux67_a1_combout = (cr2instance_aMux67_a0_combout & ((cr2instance_as_lap3[4]) # ((!SW_acombout[0])))) # (!cr2instance_aMux67_a0_combout & (((cr2instance_as_lap1[4] & SW_acombout[0]))))

	.dataa(cr2instance_as_lap3[4]),
	.datab(cr2instance_as_lap1[4]),
	.datac(cr2instance_aMux67_a0_combout),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux67_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux67_a1.lut_mask = 16'hACF0;
defparam cr2instance_aMux67_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout = cr2instance_aMux68_a1_combout $ (VCC)
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1 = CARRY(cr2instance_aMux68_a1_combout)

	.dataa(cr2instance_aMux68_a1_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0.lut_mask = 16'h55AA;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N4
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout = (cr2instance_aMux67_a1_combout & (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1 & VCC)) # (!cr2instance_aMux67_a1_combout & 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1))
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 = CARRY((!cr2instance_aMux67_a1_combout & !cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1))

	.dataa(vcc),
	.datab(cr2instance_aMux67_a1_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2.lut_mask = 16'hC303;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout = !cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6.lut_mask = 16'h0F0F;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux66_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(cr2instance_aMux66_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16.lut_mask = 16'hF000;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N2
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout & 
// !cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19.lut_mask = 16'h00F0;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout = (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21.lut_mask = 16'h0F00;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N22
cycloneii_lcell_comb cr2instance_aMux36_a0(
// Equation(s):
// cr2instance_aMux36_a0_combout = (cr2instance_asegundos[2] & !cr2instance_acont_lap[0])

	.dataa(cr2instance_asegundos[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux36_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux36_a0.lut_mask = 16'h00AA;
defparam cr2instance_aMux36_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y9_N23
cycloneii_lcell_ff cr2instance_as_lap3_a2_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux36_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap3[2]));

// Location: LCCOMB_X45_Y9_N14
cycloneii_lcell_comb cr2instance_aMux24_a0(
// Equation(s):
// cr2instance_aMux24_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_asegundos[2])

	.dataa(vcc),
	.datab(cr2instance_acont_lap[1]),
	.datac(cr2instance_asegundos[2]),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMux24_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux24_a0.lut_mask = 16'h3030;
defparam cr2instance_aMux24_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N25
cycloneii_lcell_ff cr2instance_as_lap1_a2_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux24_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap1[2]));

// Location: LCCOMB_X45_Y9_N24
cycloneii_lcell_comb cr2instance_aMux69_a1(
// Equation(s):
// cr2instance_aMux69_a1_combout = (cr2instance_aMux69_a0_combout & ((cr2instance_as_lap3[2]) # ((!SW_acombout[0])))) # (!cr2instance_aMux69_a0_combout & (((cr2instance_as_lap1[2] & SW_acombout[0]))))

	.dataa(cr2instance_aMux69_a0_combout),
	.datab(cr2instance_as_lap3[2]),
	.datac(cr2instance_as_lap1[2]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux69_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux69_a1.lut_mask = 16'hD8AA;
defparam cr2instance_aMux69_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N14
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux69_a1_combout)

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aMux69_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22.lut_mask = 16'hAA00;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N4
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout = (((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout) # 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout)))
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 = CARRY((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout) # 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0.lut_mask = 16'h11EE;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N6
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 & 
// (((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout) # (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout)))
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 = CARRY((!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout 
// & !cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1)))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2.lut_mask = 16'hE101;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N8
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & 
// (((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout) # (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & ((((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout) # 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout)))))
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5 = CARRY((!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout) # (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a17_a_a19_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4.lut_mask = 16'hE10E;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N10
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout = CARRY((!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout & 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout & !cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5)))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5),
	.combout(),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7.lut_mask = 16'h0001;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N12
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout = cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8.lut_mask = 16'hF0F0;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N30
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout = (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25.lut_mask = 16'h0F00;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & (cr2instance_aMux68_a1_combout)) # (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout)))))

	.dataa(cr2instance_aMux68_a1_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34.lut_mask = 16'hB080;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N4
cycloneii_lcell_comb cr2instance_aMux37_a0(
// Equation(s):
// cr2instance_aMux37_a0_combout = (cr2instance_asegundos[1] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_asegundos[1]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux37_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux37_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux37_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y9_N5
cycloneii_lcell_ff cr2instance_as_lap3_a1_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux37_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap3[1]));

// Location: LCCOMB_X45_Y9_N4
cycloneii_lcell_comb cr2instance_aMux25_a0(
// Equation(s):
// cr2instance_aMux25_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_asegundos[1])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_asegundos[1]),
	.cin(gnd),
	.combout(cr2instance_aMux25_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux25_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux25_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N29
cycloneii_lcell_ff cr2instance_as_lap2_a1_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux25_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap2[1]));

// Location: LCCOMB_X46_Y9_N28
cycloneii_lcell_comb cr2instance_aMux70_a1(
// Equation(s):
// cr2instance_aMux70_a1_combout = (cr2instance_aMux70_a0_combout & ((cr2instance_as_lap3[1]) # ((!SW_acombout[1])))) # (!cr2instance_aMux70_a0_combout & (((cr2instance_as_lap2[1] & SW_acombout[1]))))

	.dataa(cr2instance_aMux70_a0_combout),
	.datab(cr2instance_as_lap3[1]),
	.datac(cr2instance_as_lap2[1]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux70_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux70_a1.lut_mask = 16'hD8AA;
defparam cr2instance_aMux70_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N10
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr6_a6(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr6_a6_combout = cr2instance_aMux70_a1_combout $ (((!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout) # (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout)))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux70_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr6_a6_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr6_a6.lut_mask = 16'hCE31;
defparam cr2instance_aseg7instance0_aWideOr6_a6.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N0
cycloneii_lcell_comb cr2instance_aMux26_a0(
// Equation(s):
// cr2instance_aMux26_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_asegundos[0])

	.dataa(vcc),
	.datab(cr2instance_acont_lap[1]),
	.datac(cr2instance_asegundos[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMux26_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux26_a0.lut_mask = 16'h3030;
defparam cr2instance_aMux26_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N3
cycloneii_lcell_ff cr2instance_as_lap2_a0_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux26_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap2[0]));

// Location: LCCOMB_X46_Y9_N2
cycloneii_lcell_comb cr2instance_aMux71_a0(
// Equation(s):
// cr2instance_aMux71_a0_combout = (SW_acombout[0] & (((SW_acombout[1])))) # (!SW_acombout[0] & ((SW_acombout[1] & ((cr2instance_as_lap2[0]))) # (!SW_acombout[1] & (cr2instance_asegundos[0]))))

	.dataa(SW_acombout[0]),
	.datab(cr2instance_asegundos[0]),
	.datac(cr2instance_as_lap2[0]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux71_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux71_a0.lut_mask = 16'hFA44;
defparam cr2instance_aMux71_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N29
cycloneii_lcell_ff cr2instance_as_lap1_a0_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux26_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap1[0]));

// Location: LCCOMB_X45_Y9_N28
cycloneii_lcell_comb cr2instance_aMux71_a1(
// Equation(s):
// cr2instance_aMux71_a1_combout = (cr2instance_aMux71_a0_combout & ((cr2instance_as_lap3[0]) # ((!SW_acombout[0])))) # (!cr2instance_aMux71_a0_combout & (((cr2instance_as_lap1[0] & SW_acombout[0]))))

	.dataa(cr2instance_as_lap3[0]),
	.datab(cr2instance_aMux71_a0_combout),
	.datac(cr2instance_as_lap1[0]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux71_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux71_a1.lut_mask = 16'hB8CC;
defparam cr2instance_aMux71_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr6_a4(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr6_a4_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout & (((cr2instance_aMux71_a1_combout)))) # (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout & ((cr2instance_aMux71_a1_combout))) # (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout & ((cr2instance_aseg7instance0_aWideOr6_a6_combout) 
// # (!cr2instance_aMux71_a1_combout)))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datac(cr2instance_aseg7instance0_aWideOr6_a6_combout),
	.datad(cr2instance_aMux71_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr6_a4_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr6_a4.lut_mask = 16'hFE11;
defparam cr2instance_aseg7instance0_aWideOr6_a4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout = (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27.lut_mask = 16'h0F00;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux70_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux70_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28.lut_mask = 16'hF000;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout = (((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout) # 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout)))
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1 = CARRY((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout) # 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0.lut_mask = 16'h11EE;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1 & 
// (((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout) # (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1 & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout)))
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3 = CARRY((!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout 
// & !cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1)))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2.lut_mask = 16'hE101;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr6_a3(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr6_a3_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout & (cr2instance_aMux71_a1_combout & 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout $ (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout & 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout $ (cr2instance_aMux71_a1_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout),
	.datad(cr2instance_aMux71_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr6_a3_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr6_a3.lut_mask = 16'h2904;
defparam cr2instance_aseg7instance0_aWideOr6_a3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr6_a2(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr6_a2_combout = (cr2instance_aseg7instance0_aWideOr6_a6_combout & (cr2instance_aMux71_a1_combout $ (((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout) # 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout))))) # (!cr2instance_aseg7instance0_aWideOr6_a6_combout & (cr2instance_aMux71_a1_combout & ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout) 
// # (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.datac(cr2instance_aseg7instance0_aWideOr6_a6_combout),
	.datad(cr2instance_aMux71_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr6_a2_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr6_a2.lut_mask = 16'h1EE0;
defparam cr2instance_aseg7instance0_aWideOr6_a2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N0
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout = (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout)

	.dataa(vcc),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a4_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24.lut_mask = 16'h3030;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3 & 
// (((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout) # (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3 & ((((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout) # 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout)))))
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5 = CARRY((!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3 & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout) # (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4.lut_mask = 16'hE10E;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N26
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout = CARRY((!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a33_combout & 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout & !cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5)))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a33_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5),
	.combout(),
	.cout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout));
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7.lut_mask = 16'h0001;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout = cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8.lut_mask = 16'hF0F0;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr6_a5(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr6_a5_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (cr2instance_aseg7instance0_aWideOr6_a4_combout & ((cr2instance_aseg7instance0_aWideOr6_a2_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (((cr2instance_aseg7instance0_aWideOr6_a3_combout))))

	.dataa(cr2instance_aseg7instance0_aWideOr6_a4_combout),
	.datab(cr2instance_aseg7instance0_aWideOr6_a3_combout),
	.datac(cr2instance_aseg7instance0_aWideOr6_a2_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr6_a5_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr6_a5.lut_mask = 16'hA0CC;
defparam cr2instance_aseg7instance0_aWideOr6_a5.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr5_a0(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr5_a0_combout = (cr2instance_aMux71_a1_combout & (cr2instance_aMux70_a1_combout $ (((!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout & 
// !cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout))))) # (!cr2instance_aMux71_a1_combout & ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout) # 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout) # (cr2instance_aMux70_a1_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datab(cr2instance_aMux71_a1_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datad(cr2instance_aMux70_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr5_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr5_a0.lut_mask = 16'hFB36;
defparam cr2instance_aseg7instance0_aWideOr5_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr5_a1(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr5_a1_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout & ((cr2instance_aMux71_a1_combout & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout))) # (!cr2instance_aMux71_a1_combout & (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout & (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout & 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout $ (cr2instance_aMux71_a1_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout),
	.datad(cr2instance_aMux71_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr5_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr5_a1.lut_mask = 16'hA4C8;
defparam cr2instance_aseg7instance0_aWideOr5_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr5_a2(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr5_a2_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout) # ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout) # 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout & cr2instance_aMux71_a1_combout)))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.datad(cr2instance_aMux71_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr5_a2_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr5_a2.lut_mask = 16'hFEFA;
defparam cr2instance_aseg7instance0_aWideOr5_a2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr5_a3(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr5_a3_combout = (cr2instance_aseg7instance0_aWideOr5_a2_combout) # ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout & cr2instance_aMux71_a1_combout))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datab(cr2instance_aseg7instance0_aWideOr5_a2_combout),
	.datac(cr2instance_aMux71_a1_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr5_a3_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr5_a3.lut_mask = 16'hECEC;
defparam cr2instance_aseg7instance0_aWideOr5_a3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr5_a4(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr5_a4_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (cr2instance_aseg7instance0_aWideOr5_a0_combout & ((cr2instance_aseg7instance0_aWideOr5_a3_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (((cr2instance_aseg7instance0_aWideOr5_a1_combout))))

	.dataa(cr2instance_aseg7instance0_aWideOr5_a0_combout),
	.datab(cr2instance_aseg7instance0_aWideOr5_a1_combout),
	.datac(cr2instance_aseg7instance0_aWideOr5_a3_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr5_a4_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr5_a4.lut_mask = 16'hA0CC;
defparam cr2instance_aseg7instance0_aWideOr5_a4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & ((cr2instance_aMux70_a1_combout))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout))

	.dataa(vcc),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout),
	.datad(cr2instance_aMux70_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30.lut_mask = 16'hFC30;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout) # ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (((cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32.lut_mask = 16'hFCB8;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N14
cycloneii_lcell_comb cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31(
// Equation(s):
// cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout) # ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (((cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.datad(cr2instance_aMod0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout),
	.cin(gnd),
	.combout(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31.lut_mask = 16'hFBC8;
defparam cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr4_a0(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr4_a0_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & 
// ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout) # (!cr2instance_aMux71_a1_combout)))) # (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & !cr2instance_aMux71_a1_combout)))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.datad(cr2instance_aMux71_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr4_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr4_a0.lut_mask = 16'h80C2;
defparam cr2instance_aseg7instance0_aWideOr4_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr3_a0(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr3_a0_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & ((cr2instance_aMux71_a1_combout))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & !cr2instance_aMux71_a1_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout $ 
// (cr2instance_aMux71_a1_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.datad(cr2instance_aMux71_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr3_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr3_a0.lut_mask = 16'hA118;
defparam cr2instance_aseg7instance0_aWideOr3_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr2_a0(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr2_a0_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & ((cr2instance_aMux71_a1_combout)))) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout)) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & ((cr2instance_aMux71_a1_combout)))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.datad(cr2instance_aMux71_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr2_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr2_a0.lut_mask = 16'h3710;
defparam cr2instance_aseg7instance0_aWideOr2_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N0
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr1_a0(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr1_a0_combout = (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & ((cr2instance_aMux71_a1_combout) # 
// (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout)))) # (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & (cr2instance_aMux71_a1_combout & 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout $ (!cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.datad(cr2instance_aMux71_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr1_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr1_a0.lut_mask = 16'h6302;
defparam cr2instance_aseg7instance0_aWideOr1_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
cycloneii_lcell_comb cr2instance_aseg7instance0_aWideOr0_a0(
// Equation(s):
// cr2instance_aseg7instance0_aWideOr0_a0_combout = (cr2instance_aMux71_a1_combout & ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout) # (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout $ 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout)))) # (!cr2instance_aMux71_a1_combout & ((cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout) # 
// (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout $ (cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout))))

	.dataa(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.datab(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.datac(cr2instance_aMod0_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.datad(cr2instance_aMux71_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance0_aWideOr0_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance0_aWideOr0_a0.lut_mask = 16'hDEBE;
defparam cr2instance_aseg7instance0_aWideOr0_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N24
cycloneii_lcell_comb cr2instance_aMux35_a0(
// Equation(s):
// cr2instance_aMux35_a0_combout = (cr2instance_asegundos[3] & !cr2instance_acont_lap[0])

	.dataa(cr2instance_asegundos[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux35_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux35_a0.lut_mask = 16'h00AA;
defparam cr2instance_aMux35_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y9_N25
cycloneii_lcell_ff cr2instance_as_lap3_a3_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux35_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap3[3]));

// Location: LCFF_X44_Y9_N7
cycloneii_lcell_ff cr2instance_asegundos_a3_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_asegundos_a3_a_a12_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan2_a1_combout),
	.sload(gnd),
	.ena(cr2instance_asegundos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_asegundos[3]));

// Location: LCCOMB_X45_Y9_N16
cycloneii_lcell_comb cr2instance_aMux23_a0(
// Equation(s):
// cr2instance_aMux23_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_asegundos[3])

	.dataa(vcc),
	.datab(cr2instance_acont_lap[1]),
	.datac(cr2instance_asegundos[3]),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMux23_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux23_a0.lut_mask = 16'h3030;
defparam cr2instance_aMux23_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N25
cycloneii_lcell_ff cr2instance_as_lap2_a3_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux23_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_as_lap2[3]));

// Location: LCCOMB_X46_Y9_N24
cycloneii_lcell_comb cr2instance_aMux68_a1(
// Equation(s):
// cr2instance_aMux68_a1_combout = (cr2instance_aMux68_a0_combout & ((cr2instance_as_lap3[3]) # ((!SW_acombout[1])))) # (!cr2instance_aMux68_a0_combout & (((cr2instance_as_lap2[3] & SW_acombout[1]))))

	.dataa(cr2instance_aMux68_a0_combout),
	.datab(cr2instance_as_lap3[3]),
	.datac(cr2instance_as_lap2[3]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux68_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux68_a1.lut_mask = 16'hD8AA;
defparam cr2instance_aMux68_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout = (cr2instance_aMux67_a1_combout & (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1 & VCC)) # (!cr2instance_aMux67_a1_combout & 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1))
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 = CARRY((!cr2instance_aMux67_a1_combout & !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1))

	.dataa(cr2instance_aMux67_a1_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2.lut_mask = 16'hA505;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout = !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6.lut_mask = 16'h0F0F;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux66_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(vcc),
	.datad(cr2instance_aMux66_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16.lut_mask = 16'hCC00;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux67_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(cr2instance_aMux67_a1_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18.lut_mask = 16'hC0C0;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a17_a_a18.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout & 
// !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21.lut_mask = 16'h00AA;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout = (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux69_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(cr2instance_aMux69_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23.lut_mask = 16'h0F00;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a15_a_a23.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 & 
// (((cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout) # (cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout)))) # 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 & (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout & (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout)))
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 = CARRY((!cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout & (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout 
// & !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1)))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2.lut_mask = 16'hE101;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout = CARRY((!cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout & 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout & !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5)))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5),
	.combout(),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7.lut_mask = 16'h0001;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout = cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8.lut_mask = 16'hF0F0;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a30(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a30_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// ((cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & (cr2instance_aMux67_a1_combout)) # (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// ((cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout)))))

	.dataa(cr2instance_aMux67_a1_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.datad(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a30_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a30.lut_mask = 16'h88C0;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a30.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout = (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25.lut_mask = 16'h0F00;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux69_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux69_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26.lut_mask = 16'hF000;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout = (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux70_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux70_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29.lut_mask = 16'h0F00;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1_cout = CARRY((cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout) # 
// (cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1_cout));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1.lut_mask = 16'h00EE;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3_cout = CARRY((!cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout & 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout & !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1_cout)))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1_cout),
	.combout(),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3_cout));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3.lut_mask = 16'h0001;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5_cout = CARRY((!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3_cout & 
// ((cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a31_combout) # (cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout))))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a31_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3_cout),
	.combout(),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5_cout));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5.lut_mask = 16'h000E;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout = CARRY((!cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout & 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a30_combout & !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5_cout)))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aStageOut_a23_a_a30_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5_cout),
	.combout(),
	.cout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout));
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7.lut_mask = 16'h0001;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneii_lcell_comb cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8(
// Equation(s):
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout = cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout),
	.combout(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8.lut_mask = 16'hF0F0;
defparam cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N8
cycloneii_lcell_comb cr2instance_aseg7instance1_aWideOr6_a0(
// Equation(s):
// cr2instance_aseg7instance1_aWideOr6_a0_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout $ 
// (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout)))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aseg7instance1_aWideOr6_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance1_aWideOr6_a0.lut_mask = 16'h4848;
defparam cr2instance_aseg7instance1_aWideOr6_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N26
cycloneii_lcell_comb cr2instance_aseg7instance1_aWideOr5_a0(
// Equation(s):
// cr2instance_aseg7instance1_aWideOr5_a0_combout = (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout $ 
// (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout)))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aseg7instance1_aWideOr5_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance1_aWideOr5_a0.lut_mask = 16'h1414;
defparam cr2instance_aseg7instance1_aWideOr5_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N28
cycloneii_lcell_comb cr2instance_aseg7instance1_aWideOr4_a0(
// Equation(s):
// cr2instance_aseg7instance1_aWideOr4_a0_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aseg7instance1_aWideOr4_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance1_aWideOr4_a0.lut_mask = 16'h2020;
defparam cr2instance_aseg7instance1_aWideOr4_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N10
cycloneii_lcell_comb cr2instance_aseg7instance1_aWideOr3_a0(
// Equation(s):
// cr2instance_aseg7instance1_aWideOr3_a0_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout)) # (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout $ (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout)))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aseg7instance1_aWideOr3_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance1_aWideOr3_a0.lut_mask = 16'h4949;
defparam cr2instance_aseg7instance1_aWideOr3_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N16
cycloneii_lcell_comb cr2instance_aseg7instance1_aWideOr2_a0(
// Equation(s):
// cr2instance_aseg7instance1_aWideOr2_a0_combout = ((!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout)) # 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout)

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aseg7instance1_aWideOr2_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance1_aWideOr2_a0.lut_mask = 16'h4F4F;
defparam cr2instance_aseg7instance1_aWideOr2_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N18
cycloneii_lcell_comb cr2instance_aseg7instance1_aWideOr1_a0(
// Equation(s):
// cr2instance_aseg7instance1_aWideOr1_a0_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & ((!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout) # 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout))) # (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & !cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aseg7instance1_aWideOr1_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance1_aWideOr1_a0.lut_mask = 16'h2B2B;
defparam cr2instance_aseg7instance1_aWideOr1_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N0
cycloneii_lcell_comb cr2instance_aseg7instance1_aWideOr0_a0(
// Equation(s):
// cr2instance_aseg7instance1_aWideOr0_a0_combout = (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout)) # 
// (!cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & ((cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout) # 
// (cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout)))

	.dataa(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv0_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aseg7instance1_aWideOr0_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance1_aWideOr0_a0.lut_mask = 16'h7676;
defparam cr2instance_aseg7instance1_aWideOr0_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N16
cycloneii_lcell_comb cr2instance_aminutos_a0_a_a6(
// Equation(s):
// cr2instance_aminutos_a0_a_a6_combout = cr2instance_aminutos[0] $ (VCC)
// cr2instance_aminutos_a0_a_a7 = CARRY(cr2instance_aminutos[0])

	.dataa(cr2instance_aminutos[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aminutos_a0_a_a6_combout),
	.cout(cr2instance_aminutos_a0_a_a7));
// synopsys translate_off
defparam cr2instance_aminutos_a0_a_a6.lut_mask = 16'h55AA;
defparam cr2instance_aminutos_a0_a_a6.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N18
cycloneii_lcell_comb cr2instance_aminutos_a1_a_a8(
// Equation(s):
// cr2instance_aminutos_a1_a_a8_combout = (cr2instance_aminutos[1] & (!cr2instance_aminutos_a0_a_a7)) # (!cr2instance_aminutos[1] & ((cr2instance_aminutos_a0_a_a7) # (GND)))
// cr2instance_aminutos_a1_a_a9 = CARRY((!cr2instance_aminutos_a0_a_a7) # (!cr2instance_aminutos[1]))

	.dataa(vcc),
	.datab(cr2instance_aminutos[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aminutos_a0_a_a7),
	.combout(cr2instance_aminutos_a1_a_a8_combout),
	.cout(cr2instance_aminutos_a1_a_a9));
// synopsys translate_off
defparam cr2instance_aminutos_a1_a_a8.lut_mask = 16'h3C3F;
defparam cr2instance_aminutos_a1_a_a8.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N20
cycloneii_lcell_comb cr2instance_aminutos_a2_a_a10(
// Equation(s):
// cr2instance_aminutos_a2_a_a10_combout = (cr2instance_aminutos[2] & (cr2instance_aminutos_a1_a_a9 $ (GND))) # (!cr2instance_aminutos[2] & (!cr2instance_aminutos_a1_a_a9 & VCC))
// cr2instance_aminutos_a2_a_a11 = CARRY((cr2instance_aminutos[2] & !cr2instance_aminutos_a1_a_a9))

	.dataa(cr2instance_aminutos[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aminutos_a1_a_a9),
	.combout(cr2instance_aminutos_a2_a_a10_combout),
	.cout(cr2instance_aminutos_a2_a_a11));
// synopsys translate_off
defparam cr2instance_aminutos_a2_a_a10.lut_mask = 16'hA50A;
defparam cr2instance_aminutos_a2_a_a10.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N22
cycloneii_lcell_comb cr2instance_aminutos_a3_a_a12(
// Equation(s):
// cr2instance_aminutos_a3_a_a12_combout = (cr2instance_aminutos[3] & (!cr2instance_aminutos_a2_a_a11)) # (!cr2instance_aminutos[3] & ((cr2instance_aminutos_a2_a_a11) # (GND)))
// cr2instance_aminutos_a3_a_a13 = CARRY((!cr2instance_aminutos_a2_a_a11) # (!cr2instance_aminutos[3]))

	.dataa(vcc),
	.datab(cr2instance_aminutos[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aminutos_a2_a_a11),
	.combout(cr2instance_aminutos_a3_a_a12_combout),
	.cout(cr2instance_aminutos_a3_a_a13));
// synopsys translate_off
defparam cr2instance_aminutos_a3_a_a12.lut_mask = 16'h3C3F;
defparam cr2instance_aminutos_a3_a_a12.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N2
cycloneii_lcell_comb cr2instance_aminutos_a5_a_a18(
// Equation(s):
// cr2instance_aminutos_a5_a_a18_combout = (!cr2instance_aLessThan2_a0_combout & (cr2instance_asegundos[3] & (cr2instance_asegundos[4] & cr2instance_asegundos_a5_a_a18_combout)))

	.dataa(cr2instance_aLessThan2_a0_combout),
	.datab(cr2instance_asegundos[3]),
	.datac(cr2instance_asegundos[4]),
	.datad(cr2instance_asegundos_a5_a_a18_combout),
	.cin(gnd),
	.combout(cr2instance_aminutos_a5_a_a18_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aminutos_a5_a_a18.lut_mask = 16'h4000;
defparam cr2instance_aminutos_a5_a_a18.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N23
cycloneii_lcell_ff cr2instance_aminutos_a3_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_aminutos_a3_a_a12_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan3_a1_combout),
	.sload(gnd),
	.ena(cr2instance_aminutos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_aminutos[3]));

// Location: LCCOMB_X49_Y9_N24
cycloneii_lcell_comb cr2instance_aminutos_a4_a_a14(
// Equation(s):
// cr2instance_aminutos_a4_a_a14_combout = (cr2instance_aminutos[4] & (cr2instance_aminutos_a3_a_a13 $ (GND))) # (!cr2instance_aminutos[4] & (!cr2instance_aminutos_a3_a_a13 & VCC))
// cr2instance_aminutos_a4_a_a15 = CARRY((cr2instance_aminutos[4] & !cr2instance_aminutos_a3_a_a13))

	.dataa(cr2instance_aminutos[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aminutos_a3_a_a13),
	.combout(cr2instance_aminutos_a4_a_a14_combout),
	.cout(cr2instance_aminutos_a4_a_a15));
// synopsys translate_off
defparam cr2instance_aminutos_a4_a_a14.lut_mask = 16'hA50A;
defparam cr2instance_aminutos_a4_a_a14.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y9_N25
cycloneii_lcell_ff cr2instance_aminutos_a4_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_aminutos_a4_a_a14_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan3_a1_combout),
	.sload(gnd),
	.ena(cr2instance_aminutos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_aminutos[4]));

// Location: LCCOMB_X49_Y9_N26
cycloneii_lcell_comb cr2instance_aminutos_a5_a_a16(
// Equation(s):
// cr2instance_aminutos_a5_a_a16_combout = cr2instance_aminutos_a4_a_a15 $ (cr2instance_aminutos[5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aminutos[5]),
	.cin(cr2instance_aminutos_a4_a_a15),
	.combout(cr2instance_aminutos_a5_a_a16_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aminutos_a5_a_a16.lut_mask = 16'h0FF0;
defparam cr2instance_aminutos_a5_a_a16.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y9_N27
cycloneii_lcell_ff cr2instance_aminutos_a5_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_aminutos_a5_a_a16_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan3_a1_combout),
	.sload(gnd),
	.ena(cr2instance_aminutos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_aminutos[5]));

// Location: LCFF_X49_Y9_N17
cycloneii_lcell_ff cr2instance_aminutos_a0_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_aminutos_a0_a_a6_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan3_a1_combout),
	.sload(gnd),
	.ena(cr2instance_aminutos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_aminutos[0]));

// Location: LCCOMB_X48_Y9_N8
cycloneii_lcell_comb cr2instance_aLessThan3_a0(
// Equation(s):
// cr2instance_aLessThan3_a0_combout = ((!cr2instance_aminutos[2] & ((!cr2instance_aminutos[0]) # (!cr2instance_aminutos[1])))) # (!cr2instance_aminutos[5])

	.dataa(cr2instance_aminutos[1]),
	.datab(cr2instance_aminutos[5]),
	.datac(cr2instance_aminutos[0]),
	.datad(cr2instance_aminutos[2]),
	.cin(gnd),
	.combout(cr2instance_aLessThan3_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan3_a0.lut_mask = 16'h337F;
defparam cr2instance_aLessThan3_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N4
cycloneii_lcell_comb cr2instance_aLessThan3_a1(
// Equation(s):
// cr2instance_aLessThan3_a1_combout = (cr2instance_aminutos[3] & (cr2instance_aminutos[4] & !cr2instance_aLessThan3_a0_combout))

	.dataa(vcc),
	.datab(cr2instance_aminutos[3]),
	.datac(cr2instance_aminutos[4]),
	.datad(cr2instance_aLessThan3_a0_combout),
	.cin(gnd),
	.combout(cr2instance_aLessThan3_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aLessThan3_a1.lut_mask = 16'h00C0;
defparam cr2instance_aLessThan3_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N19
cycloneii_lcell_ff cr2instance_aminutos_a1_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_aminutos_a1_a_a8_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan3_a1_combout),
	.sload(gnd),
	.ena(cr2instance_aminutos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_aminutos[1]));

// Location: LCFF_X49_Y9_N21
cycloneii_lcell_ff cr2instance_aminutos_a2_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_aminutos_a2_a_a10_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan3_a1_combout),
	.sload(gnd),
	.ena(cr2instance_aminutos_a5_a_a18_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_aminutos[2]));

// Location: LCCOMB_X47_Y9_N22
cycloneii_lcell_comb cr2instance_aMux42_a0(
// Equation(s):
// cr2instance_aMux42_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_aminutos[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_aminutos[2]),
	.cin(gnd),
	.combout(cr2instance_aMux42_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux42_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux42_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y8_N19
cycloneii_lcell_ff cr2instance_am_lap2_a2_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux42_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap2[2]));

// Location: LCCOMB_X47_Y8_N18
cycloneii_lcell_comb cr2instance_aMux75_a0(
// Equation(s):
// cr2instance_aMux75_a0_combout = (SW_acombout[1] & (((cr2instance_am_lap2[2]) # (SW_acombout[0])))) # (!SW_acombout[1] & (cr2instance_aminutos[2] & ((!SW_acombout[0]))))

	.dataa(SW_acombout[1]),
	.datab(cr2instance_aminutos[2]),
	.datac(cr2instance_am_lap2[2]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux75_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux75_a0.lut_mask = 16'hAAE4;
defparam cr2instance_aMux75_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N10
cycloneii_lcell_comb cr2instance_aMux54_a0(
// Equation(s):
// cr2instance_aMux54_a0_combout = (cr2instance_aminutos[2] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(cr2instance_aminutos[2]),
	.datac(vcc),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux54_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux54_a0.lut_mask = 16'h00CC;
defparam cr2instance_aMux54_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N11
cycloneii_lcell_ff cr2instance_am_lap3_a2_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux54_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap3[2]));

// Location: LCCOMB_X47_Y8_N4
cycloneii_lcell_comb cr2instance_aMux75_a1(
// Equation(s):
// cr2instance_aMux75_a1_combout = (cr2instance_aMux75_a0_combout & (((cr2instance_am_lap3[2]) # (!SW_acombout[0])))) # (!cr2instance_aMux75_a0_combout & (cr2instance_am_lap1[2] & ((SW_acombout[0]))))

	.dataa(cr2instance_am_lap1[2]),
	.datab(cr2instance_aMux75_a0_combout),
	.datac(cr2instance_am_lap3[2]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux75_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux75_a1.lut_mask = 16'hE2CC;
defparam cr2instance_aMux75_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N28
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout = (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux75_a1_combout)

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aMux75_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23.lut_mask = 16'h5500;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N8
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout = (((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout) # 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout)))
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 = CARRY((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout) # 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a15_a_a23_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0.lut_mask = 16'h11EE;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N10
cycloneii_lcell_comb cr2instance_aMux39_a0(
// Equation(s):
// cr2instance_aMux39_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_aminutos[5])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_aminutos[5]),
	.cin(gnd),
	.combout(cr2instance_aMux39_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux39_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux39_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N19
cycloneii_lcell_ff cr2instance_am_lap1_a5_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux39_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap1[5]));

// Location: LCCOMB_X45_Y9_N18
cycloneii_lcell_comb cr2instance_aMux72_a0(
// Equation(s):
// cr2instance_aMux72_a0_combout = (SW_acombout[1] & (((SW_acombout[0])))) # (!SW_acombout[1] & ((SW_acombout[0] & ((cr2instance_am_lap1[5]))) # (!SW_acombout[0] & (cr2instance_aminutos[5]))))

	.dataa(SW_acombout[1]),
	.datab(cr2instance_aminutos[5]),
	.datac(cr2instance_am_lap1[5]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux72_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux72_a0.lut_mask = 16'hFA44;
defparam cr2instance_aMux72_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N16
cycloneii_lcell_comb cr2instance_aMux51_a0(
// Equation(s):
// cr2instance_aMux51_a0_combout = (cr2instance_aminutos[5] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aminutos[5]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux51_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux51_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux51_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N17
cycloneii_lcell_ff cr2instance_am_lap3_a5_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux51_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap3[5]));

// Location: LCCOMB_X45_Y9_N12
cycloneii_lcell_comb cr2instance_aMux72_a1(
// Equation(s):
// cr2instance_aMux72_a1_combout = (cr2instance_aMux72_a0_combout & (((cr2instance_am_lap3[5]) # (!SW_acombout[1])))) # (!cr2instance_aMux72_a0_combout & (cr2instance_am_lap2[5] & ((SW_acombout[1]))))

	.dataa(cr2instance_am_lap2[5]),
	.datab(cr2instance_aMux72_a0_combout),
	.datac(cr2instance_am_lap3[5]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux72_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux72_a1.lut_mask = 16'hE2CC;
defparam cr2instance_aMux72_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N16
cycloneii_lcell_comb cr2instance_aMux40_a0(
// Equation(s):
// cr2instance_aMux40_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_aminutos[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_aminutos[4]),
	.cin(gnd),
	.combout(cr2instance_aMux40_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux40_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux40_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N17
cycloneii_lcell_ff cr2instance_am_lap1_a4_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux40_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap1[4]));

// Location: LCCOMB_X49_Y8_N6
cycloneii_lcell_comb cr2instance_aMux52_a0(
// Equation(s):
// cr2instance_aMux52_a0_combout = (cr2instance_aminutos[4] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aminutos[4]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux52_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux52_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux52_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N7
cycloneii_lcell_ff cr2instance_am_lap3_a4_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux52_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap3[4]));

// Location: LCCOMB_X48_Y9_N4
cycloneii_lcell_comb cr2instance_aMux73_a1(
// Equation(s):
// cr2instance_aMux73_a1_combout = (cr2instance_aMux73_a0_combout & (((cr2instance_am_lap3[4])) # (!SW_acombout[0]))) # (!cr2instance_aMux73_a0_combout & (SW_acombout[0] & (cr2instance_am_lap1[4])))

	.dataa(cr2instance_aMux73_a0_combout),
	.datab(SW_acombout[0]),
	.datac(cr2instance_am_lap1[4]),
	.datad(cr2instance_am_lap3[4]),
	.cin(gnd),
	.combout(cr2instance_aMux73_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux73_a1.lut_mask = 16'hEA62;
defparam cr2instance_aMux73_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N14
cycloneii_lcell_comb cr2instance_aMux41_a0(
// Equation(s):
// cr2instance_aMux41_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_aminutos[3])

	.dataa(vcc),
	.datab(cr2instance_acont_lap[1]),
	.datac(vcc),
	.datad(cr2instance_aminutos[3]),
	.cin(gnd),
	.combout(cr2instance_aMux41_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux41_a0.lut_mask = 16'h3300;
defparam cr2instance_aMux41_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N15
cycloneii_lcell_ff cr2instance_am_lap2_a3_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux41_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap2[3]));

// Location: LCFF_X45_Y9_N23
cycloneii_lcell_ff cr2instance_am_lap1_a3_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux41_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap1[3]));

// Location: LCCOMB_X45_Y9_N22
cycloneii_lcell_comb cr2instance_aMux74_a0(
// Equation(s):
// cr2instance_aMux74_a0_combout = (SW_acombout[0] & (((cr2instance_am_lap1[3]) # (SW_acombout[1])))) # (!SW_acombout[0] & (cr2instance_aminutos[3] & ((!SW_acombout[1]))))

	.dataa(cr2instance_aminutos[3]),
	.datab(SW_acombout[0]),
	.datac(cr2instance_am_lap1[3]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux74_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux74_a0.lut_mask = 16'hCCE2;
defparam cr2instance_aMux74_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N28
cycloneii_lcell_comb cr2instance_aMux74_a1(
// Equation(s):
// cr2instance_aMux74_a1_combout = (SW_acombout[1] & ((cr2instance_aMux74_a0_combout & (cr2instance_am_lap3[3])) # (!cr2instance_aMux74_a0_combout & ((cr2instance_am_lap2[3]))))) # (!SW_acombout[1] & (((cr2instance_aMux74_a0_combout))))

	.dataa(cr2instance_am_lap3[3]),
	.datab(cr2instance_am_lap2[3]),
	.datac(SW_acombout[1]),
	.datad(cr2instance_aMux74_a0_combout),
	.cin(gnd),
	.combout(cr2instance_aMux74_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux74_a1.lut_mask = 16'hAFC0;
defparam cr2instance_aMux74_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N0
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout = cr2instance_aMux74_a1_combout $ (VCC)
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1 = CARRY(cr2instance_aMux74_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aMux74_a1_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0.lut_mask = 16'h33CC;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N2
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout = (cr2instance_aMux73_a1_combout & (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1 & VCC)) # (!cr2instance_aMux73_a1_combout & 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1))
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 = CARRY((!cr2instance_aMux73_a1_combout & !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1))

	.dataa(vcc),
	.datab(cr2instance_aMux73_a1_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2.lut_mask = 16'hC303;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N4
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout = (cr2instance_aMux72_a1_combout & (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 $ (GND))) # (!cr2instance_aMux72_a1_combout & 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 & VCC))
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5 = CARRY((cr2instance_aMux72_a1_combout & !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3))

	.dataa(vcc),
	.datab(cr2instance_aMux72_a1_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4.lut_mask = 16'hC30C;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N6
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout = !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6.lut_mask = 16'h0F0F;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N30
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout = (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout)

	.dataa(vcc),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17.lut_mask = 16'h3030;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N28
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux73_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(cr2instance_aMux73_a1_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18.lut_mask = 16'hC0C0;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N26
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout & 
// !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(vcc),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21.lut_mask = 16'h0C0C;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N10
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 & 
// (((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout) # (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout)))
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 = CARRY((!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout 
// & !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1)))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2.lut_mask = 16'hE101;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N14
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout = CARRY((!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout & 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout & !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5)))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5),
	.combout(),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7.lut_mask = 16'h0001;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N16
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout = cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8.lut_mask = 16'hF0F0;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N0
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout & 
// !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout)

	.dataa(vcc),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a0_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27.lut_mask = 16'h0C0C;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N4
cycloneii_lcell_comb cr2instance_aMux55_a0(
// Equation(s):
// cr2instance_aMux55_a0_combout = (cr2instance_aminutos[1] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(cr2instance_aminutos[1]),
	.datac(vcc),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux55_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux55_a0.lut_mask = 16'h00CC;
defparam cr2instance_aMux55_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N5
cycloneii_lcell_ff cr2instance_am_lap3_a1_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux55_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap3[1]));

// Location: LCCOMB_X46_Y9_N4
cycloneii_lcell_comb cr2instance_aMux43_a0(
// Equation(s):
// cr2instance_aMux43_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_aminutos[1])

	.dataa(vcc),
	.datab(cr2instance_acont_lap[1]),
	.datac(vcc),
	.datad(cr2instance_aminutos[1]),
	.cin(gnd),
	.combout(cr2instance_aMux43_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux43_a0.lut_mask = 16'h3300;
defparam cr2instance_aMux43_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N5
cycloneii_lcell_ff cr2instance_am_lap2_a1_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux43_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap2[1]));

// Location: LCCOMB_X47_Y9_N18
cycloneii_lcell_comb cr2instance_aMux76_a1(
// Equation(s):
// cr2instance_aMux76_a1_combout = (cr2instance_aMux76_a0_combout & ((cr2instance_am_lap3[1]) # ((!SW_acombout[1])))) # (!cr2instance_aMux76_a0_combout & (((cr2instance_am_lap2[1] & SW_acombout[1]))))

	.dataa(cr2instance_aMux76_a0_combout),
	.datab(cr2instance_am_lap3[1]),
	.datac(cr2instance_am_lap2[1]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux76_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux76_a1.lut_mask = 16'hD8AA;
defparam cr2instance_aMux76_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N10
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr6_a6(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr6_a6_combout = cr2instance_aMux76_a1_combout $ (((!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout) # (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout)))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux76_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr6_a6_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr6_a6.lut_mask = 16'hAE51;
defparam cr2instance_aseg7instance2_aWideOr6_a6.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N26
cycloneii_lcell_comb cr2instance_aMux56_a0(
// Equation(s):
// cr2instance_aMux56_a0_combout = (cr2instance_aminutos[0] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aminutos[0]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux56_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux56_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux56_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N27
cycloneii_lcell_ff cr2instance_am_lap3_a0_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux56_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap3[0]));

// Location: LCCOMB_X47_Y9_N20
cycloneii_lcell_comb cr2instance_aMux44_a0(
// Equation(s):
// cr2instance_aMux44_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_aminutos[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_aminutos[0]),
	.cin(gnd),
	.combout(cr2instance_aMux44_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux44_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux44_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N21
cycloneii_lcell_ff cr2instance_am_lap1_a0_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux44_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_am_lap1[0]));

// Location: LCCOMB_X47_Y8_N0
cycloneii_lcell_comb cr2instance_aMux77_a1(
// Equation(s):
// cr2instance_aMux77_a1_combout = (cr2instance_aMux77_a0_combout & ((cr2instance_am_lap3[0]) # ((!SW_acombout[0])))) # (!cr2instance_aMux77_a0_combout & (((cr2instance_am_lap1[0] & SW_acombout[0]))))

	.dataa(cr2instance_aMux77_a0_combout),
	.datab(cr2instance_am_lap3[0]),
	.datac(cr2instance_am_lap1[0]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux77_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux77_a1.lut_mask = 16'hD8AA;
defparam cr2instance_aMux77_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N20
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr6_a2(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr6_a2_combout = (cr2instance_aseg7instance2_aWideOr6_a6_combout & (cr2instance_aMux77_a1_combout $ (((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout) # 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout))))) # (!cr2instance_aseg7instance2_aWideOr6_a6_combout & (cr2instance_aMux77_a1_combout & ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout) 
// # (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.datac(cr2instance_aseg7instance2_aWideOr6_a6_combout),
	.datad(cr2instance_aMux77_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr6_a2_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr6_a2.lut_mask = 16'h1EE0;
defparam cr2instance_aseg7instance2_aWideOr6_a2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N8
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout = (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux76_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux76_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29.lut_mask = 16'h0F00;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N20
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout = (((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout) # 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout)))
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1 = CARRY((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout) # 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0.lut_mask = 16'h11EE;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N28
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux75_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(vcc),
	.datad(cr2instance_aMux75_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26.lut_mask = 16'hCC00;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N22
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1 & 
// (((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout) # (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1 & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout)))
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3 = CARRY((!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout 
// & !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1)))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2.lut_mask = 16'hE101;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N30
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout & 
// !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout)

	.dataa(vcc),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25.lut_mask = 16'h0C0C;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N24
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3 & 
// (((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout) # (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3 & ((((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout) # 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout)))))
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5 = CARRY((!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3 & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout) # (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4.lut_mask = 16'hE10E;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N22
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr6_a3(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr6_a3_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout & 
// (cr2instance_aMux77_a1_combout $ (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout)))) # (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout & (cr2instance_aMux77_a1_combout 
// & (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout $ (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout))))

	.dataa(cr2instance_aMux77_a1_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout),
	.datad(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr6_a3_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr6_a3.lut_mask = 16'h2812;
defparam cr2instance_aseg7instance2_aWideOr6_a3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N24
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr6_a4(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr6_a4_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout & (((cr2instance_aMux77_a1_combout)))) # (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout & ((cr2instance_aMux77_a1_combout))) # (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout & ((cr2instance_aseg7instance2_aWideOr6_a6_combout) 
// # (!cr2instance_aMux77_a1_combout)))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datac(cr2instance_aseg7instance2_aWideOr6_a6_combout),
	.datad(cr2instance_aMux77_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr6_a4_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr6_a4.lut_mask = 16'hFE11;
defparam cr2instance_aseg7instance2_aWideOr6_a4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N20
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a33(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a33_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & (cr2instance_aMux73_a1_combout)) # (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout)))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(cr2instance_aMux73_a1_combout),
	.datad(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a33_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a33.lut_mask = 16'hA280;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a33.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N26
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout = CARRY((!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout & 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a33_combout & !cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5)))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a23_a_a33_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5),
	.combout(),
	.cout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout));
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7.lut_mask = 16'h0001;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N28
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout = cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8.lut_mask = 16'hF0F0;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N2
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr6_a5(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr6_a5_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (cr2instance_aseg7instance2_aWideOr6_a2_combout & ((cr2instance_aseg7instance2_aWideOr6_a4_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (((cr2instance_aseg7instance2_aWideOr6_a3_combout))))

	.dataa(cr2instance_aseg7instance2_aWideOr6_a2_combout),
	.datab(cr2instance_aseg7instance2_aWideOr6_a3_combout),
	.datac(cr2instance_aseg7instance2_aWideOr6_a4_combout),
	.datad(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr6_a5_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr6_a5.lut_mask = 16'hA0CC;
defparam cr2instance_aseg7instance2_aWideOr6_a5.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N6
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr5_a1(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr5_a1_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout & ((cr2instance_aMux77_a1_combout & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout))) # (!cr2instance_aMux77_a1_combout & (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout & (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout & (cr2instance_aMux77_a1_combout $ 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout))))

	.dataa(cr2instance_aMux77_a1_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout),
	.datad(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr5_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr5_a1.lut_mask = 16'hD860;
defparam cr2instance_aseg7instance2_aWideOr5_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y20_N22
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & ((cr2instance_aMux74_a1_combout))) # (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a0_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datad(cr2instance_aMux74_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34.lut_mask = 16'hA808;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N28
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr5_a0(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr5_a0_combout = (cr2instance_aMux77_a1_combout & (cr2instance_aMux76_a1_combout $ (((!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout & 
// !cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout))))) # (!cr2instance_aMux77_a1_combout & ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout) # ((cr2instance_aMux76_a1_combout) # 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout))))

	.dataa(cr2instance_aMux77_a1_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datac(cr2instance_aMux76_a1_combout),
	.datad(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr5_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr5_a0.lut_mask = 16'hF5D6;
defparam cr2instance_aseg7instance2_aWideOr5_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N8
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr5_a2(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr5_a2_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout) # ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout) # 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout & cr2instance_aMux77_a1_combout)))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.datad(cr2instance_aMux77_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr5_a2_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr5_a2.lut_mask = 16'hFEFA;
defparam cr2instance_aseg7instance2_aWideOr5_a2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N14
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr5_a3(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr5_a3_combout = (cr2instance_aseg7instance2_aWideOr5_a2_combout) # ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout & cr2instance_aMux77_a1_combout))

	.dataa(vcc),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datac(cr2instance_aseg7instance2_aWideOr5_a2_combout),
	.datad(cr2instance_aMux77_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr5_a3_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr5_a3.lut_mask = 16'hFCF0;
defparam cr2instance_aseg7instance2_aWideOr5_a3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N12
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr5_a4(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr5_a4_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (((cr2instance_aseg7instance2_aWideOr5_a0_combout & cr2instance_aseg7instance2_aWideOr5_a3_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (cr2instance_aseg7instance2_aWideOr5_a1_combout))

	.dataa(cr2instance_aseg7instance2_aWideOr5_a1_combout),
	.datab(cr2instance_aseg7instance2_aWideOr5_a0_combout),
	.datac(cr2instance_aseg7instance2_aWideOr5_a3_combout),
	.datad(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr5_a4_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr5_a4.lut_mask = 16'hC0AA;
defparam cr2instance_aseg7instance2_aWideOr5_a4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N2
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout) # ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (((cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a34_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a4_combout),
	.datad(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32.lut_mask = 16'hEEF0;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N30
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & ((cr2instance_aMux76_a1_combout))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout))

	.dataa(vcc),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a0_combout),
	.datac(cr2instance_aMux76_a1_combout),
	.datad(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30.lut_mask = 16'hF0CC;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N4
cycloneii_lcell_comb cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31(
// Equation(s):
// cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout) # ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (((cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a2_combout),
	.datad(cr2instance_aMod1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cin(gnd),
	.combout(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31.lut_mask = 16'hEEF0;
defparam cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr4_a0(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr4_a0_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & 
// ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout) # (!cr2instance_aMux77_a1_combout)))) # (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & !cr2instance_aMux77_a1_combout)))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.datad(cr2instance_aMux77_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr4_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr4_a0.lut_mask = 16'h80A4;
defparam cr2instance_aseg7instance2_aWideOr4_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N26
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr3_a0(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr3_a0_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & ((cr2instance_aMux77_a1_combout))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & !cr2instance_aMux77_a1_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout $ 
// (cr2instance_aMux77_a1_combout))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.datad(cr2instance_aMux77_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr3_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr3_a0.lut_mask = 16'hC118;
defparam cr2instance_aseg7instance2_aWideOr3_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr2_a0(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr2_a0_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & ((cr2instance_aMux77_a1_combout)))) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout)) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout & ((cr2instance_aMux77_a1_combout)))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.datad(cr2instance_aMux77_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr2_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr2_a0.lut_mask = 16'h5710;
defparam cr2instance_aseg7instance2_aWideOr2_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr1_a0(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr1_a0_combout = (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout & ((cr2instance_aMux77_a1_combout) # 
// (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout)))) # (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout & (cr2instance_aMux77_a1_combout & 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout $ (!cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.datad(cr2instance_aMux77_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr1_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr1_a0.lut_mask = 16'h6504;
defparam cr2instance_aseg7instance2_aWideOr1_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb cr2instance_aseg7instance2_aWideOr0_a0(
// Equation(s):
// cr2instance_aseg7instance2_aWideOr0_a0_combout = (cr2instance_aMux77_a1_combout & ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout) # (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout $ 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout)))) # (!cr2instance_aMux77_a1_combout & ((cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout) # 
// (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout $ (cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout))))

	.dataa(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a28_a_a32_combout),
	.datab(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a26_a_a30_combout),
	.datac(cr2instance_aMod1_aauto_generated_adivider_adivider_aStageOut_a27_a_a31_combout),
	.datad(cr2instance_aMux77_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance2_aWideOr0_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance2_aWideOr0_a0.lut_mask = 16'hBEDE;
defparam cr2instance_aseg7instance2_aWideOr0_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N14
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout = (cr2instance_aMux73_a1_combout & (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1 & VCC)) # (!cr2instance_aMux73_a1_combout & 
// (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1))
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 = CARRY((!cr2instance_aMux73_a1_combout & !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1))

	.dataa(cr2instance_aMux73_a1_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a1_a_a1),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2.lut_mask = 16'hA505;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N16
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout = (cr2instance_aMux72_a1_combout & (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 $ (GND))) # (!cr2instance_aMux72_a1_combout & 
// (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3 & VCC))
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5 = CARRY((cr2instance_aMux72_a1_combout & !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3))

	.dataa(cr2instance_aMux72_a1_combout),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a3),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4.lut_mask = 16'hA50A;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N18
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout = !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a5),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6.lut_mask = 16'h0F0F;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N24
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout & 
// !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a3_a_a4_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17.lut_mask = 16'h00F0;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N10
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux73_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(vcc),
	.datad(cr2instance_aMux73_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18.lut_mask = 16'hCC00;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a17_a_a18.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N22
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux74_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(vcc),
	.datad(cr2instance_aMux74_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20.lut_mask = 16'hCC00;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N30
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & cr2instance_aMux75_a1_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(vcc),
	.datad(cr2instance_aMux75_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22.lut_mask = 16'hCC00;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a15_a_a22.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N8
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 & 
// (((cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout) # (cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout)))) # 
// (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1 & (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout & (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout)))
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3 = CARRY((!cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout & (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout 
// & !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1)))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a21_combout),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a16_a_a20_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a1_a_a1),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a3));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2.lut_mask = 16'hE101;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N12
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout = CARRY((!cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout & 
// (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout & !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5)))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a16_combout),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a18_a_a17_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a3_a_a5),
	.combout(),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7.lut_mask = 16'h0001;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N14
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout = cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a4_a_a7_cout),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8.lut_mask = 16'hF0F0;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N0
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a30(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a30_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// ((cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & ((cr2instance_aMux73_a1_combout))) # (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & 
// (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout))))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a2_a_a2_combout),
	.datad(cr2instance_aMux73_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a30_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a30.lut_mask = 16'hA820;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a30.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N0
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout & 
// !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a2_a_a2_combout),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(vcc),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25.lut_mask = 16'h0C0C;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N4
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux75_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux75_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26.lut_mask = 16'hF000;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N16
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & cr2instance_aMux76_a1_combout)

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aMux76_a1_combout),
	.cin(gnd),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28.lut_mask = 16'hF000;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N18
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1_cout = CARRY((cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout) # 
// (cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a29_combout),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a20_a_a28_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1_cout));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1.lut_mask = 16'h00EE;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N20
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3_cout = CARRY((!cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout & 
// (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout & !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1_cout)))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a27_combout),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a21_a_a26_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a1_a_a1_cout),
	.combout(),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3_cout));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3.lut_mask = 16'h0001;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N22
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5_cout = CARRY((!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3_cout & 
// ((cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a31_combout) # (cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout))))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a31_combout),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a22_a_a25_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a2_a_a3_cout),
	.combout(),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5_cout));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5.lut_mask = 16'h000E;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N24
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout = CARRY((!cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout & 
// (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a30_combout & !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5_cout)))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a24_combout),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aStageOut_a23_a_a30_combout),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a3_a_a5_cout),
	.combout(),
	.cout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout));
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7.lut_mask = 16'h0001;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N26
cycloneii_lcell_comb cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8(
// Equation(s):
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout = cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a4_a_a7_cout),
	.combout(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8.lut_mask = 16'hF0F0;
defparam cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N10
cycloneii_lcell_comb cr2instance_aseg7instance3_aWideOr6_a0(
// Equation(s):
// cr2instance_aseg7instance3_aWideOr6_a0_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout $ 
// (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)))

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance3_aWideOr6_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance3_aWideOr6_a0.lut_mask = 16'h0CC0;
defparam cr2instance_aseg7instance3_aWideOr6_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N0
cycloneii_lcell_comb cr2instance_aseg7instance3_aWideOr5_a0(
// Equation(s):
// cr2instance_aseg7instance3_aWideOr5_a0_combout = (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout & (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout $ 
// (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout)))

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance3_aWideOr5_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance3_aWideOr5_a0.lut_mask = 16'h003C;
defparam cr2instance_aseg7instance3_aWideOr5_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N26
cycloneii_lcell_comb cr2instance_aseg7instance3_aWideOr4_a0(
// Equation(s):
// cr2instance_aseg7instance3_aWideOr4_a0_combout = (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & 
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout))

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance3_aWideOr4_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance3_aWideOr4_a0.lut_mask = 16'h3000;
defparam cr2instance_aseg7instance3_aWideOr4_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N4
cycloneii_lcell_comb cr2instance_aseg7instance3_aWideOr3_a0(
// Equation(s):
// cr2instance_aseg7instance3_aWideOr3_a0_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)) # (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & 
// (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout $ (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datab(vcc),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance3_aWideOr3_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance3_aWideOr3_a0.lut_mask = 16'h50A5;
defparam cr2instance_aseg7instance3_aWideOr3_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N16
cycloneii_lcell_comb cr2instance_aseg7instance3_aWideOr2_a0(
// Equation(s):
// cr2instance_aseg7instance3_aWideOr2_a0_combout = ((cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & !cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)) # 
// (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout)

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance3_aWideOr2_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance3_aWideOr2_a0.lut_mask = 16'h0FCF;
defparam cr2instance_aseg7instance3_aWideOr2_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N18
cycloneii_lcell_comb cr2instance_aseg7instance3_aWideOr1_a0(
// Equation(s):
// cr2instance_aseg7instance3_aWideOr1_a0_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout & 
// cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)) # (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & 
// ((cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout) # (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout)))

	.dataa(vcc),
	.datab(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance3_aWideOr1_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance3_aWideOr1_a0.lut_mask = 16'h3F03;
defparam cr2instance_aseg7instance3_aWideOr1_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N18
cycloneii_lcell_comb cr2instance_aseg7instance3_aWideOr0_a0(
// Equation(s):
// cr2instance_aseg7instance3_aWideOr0_a0_combout = (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & ((!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout))) # 
// (!cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout & ((cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout) # 
// (cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout)))

	.dataa(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_5_result_int_a5_a_a8_combout),
	.datab(vcc),
	.datac(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_4_result_int_a5_a_a8_combout),
	.datad(cr2instance_aDiv1_aauto_generated_adivider_adivider_aadd_sub_3_result_int_a4_a_a6_combout),
	.cin(gnd),
	.combout(cr2instance_aseg7instance3_aWideOr0_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aseg7instance3_aWideOr0_a0.lut_mask = 16'h0FFA;
defparam cr2instance_aseg7instance3_aWideOr0_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N16
cycloneii_lcell_comb cr2instance_aMux20_a0(
// Equation(s):
// cr2instance_aMux20_a0_combout = (cr2instance_acentesimos[0] & !cr2instance_acont_lap[0])

	.dataa(cr2instance_acentesimos[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux20_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux20_a0.lut_mask = 16'h00AA;
defparam cr2instance_aMux20_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N17
cycloneii_lcell_ff cr2instance_ac_lap3_a0_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux20_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap3[0]));

// Location: LCCOMB_X47_Y9_N10
cycloneii_lcell_comb cr2instance_aMux6_a0(
// Equation(s):
// cr2instance_aMux6_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_acentesimos[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_acentesimos[0]),
	.cin(gnd),
	.combout(cr2instance_aMux6_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux6_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux6_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y10_N21
cycloneii_lcell_ff cr2instance_ac_lap2_a0_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux6_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap2[0]));

// Location: LCCOMB_X47_Y9_N0
cycloneii_lcell_comb cr2instance_aMux65_a0(
// Equation(s):
// cr2instance_aMux65_a0_combout = (SW_acombout[0] & ((cr2instance_ac_lap1[0]) # ((SW_acombout[1])))) # (!SW_acombout[0] & (((cr2instance_acentesimos[0] & !SW_acombout[1]))))

	.dataa(cr2instance_ac_lap1[0]),
	.datab(cr2instance_acentesimos[0]),
	.datac(SW_acombout[0]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux65_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux65_a0.lut_mask = 16'hF0AC;
defparam cr2instance_aMux65_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N20
cycloneii_lcell_comb cr2instance_aMux65_a1(
// Equation(s):
// cr2instance_aMux65_a1_combout = (SW_acombout[1] & ((cr2instance_aMux65_a0_combout & (cr2instance_ac_lap3[0])) # (!cr2instance_aMux65_a0_combout & ((cr2instance_ac_lap2[0]))))) # (!SW_acombout[1] & (((cr2instance_aMux65_a0_combout))))

	.dataa(cr2instance_ac_lap3[0]),
	.datab(SW_acombout[1]),
	.datac(cr2instance_ac_lap2[0]),
	.datad(cr2instance_aMux65_a0_combout),
	.cin(gnd),
	.combout(cr2instance_aMux65_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux65_a1.lut_mask = 16'hBBC0;
defparam cr2instance_aMux65_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N8
cycloneii_lcell_comb cr2instance_aMux5_a0(
// Equation(s):
// cr2instance_aMux5_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_acentesimos[1])

	.dataa(vcc),
	.datab(cr2instance_acont_lap[1]),
	.datac(vcc),
	.datad(cr2instance_acentesimos[1]),
	.cin(gnd),
	.combout(cr2instance_aMux5_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux5_a0.lut_mask = 16'h3300;
defparam cr2instance_aMux5_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N31
cycloneii_lcell_ff cr2instance_ac_lap2_a1_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux5_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap2[1]));

// Location: LCCOMB_X48_Y9_N6
cycloneii_lcell_comb cr2instance_aMux64_a0(
// Equation(s):
// cr2instance_aMux64_a0_combout = (SW_acombout[1] & ((cr2instance_ac_lap2[1]) # ((SW_acombout[0])))) # (!SW_acombout[1] & (((cr2instance_acentesimos[1] & !SW_acombout[0]))))

	.dataa(SW_acombout[1]),
	.datab(cr2instance_ac_lap2[1]),
	.datac(cr2instance_acentesimos[1]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux64_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux64_a0.lut_mask = 16'hAAD8;
defparam cr2instance_aMux64_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N3
cycloneii_lcell_ff cr2instance_ac_lap1_a1_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux5_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap1[1]));

// Location: LCCOMB_X43_Y9_N12
cycloneii_lcell_comb cr2instance_aMux19_a0(
// Equation(s):
// cr2instance_aMux19_a0_combout = (!cr2instance_acont_lap[0] & cr2instance_acentesimos[1])

	.dataa(vcc),
	.datab(cr2instance_acont_lap[0]),
	.datac(vcc),
	.datad(cr2instance_acentesimos[1]),
	.cin(gnd),
	.combout(cr2instance_aMux19_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux19_a0.lut_mask = 16'h3300;
defparam cr2instance_aMux19_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y9_N13
cycloneii_lcell_ff cr2instance_ac_lap3_a1_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux19_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap3[1]));

// Location: LCCOMB_X47_Y9_N2
cycloneii_lcell_comb cr2instance_aMux64_a1(
// Equation(s):
// cr2instance_aMux64_a1_combout = (SW_acombout[0] & ((cr2instance_aMux64_a0_combout & ((cr2instance_ac_lap3[1]))) # (!cr2instance_aMux64_a0_combout & (cr2instance_ac_lap1[1])))) # (!SW_acombout[0] & (cr2instance_aMux64_a0_combout))

	.dataa(SW_acombout[0]),
	.datab(cr2instance_aMux64_a0_combout),
	.datac(cr2instance_ac_lap1[1]),
	.datad(cr2instance_ac_lap3[1]),
	.cin(gnd),
	.combout(cr2instance_aMux64_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux64_a1.lut_mask = 16'hEC64;
defparam cr2instance_aMux64_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N17
cycloneii_lcell_ff cr2instance_acentesimos_a2_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acentesimos_a2_a_a12_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan1_a1_combout),
	.sload(gnd),
	.ena(cr2instance_acentesimos_a6_a_a9_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acentesimos[2]));

// Location: LCCOMB_X49_Y8_N12
cycloneii_lcell_comb cr2instance_aMux18_a0(
// Equation(s):
// cr2instance_aMux18_a0_combout = (cr2instance_acentesimos[2] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acentesimos[2]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux18_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux18_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux18_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N13
cycloneii_lcell_ff cr2instance_ac_lap3_a2_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux18_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap3[2]));

// Location: LCCOMB_X47_Y9_N14
cycloneii_lcell_comb cr2instance_aMux4_a0(
// Equation(s):
// cr2instance_aMux4_a0_combout = (cr2instance_acentesimos[2] & !cr2instance_acont_lap[1])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acentesimos[2]),
	.datad(cr2instance_acont_lap[1]),
	.cin(gnd),
	.combout(cr2instance_aMux4_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux4_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux4_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N13
cycloneii_lcell_ff cr2instance_ac_lap2_a2_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux4_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap2[2]));

// Location: LCFF_X47_Y9_N25
cycloneii_lcell_ff cr2instance_ac_lap1_a2_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux4_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap1[2]));

// Location: LCCOMB_X47_Y9_N24
cycloneii_lcell_comb cr2instance_aMux63_a0(
// Equation(s):
// cr2instance_aMux63_a0_combout = (SW_acombout[0] & (((cr2instance_ac_lap1[2]) # (SW_acombout[1])))) # (!SW_acombout[0] & (cr2instance_acentesimos[2] & ((!SW_acombout[1]))))

	.dataa(SW_acombout[0]),
	.datab(cr2instance_acentesimos[2]),
	.datac(cr2instance_ac_lap1[2]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux63_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux63_a0.lut_mask = 16'hAAE4;
defparam cr2instance_aMux63_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N8
cycloneii_lcell_comb cr2instance_aMux63_a1(
// Equation(s):
// cr2instance_aMux63_a1_combout = (cr2instance_aMux63_a0_combout & ((cr2instance_ac_lap3[2]) # ((!SW_acombout[1])))) # (!cr2instance_aMux63_a0_combout & (((cr2instance_ac_lap2[2] & SW_acombout[1]))))

	.dataa(cr2instance_ac_lap3[2]),
	.datab(cr2instance_ac_lap2[2]),
	.datac(cr2instance_aMux63_a0_combout),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux63_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux63_a1.lut_mask = 16'hACF0;
defparam cr2instance_aMux63_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N30
cycloneii_lcell_comb cr2instance_aMux3_a0(
// Equation(s):
// cr2instance_aMux3_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_acentesimos[3])

	.dataa(vcc),
	.datab(cr2instance_acont_lap[1]),
	.datac(vcc),
	.datad(cr2instance_acentesimos[3]),
	.cin(gnd),
	.combout(cr2instance_aMux3_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux3_a0.lut_mask = 16'h3300;
defparam cr2instance_aMux3_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N18
cycloneii_lcell_comb cr2instance_ac_lap2_a3_a_afeeder(
// Equation(s):
// cr2instance_ac_lap2_a3_a_afeeder_combout = cr2instance_aMux3_a0_combout

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cr2instance_aMux3_a0_combout),
	.cin(gnd),
	.combout(cr2instance_ac_lap2_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_ac_lap2_a3_a_afeeder.lut_mask = 16'hFF00;
defparam cr2instance_ac_lap2_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y10_N19
cycloneii_lcell_ff cr2instance_ac_lap2_a3_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_ac_lap2_a3_a_afeeder_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap2[3]));

// Location: LCCOMB_X48_Y9_N28
cycloneii_lcell_comb cr2instance_aMux62_a0(
// Equation(s):
// cr2instance_aMux62_a0_combout = (SW_acombout[1] & (((cr2instance_ac_lap2[3]) # (SW_acombout[0])))) # (!SW_acombout[1] & (cr2instance_acentesimos[3] & ((!SW_acombout[0]))))

	.dataa(SW_acombout[1]),
	.datab(cr2instance_acentesimos[3]),
	.datac(cr2instance_ac_lap2[3]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux62_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux62_a0.lut_mask = 16'hAAE4;
defparam cr2instance_aMux62_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N7
cycloneii_lcell_ff cr2instance_ac_lap1_a3_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux3_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap1[3]));

// Location: LCCOMB_X49_Y8_N22
cycloneii_lcell_comb cr2instance_aMux17_a0(
// Equation(s):
// cr2instance_aMux17_a0_combout = (cr2instance_acentesimos[3] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acentesimos[3]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux17_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux17_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux17_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N23
cycloneii_lcell_ff cr2instance_ac_lap3_a3_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux17_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap3[3]));

// Location: LCCOMB_X47_Y9_N6
cycloneii_lcell_comb cr2instance_aMux62_a1(
// Equation(s):
// cr2instance_aMux62_a1_combout = (SW_acombout[0] & ((cr2instance_aMux62_a0_combout & ((cr2instance_ac_lap3[3]))) # (!cr2instance_aMux62_a0_combout & (cr2instance_ac_lap1[3])))) # (!SW_acombout[0] & (cr2instance_aMux62_a0_combout))

	.dataa(SW_acombout[0]),
	.datab(cr2instance_aMux62_a0_combout),
	.datac(cr2instance_ac_lap1[3]),
	.datad(cr2instance_ac_lap3[3]),
	.cin(gnd),
	.combout(cr2instance_aMux62_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux62_a1.lut_mask = 16'hEC64;
defparam cr2instance_aMux62_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N10
cycloneii_lcell_comb cr2instance_aMux16_a0(
// Equation(s):
// cr2instance_aMux16_a0_combout = (cr2instance_acentesimos[4] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acentesimos[4]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux16_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux16_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux16_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y9_N11
cycloneii_lcell_ff cr2instance_ac_lap3_a4_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux16_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap3[4]));

// Location: LCCOMB_X47_Y9_N8
cycloneii_lcell_comb cr2instance_aMux2_a0(
// Equation(s):
// cr2instance_aMux2_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_acentesimos[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_acentesimos[4]),
	.cin(gnd),
	.combout(cr2instance_aMux2_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux2_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux2_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N9
cycloneii_lcell_ff cr2instance_ac_lap1_a4_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux2_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap1[4]));

// Location: LCCOMB_X47_Y9_N30
cycloneii_lcell_comb cr2instance_aMux61_a0(
// Equation(s):
// cr2instance_aMux61_a0_combout = (SW_acombout[1] & (((SW_acombout[0])))) # (!SW_acombout[1] & ((SW_acombout[0] & (cr2instance_ac_lap1[4])) # (!SW_acombout[0] & ((cr2instance_acentesimos[4])))))

	.dataa(SW_acombout[1]),
	.datab(cr2instance_ac_lap1[4]),
	.datac(SW_acombout[0]),
	.datad(cr2instance_acentesimos[4]),
	.cin(gnd),
	.combout(cr2instance_aMux61_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux61_a0.lut_mask = 16'hE5E0;
defparam cr2instance_aMux61_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N7
cycloneii_lcell_ff cr2instance_ac_lap2_a4_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux2_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap2[4]));

// Location: LCCOMB_X46_Y9_N6
cycloneii_lcell_comb cr2instance_aMux61_a1(
// Equation(s):
// cr2instance_aMux61_a1_combout = (cr2instance_aMux61_a0_combout & ((cr2instance_ac_lap3[4]) # ((!SW_acombout[1])))) # (!cr2instance_aMux61_a0_combout & (((cr2instance_ac_lap2[4] & SW_acombout[1]))))

	.dataa(cr2instance_ac_lap3[4]),
	.datab(cr2instance_aMux61_a0_combout),
	.datac(cr2instance_ac_lap2[4]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux61_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux61_a1.lut_mask = 16'hB8CC;
defparam cr2instance_aMux61_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N20
cycloneii_lcell_comb cr2instance_aMux15_a0(
// Equation(s):
// cr2instance_aMux15_a0_combout = (cr2instance_acentesimos[5] & !cr2instance_acont_lap[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acentesimos[5]),
	.datad(cr2instance_acont_lap[0]),
	.cin(gnd),
	.combout(cr2instance_aMux15_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux15_a0.lut_mask = 16'h00F0;
defparam cr2instance_aMux15_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N21
cycloneii_lcell_ff cr2instance_ac_lap3_a5_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux15_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap3[5]));

// Location: LCCOMB_X47_Y9_N12
cycloneii_lcell_comb cr2instance_aMux1_a0(
// Equation(s):
// cr2instance_aMux1_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_acentesimos[5])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_acentesimos[5]),
	.cin(gnd),
	.combout(cr2instance_aMux1_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux1_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux1_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N13
cycloneii_lcell_ff cr2instance_ac_lap1_a5_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux1_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap1[5]));

// Location: LCCOMB_X47_Y8_N14
cycloneii_lcell_comb cr2instance_aMux60_a0(
// Equation(s):
// cr2instance_aMux60_a0_combout = (SW_acombout[1] & ((cr2instance_ac_lap2[5]) # ((SW_acombout[0])))) # (!SW_acombout[1] & (((cr2instance_acentesimos[5] & !SW_acombout[0]))))

	.dataa(cr2instance_ac_lap2[5]),
	.datab(cr2instance_acentesimos[5]),
	.datac(SW_acombout[1]),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux60_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux60_a0.lut_mask = 16'hF0AC;
defparam cr2instance_aMux60_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N16
cycloneii_lcell_comb cr2instance_aMux60_a1(
// Equation(s):
// cr2instance_aMux60_a1_combout = (cr2instance_aMux60_a0_combout & ((cr2instance_ac_lap3[5]) # ((!SW_acombout[0])))) # (!cr2instance_aMux60_a0_combout & (((cr2instance_ac_lap1[5] & SW_acombout[0]))))

	.dataa(cr2instance_ac_lap3[5]),
	.datab(cr2instance_ac_lap1[5]),
	.datac(cr2instance_aMux60_a0_combout),
	.datad(SW_acombout[0]),
	.cin(gnd),
	.combout(cr2instance_aMux60_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux60_a1.lut_mask = 16'hACF0;
defparam cr2instance_aMux60_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N24
cycloneii_lcell_comb cr2instance_acentesimos_a6_a_a20(
// Equation(s):
// cr2instance_acentesimos_a6_a_a20_combout = cr2instance_acentesimos[6] $ (!cr2instance_acentesimos_a5_a_a19)

	.dataa(cr2instance_acentesimos[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(cr2instance_acentesimos_a5_a_a19),
	.combout(cr2instance_acentesimos_a6_a_a20_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_acentesimos_a6_a_a20.lut_mask = 16'hA5A5;
defparam cr2instance_acentesimos_a6_a_a20.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y9_N25
cycloneii_lcell_ff cr2instance_acentesimos_a6_a(
	.clk(CLOCK_50_aclkctrl_outclk),
	.datain(cr2instance_acentesimos_a6_a_a20_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(cr2instance_aLessThan1_a1_combout),
	.sload(gnd),
	.ena(cr2instance_acentesimos_a6_a_a9_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_acentesimos[6]));

// Location: LCCOMB_X47_Y9_N26
cycloneii_lcell_comb cr2instance_aMux0_a0(
// Equation(s):
// cr2instance_aMux0_a0_combout = (!cr2instance_acont_lap[1] & cr2instance_acentesimos[6])

	.dataa(vcc),
	.datab(vcc),
	.datac(cr2instance_acont_lap[1]),
	.datad(cr2instance_acentesimos[6]),
	.cin(gnd),
	.combout(cr2instance_aMux0_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux0_a0.lut_mask = 16'h0F00;
defparam cr2instance_aMux0_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N27
cycloneii_lcell_ff cr2instance_ac_lap1_a6_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux0_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_am_lap1_a4_a_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap1[6]));

// Location: LCCOMB_X47_Y9_N4
cycloneii_lcell_comb cr2instance_aMux59_a0(
// Equation(s):
// cr2instance_aMux59_a0_combout = (SW_acombout[1] & (((SW_acombout[0])))) # (!SW_acombout[1] & ((SW_acombout[0] & ((cr2instance_ac_lap1[6]))) # (!SW_acombout[0] & (cr2instance_acentesimos[6]))))

	.dataa(SW_acombout[1]),
	.datab(cr2instance_acentesimos[6]),
	.datac(SW_acombout[0]),
	.datad(cr2instance_ac_lap1[6]),
	.cin(gnd),
	.combout(cr2instance_aMux59_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux59_a0.lut_mask = 16'hF4A4;
defparam cr2instance_aMux59_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N2
cycloneii_lcell_comb cr2instance_aMux14_a0(
// Equation(s):
// cr2instance_aMux14_a0_combout = (!cr2instance_acont_lap[0] & cr2instance_acentesimos[6])

	.dataa(vcc),
	.datab(cr2instance_acont_lap[0]),
	.datac(vcc),
	.datad(cr2instance_acentesimos[6]),
	.cin(gnd),
	.combout(cr2instance_aMux14_a0_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux14_a0.lut_mask = 16'h3300;
defparam cr2instance_aMux14_a0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N3
cycloneii_lcell_ff cr2instance_ac_lap3_a6_a(
	.clk(!KEY_acombout[2]),
	.datain(cr2instance_aMux14_a0_combout),
	.sdata(gnd),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(cr2instance_acont_lap[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap3[6]));

// Location: LCFF_X46_Y9_N27
cycloneii_lcell_ff cr2instance_ac_lap2_a6_a(
	.clk(!KEY_acombout[2]),
	.datain(gnd),
	.sdata(cr2instance_aMux0_a0_combout),
	.aclr(!KEY_acombout[0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(cr2instance_acont_lap[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(cr2instance_ac_lap2[6]));

// Location: LCCOMB_X46_Y9_N26
cycloneii_lcell_comb cr2instance_aMux59_a1(
// Equation(s):
// cr2instance_aMux59_a1_combout = (cr2instance_aMux59_a0_combout & ((cr2instance_ac_lap3[6]) # ((!SW_acombout[1])))) # (!cr2instance_aMux59_a0_combout & (((cr2instance_ac_lap2[6] & SW_acombout[1]))))

	.dataa(cr2instance_aMux59_a0_combout),
	.datab(cr2instance_ac_lap3[6]),
	.datac(cr2instance_ac_lap2[6]),
	.datad(SW_acombout[1]),
	.cin(gnd),
	.combout(cr2instance_aMux59_a1_combout),
	.cout());
// synopsys translate_off
defparam cr2instance_aMux59_a1.lut_mask = 16'hD8AA;
defparam cr2instance_aMux59_a1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SD_DAT3_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT3));
// synopsys translate_off
defparam SD_DAT3_aI.input_async_reset = "none";
defparam SD_DAT3_aI.input_power_up = "low";
defparam SD_DAT3_aI.input_register_mode = "none";
defparam SD_DAT3_aI.input_sync_reset = "none";
defparam SD_DAT3_aI.oe_async_reset = "none";
defparam SD_DAT3_aI.oe_power_up = "low";
defparam SD_DAT3_aI.oe_register_mode = "none";
defparam SD_DAT3_aI.oe_sync_reset = "none";
defparam SD_DAT3_aI.open_drain_output = "true";
defparam SD_DAT3_aI.operation_mode = "bidir";
defparam SD_DAT3_aI.output_async_reset = "none";
defparam SD_DAT3_aI.output_power_up = "low";
defparam SD_DAT3_aI.output_register_mode = "none";
defparam SD_DAT3_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SD_CMD_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CMD));
// synopsys translate_off
defparam SD_CMD_aI.input_async_reset = "none";
defparam SD_CMD_aI.input_power_up = "low";
defparam SD_CMD_aI.input_register_mode = "none";
defparam SD_CMD_aI.input_sync_reset = "none";
defparam SD_CMD_aI.oe_async_reset = "none";
defparam SD_CMD_aI.oe_power_up = "low";
defparam SD_CMD_aI.oe_register_mode = "none";
defparam SD_CMD_aI.oe_sync_reset = "none";
defparam SD_CMD_aI.open_drain_output = "true";
defparam SD_CMD_aI.operation_mode = "bidir";
defparam SD_CMD_aI.output_async_reset = "none";
defparam SD_CMD_aI.output_power_up = "low";
defparam SD_CMD_aI.output_register_mode = "none";
defparam SD_CMD_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a0_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[0]));
// synopsys translate_off
defparam DRAM_DQ_a0_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a0_a_aI.input_power_up = "low";
defparam DRAM_DQ_a0_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a0_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a0_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a0_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a0_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a0_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a0_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a0_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a0_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a0_a_aI.output_power_up = "low";
defparam DRAM_DQ_a0_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a1_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[1]));
// synopsys translate_off
defparam DRAM_DQ_a1_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a1_a_aI.input_power_up = "low";
defparam DRAM_DQ_a1_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a1_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a1_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a1_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a1_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a1_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a1_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a1_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a1_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a1_a_aI.output_power_up = "low";
defparam DRAM_DQ_a1_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a2_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[2]));
// synopsys translate_off
defparam DRAM_DQ_a2_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a2_a_aI.input_power_up = "low";
defparam DRAM_DQ_a2_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a2_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a2_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a2_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a2_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a2_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a2_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a2_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a2_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a2_a_aI.output_power_up = "low";
defparam DRAM_DQ_a2_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a3_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[3]));
// synopsys translate_off
defparam DRAM_DQ_a3_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a3_a_aI.input_power_up = "low";
defparam DRAM_DQ_a3_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a3_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a3_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a3_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a3_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a3_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a3_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a3_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a3_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a3_a_aI.output_power_up = "low";
defparam DRAM_DQ_a3_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a4_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[4]));
// synopsys translate_off
defparam DRAM_DQ_a4_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a4_a_aI.input_power_up = "low";
defparam DRAM_DQ_a4_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a4_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a4_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a4_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a4_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a4_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a4_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a4_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a4_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a4_a_aI.output_power_up = "low";
defparam DRAM_DQ_a4_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a5_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[5]));
// synopsys translate_off
defparam DRAM_DQ_a5_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a5_a_aI.input_power_up = "low";
defparam DRAM_DQ_a5_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a5_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a5_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a5_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a5_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a5_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a5_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a5_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a5_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a5_a_aI.output_power_up = "low";
defparam DRAM_DQ_a5_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a6_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[6]));
// synopsys translate_off
defparam DRAM_DQ_a6_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a6_a_aI.input_power_up = "low";
defparam DRAM_DQ_a6_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a6_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a6_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a6_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a6_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a6_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a6_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a6_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a6_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a6_a_aI.output_power_up = "low";
defparam DRAM_DQ_a6_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a7_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[7]));
// synopsys translate_off
defparam DRAM_DQ_a7_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a7_a_aI.input_power_up = "low";
defparam DRAM_DQ_a7_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a7_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a7_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a7_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a7_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a7_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a7_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a7_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a7_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a7_a_aI.output_power_up = "low";
defparam DRAM_DQ_a7_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a8_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[8]));
// synopsys translate_off
defparam DRAM_DQ_a8_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a8_a_aI.input_power_up = "low";
defparam DRAM_DQ_a8_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a8_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a8_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a8_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a8_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a8_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a8_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a8_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a8_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a8_a_aI.output_power_up = "low";
defparam DRAM_DQ_a8_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a8_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a9_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[9]));
// synopsys translate_off
defparam DRAM_DQ_a9_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a9_a_aI.input_power_up = "low";
defparam DRAM_DQ_a9_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a9_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a9_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a9_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a9_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a9_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a9_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a9_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a9_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a9_a_aI.output_power_up = "low";
defparam DRAM_DQ_a9_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a9_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a10_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[10]));
// synopsys translate_off
defparam DRAM_DQ_a10_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a10_a_aI.input_power_up = "low";
defparam DRAM_DQ_a10_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a10_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a10_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a10_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a10_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a10_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a10_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a10_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a10_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a10_a_aI.output_power_up = "low";
defparam DRAM_DQ_a10_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a10_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a11_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[11]));
// synopsys translate_off
defparam DRAM_DQ_a11_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a11_a_aI.input_power_up = "low";
defparam DRAM_DQ_a11_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a11_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a11_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a11_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a11_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a11_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a11_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a11_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a11_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a11_a_aI.output_power_up = "low";
defparam DRAM_DQ_a11_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a11_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a12_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[12]));
// synopsys translate_off
defparam DRAM_DQ_a12_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a12_a_aI.input_power_up = "low";
defparam DRAM_DQ_a12_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a12_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a12_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a12_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a12_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a12_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a12_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a12_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a12_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a12_a_aI.output_power_up = "low";
defparam DRAM_DQ_a12_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a12_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a13_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[13]));
// synopsys translate_off
defparam DRAM_DQ_a13_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a13_a_aI.input_power_up = "low";
defparam DRAM_DQ_a13_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a13_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a13_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a13_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a13_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a13_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a13_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a13_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a13_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a13_a_aI.output_power_up = "low";
defparam DRAM_DQ_a13_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a13_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a14_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[14]));
// synopsys translate_off
defparam DRAM_DQ_a14_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a14_a_aI.input_power_up = "low";
defparam DRAM_DQ_a14_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a14_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a14_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a14_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a14_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a14_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a14_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a14_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a14_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a14_a_aI.output_power_up = "low";
defparam DRAM_DQ_a14_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a14_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_DQ_a15_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[15]));
// synopsys translate_off
defparam DRAM_DQ_a15_a_aI.input_async_reset = "none";
defparam DRAM_DQ_a15_a_aI.input_power_up = "low";
defparam DRAM_DQ_a15_a_aI.input_register_mode = "none";
defparam DRAM_DQ_a15_a_aI.input_sync_reset = "none";
defparam DRAM_DQ_a15_a_aI.oe_async_reset = "none";
defparam DRAM_DQ_a15_a_aI.oe_power_up = "low";
defparam DRAM_DQ_a15_a_aI.oe_register_mode = "none";
defparam DRAM_DQ_a15_a_aI.oe_sync_reset = "none";
defparam DRAM_DQ_a15_a_aI.open_drain_output = "true";
defparam DRAM_DQ_a15_a_aI.operation_mode = "bidir";
defparam DRAM_DQ_a15_a_aI.output_async_reset = "none";
defparam DRAM_DQ_a15_a_aI.output_power_up = "low";
defparam DRAM_DQ_a15_a_aI.output_register_mode = "none";
defparam DRAM_DQ_a15_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_DQ_a0_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[0]));
// synopsys translate_off
defparam FL_DQ_a0_a_aI.input_async_reset = "none";
defparam FL_DQ_a0_a_aI.input_power_up = "low";
defparam FL_DQ_a0_a_aI.input_register_mode = "none";
defparam FL_DQ_a0_a_aI.input_sync_reset = "none";
defparam FL_DQ_a0_a_aI.oe_async_reset = "none";
defparam FL_DQ_a0_a_aI.oe_power_up = "low";
defparam FL_DQ_a0_a_aI.oe_register_mode = "none";
defparam FL_DQ_a0_a_aI.oe_sync_reset = "none";
defparam FL_DQ_a0_a_aI.open_drain_output = "true";
defparam FL_DQ_a0_a_aI.operation_mode = "bidir";
defparam FL_DQ_a0_a_aI.output_async_reset = "none";
defparam FL_DQ_a0_a_aI.output_power_up = "low";
defparam FL_DQ_a0_a_aI.output_register_mode = "none";
defparam FL_DQ_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_DQ_a1_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[1]));
// synopsys translate_off
defparam FL_DQ_a1_a_aI.input_async_reset = "none";
defparam FL_DQ_a1_a_aI.input_power_up = "low";
defparam FL_DQ_a1_a_aI.input_register_mode = "none";
defparam FL_DQ_a1_a_aI.input_sync_reset = "none";
defparam FL_DQ_a1_a_aI.oe_async_reset = "none";
defparam FL_DQ_a1_a_aI.oe_power_up = "low";
defparam FL_DQ_a1_a_aI.oe_register_mode = "none";
defparam FL_DQ_a1_a_aI.oe_sync_reset = "none";
defparam FL_DQ_a1_a_aI.open_drain_output = "true";
defparam FL_DQ_a1_a_aI.operation_mode = "bidir";
defparam FL_DQ_a1_a_aI.output_async_reset = "none";
defparam FL_DQ_a1_a_aI.output_power_up = "low";
defparam FL_DQ_a1_a_aI.output_register_mode = "none";
defparam FL_DQ_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_DQ_a2_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[2]));
// synopsys translate_off
defparam FL_DQ_a2_a_aI.input_async_reset = "none";
defparam FL_DQ_a2_a_aI.input_power_up = "low";
defparam FL_DQ_a2_a_aI.input_register_mode = "none";
defparam FL_DQ_a2_a_aI.input_sync_reset = "none";
defparam FL_DQ_a2_a_aI.oe_async_reset = "none";
defparam FL_DQ_a2_a_aI.oe_power_up = "low";
defparam FL_DQ_a2_a_aI.oe_register_mode = "none";
defparam FL_DQ_a2_a_aI.oe_sync_reset = "none";
defparam FL_DQ_a2_a_aI.open_drain_output = "true";
defparam FL_DQ_a2_a_aI.operation_mode = "bidir";
defparam FL_DQ_a2_a_aI.output_async_reset = "none";
defparam FL_DQ_a2_a_aI.output_power_up = "low";
defparam FL_DQ_a2_a_aI.output_register_mode = "none";
defparam FL_DQ_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_DQ_a3_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[3]));
// synopsys translate_off
defparam FL_DQ_a3_a_aI.input_async_reset = "none";
defparam FL_DQ_a3_a_aI.input_power_up = "low";
defparam FL_DQ_a3_a_aI.input_register_mode = "none";
defparam FL_DQ_a3_a_aI.input_sync_reset = "none";
defparam FL_DQ_a3_a_aI.oe_async_reset = "none";
defparam FL_DQ_a3_a_aI.oe_power_up = "low";
defparam FL_DQ_a3_a_aI.oe_register_mode = "none";
defparam FL_DQ_a3_a_aI.oe_sync_reset = "none";
defparam FL_DQ_a3_a_aI.open_drain_output = "true";
defparam FL_DQ_a3_a_aI.operation_mode = "bidir";
defparam FL_DQ_a3_a_aI.output_async_reset = "none";
defparam FL_DQ_a3_a_aI.output_power_up = "low";
defparam FL_DQ_a3_a_aI.output_register_mode = "none";
defparam FL_DQ_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_DQ_a4_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[4]));
// synopsys translate_off
defparam FL_DQ_a4_a_aI.input_async_reset = "none";
defparam FL_DQ_a4_a_aI.input_power_up = "low";
defparam FL_DQ_a4_a_aI.input_register_mode = "none";
defparam FL_DQ_a4_a_aI.input_sync_reset = "none";
defparam FL_DQ_a4_a_aI.oe_async_reset = "none";
defparam FL_DQ_a4_a_aI.oe_power_up = "low";
defparam FL_DQ_a4_a_aI.oe_register_mode = "none";
defparam FL_DQ_a4_a_aI.oe_sync_reset = "none";
defparam FL_DQ_a4_a_aI.open_drain_output = "true";
defparam FL_DQ_a4_a_aI.operation_mode = "bidir";
defparam FL_DQ_a4_a_aI.output_async_reset = "none";
defparam FL_DQ_a4_a_aI.output_power_up = "low";
defparam FL_DQ_a4_a_aI.output_register_mode = "none";
defparam FL_DQ_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_DQ_a5_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[5]));
// synopsys translate_off
defparam FL_DQ_a5_a_aI.input_async_reset = "none";
defparam FL_DQ_a5_a_aI.input_power_up = "low";
defparam FL_DQ_a5_a_aI.input_register_mode = "none";
defparam FL_DQ_a5_a_aI.input_sync_reset = "none";
defparam FL_DQ_a5_a_aI.oe_async_reset = "none";
defparam FL_DQ_a5_a_aI.oe_power_up = "low";
defparam FL_DQ_a5_a_aI.oe_register_mode = "none";
defparam FL_DQ_a5_a_aI.oe_sync_reset = "none";
defparam FL_DQ_a5_a_aI.open_drain_output = "true";
defparam FL_DQ_a5_a_aI.operation_mode = "bidir";
defparam FL_DQ_a5_a_aI.output_async_reset = "none";
defparam FL_DQ_a5_a_aI.output_power_up = "low";
defparam FL_DQ_a5_a_aI.output_register_mode = "none";
defparam FL_DQ_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_DQ_a6_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[6]));
// synopsys translate_off
defparam FL_DQ_a6_a_aI.input_async_reset = "none";
defparam FL_DQ_a6_a_aI.input_power_up = "low";
defparam FL_DQ_a6_a_aI.input_register_mode = "none";
defparam FL_DQ_a6_a_aI.input_sync_reset = "none";
defparam FL_DQ_a6_a_aI.oe_async_reset = "none";
defparam FL_DQ_a6_a_aI.oe_power_up = "low";
defparam FL_DQ_a6_a_aI.oe_register_mode = "none";
defparam FL_DQ_a6_a_aI.oe_sync_reset = "none";
defparam FL_DQ_a6_a_aI.open_drain_output = "true";
defparam FL_DQ_a6_a_aI.operation_mode = "bidir";
defparam FL_DQ_a6_a_aI.output_async_reset = "none";
defparam FL_DQ_a6_a_aI.output_power_up = "low";
defparam FL_DQ_a6_a_aI.output_register_mode = "none";
defparam FL_DQ_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_DQ_a7_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[7]));
// synopsys translate_off
defparam FL_DQ_a7_a_aI.input_async_reset = "none";
defparam FL_DQ_a7_a_aI.input_power_up = "low";
defparam FL_DQ_a7_a_aI.input_register_mode = "none";
defparam FL_DQ_a7_a_aI.input_sync_reset = "none";
defparam FL_DQ_a7_a_aI.oe_async_reset = "none";
defparam FL_DQ_a7_a_aI.oe_power_up = "low";
defparam FL_DQ_a7_a_aI.oe_register_mode = "none";
defparam FL_DQ_a7_a_aI.oe_sync_reset = "none";
defparam FL_DQ_a7_a_aI.open_drain_output = "true";
defparam FL_DQ_a7_a_aI.operation_mode = "bidir";
defparam FL_DQ_a7_a_aI.output_async_reset = "none";
defparam FL_DQ_a7_a_aI.output_power_up = "low";
defparam FL_DQ_a7_a_aI.output_register_mode = "none";
defparam FL_DQ_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a0_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[0]));
// synopsys translate_off
defparam SRAM_DQ_a0_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a0_a_aI.input_power_up = "low";
defparam SRAM_DQ_a0_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a0_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a0_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a0_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a0_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a0_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a0_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a0_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a0_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a0_a_aI.output_power_up = "low";
defparam SRAM_DQ_a0_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a1_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[1]));
// synopsys translate_off
defparam SRAM_DQ_a1_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a1_a_aI.input_power_up = "low";
defparam SRAM_DQ_a1_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a1_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a1_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a1_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a1_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a1_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a1_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a1_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a1_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a1_a_aI.output_power_up = "low";
defparam SRAM_DQ_a1_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a2_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[2]));
// synopsys translate_off
defparam SRAM_DQ_a2_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a2_a_aI.input_power_up = "low";
defparam SRAM_DQ_a2_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a2_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a2_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a2_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a2_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a2_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a2_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a2_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a2_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a2_a_aI.output_power_up = "low";
defparam SRAM_DQ_a2_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a3_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[3]));
// synopsys translate_off
defparam SRAM_DQ_a3_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a3_a_aI.input_power_up = "low";
defparam SRAM_DQ_a3_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a3_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a3_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a3_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a3_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a3_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a3_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a3_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a3_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a3_a_aI.output_power_up = "low";
defparam SRAM_DQ_a3_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a4_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[4]));
// synopsys translate_off
defparam SRAM_DQ_a4_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a4_a_aI.input_power_up = "low";
defparam SRAM_DQ_a4_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a4_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a4_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a4_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a4_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a4_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a4_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a4_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a4_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a4_a_aI.output_power_up = "low";
defparam SRAM_DQ_a4_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a5_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[5]));
// synopsys translate_off
defparam SRAM_DQ_a5_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a5_a_aI.input_power_up = "low";
defparam SRAM_DQ_a5_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a5_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a5_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a5_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a5_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a5_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a5_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a5_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a5_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a5_a_aI.output_power_up = "low";
defparam SRAM_DQ_a5_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a6_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[6]));
// synopsys translate_off
defparam SRAM_DQ_a6_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a6_a_aI.input_power_up = "low";
defparam SRAM_DQ_a6_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a6_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a6_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a6_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a6_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a6_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a6_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a6_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a6_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a6_a_aI.output_power_up = "low";
defparam SRAM_DQ_a6_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a7_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[7]));
// synopsys translate_off
defparam SRAM_DQ_a7_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a7_a_aI.input_power_up = "low";
defparam SRAM_DQ_a7_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a7_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a7_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a7_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a7_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a7_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a7_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a7_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a7_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a7_a_aI.output_power_up = "low";
defparam SRAM_DQ_a7_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a8_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[8]));
// synopsys translate_off
defparam SRAM_DQ_a8_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a8_a_aI.input_power_up = "low";
defparam SRAM_DQ_a8_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a8_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a8_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a8_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a8_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a8_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a8_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a8_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a8_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a8_a_aI.output_power_up = "low";
defparam SRAM_DQ_a8_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a8_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a9_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[9]));
// synopsys translate_off
defparam SRAM_DQ_a9_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a9_a_aI.input_power_up = "low";
defparam SRAM_DQ_a9_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a9_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a9_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a9_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a9_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a9_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a9_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a9_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a9_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a9_a_aI.output_power_up = "low";
defparam SRAM_DQ_a9_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a9_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a10_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[10]));
// synopsys translate_off
defparam SRAM_DQ_a10_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a10_a_aI.input_power_up = "low";
defparam SRAM_DQ_a10_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a10_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a10_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a10_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a10_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a10_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a10_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a10_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a10_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a10_a_aI.output_power_up = "low";
defparam SRAM_DQ_a10_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a10_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a11_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[11]));
// synopsys translate_off
defparam SRAM_DQ_a11_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a11_a_aI.input_power_up = "low";
defparam SRAM_DQ_a11_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a11_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a11_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a11_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a11_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a11_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a11_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a11_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a11_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a11_a_aI.output_power_up = "low";
defparam SRAM_DQ_a11_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a11_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a12_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[12]));
// synopsys translate_off
defparam SRAM_DQ_a12_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a12_a_aI.input_power_up = "low";
defparam SRAM_DQ_a12_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a12_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a12_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a12_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a12_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a12_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a12_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a12_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a12_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a12_a_aI.output_power_up = "low";
defparam SRAM_DQ_a12_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a12_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a13_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[13]));
// synopsys translate_off
defparam SRAM_DQ_a13_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a13_a_aI.input_power_up = "low";
defparam SRAM_DQ_a13_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a13_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a13_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a13_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a13_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a13_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a13_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a13_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a13_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a13_a_aI.output_power_up = "low";
defparam SRAM_DQ_a13_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a13_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a14_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[14]));
// synopsys translate_off
defparam SRAM_DQ_a14_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a14_a_aI.input_power_up = "low";
defparam SRAM_DQ_a14_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a14_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a14_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a14_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a14_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a14_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a14_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a14_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a14_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a14_a_aI.output_power_up = "low";
defparam SRAM_DQ_a14_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a14_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_DQ_a15_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[15]));
// synopsys translate_off
defparam SRAM_DQ_a15_a_aI.input_async_reset = "none";
defparam SRAM_DQ_a15_a_aI.input_power_up = "low";
defparam SRAM_DQ_a15_a_aI.input_register_mode = "none";
defparam SRAM_DQ_a15_a_aI.input_sync_reset = "none";
defparam SRAM_DQ_a15_a_aI.oe_async_reset = "none";
defparam SRAM_DQ_a15_a_aI.oe_power_up = "low";
defparam SRAM_DQ_a15_a_aI.oe_register_mode = "none";
defparam SRAM_DQ_a15_a_aI.oe_sync_reset = "none";
defparam SRAM_DQ_a15_a_aI.open_drain_output = "true";
defparam SRAM_DQ_a15_a_aI.operation_mode = "bidir";
defparam SRAM_DQ_a15_a_aI.output_async_reset = "none";
defparam SRAM_DQ_a15_a_aI.output_power_up = "low";
defparam SRAM_DQ_a15_a_aI.output_register_mode = "none";
defparam SRAM_DQ_a15_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SD_DAT_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT));
// synopsys translate_off
defparam SD_DAT_aI.input_async_reset = "none";
defparam SD_DAT_aI.input_power_up = "low";
defparam SD_DAT_aI.input_register_mode = "none";
defparam SD_DAT_aI.input_sync_reset = "none";
defparam SD_DAT_aI.oe_async_reset = "none";
defparam SD_DAT_aI.oe_power_up = "low";
defparam SD_DAT_aI.oe_register_mode = "none";
defparam SD_DAT_aI.oe_sync_reset = "none";
defparam SD_DAT_aI.open_drain_output = "true";
defparam SD_DAT_aI.operation_mode = "bidir";
defparam SD_DAT_aI.output_async_reset = "none";
defparam SD_DAT_aI.output_power_up = "low";
defparam SD_DAT_aI.output_register_mode = "none";
defparam SD_DAT_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io I2C_SDAT_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SDAT));
// synopsys translate_off
defparam I2C_SDAT_aI.input_async_reset = "none";
defparam I2C_SDAT_aI.input_power_up = "low";
defparam I2C_SDAT_aI.input_register_mode = "none";
defparam I2C_SDAT_aI.input_sync_reset = "none";
defparam I2C_SDAT_aI.oe_async_reset = "none";
defparam I2C_SDAT_aI.oe_power_up = "low";
defparam I2C_SDAT_aI.oe_register_mode = "none";
defparam I2C_SDAT_aI.oe_sync_reset = "none";
defparam I2C_SDAT_aI.open_drain_output = "true";
defparam I2C_SDAT_aI.operation_mode = "bidir";
defparam I2C_SDAT_aI.output_async_reset = "none";
defparam I2C_SDAT_aI.output_power_up = "low";
defparam I2C_SDAT_aI.output_register_mode = "none";
defparam I2C_SDAT_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io AUD_ADCLRCK_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCLRCK));
// synopsys translate_off
defparam AUD_ADCLRCK_aI.input_async_reset = "none";
defparam AUD_ADCLRCK_aI.input_power_up = "low";
defparam AUD_ADCLRCK_aI.input_register_mode = "none";
defparam AUD_ADCLRCK_aI.input_sync_reset = "none";
defparam AUD_ADCLRCK_aI.oe_async_reset = "none";
defparam AUD_ADCLRCK_aI.oe_power_up = "low";
defparam AUD_ADCLRCK_aI.oe_register_mode = "none";
defparam AUD_ADCLRCK_aI.oe_sync_reset = "none";
defparam AUD_ADCLRCK_aI.open_drain_output = "true";
defparam AUD_ADCLRCK_aI.operation_mode = "bidir";
defparam AUD_ADCLRCK_aI.output_async_reset = "none";
defparam AUD_ADCLRCK_aI.output_power_up = "low";
defparam AUD_ADCLRCK_aI.output_register_mode = "none";
defparam AUD_ADCLRCK_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io AUD_DACLRCK_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACLRCK));
// synopsys translate_off
defparam AUD_DACLRCK_aI.input_async_reset = "none";
defparam AUD_DACLRCK_aI.input_power_up = "low";
defparam AUD_DACLRCK_aI.input_register_mode = "none";
defparam AUD_DACLRCK_aI.input_sync_reset = "none";
defparam AUD_DACLRCK_aI.oe_async_reset = "none";
defparam AUD_DACLRCK_aI.oe_power_up = "low";
defparam AUD_DACLRCK_aI.oe_register_mode = "none";
defparam AUD_DACLRCK_aI.oe_sync_reset = "none";
defparam AUD_DACLRCK_aI.open_drain_output = "true";
defparam AUD_DACLRCK_aI.operation_mode = "bidir";
defparam AUD_DACLRCK_aI.output_async_reset = "none";
defparam AUD_DACLRCK_aI.output_power_up = "low";
defparam AUD_DACLRCK_aI.output_register_mode = "none";
defparam AUD_DACLRCK_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io AUD_BCLK_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_BCLK));
// synopsys translate_off
defparam AUD_BCLK_aI.input_async_reset = "none";
defparam AUD_BCLK_aI.input_power_up = "low";
defparam AUD_BCLK_aI.input_register_mode = "none";
defparam AUD_BCLK_aI.input_sync_reset = "none";
defparam AUD_BCLK_aI.oe_async_reset = "none";
defparam AUD_BCLK_aI.oe_power_up = "low";
defparam AUD_BCLK_aI.oe_register_mode = "none";
defparam AUD_BCLK_aI.oe_sync_reset = "none";
defparam AUD_BCLK_aI.open_drain_output = "true";
defparam AUD_BCLK_aI.operation_mode = "bidir";
defparam AUD_BCLK_aI.output_async_reset = "none";
defparam AUD_BCLK_aI.output_power_up = "low";
defparam AUD_BCLK_aI.output_register_mode = "none";
defparam AUD_BCLK_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a0_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[0]));
// synopsys translate_off
defparam GPIO_0_a0_a_aI.input_async_reset = "none";
defparam GPIO_0_a0_a_aI.input_power_up = "low";
defparam GPIO_0_a0_a_aI.input_register_mode = "none";
defparam GPIO_0_a0_a_aI.input_sync_reset = "none";
defparam GPIO_0_a0_a_aI.oe_async_reset = "none";
defparam GPIO_0_a0_a_aI.oe_power_up = "low";
defparam GPIO_0_a0_a_aI.oe_register_mode = "none";
defparam GPIO_0_a0_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a0_a_aI.open_drain_output = "true";
defparam GPIO_0_a0_a_aI.operation_mode = "bidir";
defparam GPIO_0_a0_a_aI.output_async_reset = "none";
defparam GPIO_0_a0_a_aI.output_power_up = "low";
defparam GPIO_0_a0_a_aI.output_register_mode = "none";
defparam GPIO_0_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a1_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[1]));
// synopsys translate_off
defparam GPIO_0_a1_a_aI.input_async_reset = "none";
defparam GPIO_0_a1_a_aI.input_power_up = "low";
defparam GPIO_0_a1_a_aI.input_register_mode = "none";
defparam GPIO_0_a1_a_aI.input_sync_reset = "none";
defparam GPIO_0_a1_a_aI.oe_async_reset = "none";
defparam GPIO_0_a1_a_aI.oe_power_up = "low";
defparam GPIO_0_a1_a_aI.oe_register_mode = "none";
defparam GPIO_0_a1_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a1_a_aI.open_drain_output = "true";
defparam GPIO_0_a1_a_aI.operation_mode = "bidir";
defparam GPIO_0_a1_a_aI.output_async_reset = "none";
defparam GPIO_0_a1_a_aI.output_power_up = "low";
defparam GPIO_0_a1_a_aI.output_register_mode = "none";
defparam GPIO_0_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a2_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[2]));
// synopsys translate_off
defparam GPIO_0_a2_a_aI.input_async_reset = "none";
defparam GPIO_0_a2_a_aI.input_power_up = "low";
defparam GPIO_0_a2_a_aI.input_register_mode = "none";
defparam GPIO_0_a2_a_aI.input_sync_reset = "none";
defparam GPIO_0_a2_a_aI.oe_async_reset = "none";
defparam GPIO_0_a2_a_aI.oe_power_up = "low";
defparam GPIO_0_a2_a_aI.oe_register_mode = "none";
defparam GPIO_0_a2_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a2_a_aI.open_drain_output = "true";
defparam GPIO_0_a2_a_aI.operation_mode = "bidir";
defparam GPIO_0_a2_a_aI.output_async_reset = "none";
defparam GPIO_0_a2_a_aI.output_power_up = "low";
defparam GPIO_0_a2_a_aI.output_register_mode = "none";
defparam GPIO_0_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a3_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[3]));
// synopsys translate_off
defparam GPIO_0_a3_a_aI.input_async_reset = "none";
defparam GPIO_0_a3_a_aI.input_power_up = "low";
defparam GPIO_0_a3_a_aI.input_register_mode = "none";
defparam GPIO_0_a3_a_aI.input_sync_reset = "none";
defparam GPIO_0_a3_a_aI.oe_async_reset = "none";
defparam GPIO_0_a3_a_aI.oe_power_up = "low";
defparam GPIO_0_a3_a_aI.oe_register_mode = "none";
defparam GPIO_0_a3_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a3_a_aI.open_drain_output = "true";
defparam GPIO_0_a3_a_aI.operation_mode = "bidir";
defparam GPIO_0_a3_a_aI.output_async_reset = "none";
defparam GPIO_0_a3_a_aI.output_power_up = "low";
defparam GPIO_0_a3_a_aI.output_register_mode = "none";
defparam GPIO_0_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a4_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[4]));
// synopsys translate_off
defparam GPIO_0_a4_a_aI.input_async_reset = "none";
defparam GPIO_0_a4_a_aI.input_power_up = "low";
defparam GPIO_0_a4_a_aI.input_register_mode = "none";
defparam GPIO_0_a4_a_aI.input_sync_reset = "none";
defparam GPIO_0_a4_a_aI.oe_async_reset = "none";
defparam GPIO_0_a4_a_aI.oe_power_up = "low";
defparam GPIO_0_a4_a_aI.oe_register_mode = "none";
defparam GPIO_0_a4_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a4_a_aI.open_drain_output = "true";
defparam GPIO_0_a4_a_aI.operation_mode = "bidir";
defparam GPIO_0_a4_a_aI.output_async_reset = "none";
defparam GPIO_0_a4_a_aI.output_power_up = "low";
defparam GPIO_0_a4_a_aI.output_register_mode = "none";
defparam GPIO_0_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a5_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[5]));
// synopsys translate_off
defparam GPIO_0_a5_a_aI.input_async_reset = "none";
defparam GPIO_0_a5_a_aI.input_power_up = "low";
defparam GPIO_0_a5_a_aI.input_register_mode = "none";
defparam GPIO_0_a5_a_aI.input_sync_reset = "none";
defparam GPIO_0_a5_a_aI.oe_async_reset = "none";
defparam GPIO_0_a5_a_aI.oe_power_up = "low";
defparam GPIO_0_a5_a_aI.oe_register_mode = "none";
defparam GPIO_0_a5_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a5_a_aI.open_drain_output = "true";
defparam GPIO_0_a5_a_aI.operation_mode = "bidir";
defparam GPIO_0_a5_a_aI.output_async_reset = "none";
defparam GPIO_0_a5_a_aI.output_power_up = "low";
defparam GPIO_0_a5_a_aI.output_register_mode = "none";
defparam GPIO_0_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a6_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[6]));
// synopsys translate_off
defparam GPIO_0_a6_a_aI.input_async_reset = "none";
defparam GPIO_0_a6_a_aI.input_power_up = "low";
defparam GPIO_0_a6_a_aI.input_register_mode = "none";
defparam GPIO_0_a6_a_aI.input_sync_reset = "none";
defparam GPIO_0_a6_a_aI.oe_async_reset = "none";
defparam GPIO_0_a6_a_aI.oe_power_up = "low";
defparam GPIO_0_a6_a_aI.oe_register_mode = "none";
defparam GPIO_0_a6_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a6_a_aI.open_drain_output = "true";
defparam GPIO_0_a6_a_aI.operation_mode = "bidir";
defparam GPIO_0_a6_a_aI.output_async_reset = "none";
defparam GPIO_0_a6_a_aI.output_power_up = "low";
defparam GPIO_0_a6_a_aI.output_register_mode = "none";
defparam GPIO_0_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a7_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[7]));
// synopsys translate_off
defparam GPIO_0_a7_a_aI.input_async_reset = "none";
defparam GPIO_0_a7_a_aI.input_power_up = "low";
defparam GPIO_0_a7_a_aI.input_register_mode = "none";
defparam GPIO_0_a7_a_aI.input_sync_reset = "none";
defparam GPIO_0_a7_a_aI.oe_async_reset = "none";
defparam GPIO_0_a7_a_aI.oe_power_up = "low";
defparam GPIO_0_a7_a_aI.oe_register_mode = "none";
defparam GPIO_0_a7_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a7_a_aI.open_drain_output = "true";
defparam GPIO_0_a7_a_aI.operation_mode = "bidir";
defparam GPIO_0_a7_a_aI.output_async_reset = "none";
defparam GPIO_0_a7_a_aI.output_power_up = "low";
defparam GPIO_0_a7_a_aI.output_register_mode = "none";
defparam GPIO_0_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a8_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[8]));
// synopsys translate_off
defparam GPIO_0_a8_a_aI.input_async_reset = "none";
defparam GPIO_0_a8_a_aI.input_power_up = "low";
defparam GPIO_0_a8_a_aI.input_register_mode = "none";
defparam GPIO_0_a8_a_aI.input_sync_reset = "none";
defparam GPIO_0_a8_a_aI.oe_async_reset = "none";
defparam GPIO_0_a8_a_aI.oe_power_up = "low";
defparam GPIO_0_a8_a_aI.oe_register_mode = "none";
defparam GPIO_0_a8_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a8_a_aI.open_drain_output = "true";
defparam GPIO_0_a8_a_aI.operation_mode = "bidir";
defparam GPIO_0_a8_a_aI.output_async_reset = "none";
defparam GPIO_0_a8_a_aI.output_power_up = "low";
defparam GPIO_0_a8_a_aI.output_register_mode = "none";
defparam GPIO_0_a8_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a9_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[9]));
// synopsys translate_off
defparam GPIO_0_a9_a_aI.input_async_reset = "none";
defparam GPIO_0_a9_a_aI.input_power_up = "low";
defparam GPIO_0_a9_a_aI.input_register_mode = "none";
defparam GPIO_0_a9_a_aI.input_sync_reset = "none";
defparam GPIO_0_a9_a_aI.oe_async_reset = "none";
defparam GPIO_0_a9_a_aI.oe_power_up = "low";
defparam GPIO_0_a9_a_aI.oe_register_mode = "none";
defparam GPIO_0_a9_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a9_a_aI.open_drain_output = "true";
defparam GPIO_0_a9_a_aI.operation_mode = "bidir";
defparam GPIO_0_a9_a_aI.output_async_reset = "none";
defparam GPIO_0_a9_a_aI.output_power_up = "low";
defparam GPIO_0_a9_a_aI.output_register_mode = "none";
defparam GPIO_0_a9_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a10_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[10]));
// synopsys translate_off
defparam GPIO_0_a10_a_aI.input_async_reset = "none";
defparam GPIO_0_a10_a_aI.input_power_up = "low";
defparam GPIO_0_a10_a_aI.input_register_mode = "none";
defparam GPIO_0_a10_a_aI.input_sync_reset = "none";
defparam GPIO_0_a10_a_aI.oe_async_reset = "none";
defparam GPIO_0_a10_a_aI.oe_power_up = "low";
defparam GPIO_0_a10_a_aI.oe_register_mode = "none";
defparam GPIO_0_a10_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a10_a_aI.open_drain_output = "true";
defparam GPIO_0_a10_a_aI.operation_mode = "bidir";
defparam GPIO_0_a10_a_aI.output_async_reset = "none";
defparam GPIO_0_a10_a_aI.output_power_up = "low";
defparam GPIO_0_a10_a_aI.output_register_mode = "none";
defparam GPIO_0_a10_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a11_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[11]));
// synopsys translate_off
defparam GPIO_0_a11_a_aI.input_async_reset = "none";
defparam GPIO_0_a11_a_aI.input_power_up = "low";
defparam GPIO_0_a11_a_aI.input_register_mode = "none";
defparam GPIO_0_a11_a_aI.input_sync_reset = "none";
defparam GPIO_0_a11_a_aI.oe_async_reset = "none";
defparam GPIO_0_a11_a_aI.oe_power_up = "low";
defparam GPIO_0_a11_a_aI.oe_register_mode = "none";
defparam GPIO_0_a11_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a11_a_aI.open_drain_output = "true";
defparam GPIO_0_a11_a_aI.operation_mode = "bidir";
defparam GPIO_0_a11_a_aI.output_async_reset = "none";
defparam GPIO_0_a11_a_aI.output_power_up = "low";
defparam GPIO_0_a11_a_aI.output_register_mode = "none";
defparam GPIO_0_a11_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a12_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[12]));
// synopsys translate_off
defparam GPIO_0_a12_a_aI.input_async_reset = "none";
defparam GPIO_0_a12_a_aI.input_power_up = "low";
defparam GPIO_0_a12_a_aI.input_register_mode = "none";
defparam GPIO_0_a12_a_aI.input_sync_reset = "none";
defparam GPIO_0_a12_a_aI.oe_async_reset = "none";
defparam GPIO_0_a12_a_aI.oe_power_up = "low";
defparam GPIO_0_a12_a_aI.oe_register_mode = "none";
defparam GPIO_0_a12_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a12_a_aI.open_drain_output = "true";
defparam GPIO_0_a12_a_aI.operation_mode = "bidir";
defparam GPIO_0_a12_a_aI.output_async_reset = "none";
defparam GPIO_0_a12_a_aI.output_power_up = "low";
defparam GPIO_0_a12_a_aI.output_register_mode = "none";
defparam GPIO_0_a12_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a13_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[13]));
// synopsys translate_off
defparam GPIO_0_a13_a_aI.input_async_reset = "none";
defparam GPIO_0_a13_a_aI.input_power_up = "low";
defparam GPIO_0_a13_a_aI.input_register_mode = "none";
defparam GPIO_0_a13_a_aI.input_sync_reset = "none";
defparam GPIO_0_a13_a_aI.oe_async_reset = "none";
defparam GPIO_0_a13_a_aI.oe_power_up = "low";
defparam GPIO_0_a13_a_aI.oe_register_mode = "none";
defparam GPIO_0_a13_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a13_a_aI.open_drain_output = "true";
defparam GPIO_0_a13_a_aI.operation_mode = "bidir";
defparam GPIO_0_a13_a_aI.output_async_reset = "none";
defparam GPIO_0_a13_a_aI.output_power_up = "low";
defparam GPIO_0_a13_a_aI.output_register_mode = "none";
defparam GPIO_0_a13_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a14_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[14]));
// synopsys translate_off
defparam GPIO_0_a14_a_aI.input_async_reset = "none";
defparam GPIO_0_a14_a_aI.input_power_up = "low";
defparam GPIO_0_a14_a_aI.input_register_mode = "none";
defparam GPIO_0_a14_a_aI.input_sync_reset = "none";
defparam GPIO_0_a14_a_aI.oe_async_reset = "none";
defparam GPIO_0_a14_a_aI.oe_power_up = "low";
defparam GPIO_0_a14_a_aI.oe_register_mode = "none";
defparam GPIO_0_a14_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a14_a_aI.open_drain_output = "true";
defparam GPIO_0_a14_a_aI.operation_mode = "bidir";
defparam GPIO_0_a14_a_aI.output_async_reset = "none";
defparam GPIO_0_a14_a_aI.output_power_up = "low";
defparam GPIO_0_a14_a_aI.output_register_mode = "none";
defparam GPIO_0_a14_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a15_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[15]));
// synopsys translate_off
defparam GPIO_0_a15_a_aI.input_async_reset = "none";
defparam GPIO_0_a15_a_aI.input_power_up = "low";
defparam GPIO_0_a15_a_aI.input_register_mode = "none";
defparam GPIO_0_a15_a_aI.input_sync_reset = "none";
defparam GPIO_0_a15_a_aI.oe_async_reset = "none";
defparam GPIO_0_a15_a_aI.oe_power_up = "low";
defparam GPIO_0_a15_a_aI.oe_register_mode = "none";
defparam GPIO_0_a15_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a15_a_aI.open_drain_output = "true";
defparam GPIO_0_a15_a_aI.operation_mode = "bidir";
defparam GPIO_0_a15_a_aI.output_async_reset = "none";
defparam GPIO_0_a15_a_aI.output_power_up = "low";
defparam GPIO_0_a15_a_aI.output_register_mode = "none";
defparam GPIO_0_a15_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a16_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[16]));
// synopsys translate_off
defparam GPIO_0_a16_a_aI.input_async_reset = "none";
defparam GPIO_0_a16_a_aI.input_power_up = "low";
defparam GPIO_0_a16_a_aI.input_register_mode = "none";
defparam GPIO_0_a16_a_aI.input_sync_reset = "none";
defparam GPIO_0_a16_a_aI.oe_async_reset = "none";
defparam GPIO_0_a16_a_aI.oe_power_up = "low";
defparam GPIO_0_a16_a_aI.oe_register_mode = "none";
defparam GPIO_0_a16_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a16_a_aI.open_drain_output = "true";
defparam GPIO_0_a16_a_aI.operation_mode = "bidir";
defparam GPIO_0_a16_a_aI.output_async_reset = "none";
defparam GPIO_0_a16_a_aI.output_power_up = "low";
defparam GPIO_0_a16_a_aI.output_register_mode = "none";
defparam GPIO_0_a16_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a17_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[17]));
// synopsys translate_off
defparam GPIO_0_a17_a_aI.input_async_reset = "none";
defparam GPIO_0_a17_a_aI.input_power_up = "low";
defparam GPIO_0_a17_a_aI.input_register_mode = "none";
defparam GPIO_0_a17_a_aI.input_sync_reset = "none";
defparam GPIO_0_a17_a_aI.oe_async_reset = "none";
defparam GPIO_0_a17_a_aI.oe_power_up = "low";
defparam GPIO_0_a17_a_aI.oe_register_mode = "none";
defparam GPIO_0_a17_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a17_a_aI.open_drain_output = "true";
defparam GPIO_0_a17_a_aI.operation_mode = "bidir";
defparam GPIO_0_a17_a_aI.output_async_reset = "none";
defparam GPIO_0_a17_a_aI.output_power_up = "low";
defparam GPIO_0_a17_a_aI.output_register_mode = "none";
defparam GPIO_0_a17_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a18_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[18]));
// synopsys translate_off
defparam GPIO_0_a18_a_aI.input_async_reset = "none";
defparam GPIO_0_a18_a_aI.input_power_up = "low";
defparam GPIO_0_a18_a_aI.input_register_mode = "none";
defparam GPIO_0_a18_a_aI.input_sync_reset = "none";
defparam GPIO_0_a18_a_aI.oe_async_reset = "none";
defparam GPIO_0_a18_a_aI.oe_power_up = "low";
defparam GPIO_0_a18_a_aI.oe_register_mode = "none";
defparam GPIO_0_a18_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a18_a_aI.open_drain_output = "true";
defparam GPIO_0_a18_a_aI.operation_mode = "bidir";
defparam GPIO_0_a18_a_aI.output_async_reset = "none";
defparam GPIO_0_a18_a_aI.output_power_up = "low";
defparam GPIO_0_a18_a_aI.output_register_mode = "none";
defparam GPIO_0_a18_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a19_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[19]));
// synopsys translate_off
defparam GPIO_0_a19_a_aI.input_async_reset = "none";
defparam GPIO_0_a19_a_aI.input_power_up = "low";
defparam GPIO_0_a19_a_aI.input_register_mode = "none";
defparam GPIO_0_a19_a_aI.input_sync_reset = "none";
defparam GPIO_0_a19_a_aI.oe_async_reset = "none";
defparam GPIO_0_a19_a_aI.oe_power_up = "low";
defparam GPIO_0_a19_a_aI.oe_register_mode = "none";
defparam GPIO_0_a19_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a19_a_aI.open_drain_output = "true";
defparam GPIO_0_a19_a_aI.operation_mode = "bidir";
defparam GPIO_0_a19_a_aI.output_async_reset = "none";
defparam GPIO_0_a19_a_aI.output_power_up = "low";
defparam GPIO_0_a19_a_aI.output_register_mode = "none";
defparam GPIO_0_a19_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a20_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[20]));
// synopsys translate_off
defparam GPIO_0_a20_a_aI.input_async_reset = "none";
defparam GPIO_0_a20_a_aI.input_power_up = "low";
defparam GPIO_0_a20_a_aI.input_register_mode = "none";
defparam GPIO_0_a20_a_aI.input_sync_reset = "none";
defparam GPIO_0_a20_a_aI.oe_async_reset = "none";
defparam GPIO_0_a20_a_aI.oe_power_up = "low";
defparam GPIO_0_a20_a_aI.oe_register_mode = "none";
defparam GPIO_0_a20_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a20_a_aI.open_drain_output = "true";
defparam GPIO_0_a20_a_aI.operation_mode = "bidir";
defparam GPIO_0_a20_a_aI.output_async_reset = "none";
defparam GPIO_0_a20_a_aI.output_power_up = "low";
defparam GPIO_0_a20_a_aI.output_register_mode = "none";
defparam GPIO_0_a20_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a21_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[21]));
// synopsys translate_off
defparam GPIO_0_a21_a_aI.input_async_reset = "none";
defparam GPIO_0_a21_a_aI.input_power_up = "low";
defparam GPIO_0_a21_a_aI.input_register_mode = "none";
defparam GPIO_0_a21_a_aI.input_sync_reset = "none";
defparam GPIO_0_a21_a_aI.oe_async_reset = "none";
defparam GPIO_0_a21_a_aI.oe_power_up = "low";
defparam GPIO_0_a21_a_aI.oe_register_mode = "none";
defparam GPIO_0_a21_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a21_a_aI.open_drain_output = "true";
defparam GPIO_0_a21_a_aI.operation_mode = "bidir";
defparam GPIO_0_a21_a_aI.output_async_reset = "none";
defparam GPIO_0_a21_a_aI.output_power_up = "low";
defparam GPIO_0_a21_a_aI.output_register_mode = "none";
defparam GPIO_0_a21_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a22_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[22]));
// synopsys translate_off
defparam GPIO_0_a22_a_aI.input_async_reset = "none";
defparam GPIO_0_a22_a_aI.input_power_up = "low";
defparam GPIO_0_a22_a_aI.input_register_mode = "none";
defparam GPIO_0_a22_a_aI.input_sync_reset = "none";
defparam GPIO_0_a22_a_aI.oe_async_reset = "none";
defparam GPIO_0_a22_a_aI.oe_power_up = "low";
defparam GPIO_0_a22_a_aI.oe_register_mode = "none";
defparam GPIO_0_a22_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a22_a_aI.open_drain_output = "true";
defparam GPIO_0_a22_a_aI.operation_mode = "bidir";
defparam GPIO_0_a22_a_aI.output_async_reset = "none";
defparam GPIO_0_a22_a_aI.output_power_up = "low";
defparam GPIO_0_a22_a_aI.output_register_mode = "none";
defparam GPIO_0_a22_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a23_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[23]));
// synopsys translate_off
defparam GPIO_0_a23_a_aI.input_async_reset = "none";
defparam GPIO_0_a23_a_aI.input_power_up = "low";
defparam GPIO_0_a23_a_aI.input_register_mode = "none";
defparam GPIO_0_a23_a_aI.input_sync_reset = "none";
defparam GPIO_0_a23_a_aI.oe_async_reset = "none";
defparam GPIO_0_a23_a_aI.oe_power_up = "low";
defparam GPIO_0_a23_a_aI.oe_register_mode = "none";
defparam GPIO_0_a23_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a23_a_aI.open_drain_output = "true";
defparam GPIO_0_a23_a_aI.operation_mode = "bidir";
defparam GPIO_0_a23_a_aI.output_async_reset = "none";
defparam GPIO_0_a23_a_aI.output_power_up = "low";
defparam GPIO_0_a23_a_aI.output_register_mode = "none";
defparam GPIO_0_a23_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a24_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[24]));
// synopsys translate_off
defparam GPIO_0_a24_a_aI.input_async_reset = "none";
defparam GPIO_0_a24_a_aI.input_power_up = "low";
defparam GPIO_0_a24_a_aI.input_register_mode = "none";
defparam GPIO_0_a24_a_aI.input_sync_reset = "none";
defparam GPIO_0_a24_a_aI.oe_async_reset = "none";
defparam GPIO_0_a24_a_aI.oe_power_up = "low";
defparam GPIO_0_a24_a_aI.oe_register_mode = "none";
defparam GPIO_0_a24_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a24_a_aI.open_drain_output = "true";
defparam GPIO_0_a24_a_aI.operation_mode = "bidir";
defparam GPIO_0_a24_a_aI.output_async_reset = "none";
defparam GPIO_0_a24_a_aI.output_power_up = "low";
defparam GPIO_0_a24_a_aI.output_register_mode = "none";
defparam GPIO_0_a24_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a25_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[25]));
// synopsys translate_off
defparam GPIO_0_a25_a_aI.input_async_reset = "none";
defparam GPIO_0_a25_a_aI.input_power_up = "low";
defparam GPIO_0_a25_a_aI.input_register_mode = "none";
defparam GPIO_0_a25_a_aI.input_sync_reset = "none";
defparam GPIO_0_a25_a_aI.oe_async_reset = "none";
defparam GPIO_0_a25_a_aI.oe_power_up = "low";
defparam GPIO_0_a25_a_aI.oe_register_mode = "none";
defparam GPIO_0_a25_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a25_a_aI.open_drain_output = "true";
defparam GPIO_0_a25_a_aI.operation_mode = "bidir";
defparam GPIO_0_a25_a_aI.output_async_reset = "none";
defparam GPIO_0_a25_a_aI.output_power_up = "low";
defparam GPIO_0_a25_a_aI.output_register_mode = "none";
defparam GPIO_0_a25_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a26_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[26]));
// synopsys translate_off
defparam GPIO_0_a26_a_aI.input_async_reset = "none";
defparam GPIO_0_a26_a_aI.input_power_up = "low";
defparam GPIO_0_a26_a_aI.input_register_mode = "none";
defparam GPIO_0_a26_a_aI.input_sync_reset = "none";
defparam GPIO_0_a26_a_aI.oe_async_reset = "none";
defparam GPIO_0_a26_a_aI.oe_power_up = "low";
defparam GPIO_0_a26_a_aI.oe_register_mode = "none";
defparam GPIO_0_a26_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a26_a_aI.open_drain_output = "true";
defparam GPIO_0_a26_a_aI.operation_mode = "bidir";
defparam GPIO_0_a26_a_aI.output_async_reset = "none";
defparam GPIO_0_a26_a_aI.output_power_up = "low";
defparam GPIO_0_a26_a_aI.output_register_mode = "none";
defparam GPIO_0_a26_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a27_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[27]));
// synopsys translate_off
defparam GPIO_0_a27_a_aI.input_async_reset = "none";
defparam GPIO_0_a27_a_aI.input_power_up = "low";
defparam GPIO_0_a27_a_aI.input_register_mode = "none";
defparam GPIO_0_a27_a_aI.input_sync_reset = "none";
defparam GPIO_0_a27_a_aI.oe_async_reset = "none";
defparam GPIO_0_a27_a_aI.oe_power_up = "low";
defparam GPIO_0_a27_a_aI.oe_register_mode = "none";
defparam GPIO_0_a27_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a27_a_aI.open_drain_output = "true";
defparam GPIO_0_a27_a_aI.operation_mode = "bidir";
defparam GPIO_0_a27_a_aI.output_async_reset = "none";
defparam GPIO_0_a27_a_aI.output_power_up = "low";
defparam GPIO_0_a27_a_aI.output_register_mode = "none";
defparam GPIO_0_a27_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a28_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[28]));
// synopsys translate_off
defparam GPIO_0_a28_a_aI.input_async_reset = "none";
defparam GPIO_0_a28_a_aI.input_power_up = "low";
defparam GPIO_0_a28_a_aI.input_register_mode = "none";
defparam GPIO_0_a28_a_aI.input_sync_reset = "none";
defparam GPIO_0_a28_a_aI.oe_async_reset = "none";
defparam GPIO_0_a28_a_aI.oe_power_up = "low";
defparam GPIO_0_a28_a_aI.oe_register_mode = "none";
defparam GPIO_0_a28_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a28_a_aI.open_drain_output = "true";
defparam GPIO_0_a28_a_aI.operation_mode = "bidir";
defparam GPIO_0_a28_a_aI.output_async_reset = "none";
defparam GPIO_0_a28_a_aI.output_power_up = "low";
defparam GPIO_0_a28_a_aI.output_register_mode = "none";
defparam GPIO_0_a28_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a29_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[29]));
// synopsys translate_off
defparam GPIO_0_a29_a_aI.input_async_reset = "none";
defparam GPIO_0_a29_a_aI.input_power_up = "low";
defparam GPIO_0_a29_a_aI.input_register_mode = "none";
defparam GPIO_0_a29_a_aI.input_sync_reset = "none";
defparam GPIO_0_a29_a_aI.oe_async_reset = "none";
defparam GPIO_0_a29_a_aI.oe_power_up = "low";
defparam GPIO_0_a29_a_aI.oe_register_mode = "none";
defparam GPIO_0_a29_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a29_a_aI.open_drain_output = "true";
defparam GPIO_0_a29_a_aI.operation_mode = "bidir";
defparam GPIO_0_a29_a_aI.output_async_reset = "none";
defparam GPIO_0_a29_a_aI.output_power_up = "low";
defparam GPIO_0_a29_a_aI.output_register_mode = "none";
defparam GPIO_0_a29_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a30_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[30]));
// synopsys translate_off
defparam GPIO_0_a30_a_aI.input_async_reset = "none";
defparam GPIO_0_a30_a_aI.input_power_up = "low";
defparam GPIO_0_a30_a_aI.input_register_mode = "none";
defparam GPIO_0_a30_a_aI.input_sync_reset = "none";
defparam GPIO_0_a30_a_aI.oe_async_reset = "none";
defparam GPIO_0_a30_a_aI.oe_power_up = "low";
defparam GPIO_0_a30_a_aI.oe_register_mode = "none";
defparam GPIO_0_a30_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a30_a_aI.open_drain_output = "true";
defparam GPIO_0_a30_a_aI.operation_mode = "bidir";
defparam GPIO_0_a30_a_aI.output_async_reset = "none";
defparam GPIO_0_a30_a_aI.output_power_up = "low";
defparam GPIO_0_a30_a_aI.output_register_mode = "none";
defparam GPIO_0_a30_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a31_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[31]));
// synopsys translate_off
defparam GPIO_0_a31_a_aI.input_async_reset = "none";
defparam GPIO_0_a31_a_aI.input_power_up = "low";
defparam GPIO_0_a31_a_aI.input_register_mode = "none";
defparam GPIO_0_a31_a_aI.input_sync_reset = "none";
defparam GPIO_0_a31_a_aI.oe_async_reset = "none";
defparam GPIO_0_a31_a_aI.oe_power_up = "low";
defparam GPIO_0_a31_a_aI.oe_register_mode = "none";
defparam GPIO_0_a31_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a31_a_aI.open_drain_output = "true";
defparam GPIO_0_a31_a_aI.operation_mode = "bidir";
defparam GPIO_0_a31_a_aI.output_async_reset = "none";
defparam GPIO_0_a31_a_aI.output_power_up = "low";
defparam GPIO_0_a31_a_aI.output_register_mode = "none";
defparam GPIO_0_a31_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a32_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[32]));
// synopsys translate_off
defparam GPIO_0_a32_a_aI.input_async_reset = "none";
defparam GPIO_0_a32_a_aI.input_power_up = "low";
defparam GPIO_0_a32_a_aI.input_register_mode = "none";
defparam GPIO_0_a32_a_aI.input_sync_reset = "none";
defparam GPIO_0_a32_a_aI.oe_async_reset = "none";
defparam GPIO_0_a32_a_aI.oe_power_up = "low";
defparam GPIO_0_a32_a_aI.oe_register_mode = "none";
defparam GPIO_0_a32_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a32_a_aI.open_drain_output = "true";
defparam GPIO_0_a32_a_aI.operation_mode = "bidir";
defparam GPIO_0_a32_a_aI.output_async_reset = "none";
defparam GPIO_0_a32_a_aI.output_power_up = "low";
defparam GPIO_0_a32_a_aI.output_register_mode = "none";
defparam GPIO_0_a32_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a33_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[33]));
// synopsys translate_off
defparam GPIO_0_a33_a_aI.input_async_reset = "none";
defparam GPIO_0_a33_a_aI.input_power_up = "low";
defparam GPIO_0_a33_a_aI.input_register_mode = "none";
defparam GPIO_0_a33_a_aI.input_sync_reset = "none";
defparam GPIO_0_a33_a_aI.oe_async_reset = "none";
defparam GPIO_0_a33_a_aI.oe_power_up = "low";
defparam GPIO_0_a33_a_aI.oe_register_mode = "none";
defparam GPIO_0_a33_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a33_a_aI.open_drain_output = "true";
defparam GPIO_0_a33_a_aI.operation_mode = "bidir";
defparam GPIO_0_a33_a_aI.output_async_reset = "none";
defparam GPIO_0_a33_a_aI.output_power_up = "low";
defparam GPIO_0_a33_a_aI.output_register_mode = "none";
defparam GPIO_0_a33_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a34_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[34]));
// synopsys translate_off
defparam GPIO_0_a34_a_aI.input_async_reset = "none";
defparam GPIO_0_a34_a_aI.input_power_up = "low";
defparam GPIO_0_a34_a_aI.input_register_mode = "none";
defparam GPIO_0_a34_a_aI.input_sync_reset = "none";
defparam GPIO_0_a34_a_aI.oe_async_reset = "none";
defparam GPIO_0_a34_a_aI.oe_power_up = "low";
defparam GPIO_0_a34_a_aI.oe_register_mode = "none";
defparam GPIO_0_a34_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a34_a_aI.open_drain_output = "true";
defparam GPIO_0_a34_a_aI.operation_mode = "bidir";
defparam GPIO_0_a34_a_aI.output_async_reset = "none";
defparam GPIO_0_a34_a_aI.output_power_up = "low";
defparam GPIO_0_a34_a_aI.output_register_mode = "none";
defparam GPIO_0_a34_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_0_a35_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[35]));
// synopsys translate_off
defparam GPIO_0_a35_a_aI.input_async_reset = "none";
defparam GPIO_0_a35_a_aI.input_power_up = "low";
defparam GPIO_0_a35_a_aI.input_register_mode = "none";
defparam GPIO_0_a35_a_aI.input_sync_reset = "none";
defparam GPIO_0_a35_a_aI.oe_async_reset = "none";
defparam GPIO_0_a35_a_aI.oe_power_up = "low";
defparam GPIO_0_a35_a_aI.oe_register_mode = "none";
defparam GPIO_0_a35_a_aI.oe_sync_reset = "none";
defparam GPIO_0_a35_a_aI.open_drain_output = "true";
defparam GPIO_0_a35_a_aI.operation_mode = "bidir";
defparam GPIO_0_a35_a_aI.output_async_reset = "none";
defparam GPIO_0_a35_a_aI.output_power_up = "low";
defparam GPIO_0_a35_a_aI.output_register_mode = "none";
defparam GPIO_0_a35_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a0_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[0]));
// synopsys translate_off
defparam GPIO_1_a0_a_aI.input_async_reset = "none";
defparam GPIO_1_a0_a_aI.input_power_up = "low";
defparam GPIO_1_a0_a_aI.input_register_mode = "none";
defparam GPIO_1_a0_a_aI.input_sync_reset = "none";
defparam GPIO_1_a0_a_aI.oe_async_reset = "none";
defparam GPIO_1_a0_a_aI.oe_power_up = "low";
defparam GPIO_1_a0_a_aI.oe_register_mode = "none";
defparam GPIO_1_a0_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a0_a_aI.open_drain_output = "true";
defparam GPIO_1_a0_a_aI.operation_mode = "bidir";
defparam GPIO_1_a0_a_aI.output_async_reset = "none";
defparam GPIO_1_a0_a_aI.output_power_up = "low";
defparam GPIO_1_a0_a_aI.output_register_mode = "none";
defparam GPIO_1_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a1_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[1]));
// synopsys translate_off
defparam GPIO_1_a1_a_aI.input_async_reset = "none";
defparam GPIO_1_a1_a_aI.input_power_up = "low";
defparam GPIO_1_a1_a_aI.input_register_mode = "none";
defparam GPIO_1_a1_a_aI.input_sync_reset = "none";
defparam GPIO_1_a1_a_aI.oe_async_reset = "none";
defparam GPIO_1_a1_a_aI.oe_power_up = "low";
defparam GPIO_1_a1_a_aI.oe_register_mode = "none";
defparam GPIO_1_a1_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a1_a_aI.open_drain_output = "true";
defparam GPIO_1_a1_a_aI.operation_mode = "bidir";
defparam GPIO_1_a1_a_aI.output_async_reset = "none";
defparam GPIO_1_a1_a_aI.output_power_up = "low";
defparam GPIO_1_a1_a_aI.output_register_mode = "none";
defparam GPIO_1_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a2_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[2]));
// synopsys translate_off
defparam GPIO_1_a2_a_aI.input_async_reset = "none";
defparam GPIO_1_a2_a_aI.input_power_up = "low";
defparam GPIO_1_a2_a_aI.input_register_mode = "none";
defparam GPIO_1_a2_a_aI.input_sync_reset = "none";
defparam GPIO_1_a2_a_aI.oe_async_reset = "none";
defparam GPIO_1_a2_a_aI.oe_power_up = "low";
defparam GPIO_1_a2_a_aI.oe_register_mode = "none";
defparam GPIO_1_a2_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a2_a_aI.open_drain_output = "true";
defparam GPIO_1_a2_a_aI.operation_mode = "bidir";
defparam GPIO_1_a2_a_aI.output_async_reset = "none";
defparam GPIO_1_a2_a_aI.output_power_up = "low";
defparam GPIO_1_a2_a_aI.output_register_mode = "none";
defparam GPIO_1_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a3_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[3]));
// synopsys translate_off
defparam GPIO_1_a3_a_aI.input_async_reset = "none";
defparam GPIO_1_a3_a_aI.input_power_up = "low";
defparam GPIO_1_a3_a_aI.input_register_mode = "none";
defparam GPIO_1_a3_a_aI.input_sync_reset = "none";
defparam GPIO_1_a3_a_aI.oe_async_reset = "none";
defparam GPIO_1_a3_a_aI.oe_power_up = "low";
defparam GPIO_1_a3_a_aI.oe_register_mode = "none";
defparam GPIO_1_a3_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a3_a_aI.open_drain_output = "true";
defparam GPIO_1_a3_a_aI.operation_mode = "bidir";
defparam GPIO_1_a3_a_aI.output_async_reset = "none";
defparam GPIO_1_a3_a_aI.output_power_up = "low";
defparam GPIO_1_a3_a_aI.output_register_mode = "none";
defparam GPIO_1_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a4_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[4]));
// synopsys translate_off
defparam GPIO_1_a4_a_aI.input_async_reset = "none";
defparam GPIO_1_a4_a_aI.input_power_up = "low";
defparam GPIO_1_a4_a_aI.input_register_mode = "none";
defparam GPIO_1_a4_a_aI.input_sync_reset = "none";
defparam GPIO_1_a4_a_aI.oe_async_reset = "none";
defparam GPIO_1_a4_a_aI.oe_power_up = "low";
defparam GPIO_1_a4_a_aI.oe_register_mode = "none";
defparam GPIO_1_a4_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a4_a_aI.open_drain_output = "true";
defparam GPIO_1_a4_a_aI.operation_mode = "bidir";
defparam GPIO_1_a4_a_aI.output_async_reset = "none";
defparam GPIO_1_a4_a_aI.output_power_up = "low";
defparam GPIO_1_a4_a_aI.output_register_mode = "none";
defparam GPIO_1_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a5_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[5]));
// synopsys translate_off
defparam GPIO_1_a5_a_aI.input_async_reset = "none";
defparam GPIO_1_a5_a_aI.input_power_up = "low";
defparam GPIO_1_a5_a_aI.input_register_mode = "none";
defparam GPIO_1_a5_a_aI.input_sync_reset = "none";
defparam GPIO_1_a5_a_aI.oe_async_reset = "none";
defparam GPIO_1_a5_a_aI.oe_power_up = "low";
defparam GPIO_1_a5_a_aI.oe_register_mode = "none";
defparam GPIO_1_a5_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a5_a_aI.open_drain_output = "true";
defparam GPIO_1_a5_a_aI.operation_mode = "bidir";
defparam GPIO_1_a5_a_aI.output_async_reset = "none";
defparam GPIO_1_a5_a_aI.output_power_up = "low";
defparam GPIO_1_a5_a_aI.output_register_mode = "none";
defparam GPIO_1_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a6_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[6]));
// synopsys translate_off
defparam GPIO_1_a6_a_aI.input_async_reset = "none";
defparam GPIO_1_a6_a_aI.input_power_up = "low";
defparam GPIO_1_a6_a_aI.input_register_mode = "none";
defparam GPIO_1_a6_a_aI.input_sync_reset = "none";
defparam GPIO_1_a6_a_aI.oe_async_reset = "none";
defparam GPIO_1_a6_a_aI.oe_power_up = "low";
defparam GPIO_1_a6_a_aI.oe_register_mode = "none";
defparam GPIO_1_a6_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a6_a_aI.open_drain_output = "true";
defparam GPIO_1_a6_a_aI.operation_mode = "bidir";
defparam GPIO_1_a6_a_aI.output_async_reset = "none";
defparam GPIO_1_a6_a_aI.output_power_up = "low";
defparam GPIO_1_a6_a_aI.output_register_mode = "none";
defparam GPIO_1_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a7_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[7]));
// synopsys translate_off
defparam GPIO_1_a7_a_aI.input_async_reset = "none";
defparam GPIO_1_a7_a_aI.input_power_up = "low";
defparam GPIO_1_a7_a_aI.input_register_mode = "none";
defparam GPIO_1_a7_a_aI.input_sync_reset = "none";
defparam GPIO_1_a7_a_aI.oe_async_reset = "none";
defparam GPIO_1_a7_a_aI.oe_power_up = "low";
defparam GPIO_1_a7_a_aI.oe_register_mode = "none";
defparam GPIO_1_a7_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a7_a_aI.open_drain_output = "true";
defparam GPIO_1_a7_a_aI.operation_mode = "bidir";
defparam GPIO_1_a7_a_aI.output_async_reset = "none";
defparam GPIO_1_a7_a_aI.output_power_up = "low";
defparam GPIO_1_a7_a_aI.output_register_mode = "none";
defparam GPIO_1_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a8_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[8]));
// synopsys translate_off
defparam GPIO_1_a8_a_aI.input_async_reset = "none";
defparam GPIO_1_a8_a_aI.input_power_up = "low";
defparam GPIO_1_a8_a_aI.input_register_mode = "none";
defparam GPIO_1_a8_a_aI.input_sync_reset = "none";
defparam GPIO_1_a8_a_aI.oe_async_reset = "none";
defparam GPIO_1_a8_a_aI.oe_power_up = "low";
defparam GPIO_1_a8_a_aI.oe_register_mode = "none";
defparam GPIO_1_a8_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a8_a_aI.open_drain_output = "true";
defparam GPIO_1_a8_a_aI.operation_mode = "bidir";
defparam GPIO_1_a8_a_aI.output_async_reset = "none";
defparam GPIO_1_a8_a_aI.output_power_up = "low";
defparam GPIO_1_a8_a_aI.output_register_mode = "none";
defparam GPIO_1_a8_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a9_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[9]));
// synopsys translate_off
defparam GPIO_1_a9_a_aI.input_async_reset = "none";
defparam GPIO_1_a9_a_aI.input_power_up = "low";
defparam GPIO_1_a9_a_aI.input_register_mode = "none";
defparam GPIO_1_a9_a_aI.input_sync_reset = "none";
defparam GPIO_1_a9_a_aI.oe_async_reset = "none";
defparam GPIO_1_a9_a_aI.oe_power_up = "low";
defparam GPIO_1_a9_a_aI.oe_register_mode = "none";
defparam GPIO_1_a9_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a9_a_aI.open_drain_output = "true";
defparam GPIO_1_a9_a_aI.operation_mode = "bidir";
defparam GPIO_1_a9_a_aI.output_async_reset = "none";
defparam GPIO_1_a9_a_aI.output_power_up = "low";
defparam GPIO_1_a9_a_aI.output_register_mode = "none";
defparam GPIO_1_a9_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a10_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[10]));
// synopsys translate_off
defparam GPIO_1_a10_a_aI.input_async_reset = "none";
defparam GPIO_1_a10_a_aI.input_power_up = "low";
defparam GPIO_1_a10_a_aI.input_register_mode = "none";
defparam GPIO_1_a10_a_aI.input_sync_reset = "none";
defparam GPIO_1_a10_a_aI.oe_async_reset = "none";
defparam GPIO_1_a10_a_aI.oe_power_up = "low";
defparam GPIO_1_a10_a_aI.oe_register_mode = "none";
defparam GPIO_1_a10_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a10_a_aI.open_drain_output = "true";
defparam GPIO_1_a10_a_aI.operation_mode = "bidir";
defparam GPIO_1_a10_a_aI.output_async_reset = "none";
defparam GPIO_1_a10_a_aI.output_power_up = "low";
defparam GPIO_1_a10_a_aI.output_register_mode = "none";
defparam GPIO_1_a10_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a11_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[11]));
// synopsys translate_off
defparam GPIO_1_a11_a_aI.input_async_reset = "none";
defparam GPIO_1_a11_a_aI.input_power_up = "low";
defparam GPIO_1_a11_a_aI.input_register_mode = "none";
defparam GPIO_1_a11_a_aI.input_sync_reset = "none";
defparam GPIO_1_a11_a_aI.oe_async_reset = "none";
defparam GPIO_1_a11_a_aI.oe_power_up = "low";
defparam GPIO_1_a11_a_aI.oe_register_mode = "none";
defparam GPIO_1_a11_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a11_a_aI.open_drain_output = "true";
defparam GPIO_1_a11_a_aI.operation_mode = "bidir";
defparam GPIO_1_a11_a_aI.output_async_reset = "none";
defparam GPIO_1_a11_a_aI.output_power_up = "low";
defparam GPIO_1_a11_a_aI.output_register_mode = "none";
defparam GPIO_1_a11_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a12_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[12]));
// synopsys translate_off
defparam GPIO_1_a12_a_aI.input_async_reset = "none";
defparam GPIO_1_a12_a_aI.input_power_up = "low";
defparam GPIO_1_a12_a_aI.input_register_mode = "none";
defparam GPIO_1_a12_a_aI.input_sync_reset = "none";
defparam GPIO_1_a12_a_aI.oe_async_reset = "none";
defparam GPIO_1_a12_a_aI.oe_power_up = "low";
defparam GPIO_1_a12_a_aI.oe_register_mode = "none";
defparam GPIO_1_a12_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a12_a_aI.open_drain_output = "true";
defparam GPIO_1_a12_a_aI.operation_mode = "bidir";
defparam GPIO_1_a12_a_aI.output_async_reset = "none";
defparam GPIO_1_a12_a_aI.output_power_up = "low";
defparam GPIO_1_a12_a_aI.output_register_mode = "none";
defparam GPIO_1_a12_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a13_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[13]));
// synopsys translate_off
defparam GPIO_1_a13_a_aI.input_async_reset = "none";
defparam GPIO_1_a13_a_aI.input_power_up = "low";
defparam GPIO_1_a13_a_aI.input_register_mode = "none";
defparam GPIO_1_a13_a_aI.input_sync_reset = "none";
defparam GPIO_1_a13_a_aI.oe_async_reset = "none";
defparam GPIO_1_a13_a_aI.oe_power_up = "low";
defparam GPIO_1_a13_a_aI.oe_register_mode = "none";
defparam GPIO_1_a13_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a13_a_aI.open_drain_output = "true";
defparam GPIO_1_a13_a_aI.operation_mode = "bidir";
defparam GPIO_1_a13_a_aI.output_async_reset = "none";
defparam GPIO_1_a13_a_aI.output_power_up = "low";
defparam GPIO_1_a13_a_aI.output_register_mode = "none";
defparam GPIO_1_a13_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a14_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[14]));
// synopsys translate_off
defparam GPIO_1_a14_a_aI.input_async_reset = "none";
defparam GPIO_1_a14_a_aI.input_power_up = "low";
defparam GPIO_1_a14_a_aI.input_register_mode = "none";
defparam GPIO_1_a14_a_aI.input_sync_reset = "none";
defparam GPIO_1_a14_a_aI.oe_async_reset = "none";
defparam GPIO_1_a14_a_aI.oe_power_up = "low";
defparam GPIO_1_a14_a_aI.oe_register_mode = "none";
defparam GPIO_1_a14_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a14_a_aI.open_drain_output = "true";
defparam GPIO_1_a14_a_aI.operation_mode = "bidir";
defparam GPIO_1_a14_a_aI.output_async_reset = "none";
defparam GPIO_1_a14_a_aI.output_power_up = "low";
defparam GPIO_1_a14_a_aI.output_register_mode = "none";
defparam GPIO_1_a14_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a15_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[15]));
// synopsys translate_off
defparam GPIO_1_a15_a_aI.input_async_reset = "none";
defparam GPIO_1_a15_a_aI.input_power_up = "low";
defparam GPIO_1_a15_a_aI.input_register_mode = "none";
defparam GPIO_1_a15_a_aI.input_sync_reset = "none";
defparam GPIO_1_a15_a_aI.oe_async_reset = "none";
defparam GPIO_1_a15_a_aI.oe_power_up = "low";
defparam GPIO_1_a15_a_aI.oe_register_mode = "none";
defparam GPIO_1_a15_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a15_a_aI.open_drain_output = "true";
defparam GPIO_1_a15_a_aI.operation_mode = "bidir";
defparam GPIO_1_a15_a_aI.output_async_reset = "none";
defparam GPIO_1_a15_a_aI.output_power_up = "low";
defparam GPIO_1_a15_a_aI.output_register_mode = "none";
defparam GPIO_1_a15_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a16_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[16]));
// synopsys translate_off
defparam GPIO_1_a16_a_aI.input_async_reset = "none";
defparam GPIO_1_a16_a_aI.input_power_up = "low";
defparam GPIO_1_a16_a_aI.input_register_mode = "none";
defparam GPIO_1_a16_a_aI.input_sync_reset = "none";
defparam GPIO_1_a16_a_aI.oe_async_reset = "none";
defparam GPIO_1_a16_a_aI.oe_power_up = "low";
defparam GPIO_1_a16_a_aI.oe_register_mode = "none";
defparam GPIO_1_a16_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a16_a_aI.open_drain_output = "true";
defparam GPIO_1_a16_a_aI.operation_mode = "bidir";
defparam GPIO_1_a16_a_aI.output_async_reset = "none";
defparam GPIO_1_a16_a_aI.output_power_up = "low";
defparam GPIO_1_a16_a_aI.output_register_mode = "none";
defparam GPIO_1_a16_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a17_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[17]));
// synopsys translate_off
defparam GPIO_1_a17_a_aI.input_async_reset = "none";
defparam GPIO_1_a17_a_aI.input_power_up = "low";
defparam GPIO_1_a17_a_aI.input_register_mode = "none";
defparam GPIO_1_a17_a_aI.input_sync_reset = "none";
defparam GPIO_1_a17_a_aI.oe_async_reset = "none";
defparam GPIO_1_a17_a_aI.oe_power_up = "low";
defparam GPIO_1_a17_a_aI.oe_register_mode = "none";
defparam GPIO_1_a17_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a17_a_aI.open_drain_output = "true";
defparam GPIO_1_a17_a_aI.operation_mode = "bidir";
defparam GPIO_1_a17_a_aI.output_async_reset = "none";
defparam GPIO_1_a17_a_aI.output_power_up = "low";
defparam GPIO_1_a17_a_aI.output_register_mode = "none";
defparam GPIO_1_a17_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a18_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[18]));
// synopsys translate_off
defparam GPIO_1_a18_a_aI.input_async_reset = "none";
defparam GPIO_1_a18_a_aI.input_power_up = "low";
defparam GPIO_1_a18_a_aI.input_register_mode = "none";
defparam GPIO_1_a18_a_aI.input_sync_reset = "none";
defparam GPIO_1_a18_a_aI.oe_async_reset = "none";
defparam GPIO_1_a18_a_aI.oe_power_up = "low";
defparam GPIO_1_a18_a_aI.oe_register_mode = "none";
defparam GPIO_1_a18_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a18_a_aI.open_drain_output = "true";
defparam GPIO_1_a18_a_aI.operation_mode = "bidir";
defparam GPIO_1_a18_a_aI.output_async_reset = "none";
defparam GPIO_1_a18_a_aI.output_power_up = "low";
defparam GPIO_1_a18_a_aI.output_register_mode = "none";
defparam GPIO_1_a18_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a19_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[19]));
// synopsys translate_off
defparam GPIO_1_a19_a_aI.input_async_reset = "none";
defparam GPIO_1_a19_a_aI.input_power_up = "low";
defparam GPIO_1_a19_a_aI.input_register_mode = "none";
defparam GPIO_1_a19_a_aI.input_sync_reset = "none";
defparam GPIO_1_a19_a_aI.oe_async_reset = "none";
defparam GPIO_1_a19_a_aI.oe_power_up = "low";
defparam GPIO_1_a19_a_aI.oe_register_mode = "none";
defparam GPIO_1_a19_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a19_a_aI.open_drain_output = "true";
defparam GPIO_1_a19_a_aI.operation_mode = "bidir";
defparam GPIO_1_a19_a_aI.output_async_reset = "none";
defparam GPIO_1_a19_a_aI.output_power_up = "low";
defparam GPIO_1_a19_a_aI.output_register_mode = "none";
defparam GPIO_1_a19_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a20_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[20]));
// synopsys translate_off
defparam GPIO_1_a20_a_aI.input_async_reset = "none";
defparam GPIO_1_a20_a_aI.input_power_up = "low";
defparam GPIO_1_a20_a_aI.input_register_mode = "none";
defparam GPIO_1_a20_a_aI.input_sync_reset = "none";
defparam GPIO_1_a20_a_aI.oe_async_reset = "none";
defparam GPIO_1_a20_a_aI.oe_power_up = "low";
defparam GPIO_1_a20_a_aI.oe_register_mode = "none";
defparam GPIO_1_a20_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a20_a_aI.open_drain_output = "true";
defparam GPIO_1_a20_a_aI.operation_mode = "bidir";
defparam GPIO_1_a20_a_aI.output_async_reset = "none";
defparam GPIO_1_a20_a_aI.output_power_up = "low";
defparam GPIO_1_a20_a_aI.output_register_mode = "none";
defparam GPIO_1_a20_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a21_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[21]));
// synopsys translate_off
defparam GPIO_1_a21_a_aI.input_async_reset = "none";
defparam GPIO_1_a21_a_aI.input_power_up = "low";
defparam GPIO_1_a21_a_aI.input_register_mode = "none";
defparam GPIO_1_a21_a_aI.input_sync_reset = "none";
defparam GPIO_1_a21_a_aI.oe_async_reset = "none";
defparam GPIO_1_a21_a_aI.oe_power_up = "low";
defparam GPIO_1_a21_a_aI.oe_register_mode = "none";
defparam GPIO_1_a21_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a21_a_aI.open_drain_output = "true";
defparam GPIO_1_a21_a_aI.operation_mode = "bidir";
defparam GPIO_1_a21_a_aI.output_async_reset = "none";
defparam GPIO_1_a21_a_aI.output_power_up = "low";
defparam GPIO_1_a21_a_aI.output_register_mode = "none";
defparam GPIO_1_a21_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a22_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[22]));
// synopsys translate_off
defparam GPIO_1_a22_a_aI.input_async_reset = "none";
defparam GPIO_1_a22_a_aI.input_power_up = "low";
defparam GPIO_1_a22_a_aI.input_register_mode = "none";
defparam GPIO_1_a22_a_aI.input_sync_reset = "none";
defparam GPIO_1_a22_a_aI.oe_async_reset = "none";
defparam GPIO_1_a22_a_aI.oe_power_up = "low";
defparam GPIO_1_a22_a_aI.oe_register_mode = "none";
defparam GPIO_1_a22_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a22_a_aI.open_drain_output = "true";
defparam GPIO_1_a22_a_aI.operation_mode = "bidir";
defparam GPIO_1_a22_a_aI.output_async_reset = "none";
defparam GPIO_1_a22_a_aI.output_power_up = "low";
defparam GPIO_1_a22_a_aI.output_register_mode = "none";
defparam GPIO_1_a22_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a23_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[23]));
// synopsys translate_off
defparam GPIO_1_a23_a_aI.input_async_reset = "none";
defparam GPIO_1_a23_a_aI.input_power_up = "low";
defparam GPIO_1_a23_a_aI.input_register_mode = "none";
defparam GPIO_1_a23_a_aI.input_sync_reset = "none";
defparam GPIO_1_a23_a_aI.oe_async_reset = "none";
defparam GPIO_1_a23_a_aI.oe_power_up = "low";
defparam GPIO_1_a23_a_aI.oe_register_mode = "none";
defparam GPIO_1_a23_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a23_a_aI.open_drain_output = "true";
defparam GPIO_1_a23_a_aI.operation_mode = "bidir";
defparam GPIO_1_a23_a_aI.output_async_reset = "none";
defparam GPIO_1_a23_a_aI.output_power_up = "low";
defparam GPIO_1_a23_a_aI.output_register_mode = "none";
defparam GPIO_1_a23_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a24_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[24]));
// synopsys translate_off
defparam GPIO_1_a24_a_aI.input_async_reset = "none";
defparam GPIO_1_a24_a_aI.input_power_up = "low";
defparam GPIO_1_a24_a_aI.input_register_mode = "none";
defparam GPIO_1_a24_a_aI.input_sync_reset = "none";
defparam GPIO_1_a24_a_aI.oe_async_reset = "none";
defparam GPIO_1_a24_a_aI.oe_power_up = "low";
defparam GPIO_1_a24_a_aI.oe_register_mode = "none";
defparam GPIO_1_a24_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a24_a_aI.open_drain_output = "true";
defparam GPIO_1_a24_a_aI.operation_mode = "bidir";
defparam GPIO_1_a24_a_aI.output_async_reset = "none";
defparam GPIO_1_a24_a_aI.output_power_up = "low";
defparam GPIO_1_a24_a_aI.output_register_mode = "none";
defparam GPIO_1_a24_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a25_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[25]));
// synopsys translate_off
defparam GPIO_1_a25_a_aI.input_async_reset = "none";
defparam GPIO_1_a25_a_aI.input_power_up = "low";
defparam GPIO_1_a25_a_aI.input_register_mode = "none";
defparam GPIO_1_a25_a_aI.input_sync_reset = "none";
defparam GPIO_1_a25_a_aI.oe_async_reset = "none";
defparam GPIO_1_a25_a_aI.oe_power_up = "low";
defparam GPIO_1_a25_a_aI.oe_register_mode = "none";
defparam GPIO_1_a25_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a25_a_aI.open_drain_output = "true";
defparam GPIO_1_a25_a_aI.operation_mode = "bidir";
defparam GPIO_1_a25_a_aI.output_async_reset = "none";
defparam GPIO_1_a25_a_aI.output_power_up = "low";
defparam GPIO_1_a25_a_aI.output_register_mode = "none";
defparam GPIO_1_a25_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a26_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[26]));
// synopsys translate_off
defparam GPIO_1_a26_a_aI.input_async_reset = "none";
defparam GPIO_1_a26_a_aI.input_power_up = "low";
defparam GPIO_1_a26_a_aI.input_register_mode = "none";
defparam GPIO_1_a26_a_aI.input_sync_reset = "none";
defparam GPIO_1_a26_a_aI.oe_async_reset = "none";
defparam GPIO_1_a26_a_aI.oe_power_up = "low";
defparam GPIO_1_a26_a_aI.oe_register_mode = "none";
defparam GPIO_1_a26_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a26_a_aI.open_drain_output = "true";
defparam GPIO_1_a26_a_aI.operation_mode = "bidir";
defparam GPIO_1_a26_a_aI.output_async_reset = "none";
defparam GPIO_1_a26_a_aI.output_power_up = "low";
defparam GPIO_1_a26_a_aI.output_register_mode = "none";
defparam GPIO_1_a26_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a27_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[27]));
// synopsys translate_off
defparam GPIO_1_a27_a_aI.input_async_reset = "none";
defparam GPIO_1_a27_a_aI.input_power_up = "low";
defparam GPIO_1_a27_a_aI.input_register_mode = "none";
defparam GPIO_1_a27_a_aI.input_sync_reset = "none";
defparam GPIO_1_a27_a_aI.oe_async_reset = "none";
defparam GPIO_1_a27_a_aI.oe_power_up = "low";
defparam GPIO_1_a27_a_aI.oe_register_mode = "none";
defparam GPIO_1_a27_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a27_a_aI.open_drain_output = "true";
defparam GPIO_1_a27_a_aI.operation_mode = "bidir";
defparam GPIO_1_a27_a_aI.output_async_reset = "none";
defparam GPIO_1_a27_a_aI.output_power_up = "low";
defparam GPIO_1_a27_a_aI.output_register_mode = "none";
defparam GPIO_1_a27_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a28_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[28]));
// synopsys translate_off
defparam GPIO_1_a28_a_aI.input_async_reset = "none";
defparam GPIO_1_a28_a_aI.input_power_up = "low";
defparam GPIO_1_a28_a_aI.input_register_mode = "none";
defparam GPIO_1_a28_a_aI.input_sync_reset = "none";
defparam GPIO_1_a28_a_aI.oe_async_reset = "none";
defparam GPIO_1_a28_a_aI.oe_power_up = "low";
defparam GPIO_1_a28_a_aI.oe_register_mode = "none";
defparam GPIO_1_a28_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a28_a_aI.open_drain_output = "true";
defparam GPIO_1_a28_a_aI.operation_mode = "bidir";
defparam GPIO_1_a28_a_aI.output_async_reset = "none";
defparam GPIO_1_a28_a_aI.output_power_up = "low";
defparam GPIO_1_a28_a_aI.output_register_mode = "none";
defparam GPIO_1_a28_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a29_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[29]));
// synopsys translate_off
defparam GPIO_1_a29_a_aI.input_async_reset = "none";
defparam GPIO_1_a29_a_aI.input_power_up = "low";
defparam GPIO_1_a29_a_aI.input_register_mode = "none";
defparam GPIO_1_a29_a_aI.input_sync_reset = "none";
defparam GPIO_1_a29_a_aI.oe_async_reset = "none";
defparam GPIO_1_a29_a_aI.oe_power_up = "low";
defparam GPIO_1_a29_a_aI.oe_register_mode = "none";
defparam GPIO_1_a29_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a29_a_aI.open_drain_output = "true";
defparam GPIO_1_a29_a_aI.operation_mode = "bidir";
defparam GPIO_1_a29_a_aI.output_async_reset = "none";
defparam GPIO_1_a29_a_aI.output_power_up = "low";
defparam GPIO_1_a29_a_aI.output_register_mode = "none";
defparam GPIO_1_a29_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a30_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[30]));
// synopsys translate_off
defparam GPIO_1_a30_a_aI.input_async_reset = "none";
defparam GPIO_1_a30_a_aI.input_power_up = "low";
defparam GPIO_1_a30_a_aI.input_register_mode = "none";
defparam GPIO_1_a30_a_aI.input_sync_reset = "none";
defparam GPIO_1_a30_a_aI.oe_async_reset = "none";
defparam GPIO_1_a30_a_aI.oe_power_up = "low";
defparam GPIO_1_a30_a_aI.oe_register_mode = "none";
defparam GPIO_1_a30_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a30_a_aI.open_drain_output = "true";
defparam GPIO_1_a30_a_aI.operation_mode = "bidir";
defparam GPIO_1_a30_a_aI.output_async_reset = "none";
defparam GPIO_1_a30_a_aI.output_power_up = "low";
defparam GPIO_1_a30_a_aI.output_register_mode = "none";
defparam GPIO_1_a30_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a31_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[31]));
// synopsys translate_off
defparam GPIO_1_a31_a_aI.input_async_reset = "none";
defparam GPIO_1_a31_a_aI.input_power_up = "low";
defparam GPIO_1_a31_a_aI.input_register_mode = "none";
defparam GPIO_1_a31_a_aI.input_sync_reset = "none";
defparam GPIO_1_a31_a_aI.oe_async_reset = "none";
defparam GPIO_1_a31_a_aI.oe_power_up = "low";
defparam GPIO_1_a31_a_aI.oe_register_mode = "none";
defparam GPIO_1_a31_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a31_a_aI.open_drain_output = "true";
defparam GPIO_1_a31_a_aI.operation_mode = "bidir";
defparam GPIO_1_a31_a_aI.output_async_reset = "none";
defparam GPIO_1_a31_a_aI.output_power_up = "low";
defparam GPIO_1_a31_a_aI.output_register_mode = "none";
defparam GPIO_1_a31_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a32_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[32]));
// synopsys translate_off
defparam GPIO_1_a32_a_aI.input_async_reset = "none";
defparam GPIO_1_a32_a_aI.input_power_up = "low";
defparam GPIO_1_a32_a_aI.input_register_mode = "none";
defparam GPIO_1_a32_a_aI.input_sync_reset = "none";
defparam GPIO_1_a32_a_aI.oe_async_reset = "none";
defparam GPIO_1_a32_a_aI.oe_power_up = "low";
defparam GPIO_1_a32_a_aI.oe_register_mode = "none";
defparam GPIO_1_a32_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a32_a_aI.open_drain_output = "true";
defparam GPIO_1_a32_a_aI.operation_mode = "bidir";
defparam GPIO_1_a32_a_aI.output_async_reset = "none";
defparam GPIO_1_a32_a_aI.output_power_up = "low";
defparam GPIO_1_a32_a_aI.output_register_mode = "none";
defparam GPIO_1_a32_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a33_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[33]));
// synopsys translate_off
defparam GPIO_1_a33_a_aI.input_async_reset = "none";
defparam GPIO_1_a33_a_aI.input_power_up = "low";
defparam GPIO_1_a33_a_aI.input_register_mode = "none";
defparam GPIO_1_a33_a_aI.input_sync_reset = "none";
defparam GPIO_1_a33_a_aI.oe_async_reset = "none";
defparam GPIO_1_a33_a_aI.oe_power_up = "low";
defparam GPIO_1_a33_a_aI.oe_register_mode = "none";
defparam GPIO_1_a33_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a33_a_aI.open_drain_output = "true";
defparam GPIO_1_a33_a_aI.operation_mode = "bidir";
defparam GPIO_1_a33_a_aI.output_async_reset = "none";
defparam GPIO_1_a33_a_aI.output_power_up = "low";
defparam GPIO_1_a33_a_aI.output_register_mode = "none";
defparam GPIO_1_a33_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a34_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[34]));
// synopsys translate_off
defparam GPIO_1_a34_a_aI.input_async_reset = "none";
defparam GPIO_1_a34_a_aI.input_power_up = "low";
defparam GPIO_1_a34_a_aI.input_register_mode = "none";
defparam GPIO_1_a34_a_aI.input_sync_reset = "none";
defparam GPIO_1_a34_a_aI.oe_async_reset = "none";
defparam GPIO_1_a34_a_aI.oe_power_up = "low";
defparam GPIO_1_a34_a_aI.oe_register_mode = "none";
defparam GPIO_1_a34_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a34_a_aI.open_drain_output = "true";
defparam GPIO_1_a34_a_aI.operation_mode = "bidir";
defparam GPIO_1_a34_a_aI.output_async_reset = "none";
defparam GPIO_1_a34_a_aI.output_power_up = "low";
defparam GPIO_1_a34_a_aI.output_register_mode = "none";
defparam GPIO_1_a34_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io GPIO_1_a35_a_aI(
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[35]));
// synopsys translate_off
defparam GPIO_1_a35_a_aI.input_async_reset = "none";
defparam GPIO_1_a35_a_aI.input_power_up = "low";
defparam GPIO_1_a35_a_aI.input_register_mode = "none";
defparam GPIO_1_a35_a_aI.input_sync_reset = "none";
defparam GPIO_1_a35_a_aI.oe_async_reset = "none";
defparam GPIO_1_a35_a_aI.oe_power_up = "low";
defparam GPIO_1_a35_a_aI.oe_register_mode = "none";
defparam GPIO_1_a35_a_aI.oe_sync_reset = "none";
defparam GPIO_1_a35_a_aI.open_drain_output = "true";
defparam GPIO_1_a35_a_aI.operation_mode = "bidir";
defparam GPIO_1_a35_a_aI.output_async_reset = "none";
defparam GPIO_1_a35_a_aI.output_power_up = "low";
defparam GPIO_1_a35_a_aI.output_register_mode = "none";
defparam GPIO_1_a35_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io CLOCK_24_a0_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_24[0]));
// synopsys translate_off
defparam CLOCK_24_a0_a_aI.input_async_reset = "none";
defparam CLOCK_24_a0_a_aI.input_power_up = "low";
defparam CLOCK_24_a0_a_aI.input_register_mode = "none";
defparam CLOCK_24_a0_a_aI.input_sync_reset = "none";
defparam CLOCK_24_a0_a_aI.oe_async_reset = "none";
defparam CLOCK_24_a0_a_aI.oe_power_up = "low";
defparam CLOCK_24_a0_a_aI.oe_register_mode = "none";
defparam CLOCK_24_a0_a_aI.oe_sync_reset = "none";
defparam CLOCK_24_a0_a_aI.operation_mode = "input";
defparam CLOCK_24_a0_a_aI.output_async_reset = "none";
defparam CLOCK_24_a0_a_aI.output_power_up = "low";
defparam CLOCK_24_a0_a_aI.output_register_mode = "none";
defparam CLOCK_24_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io CLOCK_24_a1_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_24[1]));
// synopsys translate_off
defparam CLOCK_24_a1_a_aI.input_async_reset = "none";
defparam CLOCK_24_a1_a_aI.input_power_up = "low";
defparam CLOCK_24_a1_a_aI.input_register_mode = "none";
defparam CLOCK_24_a1_a_aI.input_sync_reset = "none";
defparam CLOCK_24_a1_a_aI.oe_async_reset = "none";
defparam CLOCK_24_a1_a_aI.oe_power_up = "low";
defparam CLOCK_24_a1_a_aI.oe_register_mode = "none";
defparam CLOCK_24_a1_a_aI.oe_sync_reset = "none";
defparam CLOCK_24_a1_a_aI.operation_mode = "input";
defparam CLOCK_24_a1_a_aI.output_async_reset = "none";
defparam CLOCK_24_a1_a_aI.output_power_up = "low";
defparam CLOCK_24_a1_a_aI.output_register_mode = "none";
defparam CLOCK_24_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io CLOCK_27_a0_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27[0]));
// synopsys translate_off
defparam CLOCK_27_a0_a_aI.input_async_reset = "none";
defparam CLOCK_27_a0_a_aI.input_power_up = "low";
defparam CLOCK_27_a0_a_aI.input_register_mode = "none";
defparam CLOCK_27_a0_a_aI.input_sync_reset = "none";
defparam CLOCK_27_a0_a_aI.oe_async_reset = "none";
defparam CLOCK_27_a0_a_aI.oe_power_up = "low";
defparam CLOCK_27_a0_a_aI.oe_register_mode = "none";
defparam CLOCK_27_a0_a_aI.oe_sync_reset = "none";
defparam CLOCK_27_a0_a_aI.operation_mode = "input";
defparam CLOCK_27_a0_a_aI.output_async_reset = "none";
defparam CLOCK_27_a0_a_aI.output_power_up = "low";
defparam CLOCK_27_a0_a_aI.output_register_mode = "none";
defparam CLOCK_27_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io CLOCK_27_a1_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27[1]));
// synopsys translate_off
defparam CLOCK_27_a1_a_aI.input_async_reset = "none";
defparam CLOCK_27_a1_a_aI.input_power_up = "low";
defparam CLOCK_27_a1_a_aI.input_register_mode = "none";
defparam CLOCK_27_a1_a_aI.input_sync_reset = "none";
defparam CLOCK_27_a1_a_aI.oe_async_reset = "none";
defparam CLOCK_27_a1_a_aI.oe_power_up = "low";
defparam CLOCK_27_a1_a_aI.oe_register_mode = "none";
defparam CLOCK_27_a1_a_aI.oe_sync_reset = "none";
defparam CLOCK_27_a1_a_aI.operation_mode = "input";
defparam CLOCK_27_a1_a_aI.output_async_reset = "none";
defparam CLOCK_27_a1_a_aI.output_power_up = "low";
defparam CLOCK_27_a1_a_aI.output_register_mode = "none";
defparam CLOCK_27_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io EXT_CLOCK_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT_CLOCK));
// synopsys translate_off
defparam EXT_CLOCK_aI.input_async_reset = "none";
defparam EXT_CLOCK_aI.input_power_up = "low";
defparam EXT_CLOCK_aI.input_register_mode = "none";
defparam EXT_CLOCK_aI.input_sync_reset = "none";
defparam EXT_CLOCK_aI.oe_async_reset = "none";
defparam EXT_CLOCK_aI.oe_power_up = "low";
defparam EXT_CLOCK_aI.oe_register_mode = "none";
defparam EXT_CLOCK_aI.oe_sync_reset = "none";
defparam EXT_CLOCK_aI.operation_mode = "input";
defparam EXT_CLOCK_aI.output_async_reset = "none";
defparam EXT_CLOCK_aI.output_power_up = "low";
defparam EXT_CLOCK_aI.output_register_mode = "none";
defparam EXT_CLOCK_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io KEY_a3_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam KEY_a3_a_aI.input_async_reset = "none";
defparam KEY_a3_a_aI.input_power_up = "low";
defparam KEY_a3_a_aI.input_register_mode = "none";
defparam KEY_a3_a_aI.input_sync_reset = "none";
defparam KEY_a3_a_aI.oe_async_reset = "none";
defparam KEY_a3_a_aI.oe_power_up = "low";
defparam KEY_a3_a_aI.oe_register_mode = "none";
defparam KEY_a3_a_aI.oe_sync_reset = "none";
defparam KEY_a3_a_aI.operation_mode = "input";
defparam KEY_a3_a_aI.output_async_reset = "none";
defparam KEY_a3_a_aI.output_power_up = "low";
defparam KEY_a3_a_aI.output_register_mode = "none";
defparam KEY_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io SW_a2_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam SW_a2_a_aI.input_async_reset = "none";
defparam SW_a2_a_aI.input_power_up = "low";
defparam SW_a2_a_aI.input_register_mode = "none";
defparam SW_a2_a_aI.input_sync_reset = "none";
defparam SW_a2_a_aI.oe_async_reset = "none";
defparam SW_a2_a_aI.oe_power_up = "low";
defparam SW_a2_a_aI.oe_register_mode = "none";
defparam SW_a2_a_aI.oe_sync_reset = "none";
defparam SW_a2_a_aI.operation_mode = "input";
defparam SW_a2_a_aI.output_async_reset = "none";
defparam SW_a2_a_aI.output_power_up = "low";
defparam SW_a2_a_aI.output_register_mode = "none";
defparam SW_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io SW_a3_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam SW_a3_a_aI.input_async_reset = "none";
defparam SW_a3_a_aI.input_power_up = "low";
defparam SW_a3_a_aI.input_register_mode = "none";
defparam SW_a3_a_aI.input_sync_reset = "none";
defparam SW_a3_a_aI.oe_async_reset = "none";
defparam SW_a3_a_aI.oe_power_up = "low";
defparam SW_a3_a_aI.oe_register_mode = "none";
defparam SW_a3_a_aI.oe_sync_reset = "none";
defparam SW_a3_a_aI.operation_mode = "input";
defparam SW_a3_a_aI.output_async_reset = "none";
defparam SW_a3_a_aI.output_power_up = "low";
defparam SW_a3_a_aI.output_register_mode = "none";
defparam SW_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io SW_a4_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam SW_a4_a_aI.input_async_reset = "none";
defparam SW_a4_a_aI.input_power_up = "low";
defparam SW_a4_a_aI.input_register_mode = "none";
defparam SW_a4_a_aI.input_sync_reset = "none";
defparam SW_a4_a_aI.oe_async_reset = "none";
defparam SW_a4_a_aI.oe_power_up = "low";
defparam SW_a4_a_aI.oe_register_mode = "none";
defparam SW_a4_a_aI.oe_sync_reset = "none";
defparam SW_a4_a_aI.operation_mode = "input";
defparam SW_a4_a_aI.output_async_reset = "none";
defparam SW_a4_a_aI.output_power_up = "low";
defparam SW_a4_a_aI.output_register_mode = "none";
defparam SW_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io SW_a5_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam SW_a5_a_aI.input_async_reset = "none";
defparam SW_a5_a_aI.input_power_up = "low";
defparam SW_a5_a_aI.input_register_mode = "none";
defparam SW_a5_a_aI.input_sync_reset = "none";
defparam SW_a5_a_aI.oe_async_reset = "none";
defparam SW_a5_a_aI.oe_power_up = "low";
defparam SW_a5_a_aI.oe_register_mode = "none";
defparam SW_a5_a_aI.oe_sync_reset = "none";
defparam SW_a5_a_aI.operation_mode = "input";
defparam SW_a5_a_aI.output_async_reset = "none";
defparam SW_a5_a_aI.output_power_up = "low";
defparam SW_a5_a_aI.output_register_mode = "none";
defparam SW_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io SW_a6_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam SW_a6_a_aI.input_async_reset = "none";
defparam SW_a6_a_aI.input_power_up = "low";
defparam SW_a6_a_aI.input_register_mode = "none";
defparam SW_a6_a_aI.input_sync_reset = "none";
defparam SW_a6_a_aI.oe_async_reset = "none";
defparam SW_a6_a_aI.oe_power_up = "low";
defparam SW_a6_a_aI.oe_register_mode = "none";
defparam SW_a6_a_aI.oe_sync_reset = "none";
defparam SW_a6_a_aI.operation_mode = "input";
defparam SW_a6_a_aI.output_async_reset = "none";
defparam SW_a6_a_aI.output_power_up = "low";
defparam SW_a6_a_aI.output_register_mode = "none";
defparam SW_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io SW_a7_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam SW_a7_a_aI.input_async_reset = "none";
defparam SW_a7_a_aI.input_power_up = "low";
defparam SW_a7_a_aI.input_register_mode = "none";
defparam SW_a7_a_aI.input_sync_reset = "none";
defparam SW_a7_a_aI.oe_async_reset = "none";
defparam SW_a7_a_aI.oe_power_up = "low";
defparam SW_a7_a_aI.oe_register_mode = "none";
defparam SW_a7_a_aI.oe_sync_reset = "none";
defparam SW_a7_a_aI.operation_mode = "input";
defparam SW_a7_a_aI.output_async_reset = "none";
defparam SW_a7_a_aI.output_power_up = "low";
defparam SW_a7_a_aI.output_register_mode = "none";
defparam SW_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io SW_a8_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam SW_a8_a_aI.input_async_reset = "none";
defparam SW_a8_a_aI.input_power_up = "low";
defparam SW_a8_a_aI.input_register_mode = "none";
defparam SW_a8_a_aI.input_sync_reset = "none";
defparam SW_a8_a_aI.oe_async_reset = "none";
defparam SW_a8_a_aI.oe_power_up = "low";
defparam SW_a8_a_aI.oe_register_mode = "none";
defparam SW_a8_a_aI.oe_sync_reset = "none";
defparam SW_a8_a_aI.operation_mode = "input";
defparam SW_a8_a_aI.output_async_reset = "none";
defparam SW_a8_a_aI.output_power_up = "low";
defparam SW_a8_a_aI.output_register_mode = "none";
defparam SW_a8_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io SW_a9_a_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam SW_a9_a_aI.input_async_reset = "none";
defparam SW_a9_a_aI.input_power_up = "low";
defparam SW_a9_a_aI.input_register_mode = "none";
defparam SW_a9_a_aI.input_sync_reset = "none";
defparam SW_a9_a_aI.oe_async_reset = "none";
defparam SW_a9_a_aI.oe_power_up = "low";
defparam SW_a9_a_aI.oe_register_mode = "none";
defparam SW_a9_a_aI.oe_sync_reset = "none";
defparam SW_a9_a_aI.operation_mode = "input";
defparam SW_a9_a_aI.output_async_reset = "none";
defparam SW_a9_a_aI.output_power_up = "low";
defparam SW_a9_a_aI.output_register_mode = "none";
defparam SW_a9_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX0_a0_a_aI(
	.datain(cr2instance_aseg7instance0_aWideOr6_a5_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam HEX0_a0_a_aI.input_async_reset = "none";
defparam HEX0_a0_a_aI.input_power_up = "low";
defparam HEX0_a0_a_aI.input_register_mode = "none";
defparam HEX0_a0_a_aI.input_sync_reset = "none";
defparam HEX0_a0_a_aI.oe_async_reset = "none";
defparam HEX0_a0_a_aI.oe_power_up = "low";
defparam HEX0_a0_a_aI.oe_register_mode = "none";
defparam HEX0_a0_a_aI.oe_sync_reset = "none";
defparam HEX0_a0_a_aI.operation_mode = "output";
defparam HEX0_a0_a_aI.output_async_reset = "none";
defparam HEX0_a0_a_aI.output_power_up = "low";
defparam HEX0_a0_a_aI.output_register_mode = "none";
defparam HEX0_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX0_a1_a_aI(
	.datain(cr2instance_aseg7instance0_aWideOr5_a4_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam HEX0_a1_a_aI.input_async_reset = "none";
defparam HEX0_a1_a_aI.input_power_up = "low";
defparam HEX0_a1_a_aI.input_register_mode = "none";
defparam HEX0_a1_a_aI.input_sync_reset = "none";
defparam HEX0_a1_a_aI.oe_async_reset = "none";
defparam HEX0_a1_a_aI.oe_power_up = "low";
defparam HEX0_a1_a_aI.oe_register_mode = "none";
defparam HEX0_a1_a_aI.oe_sync_reset = "none";
defparam HEX0_a1_a_aI.operation_mode = "output";
defparam HEX0_a1_a_aI.output_async_reset = "none";
defparam HEX0_a1_a_aI.output_power_up = "low";
defparam HEX0_a1_a_aI.output_register_mode = "none";
defparam HEX0_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX0_a2_a_aI(
	.datain(cr2instance_aseg7instance0_aWideOr4_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam HEX0_a2_a_aI.input_async_reset = "none";
defparam HEX0_a2_a_aI.input_power_up = "low";
defparam HEX0_a2_a_aI.input_register_mode = "none";
defparam HEX0_a2_a_aI.input_sync_reset = "none";
defparam HEX0_a2_a_aI.oe_async_reset = "none";
defparam HEX0_a2_a_aI.oe_power_up = "low";
defparam HEX0_a2_a_aI.oe_register_mode = "none";
defparam HEX0_a2_a_aI.oe_sync_reset = "none";
defparam HEX0_a2_a_aI.operation_mode = "output";
defparam HEX0_a2_a_aI.output_async_reset = "none";
defparam HEX0_a2_a_aI.output_power_up = "low";
defparam HEX0_a2_a_aI.output_register_mode = "none";
defparam HEX0_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX0_a3_a_aI(
	.datain(cr2instance_aseg7instance0_aWideOr3_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam HEX0_a3_a_aI.input_async_reset = "none";
defparam HEX0_a3_a_aI.input_power_up = "low";
defparam HEX0_a3_a_aI.input_register_mode = "none";
defparam HEX0_a3_a_aI.input_sync_reset = "none";
defparam HEX0_a3_a_aI.oe_async_reset = "none";
defparam HEX0_a3_a_aI.oe_power_up = "low";
defparam HEX0_a3_a_aI.oe_register_mode = "none";
defparam HEX0_a3_a_aI.oe_sync_reset = "none";
defparam HEX0_a3_a_aI.operation_mode = "output";
defparam HEX0_a3_a_aI.output_async_reset = "none";
defparam HEX0_a3_a_aI.output_power_up = "low";
defparam HEX0_a3_a_aI.output_register_mode = "none";
defparam HEX0_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX0_a4_a_aI(
	.datain(cr2instance_aseg7instance0_aWideOr2_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam HEX0_a4_a_aI.input_async_reset = "none";
defparam HEX0_a4_a_aI.input_power_up = "low";
defparam HEX0_a4_a_aI.input_register_mode = "none";
defparam HEX0_a4_a_aI.input_sync_reset = "none";
defparam HEX0_a4_a_aI.oe_async_reset = "none";
defparam HEX0_a4_a_aI.oe_power_up = "low";
defparam HEX0_a4_a_aI.oe_register_mode = "none";
defparam HEX0_a4_a_aI.oe_sync_reset = "none";
defparam HEX0_a4_a_aI.operation_mode = "output";
defparam HEX0_a4_a_aI.output_async_reset = "none";
defparam HEX0_a4_a_aI.output_power_up = "low";
defparam HEX0_a4_a_aI.output_register_mode = "none";
defparam HEX0_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX0_a5_a_aI(
	.datain(cr2instance_aseg7instance0_aWideOr1_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam HEX0_a5_a_aI.input_async_reset = "none";
defparam HEX0_a5_a_aI.input_power_up = "low";
defparam HEX0_a5_a_aI.input_register_mode = "none";
defparam HEX0_a5_a_aI.input_sync_reset = "none";
defparam HEX0_a5_a_aI.oe_async_reset = "none";
defparam HEX0_a5_a_aI.oe_power_up = "low";
defparam HEX0_a5_a_aI.oe_register_mode = "none";
defparam HEX0_a5_a_aI.oe_sync_reset = "none";
defparam HEX0_a5_a_aI.operation_mode = "output";
defparam HEX0_a5_a_aI.output_async_reset = "none";
defparam HEX0_a5_a_aI.output_power_up = "low";
defparam HEX0_a5_a_aI.output_register_mode = "none";
defparam HEX0_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX0_a6_a_aI(
	.datain(!cr2instance_aseg7instance0_aWideOr0_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam HEX0_a6_a_aI.input_async_reset = "none";
defparam HEX0_a6_a_aI.input_power_up = "low";
defparam HEX0_a6_a_aI.input_register_mode = "none";
defparam HEX0_a6_a_aI.input_sync_reset = "none";
defparam HEX0_a6_a_aI.oe_async_reset = "none";
defparam HEX0_a6_a_aI.oe_power_up = "low";
defparam HEX0_a6_a_aI.oe_register_mode = "none";
defparam HEX0_a6_a_aI.oe_sync_reset = "none";
defparam HEX0_a6_a_aI.operation_mode = "output";
defparam HEX0_a6_a_aI.output_async_reset = "none";
defparam HEX0_a6_a_aI.output_power_up = "low";
defparam HEX0_a6_a_aI.output_register_mode = "none";
defparam HEX0_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX1_a0_a_aI(
	.datain(cr2instance_aseg7instance1_aWideOr6_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam HEX1_a0_a_aI.input_async_reset = "none";
defparam HEX1_a0_a_aI.input_power_up = "low";
defparam HEX1_a0_a_aI.input_register_mode = "none";
defparam HEX1_a0_a_aI.input_sync_reset = "none";
defparam HEX1_a0_a_aI.oe_async_reset = "none";
defparam HEX1_a0_a_aI.oe_power_up = "low";
defparam HEX1_a0_a_aI.oe_register_mode = "none";
defparam HEX1_a0_a_aI.oe_sync_reset = "none";
defparam HEX1_a0_a_aI.operation_mode = "output";
defparam HEX1_a0_a_aI.output_async_reset = "none";
defparam HEX1_a0_a_aI.output_power_up = "low";
defparam HEX1_a0_a_aI.output_register_mode = "none";
defparam HEX1_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX1_a1_a_aI(
	.datain(cr2instance_aseg7instance1_aWideOr5_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam HEX1_a1_a_aI.input_async_reset = "none";
defparam HEX1_a1_a_aI.input_power_up = "low";
defparam HEX1_a1_a_aI.input_register_mode = "none";
defparam HEX1_a1_a_aI.input_sync_reset = "none";
defparam HEX1_a1_a_aI.oe_async_reset = "none";
defparam HEX1_a1_a_aI.oe_power_up = "low";
defparam HEX1_a1_a_aI.oe_register_mode = "none";
defparam HEX1_a1_a_aI.oe_sync_reset = "none";
defparam HEX1_a1_a_aI.operation_mode = "output";
defparam HEX1_a1_a_aI.output_async_reset = "none";
defparam HEX1_a1_a_aI.output_power_up = "low";
defparam HEX1_a1_a_aI.output_register_mode = "none";
defparam HEX1_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX1_a2_a_aI(
	.datain(cr2instance_aseg7instance1_aWideOr4_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam HEX1_a2_a_aI.input_async_reset = "none";
defparam HEX1_a2_a_aI.input_power_up = "low";
defparam HEX1_a2_a_aI.input_register_mode = "none";
defparam HEX1_a2_a_aI.input_sync_reset = "none";
defparam HEX1_a2_a_aI.oe_async_reset = "none";
defparam HEX1_a2_a_aI.oe_power_up = "low";
defparam HEX1_a2_a_aI.oe_register_mode = "none";
defparam HEX1_a2_a_aI.oe_sync_reset = "none";
defparam HEX1_a2_a_aI.operation_mode = "output";
defparam HEX1_a2_a_aI.output_async_reset = "none";
defparam HEX1_a2_a_aI.output_power_up = "low";
defparam HEX1_a2_a_aI.output_register_mode = "none";
defparam HEX1_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX1_a3_a_aI(
	.datain(cr2instance_aseg7instance1_aWideOr3_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam HEX1_a3_a_aI.input_async_reset = "none";
defparam HEX1_a3_a_aI.input_power_up = "low";
defparam HEX1_a3_a_aI.input_register_mode = "none";
defparam HEX1_a3_a_aI.input_sync_reset = "none";
defparam HEX1_a3_a_aI.oe_async_reset = "none";
defparam HEX1_a3_a_aI.oe_power_up = "low";
defparam HEX1_a3_a_aI.oe_register_mode = "none";
defparam HEX1_a3_a_aI.oe_sync_reset = "none";
defparam HEX1_a3_a_aI.operation_mode = "output";
defparam HEX1_a3_a_aI.output_async_reset = "none";
defparam HEX1_a3_a_aI.output_power_up = "low";
defparam HEX1_a3_a_aI.output_register_mode = "none";
defparam HEX1_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX1_a4_a_aI(
	.datain(cr2instance_aseg7instance1_aWideOr2_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam HEX1_a4_a_aI.input_async_reset = "none";
defparam HEX1_a4_a_aI.input_power_up = "low";
defparam HEX1_a4_a_aI.input_register_mode = "none";
defparam HEX1_a4_a_aI.input_sync_reset = "none";
defparam HEX1_a4_a_aI.oe_async_reset = "none";
defparam HEX1_a4_a_aI.oe_power_up = "low";
defparam HEX1_a4_a_aI.oe_register_mode = "none";
defparam HEX1_a4_a_aI.oe_sync_reset = "none";
defparam HEX1_a4_a_aI.operation_mode = "output";
defparam HEX1_a4_a_aI.output_async_reset = "none";
defparam HEX1_a4_a_aI.output_power_up = "low";
defparam HEX1_a4_a_aI.output_register_mode = "none";
defparam HEX1_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX1_a5_a_aI(
	.datain(cr2instance_aseg7instance1_aWideOr1_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam HEX1_a5_a_aI.input_async_reset = "none";
defparam HEX1_a5_a_aI.input_power_up = "low";
defparam HEX1_a5_a_aI.input_register_mode = "none";
defparam HEX1_a5_a_aI.input_sync_reset = "none";
defparam HEX1_a5_a_aI.oe_async_reset = "none";
defparam HEX1_a5_a_aI.oe_power_up = "low";
defparam HEX1_a5_a_aI.oe_register_mode = "none";
defparam HEX1_a5_a_aI.oe_sync_reset = "none";
defparam HEX1_a5_a_aI.operation_mode = "output";
defparam HEX1_a5_a_aI.output_async_reset = "none";
defparam HEX1_a5_a_aI.output_power_up = "low";
defparam HEX1_a5_a_aI.output_register_mode = "none";
defparam HEX1_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX1_a6_a_aI(
	.datain(!cr2instance_aseg7instance1_aWideOr0_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam HEX1_a6_a_aI.input_async_reset = "none";
defparam HEX1_a6_a_aI.input_power_up = "low";
defparam HEX1_a6_a_aI.input_register_mode = "none";
defparam HEX1_a6_a_aI.input_sync_reset = "none";
defparam HEX1_a6_a_aI.oe_async_reset = "none";
defparam HEX1_a6_a_aI.oe_power_up = "low";
defparam HEX1_a6_a_aI.oe_register_mode = "none";
defparam HEX1_a6_a_aI.oe_sync_reset = "none";
defparam HEX1_a6_a_aI.operation_mode = "output";
defparam HEX1_a6_a_aI.output_async_reset = "none";
defparam HEX1_a6_a_aI.output_power_up = "low";
defparam HEX1_a6_a_aI.output_register_mode = "none";
defparam HEX1_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX2_a0_a_aI(
	.datain(cr2instance_aseg7instance2_aWideOr6_a5_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam HEX2_a0_a_aI.input_async_reset = "none";
defparam HEX2_a0_a_aI.input_power_up = "low";
defparam HEX2_a0_a_aI.input_register_mode = "none";
defparam HEX2_a0_a_aI.input_sync_reset = "none";
defparam HEX2_a0_a_aI.oe_async_reset = "none";
defparam HEX2_a0_a_aI.oe_power_up = "low";
defparam HEX2_a0_a_aI.oe_register_mode = "none";
defparam HEX2_a0_a_aI.oe_sync_reset = "none";
defparam HEX2_a0_a_aI.operation_mode = "output";
defparam HEX2_a0_a_aI.output_async_reset = "none";
defparam HEX2_a0_a_aI.output_power_up = "low";
defparam HEX2_a0_a_aI.output_register_mode = "none";
defparam HEX2_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX2_a1_a_aI(
	.datain(cr2instance_aseg7instance2_aWideOr5_a4_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam HEX2_a1_a_aI.input_async_reset = "none";
defparam HEX2_a1_a_aI.input_power_up = "low";
defparam HEX2_a1_a_aI.input_register_mode = "none";
defparam HEX2_a1_a_aI.input_sync_reset = "none";
defparam HEX2_a1_a_aI.oe_async_reset = "none";
defparam HEX2_a1_a_aI.oe_power_up = "low";
defparam HEX2_a1_a_aI.oe_register_mode = "none";
defparam HEX2_a1_a_aI.oe_sync_reset = "none";
defparam HEX2_a1_a_aI.operation_mode = "output";
defparam HEX2_a1_a_aI.output_async_reset = "none";
defparam HEX2_a1_a_aI.output_power_up = "low";
defparam HEX2_a1_a_aI.output_register_mode = "none";
defparam HEX2_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX2_a2_a_aI(
	.datain(cr2instance_aseg7instance2_aWideOr4_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam HEX2_a2_a_aI.input_async_reset = "none";
defparam HEX2_a2_a_aI.input_power_up = "low";
defparam HEX2_a2_a_aI.input_register_mode = "none";
defparam HEX2_a2_a_aI.input_sync_reset = "none";
defparam HEX2_a2_a_aI.oe_async_reset = "none";
defparam HEX2_a2_a_aI.oe_power_up = "low";
defparam HEX2_a2_a_aI.oe_register_mode = "none";
defparam HEX2_a2_a_aI.oe_sync_reset = "none";
defparam HEX2_a2_a_aI.operation_mode = "output";
defparam HEX2_a2_a_aI.output_async_reset = "none";
defparam HEX2_a2_a_aI.output_power_up = "low";
defparam HEX2_a2_a_aI.output_register_mode = "none";
defparam HEX2_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX2_a3_a_aI(
	.datain(cr2instance_aseg7instance2_aWideOr3_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam HEX2_a3_a_aI.input_async_reset = "none";
defparam HEX2_a3_a_aI.input_power_up = "low";
defparam HEX2_a3_a_aI.input_register_mode = "none";
defparam HEX2_a3_a_aI.input_sync_reset = "none";
defparam HEX2_a3_a_aI.oe_async_reset = "none";
defparam HEX2_a3_a_aI.oe_power_up = "low";
defparam HEX2_a3_a_aI.oe_register_mode = "none";
defparam HEX2_a3_a_aI.oe_sync_reset = "none";
defparam HEX2_a3_a_aI.operation_mode = "output";
defparam HEX2_a3_a_aI.output_async_reset = "none";
defparam HEX2_a3_a_aI.output_power_up = "low";
defparam HEX2_a3_a_aI.output_register_mode = "none";
defparam HEX2_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX2_a4_a_aI(
	.datain(cr2instance_aseg7instance2_aWideOr2_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam HEX2_a4_a_aI.input_async_reset = "none";
defparam HEX2_a4_a_aI.input_power_up = "low";
defparam HEX2_a4_a_aI.input_register_mode = "none";
defparam HEX2_a4_a_aI.input_sync_reset = "none";
defparam HEX2_a4_a_aI.oe_async_reset = "none";
defparam HEX2_a4_a_aI.oe_power_up = "low";
defparam HEX2_a4_a_aI.oe_register_mode = "none";
defparam HEX2_a4_a_aI.oe_sync_reset = "none";
defparam HEX2_a4_a_aI.operation_mode = "output";
defparam HEX2_a4_a_aI.output_async_reset = "none";
defparam HEX2_a4_a_aI.output_power_up = "low";
defparam HEX2_a4_a_aI.output_register_mode = "none";
defparam HEX2_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX2_a5_a_aI(
	.datain(cr2instance_aseg7instance2_aWideOr1_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam HEX2_a5_a_aI.input_async_reset = "none";
defparam HEX2_a5_a_aI.input_power_up = "low";
defparam HEX2_a5_a_aI.input_register_mode = "none";
defparam HEX2_a5_a_aI.input_sync_reset = "none";
defparam HEX2_a5_a_aI.oe_async_reset = "none";
defparam HEX2_a5_a_aI.oe_power_up = "low";
defparam HEX2_a5_a_aI.oe_register_mode = "none";
defparam HEX2_a5_a_aI.oe_sync_reset = "none";
defparam HEX2_a5_a_aI.operation_mode = "output";
defparam HEX2_a5_a_aI.output_async_reset = "none";
defparam HEX2_a5_a_aI.output_power_up = "low";
defparam HEX2_a5_a_aI.output_register_mode = "none";
defparam HEX2_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX2_a6_a_aI(
	.datain(!cr2instance_aseg7instance2_aWideOr0_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam HEX2_a6_a_aI.input_async_reset = "none";
defparam HEX2_a6_a_aI.input_power_up = "low";
defparam HEX2_a6_a_aI.input_register_mode = "none";
defparam HEX2_a6_a_aI.input_sync_reset = "none";
defparam HEX2_a6_a_aI.oe_async_reset = "none";
defparam HEX2_a6_a_aI.oe_power_up = "low";
defparam HEX2_a6_a_aI.oe_register_mode = "none";
defparam HEX2_a6_a_aI.oe_sync_reset = "none";
defparam HEX2_a6_a_aI.operation_mode = "output";
defparam HEX2_a6_a_aI.output_async_reset = "none";
defparam HEX2_a6_a_aI.output_power_up = "low";
defparam HEX2_a6_a_aI.output_register_mode = "none";
defparam HEX2_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX3_a0_a_aI(
	.datain(cr2instance_aseg7instance3_aWideOr6_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam HEX3_a0_a_aI.input_async_reset = "none";
defparam HEX3_a0_a_aI.input_power_up = "low";
defparam HEX3_a0_a_aI.input_register_mode = "none";
defparam HEX3_a0_a_aI.input_sync_reset = "none";
defparam HEX3_a0_a_aI.oe_async_reset = "none";
defparam HEX3_a0_a_aI.oe_power_up = "low";
defparam HEX3_a0_a_aI.oe_register_mode = "none";
defparam HEX3_a0_a_aI.oe_sync_reset = "none";
defparam HEX3_a0_a_aI.operation_mode = "output";
defparam HEX3_a0_a_aI.output_async_reset = "none";
defparam HEX3_a0_a_aI.output_power_up = "low";
defparam HEX3_a0_a_aI.output_register_mode = "none";
defparam HEX3_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX3_a1_a_aI(
	.datain(cr2instance_aseg7instance3_aWideOr5_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam HEX3_a1_a_aI.input_async_reset = "none";
defparam HEX3_a1_a_aI.input_power_up = "low";
defparam HEX3_a1_a_aI.input_register_mode = "none";
defparam HEX3_a1_a_aI.input_sync_reset = "none";
defparam HEX3_a1_a_aI.oe_async_reset = "none";
defparam HEX3_a1_a_aI.oe_power_up = "low";
defparam HEX3_a1_a_aI.oe_register_mode = "none";
defparam HEX3_a1_a_aI.oe_sync_reset = "none";
defparam HEX3_a1_a_aI.operation_mode = "output";
defparam HEX3_a1_a_aI.output_async_reset = "none";
defparam HEX3_a1_a_aI.output_power_up = "low";
defparam HEX3_a1_a_aI.output_register_mode = "none";
defparam HEX3_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX3_a2_a_aI(
	.datain(cr2instance_aseg7instance3_aWideOr4_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam HEX3_a2_a_aI.input_async_reset = "none";
defparam HEX3_a2_a_aI.input_power_up = "low";
defparam HEX3_a2_a_aI.input_register_mode = "none";
defparam HEX3_a2_a_aI.input_sync_reset = "none";
defparam HEX3_a2_a_aI.oe_async_reset = "none";
defparam HEX3_a2_a_aI.oe_power_up = "low";
defparam HEX3_a2_a_aI.oe_register_mode = "none";
defparam HEX3_a2_a_aI.oe_sync_reset = "none";
defparam HEX3_a2_a_aI.operation_mode = "output";
defparam HEX3_a2_a_aI.output_async_reset = "none";
defparam HEX3_a2_a_aI.output_power_up = "low";
defparam HEX3_a2_a_aI.output_register_mode = "none";
defparam HEX3_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX3_a3_a_aI(
	.datain(cr2instance_aseg7instance3_aWideOr3_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam HEX3_a3_a_aI.input_async_reset = "none";
defparam HEX3_a3_a_aI.input_power_up = "low";
defparam HEX3_a3_a_aI.input_register_mode = "none";
defparam HEX3_a3_a_aI.input_sync_reset = "none";
defparam HEX3_a3_a_aI.oe_async_reset = "none";
defparam HEX3_a3_a_aI.oe_power_up = "low";
defparam HEX3_a3_a_aI.oe_register_mode = "none";
defparam HEX3_a3_a_aI.oe_sync_reset = "none";
defparam HEX3_a3_a_aI.operation_mode = "output";
defparam HEX3_a3_a_aI.output_async_reset = "none";
defparam HEX3_a3_a_aI.output_power_up = "low";
defparam HEX3_a3_a_aI.output_register_mode = "none";
defparam HEX3_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX3_a4_a_aI(
	.datain(cr2instance_aseg7instance3_aWideOr2_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam HEX3_a4_a_aI.input_async_reset = "none";
defparam HEX3_a4_a_aI.input_power_up = "low";
defparam HEX3_a4_a_aI.input_register_mode = "none";
defparam HEX3_a4_a_aI.input_sync_reset = "none";
defparam HEX3_a4_a_aI.oe_async_reset = "none";
defparam HEX3_a4_a_aI.oe_power_up = "low";
defparam HEX3_a4_a_aI.oe_register_mode = "none";
defparam HEX3_a4_a_aI.oe_sync_reset = "none";
defparam HEX3_a4_a_aI.operation_mode = "output";
defparam HEX3_a4_a_aI.output_async_reset = "none";
defparam HEX3_a4_a_aI.output_power_up = "low";
defparam HEX3_a4_a_aI.output_register_mode = "none";
defparam HEX3_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX3_a5_a_aI(
	.datain(cr2instance_aseg7instance3_aWideOr1_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam HEX3_a5_a_aI.input_async_reset = "none";
defparam HEX3_a5_a_aI.input_power_up = "low";
defparam HEX3_a5_a_aI.input_register_mode = "none";
defparam HEX3_a5_a_aI.input_sync_reset = "none";
defparam HEX3_a5_a_aI.oe_async_reset = "none";
defparam HEX3_a5_a_aI.oe_power_up = "low";
defparam HEX3_a5_a_aI.oe_register_mode = "none";
defparam HEX3_a5_a_aI.oe_sync_reset = "none";
defparam HEX3_a5_a_aI.operation_mode = "output";
defparam HEX3_a5_a_aI.output_async_reset = "none";
defparam HEX3_a5_a_aI.output_power_up = "low";
defparam HEX3_a5_a_aI.output_register_mode = "none";
defparam HEX3_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io HEX3_a6_a_aI(
	.datain(!cr2instance_aseg7instance3_aWideOr0_a0_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam HEX3_a6_a_aI.input_async_reset = "none";
defparam HEX3_a6_a_aI.input_power_up = "low";
defparam HEX3_a6_a_aI.input_register_mode = "none";
defparam HEX3_a6_a_aI.input_sync_reset = "none";
defparam HEX3_a6_a_aI.oe_async_reset = "none";
defparam HEX3_a6_a_aI.oe_power_up = "low";
defparam HEX3_a6_a_aI.oe_register_mode = "none";
defparam HEX3_a6_a_aI.oe_sync_reset = "none";
defparam HEX3_a6_a_aI.operation_mode = "output";
defparam HEX3_a6_a_aI.output_async_reset = "none";
defparam HEX3_a6_a_aI.output_power_up = "low";
defparam HEX3_a6_a_aI.output_register_mode = "none";
defparam HEX3_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDG_a0_a_aI(
	.datain(cr2instance_acont_lap[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam LEDG_a0_a_aI.input_async_reset = "none";
defparam LEDG_a0_a_aI.input_power_up = "low";
defparam LEDG_a0_a_aI.input_register_mode = "none";
defparam LEDG_a0_a_aI.input_sync_reset = "none";
defparam LEDG_a0_a_aI.oe_async_reset = "none";
defparam LEDG_a0_a_aI.oe_power_up = "low";
defparam LEDG_a0_a_aI.oe_register_mode = "none";
defparam LEDG_a0_a_aI.oe_sync_reset = "none";
defparam LEDG_a0_a_aI.operation_mode = "output";
defparam LEDG_a0_a_aI.output_async_reset = "none";
defparam LEDG_a0_a_aI.output_power_up = "low";
defparam LEDG_a0_a_aI.output_register_mode = "none";
defparam LEDG_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDG_a1_a_aI(
	.datain(cr2instance_acont_lap[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam LEDG_a1_a_aI.input_async_reset = "none";
defparam LEDG_a1_a_aI.input_power_up = "low";
defparam LEDG_a1_a_aI.input_register_mode = "none";
defparam LEDG_a1_a_aI.input_sync_reset = "none";
defparam LEDG_a1_a_aI.oe_async_reset = "none";
defparam LEDG_a1_a_aI.oe_power_up = "low";
defparam LEDG_a1_a_aI.oe_register_mode = "none";
defparam LEDG_a1_a_aI.oe_sync_reset = "none";
defparam LEDG_a1_a_aI.operation_mode = "output";
defparam LEDG_a1_a_aI.output_async_reset = "none";
defparam LEDG_a1_a_aI.output_power_up = "low";
defparam LEDG_a1_a_aI.output_register_mode = "none";
defparam LEDG_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDG_a2_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam LEDG_a2_a_aI.input_async_reset = "none";
defparam LEDG_a2_a_aI.input_power_up = "low";
defparam LEDG_a2_a_aI.input_register_mode = "none";
defparam LEDG_a2_a_aI.input_sync_reset = "none";
defparam LEDG_a2_a_aI.oe_async_reset = "none";
defparam LEDG_a2_a_aI.oe_power_up = "low";
defparam LEDG_a2_a_aI.oe_register_mode = "none";
defparam LEDG_a2_a_aI.oe_sync_reset = "none";
defparam LEDG_a2_a_aI.operation_mode = "output";
defparam LEDG_a2_a_aI.output_async_reset = "none";
defparam LEDG_a2_a_aI.output_power_up = "low";
defparam LEDG_a2_a_aI.output_register_mode = "none";
defparam LEDG_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDG_a3_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam LEDG_a3_a_aI.input_async_reset = "none";
defparam LEDG_a3_a_aI.input_power_up = "low";
defparam LEDG_a3_a_aI.input_register_mode = "none";
defparam LEDG_a3_a_aI.input_sync_reset = "none";
defparam LEDG_a3_a_aI.oe_async_reset = "none";
defparam LEDG_a3_a_aI.oe_power_up = "low";
defparam LEDG_a3_a_aI.oe_register_mode = "none";
defparam LEDG_a3_a_aI.oe_sync_reset = "none";
defparam LEDG_a3_a_aI.operation_mode = "output";
defparam LEDG_a3_a_aI.output_async_reset = "none";
defparam LEDG_a3_a_aI.output_power_up = "low";
defparam LEDG_a3_a_aI.output_register_mode = "none";
defparam LEDG_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDG_a4_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam LEDG_a4_a_aI.input_async_reset = "none";
defparam LEDG_a4_a_aI.input_power_up = "low";
defparam LEDG_a4_a_aI.input_register_mode = "none";
defparam LEDG_a4_a_aI.input_sync_reset = "none";
defparam LEDG_a4_a_aI.oe_async_reset = "none";
defparam LEDG_a4_a_aI.oe_power_up = "low";
defparam LEDG_a4_a_aI.oe_register_mode = "none";
defparam LEDG_a4_a_aI.oe_sync_reset = "none";
defparam LEDG_a4_a_aI.operation_mode = "output";
defparam LEDG_a4_a_aI.output_async_reset = "none";
defparam LEDG_a4_a_aI.output_power_up = "low";
defparam LEDG_a4_a_aI.output_register_mode = "none";
defparam LEDG_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDG_a5_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam LEDG_a5_a_aI.input_async_reset = "none";
defparam LEDG_a5_a_aI.input_power_up = "low";
defparam LEDG_a5_a_aI.input_register_mode = "none";
defparam LEDG_a5_a_aI.input_sync_reset = "none";
defparam LEDG_a5_a_aI.oe_async_reset = "none";
defparam LEDG_a5_a_aI.oe_power_up = "low";
defparam LEDG_a5_a_aI.oe_register_mode = "none";
defparam LEDG_a5_a_aI.oe_sync_reset = "none";
defparam LEDG_a5_a_aI.operation_mode = "output";
defparam LEDG_a5_a_aI.output_async_reset = "none";
defparam LEDG_a5_a_aI.output_power_up = "low";
defparam LEDG_a5_a_aI.output_register_mode = "none";
defparam LEDG_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDG_a6_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam LEDG_a6_a_aI.input_async_reset = "none";
defparam LEDG_a6_a_aI.input_power_up = "low";
defparam LEDG_a6_a_aI.input_register_mode = "none";
defparam LEDG_a6_a_aI.input_sync_reset = "none";
defparam LEDG_a6_a_aI.oe_async_reset = "none";
defparam LEDG_a6_a_aI.oe_power_up = "low";
defparam LEDG_a6_a_aI.oe_register_mode = "none";
defparam LEDG_a6_a_aI.oe_sync_reset = "none";
defparam LEDG_a6_a_aI.operation_mode = "output";
defparam LEDG_a6_a_aI.output_async_reset = "none";
defparam LEDG_a6_a_aI.output_power_up = "low";
defparam LEDG_a6_a_aI.output_register_mode = "none";
defparam LEDG_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDG_a7_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam LEDG_a7_a_aI.input_async_reset = "none";
defparam LEDG_a7_a_aI.input_power_up = "low";
defparam LEDG_a7_a_aI.input_register_mode = "none";
defparam LEDG_a7_a_aI.input_sync_reset = "none";
defparam LEDG_a7_a_aI.oe_async_reset = "none";
defparam LEDG_a7_a_aI.oe_power_up = "low";
defparam LEDG_a7_a_aI.oe_register_mode = "none";
defparam LEDG_a7_a_aI.oe_sync_reset = "none";
defparam LEDG_a7_a_aI.operation_mode = "output";
defparam LEDG_a7_a_aI.output_async_reset = "none";
defparam LEDG_a7_a_aI.output_power_up = "low";
defparam LEDG_a7_a_aI.output_register_mode = "none";
defparam LEDG_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDR_a0_a_aI(
	.datain(cr2instance_aMux65_a1_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam LEDR_a0_a_aI.input_async_reset = "none";
defparam LEDR_a0_a_aI.input_power_up = "low";
defparam LEDR_a0_a_aI.input_register_mode = "none";
defparam LEDR_a0_a_aI.input_sync_reset = "none";
defparam LEDR_a0_a_aI.oe_async_reset = "none";
defparam LEDR_a0_a_aI.oe_power_up = "low";
defparam LEDR_a0_a_aI.oe_register_mode = "none";
defparam LEDR_a0_a_aI.oe_sync_reset = "none";
defparam LEDR_a0_a_aI.operation_mode = "output";
defparam LEDR_a0_a_aI.output_async_reset = "none";
defparam LEDR_a0_a_aI.output_power_up = "low";
defparam LEDR_a0_a_aI.output_register_mode = "none";
defparam LEDR_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDR_a1_a_aI(
	.datain(cr2instance_aMux64_a1_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam LEDR_a1_a_aI.input_async_reset = "none";
defparam LEDR_a1_a_aI.input_power_up = "low";
defparam LEDR_a1_a_aI.input_register_mode = "none";
defparam LEDR_a1_a_aI.input_sync_reset = "none";
defparam LEDR_a1_a_aI.oe_async_reset = "none";
defparam LEDR_a1_a_aI.oe_power_up = "low";
defparam LEDR_a1_a_aI.oe_register_mode = "none";
defparam LEDR_a1_a_aI.oe_sync_reset = "none";
defparam LEDR_a1_a_aI.operation_mode = "output";
defparam LEDR_a1_a_aI.output_async_reset = "none";
defparam LEDR_a1_a_aI.output_power_up = "low";
defparam LEDR_a1_a_aI.output_register_mode = "none";
defparam LEDR_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDR_a2_a_aI(
	.datain(cr2instance_aMux63_a1_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam LEDR_a2_a_aI.input_async_reset = "none";
defparam LEDR_a2_a_aI.input_power_up = "low";
defparam LEDR_a2_a_aI.input_register_mode = "none";
defparam LEDR_a2_a_aI.input_sync_reset = "none";
defparam LEDR_a2_a_aI.oe_async_reset = "none";
defparam LEDR_a2_a_aI.oe_power_up = "low";
defparam LEDR_a2_a_aI.oe_register_mode = "none";
defparam LEDR_a2_a_aI.oe_sync_reset = "none";
defparam LEDR_a2_a_aI.operation_mode = "output";
defparam LEDR_a2_a_aI.output_async_reset = "none";
defparam LEDR_a2_a_aI.output_power_up = "low";
defparam LEDR_a2_a_aI.output_register_mode = "none";
defparam LEDR_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDR_a3_a_aI(
	.datain(cr2instance_aMux62_a1_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam LEDR_a3_a_aI.input_async_reset = "none";
defparam LEDR_a3_a_aI.input_power_up = "low";
defparam LEDR_a3_a_aI.input_register_mode = "none";
defparam LEDR_a3_a_aI.input_sync_reset = "none";
defparam LEDR_a3_a_aI.oe_async_reset = "none";
defparam LEDR_a3_a_aI.oe_power_up = "low";
defparam LEDR_a3_a_aI.oe_register_mode = "none";
defparam LEDR_a3_a_aI.oe_sync_reset = "none";
defparam LEDR_a3_a_aI.operation_mode = "output";
defparam LEDR_a3_a_aI.output_async_reset = "none";
defparam LEDR_a3_a_aI.output_power_up = "low";
defparam LEDR_a3_a_aI.output_register_mode = "none";
defparam LEDR_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDR_a4_a_aI(
	.datain(cr2instance_aMux61_a1_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam LEDR_a4_a_aI.input_async_reset = "none";
defparam LEDR_a4_a_aI.input_power_up = "low";
defparam LEDR_a4_a_aI.input_register_mode = "none";
defparam LEDR_a4_a_aI.input_sync_reset = "none";
defparam LEDR_a4_a_aI.oe_async_reset = "none";
defparam LEDR_a4_a_aI.oe_power_up = "low";
defparam LEDR_a4_a_aI.oe_register_mode = "none";
defparam LEDR_a4_a_aI.oe_sync_reset = "none";
defparam LEDR_a4_a_aI.operation_mode = "output";
defparam LEDR_a4_a_aI.output_async_reset = "none";
defparam LEDR_a4_a_aI.output_power_up = "low";
defparam LEDR_a4_a_aI.output_register_mode = "none";
defparam LEDR_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDR_a5_a_aI(
	.datain(cr2instance_aMux60_a1_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam LEDR_a5_a_aI.input_async_reset = "none";
defparam LEDR_a5_a_aI.input_power_up = "low";
defparam LEDR_a5_a_aI.input_register_mode = "none";
defparam LEDR_a5_a_aI.input_sync_reset = "none";
defparam LEDR_a5_a_aI.oe_async_reset = "none";
defparam LEDR_a5_a_aI.oe_power_up = "low";
defparam LEDR_a5_a_aI.oe_register_mode = "none";
defparam LEDR_a5_a_aI.oe_sync_reset = "none";
defparam LEDR_a5_a_aI.operation_mode = "output";
defparam LEDR_a5_a_aI.output_async_reset = "none";
defparam LEDR_a5_a_aI.output_power_up = "low";
defparam LEDR_a5_a_aI.output_register_mode = "none";
defparam LEDR_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDR_a6_a_aI(
	.datain(cr2instance_aMux59_a1_combout),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam LEDR_a6_a_aI.input_async_reset = "none";
defparam LEDR_a6_a_aI.input_power_up = "low";
defparam LEDR_a6_a_aI.input_register_mode = "none";
defparam LEDR_a6_a_aI.input_sync_reset = "none";
defparam LEDR_a6_a_aI.oe_async_reset = "none";
defparam LEDR_a6_a_aI.oe_power_up = "low";
defparam LEDR_a6_a_aI.oe_register_mode = "none";
defparam LEDR_a6_a_aI.oe_sync_reset = "none";
defparam LEDR_a6_a_aI.operation_mode = "output";
defparam LEDR_a6_a_aI.output_async_reset = "none";
defparam LEDR_a6_a_aI.output_power_up = "low";
defparam LEDR_a6_a_aI.output_register_mode = "none";
defparam LEDR_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDR_a7_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam LEDR_a7_a_aI.input_async_reset = "none";
defparam LEDR_a7_a_aI.input_power_up = "low";
defparam LEDR_a7_a_aI.input_register_mode = "none";
defparam LEDR_a7_a_aI.input_sync_reset = "none";
defparam LEDR_a7_a_aI.oe_async_reset = "none";
defparam LEDR_a7_a_aI.oe_power_up = "low";
defparam LEDR_a7_a_aI.oe_register_mode = "none";
defparam LEDR_a7_a_aI.oe_sync_reset = "none";
defparam LEDR_a7_a_aI.operation_mode = "output";
defparam LEDR_a7_a_aI.output_async_reset = "none";
defparam LEDR_a7_a_aI.output_power_up = "low";
defparam LEDR_a7_a_aI.output_register_mode = "none";
defparam LEDR_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDR_a8_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam LEDR_a8_a_aI.input_async_reset = "none";
defparam LEDR_a8_a_aI.input_power_up = "low";
defparam LEDR_a8_a_aI.input_register_mode = "none";
defparam LEDR_a8_a_aI.input_sync_reset = "none";
defparam LEDR_a8_a_aI.oe_async_reset = "none";
defparam LEDR_a8_a_aI.oe_power_up = "low";
defparam LEDR_a8_a_aI.oe_register_mode = "none";
defparam LEDR_a8_a_aI.oe_sync_reset = "none";
defparam LEDR_a8_a_aI.operation_mode = "output";
defparam LEDR_a8_a_aI.output_async_reset = "none";
defparam LEDR_a8_a_aI.output_power_up = "low";
defparam LEDR_a8_a_aI.output_register_mode = "none";
defparam LEDR_a8_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io LEDR_a9_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam LEDR_a9_a_aI.input_async_reset = "none";
defparam LEDR_a9_a_aI.input_power_up = "low";
defparam LEDR_a9_a_aI.input_register_mode = "none";
defparam LEDR_a9_a_aI.input_sync_reset = "none";
defparam LEDR_a9_a_aI.oe_async_reset = "none";
defparam LEDR_a9_a_aI.oe_power_up = "low";
defparam LEDR_a9_a_aI.oe_register_mode = "none";
defparam LEDR_a9_a_aI.oe_sync_reset = "none";
defparam LEDR_a9_a_aI.operation_mode = "output";
defparam LEDR_a9_a_aI.output_async_reset = "none";
defparam LEDR_a9_a_aI.output_power_up = "low";
defparam LEDR_a9_a_aI.output_register_mode = "none";
defparam LEDR_a9_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io UART_TXD_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_TXD));
// synopsys translate_off
defparam UART_TXD_aI.input_async_reset = "none";
defparam UART_TXD_aI.input_power_up = "low";
defparam UART_TXD_aI.input_register_mode = "none";
defparam UART_TXD_aI.input_sync_reset = "none";
defparam UART_TXD_aI.oe_async_reset = "none";
defparam UART_TXD_aI.oe_power_up = "low";
defparam UART_TXD_aI.oe_register_mode = "none";
defparam UART_TXD_aI.oe_sync_reset = "none";
defparam UART_TXD_aI.operation_mode = "output";
defparam UART_TXD_aI.output_async_reset = "none";
defparam UART_TXD_aI.output_power_up = "low";
defparam UART_TXD_aI.output_register_mode = "none";
defparam UART_TXD_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io UART_RXD_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_RXD));
// synopsys translate_off
defparam UART_RXD_aI.input_async_reset = "none";
defparam UART_RXD_aI.input_power_up = "low";
defparam UART_RXD_aI.input_register_mode = "none";
defparam UART_RXD_aI.input_sync_reset = "none";
defparam UART_RXD_aI.oe_async_reset = "none";
defparam UART_RXD_aI.oe_power_up = "low";
defparam UART_RXD_aI.oe_register_mode = "none";
defparam UART_RXD_aI.oe_sync_reset = "none";
defparam UART_RXD_aI.operation_mode = "input";
defparam UART_RXD_aI.output_async_reset = "none";
defparam UART_RXD_aI.output_power_up = "low";
defparam UART_RXD_aI.output_register_mode = "none";
defparam UART_RXD_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a0_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[0]));
// synopsys translate_off
defparam DRAM_ADDR_a0_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a0_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a0_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a0_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a0_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a0_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a0_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a0_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a0_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a0_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a0_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a0_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a1_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[1]));
// synopsys translate_off
defparam DRAM_ADDR_a1_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a1_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a1_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a1_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a1_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a1_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a1_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a1_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a1_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a1_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a1_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a1_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a2_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[2]));
// synopsys translate_off
defparam DRAM_ADDR_a2_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a2_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a2_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a2_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a2_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a2_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a2_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a2_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a2_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a2_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a2_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a2_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a3_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[3]));
// synopsys translate_off
defparam DRAM_ADDR_a3_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a3_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a3_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a3_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a3_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a3_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a3_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a3_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a3_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a3_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a3_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a3_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a4_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[4]));
// synopsys translate_off
defparam DRAM_ADDR_a4_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a4_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a4_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a4_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a4_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a4_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a4_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a4_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a4_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a4_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a4_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a4_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a5_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[5]));
// synopsys translate_off
defparam DRAM_ADDR_a5_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a5_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a5_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a5_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a5_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a5_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a5_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a5_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a5_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a5_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a5_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a5_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a6_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[6]));
// synopsys translate_off
defparam DRAM_ADDR_a6_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a6_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a6_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a6_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a6_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a6_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a6_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a6_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a6_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a6_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a6_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a6_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a7_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[7]));
// synopsys translate_off
defparam DRAM_ADDR_a7_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a7_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a7_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a7_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a7_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a7_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a7_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a7_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a7_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a7_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a7_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a7_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a8_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[8]));
// synopsys translate_off
defparam DRAM_ADDR_a8_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a8_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a8_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a8_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a8_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a8_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a8_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a8_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a8_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a8_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a8_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a8_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a8_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a9_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[9]));
// synopsys translate_off
defparam DRAM_ADDR_a9_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a9_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a9_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a9_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a9_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a9_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a9_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a9_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a9_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a9_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a9_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a9_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a9_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a10_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[10]));
// synopsys translate_off
defparam DRAM_ADDR_a10_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a10_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a10_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a10_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a10_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a10_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a10_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a10_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a10_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a10_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a10_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a10_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a10_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_ADDR_a11_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[11]));
// synopsys translate_off
defparam DRAM_ADDR_a11_a_aI.input_async_reset = "none";
defparam DRAM_ADDR_a11_a_aI.input_power_up = "low";
defparam DRAM_ADDR_a11_a_aI.input_register_mode = "none";
defparam DRAM_ADDR_a11_a_aI.input_sync_reset = "none";
defparam DRAM_ADDR_a11_a_aI.oe_async_reset = "none";
defparam DRAM_ADDR_a11_a_aI.oe_power_up = "low";
defparam DRAM_ADDR_a11_a_aI.oe_register_mode = "none";
defparam DRAM_ADDR_a11_a_aI.oe_sync_reset = "none";
defparam DRAM_ADDR_a11_a_aI.operation_mode = "output";
defparam DRAM_ADDR_a11_a_aI.output_async_reset = "none";
defparam DRAM_ADDR_a11_a_aI.output_power_up = "low";
defparam DRAM_ADDR_a11_a_aI.output_register_mode = "none";
defparam DRAM_ADDR_a11_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_LDQM_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_LDQM));
// synopsys translate_off
defparam DRAM_LDQM_aI.input_async_reset = "none";
defparam DRAM_LDQM_aI.input_power_up = "low";
defparam DRAM_LDQM_aI.input_register_mode = "none";
defparam DRAM_LDQM_aI.input_sync_reset = "none";
defparam DRAM_LDQM_aI.oe_async_reset = "none";
defparam DRAM_LDQM_aI.oe_power_up = "low";
defparam DRAM_LDQM_aI.oe_register_mode = "none";
defparam DRAM_LDQM_aI.oe_sync_reset = "none";
defparam DRAM_LDQM_aI.operation_mode = "output";
defparam DRAM_LDQM_aI.output_async_reset = "none";
defparam DRAM_LDQM_aI.output_power_up = "low";
defparam DRAM_LDQM_aI.output_register_mode = "none";
defparam DRAM_LDQM_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_UDQM_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_UDQM));
// synopsys translate_off
defparam DRAM_UDQM_aI.input_async_reset = "none";
defparam DRAM_UDQM_aI.input_power_up = "low";
defparam DRAM_UDQM_aI.input_register_mode = "none";
defparam DRAM_UDQM_aI.input_sync_reset = "none";
defparam DRAM_UDQM_aI.oe_async_reset = "none";
defparam DRAM_UDQM_aI.oe_power_up = "low";
defparam DRAM_UDQM_aI.oe_register_mode = "none";
defparam DRAM_UDQM_aI.oe_sync_reset = "none";
defparam DRAM_UDQM_aI.operation_mode = "output";
defparam DRAM_UDQM_aI.output_async_reset = "none";
defparam DRAM_UDQM_aI.output_power_up = "low";
defparam DRAM_UDQM_aI.output_register_mode = "none";
defparam DRAM_UDQM_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_WE_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_WE_N));
// synopsys translate_off
defparam DRAM_WE_N_aI.input_async_reset = "none";
defparam DRAM_WE_N_aI.input_power_up = "low";
defparam DRAM_WE_N_aI.input_register_mode = "none";
defparam DRAM_WE_N_aI.input_sync_reset = "none";
defparam DRAM_WE_N_aI.oe_async_reset = "none";
defparam DRAM_WE_N_aI.oe_power_up = "low";
defparam DRAM_WE_N_aI.oe_register_mode = "none";
defparam DRAM_WE_N_aI.oe_sync_reset = "none";
defparam DRAM_WE_N_aI.operation_mode = "output";
defparam DRAM_WE_N_aI.output_async_reset = "none";
defparam DRAM_WE_N_aI.output_power_up = "low";
defparam DRAM_WE_N_aI.output_register_mode = "none";
defparam DRAM_WE_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_CAS_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CAS_N));
// synopsys translate_off
defparam DRAM_CAS_N_aI.input_async_reset = "none";
defparam DRAM_CAS_N_aI.input_power_up = "low";
defparam DRAM_CAS_N_aI.input_register_mode = "none";
defparam DRAM_CAS_N_aI.input_sync_reset = "none";
defparam DRAM_CAS_N_aI.oe_async_reset = "none";
defparam DRAM_CAS_N_aI.oe_power_up = "low";
defparam DRAM_CAS_N_aI.oe_register_mode = "none";
defparam DRAM_CAS_N_aI.oe_sync_reset = "none";
defparam DRAM_CAS_N_aI.operation_mode = "output";
defparam DRAM_CAS_N_aI.output_async_reset = "none";
defparam DRAM_CAS_N_aI.output_power_up = "low";
defparam DRAM_CAS_N_aI.output_register_mode = "none";
defparam DRAM_CAS_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_RAS_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_RAS_N));
// synopsys translate_off
defparam DRAM_RAS_N_aI.input_async_reset = "none";
defparam DRAM_RAS_N_aI.input_power_up = "low";
defparam DRAM_RAS_N_aI.input_register_mode = "none";
defparam DRAM_RAS_N_aI.input_sync_reset = "none";
defparam DRAM_RAS_N_aI.oe_async_reset = "none";
defparam DRAM_RAS_N_aI.oe_power_up = "low";
defparam DRAM_RAS_N_aI.oe_register_mode = "none";
defparam DRAM_RAS_N_aI.oe_sync_reset = "none";
defparam DRAM_RAS_N_aI.operation_mode = "output";
defparam DRAM_RAS_N_aI.output_async_reset = "none";
defparam DRAM_RAS_N_aI.output_power_up = "low";
defparam DRAM_RAS_N_aI.output_register_mode = "none";
defparam DRAM_RAS_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_CS_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CS_N));
// synopsys translate_off
defparam DRAM_CS_N_aI.input_async_reset = "none";
defparam DRAM_CS_N_aI.input_power_up = "low";
defparam DRAM_CS_N_aI.input_register_mode = "none";
defparam DRAM_CS_N_aI.input_sync_reset = "none";
defparam DRAM_CS_N_aI.oe_async_reset = "none";
defparam DRAM_CS_N_aI.oe_power_up = "low";
defparam DRAM_CS_N_aI.oe_register_mode = "none";
defparam DRAM_CS_N_aI.oe_sync_reset = "none";
defparam DRAM_CS_N_aI.operation_mode = "output";
defparam DRAM_CS_N_aI.output_async_reset = "none";
defparam DRAM_CS_N_aI.output_power_up = "low";
defparam DRAM_CS_N_aI.output_register_mode = "none";
defparam DRAM_CS_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_BA_0_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_0));
// synopsys translate_off
defparam DRAM_BA_0_aI.input_async_reset = "none";
defparam DRAM_BA_0_aI.input_power_up = "low";
defparam DRAM_BA_0_aI.input_register_mode = "none";
defparam DRAM_BA_0_aI.input_sync_reset = "none";
defparam DRAM_BA_0_aI.oe_async_reset = "none";
defparam DRAM_BA_0_aI.oe_power_up = "low";
defparam DRAM_BA_0_aI.oe_register_mode = "none";
defparam DRAM_BA_0_aI.oe_sync_reset = "none";
defparam DRAM_BA_0_aI.operation_mode = "output";
defparam DRAM_BA_0_aI.output_async_reset = "none";
defparam DRAM_BA_0_aI.output_power_up = "low";
defparam DRAM_BA_0_aI.output_register_mode = "none";
defparam DRAM_BA_0_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_BA_1_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_1));
// synopsys translate_off
defparam DRAM_BA_1_aI.input_async_reset = "none";
defparam DRAM_BA_1_aI.input_power_up = "low";
defparam DRAM_BA_1_aI.input_register_mode = "none";
defparam DRAM_BA_1_aI.input_sync_reset = "none";
defparam DRAM_BA_1_aI.oe_async_reset = "none";
defparam DRAM_BA_1_aI.oe_power_up = "low";
defparam DRAM_BA_1_aI.oe_register_mode = "none";
defparam DRAM_BA_1_aI.oe_sync_reset = "none";
defparam DRAM_BA_1_aI.operation_mode = "output";
defparam DRAM_BA_1_aI.output_async_reset = "none";
defparam DRAM_BA_1_aI.output_power_up = "low";
defparam DRAM_BA_1_aI.output_register_mode = "none";
defparam DRAM_BA_1_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_CLK_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CLK));
// synopsys translate_off
defparam DRAM_CLK_aI.input_async_reset = "none";
defparam DRAM_CLK_aI.input_power_up = "low";
defparam DRAM_CLK_aI.input_register_mode = "none";
defparam DRAM_CLK_aI.input_sync_reset = "none";
defparam DRAM_CLK_aI.oe_async_reset = "none";
defparam DRAM_CLK_aI.oe_power_up = "low";
defparam DRAM_CLK_aI.oe_register_mode = "none";
defparam DRAM_CLK_aI.oe_sync_reset = "none";
defparam DRAM_CLK_aI.operation_mode = "output";
defparam DRAM_CLK_aI.output_async_reset = "none";
defparam DRAM_CLK_aI.output_power_up = "low";
defparam DRAM_CLK_aI.output_register_mode = "none";
defparam DRAM_CLK_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io DRAM_CKE_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CKE));
// synopsys translate_off
defparam DRAM_CKE_aI.input_async_reset = "none";
defparam DRAM_CKE_aI.input_power_up = "low";
defparam DRAM_CKE_aI.input_register_mode = "none";
defparam DRAM_CKE_aI.input_sync_reset = "none";
defparam DRAM_CKE_aI.oe_async_reset = "none";
defparam DRAM_CKE_aI.oe_power_up = "low";
defparam DRAM_CKE_aI.oe_register_mode = "none";
defparam DRAM_CKE_aI.oe_sync_reset = "none";
defparam DRAM_CKE_aI.operation_mode = "output";
defparam DRAM_CKE_aI.output_async_reset = "none";
defparam DRAM_CKE_aI.output_power_up = "low";
defparam DRAM_CKE_aI.output_register_mode = "none";
defparam DRAM_CKE_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a0_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[0]));
// synopsys translate_off
defparam FL_ADDR_a0_a_aI.input_async_reset = "none";
defparam FL_ADDR_a0_a_aI.input_power_up = "low";
defparam FL_ADDR_a0_a_aI.input_register_mode = "none";
defparam FL_ADDR_a0_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a0_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a0_a_aI.oe_power_up = "low";
defparam FL_ADDR_a0_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a0_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a0_a_aI.operation_mode = "output";
defparam FL_ADDR_a0_a_aI.output_async_reset = "none";
defparam FL_ADDR_a0_a_aI.output_power_up = "low";
defparam FL_ADDR_a0_a_aI.output_register_mode = "none";
defparam FL_ADDR_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a1_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[1]));
// synopsys translate_off
defparam FL_ADDR_a1_a_aI.input_async_reset = "none";
defparam FL_ADDR_a1_a_aI.input_power_up = "low";
defparam FL_ADDR_a1_a_aI.input_register_mode = "none";
defparam FL_ADDR_a1_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a1_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a1_a_aI.oe_power_up = "low";
defparam FL_ADDR_a1_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a1_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a1_a_aI.operation_mode = "output";
defparam FL_ADDR_a1_a_aI.output_async_reset = "none";
defparam FL_ADDR_a1_a_aI.output_power_up = "low";
defparam FL_ADDR_a1_a_aI.output_register_mode = "none";
defparam FL_ADDR_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a2_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[2]));
// synopsys translate_off
defparam FL_ADDR_a2_a_aI.input_async_reset = "none";
defparam FL_ADDR_a2_a_aI.input_power_up = "low";
defparam FL_ADDR_a2_a_aI.input_register_mode = "none";
defparam FL_ADDR_a2_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a2_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a2_a_aI.oe_power_up = "low";
defparam FL_ADDR_a2_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a2_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a2_a_aI.operation_mode = "output";
defparam FL_ADDR_a2_a_aI.output_async_reset = "none";
defparam FL_ADDR_a2_a_aI.output_power_up = "low";
defparam FL_ADDR_a2_a_aI.output_register_mode = "none";
defparam FL_ADDR_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a3_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[3]));
// synopsys translate_off
defparam FL_ADDR_a3_a_aI.input_async_reset = "none";
defparam FL_ADDR_a3_a_aI.input_power_up = "low";
defparam FL_ADDR_a3_a_aI.input_register_mode = "none";
defparam FL_ADDR_a3_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a3_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a3_a_aI.oe_power_up = "low";
defparam FL_ADDR_a3_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a3_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a3_a_aI.operation_mode = "output";
defparam FL_ADDR_a3_a_aI.output_async_reset = "none";
defparam FL_ADDR_a3_a_aI.output_power_up = "low";
defparam FL_ADDR_a3_a_aI.output_register_mode = "none";
defparam FL_ADDR_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a4_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[4]));
// synopsys translate_off
defparam FL_ADDR_a4_a_aI.input_async_reset = "none";
defparam FL_ADDR_a4_a_aI.input_power_up = "low";
defparam FL_ADDR_a4_a_aI.input_register_mode = "none";
defparam FL_ADDR_a4_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a4_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a4_a_aI.oe_power_up = "low";
defparam FL_ADDR_a4_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a4_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a4_a_aI.operation_mode = "output";
defparam FL_ADDR_a4_a_aI.output_async_reset = "none";
defparam FL_ADDR_a4_a_aI.output_power_up = "low";
defparam FL_ADDR_a4_a_aI.output_register_mode = "none";
defparam FL_ADDR_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a5_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[5]));
// synopsys translate_off
defparam FL_ADDR_a5_a_aI.input_async_reset = "none";
defparam FL_ADDR_a5_a_aI.input_power_up = "low";
defparam FL_ADDR_a5_a_aI.input_register_mode = "none";
defparam FL_ADDR_a5_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a5_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a5_a_aI.oe_power_up = "low";
defparam FL_ADDR_a5_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a5_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a5_a_aI.operation_mode = "output";
defparam FL_ADDR_a5_a_aI.output_async_reset = "none";
defparam FL_ADDR_a5_a_aI.output_power_up = "low";
defparam FL_ADDR_a5_a_aI.output_register_mode = "none";
defparam FL_ADDR_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a6_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[6]));
// synopsys translate_off
defparam FL_ADDR_a6_a_aI.input_async_reset = "none";
defparam FL_ADDR_a6_a_aI.input_power_up = "low";
defparam FL_ADDR_a6_a_aI.input_register_mode = "none";
defparam FL_ADDR_a6_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a6_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a6_a_aI.oe_power_up = "low";
defparam FL_ADDR_a6_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a6_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a6_a_aI.operation_mode = "output";
defparam FL_ADDR_a6_a_aI.output_async_reset = "none";
defparam FL_ADDR_a6_a_aI.output_power_up = "low";
defparam FL_ADDR_a6_a_aI.output_register_mode = "none";
defparam FL_ADDR_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a7_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[7]));
// synopsys translate_off
defparam FL_ADDR_a7_a_aI.input_async_reset = "none";
defparam FL_ADDR_a7_a_aI.input_power_up = "low";
defparam FL_ADDR_a7_a_aI.input_register_mode = "none";
defparam FL_ADDR_a7_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a7_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a7_a_aI.oe_power_up = "low";
defparam FL_ADDR_a7_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a7_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a7_a_aI.operation_mode = "output";
defparam FL_ADDR_a7_a_aI.output_async_reset = "none";
defparam FL_ADDR_a7_a_aI.output_power_up = "low";
defparam FL_ADDR_a7_a_aI.output_register_mode = "none";
defparam FL_ADDR_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a8_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[8]));
// synopsys translate_off
defparam FL_ADDR_a8_a_aI.input_async_reset = "none";
defparam FL_ADDR_a8_a_aI.input_power_up = "low";
defparam FL_ADDR_a8_a_aI.input_register_mode = "none";
defparam FL_ADDR_a8_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a8_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a8_a_aI.oe_power_up = "low";
defparam FL_ADDR_a8_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a8_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a8_a_aI.operation_mode = "output";
defparam FL_ADDR_a8_a_aI.output_async_reset = "none";
defparam FL_ADDR_a8_a_aI.output_power_up = "low";
defparam FL_ADDR_a8_a_aI.output_register_mode = "none";
defparam FL_ADDR_a8_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a9_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[9]));
// synopsys translate_off
defparam FL_ADDR_a9_a_aI.input_async_reset = "none";
defparam FL_ADDR_a9_a_aI.input_power_up = "low";
defparam FL_ADDR_a9_a_aI.input_register_mode = "none";
defparam FL_ADDR_a9_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a9_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a9_a_aI.oe_power_up = "low";
defparam FL_ADDR_a9_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a9_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a9_a_aI.operation_mode = "output";
defparam FL_ADDR_a9_a_aI.output_async_reset = "none";
defparam FL_ADDR_a9_a_aI.output_power_up = "low";
defparam FL_ADDR_a9_a_aI.output_register_mode = "none";
defparam FL_ADDR_a9_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a10_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[10]));
// synopsys translate_off
defparam FL_ADDR_a10_a_aI.input_async_reset = "none";
defparam FL_ADDR_a10_a_aI.input_power_up = "low";
defparam FL_ADDR_a10_a_aI.input_register_mode = "none";
defparam FL_ADDR_a10_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a10_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a10_a_aI.oe_power_up = "low";
defparam FL_ADDR_a10_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a10_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a10_a_aI.operation_mode = "output";
defparam FL_ADDR_a10_a_aI.output_async_reset = "none";
defparam FL_ADDR_a10_a_aI.output_power_up = "low";
defparam FL_ADDR_a10_a_aI.output_register_mode = "none";
defparam FL_ADDR_a10_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a11_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[11]));
// synopsys translate_off
defparam FL_ADDR_a11_a_aI.input_async_reset = "none";
defparam FL_ADDR_a11_a_aI.input_power_up = "low";
defparam FL_ADDR_a11_a_aI.input_register_mode = "none";
defparam FL_ADDR_a11_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a11_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a11_a_aI.oe_power_up = "low";
defparam FL_ADDR_a11_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a11_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a11_a_aI.operation_mode = "output";
defparam FL_ADDR_a11_a_aI.output_async_reset = "none";
defparam FL_ADDR_a11_a_aI.output_power_up = "low";
defparam FL_ADDR_a11_a_aI.output_register_mode = "none";
defparam FL_ADDR_a11_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a12_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[12]));
// synopsys translate_off
defparam FL_ADDR_a12_a_aI.input_async_reset = "none";
defparam FL_ADDR_a12_a_aI.input_power_up = "low";
defparam FL_ADDR_a12_a_aI.input_register_mode = "none";
defparam FL_ADDR_a12_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a12_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a12_a_aI.oe_power_up = "low";
defparam FL_ADDR_a12_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a12_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a12_a_aI.operation_mode = "output";
defparam FL_ADDR_a12_a_aI.output_async_reset = "none";
defparam FL_ADDR_a12_a_aI.output_power_up = "low";
defparam FL_ADDR_a12_a_aI.output_register_mode = "none";
defparam FL_ADDR_a12_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a13_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[13]));
// synopsys translate_off
defparam FL_ADDR_a13_a_aI.input_async_reset = "none";
defparam FL_ADDR_a13_a_aI.input_power_up = "low";
defparam FL_ADDR_a13_a_aI.input_register_mode = "none";
defparam FL_ADDR_a13_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a13_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a13_a_aI.oe_power_up = "low";
defparam FL_ADDR_a13_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a13_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a13_a_aI.operation_mode = "output";
defparam FL_ADDR_a13_a_aI.output_async_reset = "none";
defparam FL_ADDR_a13_a_aI.output_power_up = "low";
defparam FL_ADDR_a13_a_aI.output_register_mode = "none";
defparam FL_ADDR_a13_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a14_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[14]));
// synopsys translate_off
defparam FL_ADDR_a14_a_aI.input_async_reset = "none";
defparam FL_ADDR_a14_a_aI.input_power_up = "low";
defparam FL_ADDR_a14_a_aI.input_register_mode = "none";
defparam FL_ADDR_a14_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a14_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a14_a_aI.oe_power_up = "low";
defparam FL_ADDR_a14_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a14_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a14_a_aI.operation_mode = "output";
defparam FL_ADDR_a14_a_aI.output_async_reset = "none";
defparam FL_ADDR_a14_a_aI.output_power_up = "low";
defparam FL_ADDR_a14_a_aI.output_register_mode = "none";
defparam FL_ADDR_a14_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a15_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[15]));
// synopsys translate_off
defparam FL_ADDR_a15_a_aI.input_async_reset = "none";
defparam FL_ADDR_a15_a_aI.input_power_up = "low";
defparam FL_ADDR_a15_a_aI.input_register_mode = "none";
defparam FL_ADDR_a15_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a15_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a15_a_aI.oe_power_up = "low";
defparam FL_ADDR_a15_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a15_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a15_a_aI.operation_mode = "output";
defparam FL_ADDR_a15_a_aI.output_async_reset = "none";
defparam FL_ADDR_a15_a_aI.output_power_up = "low";
defparam FL_ADDR_a15_a_aI.output_register_mode = "none";
defparam FL_ADDR_a15_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a16_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[16]));
// synopsys translate_off
defparam FL_ADDR_a16_a_aI.input_async_reset = "none";
defparam FL_ADDR_a16_a_aI.input_power_up = "low";
defparam FL_ADDR_a16_a_aI.input_register_mode = "none";
defparam FL_ADDR_a16_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a16_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a16_a_aI.oe_power_up = "low";
defparam FL_ADDR_a16_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a16_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a16_a_aI.operation_mode = "output";
defparam FL_ADDR_a16_a_aI.output_async_reset = "none";
defparam FL_ADDR_a16_a_aI.output_power_up = "low";
defparam FL_ADDR_a16_a_aI.output_register_mode = "none";
defparam FL_ADDR_a16_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a17_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[17]));
// synopsys translate_off
defparam FL_ADDR_a17_a_aI.input_async_reset = "none";
defparam FL_ADDR_a17_a_aI.input_power_up = "low";
defparam FL_ADDR_a17_a_aI.input_register_mode = "none";
defparam FL_ADDR_a17_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a17_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a17_a_aI.oe_power_up = "low";
defparam FL_ADDR_a17_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a17_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a17_a_aI.operation_mode = "output";
defparam FL_ADDR_a17_a_aI.output_async_reset = "none";
defparam FL_ADDR_a17_a_aI.output_power_up = "low";
defparam FL_ADDR_a17_a_aI.output_register_mode = "none";
defparam FL_ADDR_a17_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a18_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[18]));
// synopsys translate_off
defparam FL_ADDR_a18_a_aI.input_async_reset = "none";
defparam FL_ADDR_a18_a_aI.input_power_up = "low";
defparam FL_ADDR_a18_a_aI.input_register_mode = "none";
defparam FL_ADDR_a18_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a18_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a18_a_aI.oe_power_up = "low";
defparam FL_ADDR_a18_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a18_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a18_a_aI.operation_mode = "output";
defparam FL_ADDR_a18_a_aI.output_async_reset = "none";
defparam FL_ADDR_a18_a_aI.output_power_up = "low";
defparam FL_ADDR_a18_a_aI.output_register_mode = "none";
defparam FL_ADDR_a18_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a19_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[19]));
// synopsys translate_off
defparam FL_ADDR_a19_a_aI.input_async_reset = "none";
defparam FL_ADDR_a19_a_aI.input_power_up = "low";
defparam FL_ADDR_a19_a_aI.input_register_mode = "none";
defparam FL_ADDR_a19_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a19_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a19_a_aI.oe_power_up = "low";
defparam FL_ADDR_a19_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a19_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a19_a_aI.operation_mode = "output";
defparam FL_ADDR_a19_a_aI.output_async_reset = "none";
defparam FL_ADDR_a19_a_aI.output_power_up = "low";
defparam FL_ADDR_a19_a_aI.output_register_mode = "none";
defparam FL_ADDR_a19_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a20_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[20]));
// synopsys translate_off
defparam FL_ADDR_a20_a_aI.input_async_reset = "none";
defparam FL_ADDR_a20_a_aI.input_power_up = "low";
defparam FL_ADDR_a20_a_aI.input_register_mode = "none";
defparam FL_ADDR_a20_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a20_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a20_a_aI.oe_power_up = "low";
defparam FL_ADDR_a20_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a20_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a20_a_aI.operation_mode = "output";
defparam FL_ADDR_a20_a_aI.output_async_reset = "none";
defparam FL_ADDR_a20_a_aI.output_power_up = "low";
defparam FL_ADDR_a20_a_aI.output_register_mode = "none";
defparam FL_ADDR_a20_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_ADDR_a21_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[21]));
// synopsys translate_off
defparam FL_ADDR_a21_a_aI.input_async_reset = "none";
defparam FL_ADDR_a21_a_aI.input_power_up = "low";
defparam FL_ADDR_a21_a_aI.input_register_mode = "none";
defparam FL_ADDR_a21_a_aI.input_sync_reset = "none";
defparam FL_ADDR_a21_a_aI.oe_async_reset = "none";
defparam FL_ADDR_a21_a_aI.oe_power_up = "low";
defparam FL_ADDR_a21_a_aI.oe_register_mode = "none";
defparam FL_ADDR_a21_a_aI.oe_sync_reset = "none";
defparam FL_ADDR_a21_a_aI.operation_mode = "output";
defparam FL_ADDR_a21_a_aI.output_async_reset = "none";
defparam FL_ADDR_a21_a_aI.output_power_up = "low";
defparam FL_ADDR_a21_a_aI.output_register_mode = "none";
defparam FL_ADDR_a21_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_WE_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_WE_N));
// synopsys translate_off
defparam FL_WE_N_aI.input_async_reset = "none";
defparam FL_WE_N_aI.input_power_up = "low";
defparam FL_WE_N_aI.input_register_mode = "none";
defparam FL_WE_N_aI.input_sync_reset = "none";
defparam FL_WE_N_aI.oe_async_reset = "none";
defparam FL_WE_N_aI.oe_power_up = "low";
defparam FL_WE_N_aI.oe_register_mode = "none";
defparam FL_WE_N_aI.oe_sync_reset = "none";
defparam FL_WE_N_aI.operation_mode = "output";
defparam FL_WE_N_aI.output_async_reset = "none";
defparam FL_WE_N_aI.output_power_up = "low";
defparam FL_WE_N_aI.output_register_mode = "none";
defparam FL_WE_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_RST_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_RST_N));
// synopsys translate_off
defparam FL_RST_N_aI.input_async_reset = "none";
defparam FL_RST_N_aI.input_power_up = "low";
defparam FL_RST_N_aI.input_register_mode = "none";
defparam FL_RST_N_aI.input_sync_reset = "none";
defparam FL_RST_N_aI.oe_async_reset = "none";
defparam FL_RST_N_aI.oe_power_up = "low";
defparam FL_RST_N_aI.oe_register_mode = "none";
defparam FL_RST_N_aI.oe_sync_reset = "none";
defparam FL_RST_N_aI.operation_mode = "output";
defparam FL_RST_N_aI.output_async_reset = "none";
defparam FL_RST_N_aI.output_power_up = "low";
defparam FL_RST_N_aI.output_register_mode = "none";
defparam FL_RST_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_OE_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_OE_N));
// synopsys translate_off
defparam FL_OE_N_aI.input_async_reset = "none";
defparam FL_OE_N_aI.input_power_up = "low";
defparam FL_OE_N_aI.input_register_mode = "none";
defparam FL_OE_N_aI.input_sync_reset = "none";
defparam FL_OE_N_aI.oe_async_reset = "none";
defparam FL_OE_N_aI.oe_power_up = "low";
defparam FL_OE_N_aI.oe_register_mode = "none";
defparam FL_OE_N_aI.oe_sync_reset = "none";
defparam FL_OE_N_aI.operation_mode = "output";
defparam FL_OE_N_aI.output_async_reset = "none";
defparam FL_OE_N_aI.output_power_up = "low";
defparam FL_OE_N_aI.output_register_mode = "none";
defparam FL_OE_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io FL_CE_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_CE_N));
// synopsys translate_off
defparam FL_CE_N_aI.input_async_reset = "none";
defparam FL_CE_N_aI.input_power_up = "low";
defparam FL_CE_N_aI.input_register_mode = "none";
defparam FL_CE_N_aI.input_sync_reset = "none";
defparam FL_CE_N_aI.oe_async_reset = "none";
defparam FL_CE_N_aI.oe_power_up = "low";
defparam FL_CE_N_aI.oe_register_mode = "none";
defparam FL_CE_N_aI.oe_sync_reset = "none";
defparam FL_CE_N_aI.operation_mode = "output";
defparam FL_CE_N_aI.output_async_reset = "none";
defparam FL_CE_N_aI.output_power_up = "low";
defparam FL_CE_N_aI.output_register_mode = "none";
defparam FL_CE_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a0_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[0]));
// synopsys translate_off
defparam SRAM_ADDR_a0_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a0_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a0_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a0_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a0_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a0_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a0_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a0_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a0_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a0_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a0_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a0_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a1_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[1]));
// synopsys translate_off
defparam SRAM_ADDR_a1_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a1_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a1_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a1_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a1_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a1_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a1_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a1_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a1_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a1_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a1_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a1_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a2_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[2]));
// synopsys translate_off
defparam SRAM_ADDR_a2_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a2_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a2_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a2_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a2_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a2_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a2_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a2_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a2_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a2_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a2_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a2_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a3_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[3]));
// synopsys translate_off
defparam SRAM_ADDR_a3_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a3_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a3_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a3_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a3_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a3_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a3_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a3_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a3_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a3_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a3_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a3_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a4_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[4]));
// synopsys translate_off
defparam SRAM_ADDR_a4_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a4_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a4_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a4_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a4_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a4_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a4_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a4_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a4_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a4_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a4_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a4_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a4_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a5_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[5]));
// synopsys translate_off
defparam SRAM_ADDR_a5_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a5_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a5_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a5_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a5_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a5_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a5_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a5_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a5_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a5_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a5_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a5_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a5_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a6_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[6]));
// synopsys translate_off
defparam SRAM_ADDR_a6_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a6_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a6_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a6_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a6_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a6_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a6_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a6_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a6_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a6_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a6_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a6_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a6_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a7_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[7]));
// synopsys translate_off
defparam SRAM_ADDR_a7_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a7_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a7_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a7_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a7_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a7_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a7_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a7_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a7_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a7_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a7_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a7_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a7_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a8_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[8]));
// synopsys translate_off
defparam SRAM_ADDR_a8_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a8_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a8_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a8_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a8_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a8_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a8_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a8_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a8_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a8_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a8_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a8_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a8_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a9_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[9]));
// synopsys translate_off
defparam SRAM_ADDR_a9_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a9_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a9_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a9_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a9_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a9_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a9_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a9_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a9_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a9_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a9_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a9_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a9_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a10_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[10]));
// synopsys translate_off
defparam SRAM_ADDR_a10_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a10_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a10_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a10_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a10_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a10_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a10_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a10_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a10_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a10_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a10_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a10_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a10_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a11_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[11]));
// synopsys translate_off
defparam SRAM_ADDR_a11_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a11_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a11_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a11_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a11_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a11_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a11_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a11_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a11_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a11_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a11_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a11_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a11_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a12_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[12]));
// synopsys translate_off
defparam SRAM_ADDR_a12_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a12_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a12_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a12_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a12_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a12_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a12_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a12_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a12_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a12_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a12_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a12_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a12_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a13_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[13]));
// synopsys translate_off
defparam SRAM_ADDR_a13_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a13_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a13_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a13_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a13_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a13_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a13_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a13_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a13_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a13_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a13_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a13_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a13_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a14_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[14]));
// synopsys translate_off
defparam SRAM_ADDR_a14_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a14_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a14_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a14_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a14_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a14_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a14_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a14_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a14_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a14_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a14_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a14_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a14_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a15_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[15]));
// synopsys translate_off
defparam SRAM_ADDR_a15_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a15_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a15_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a15_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a15_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a15_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a15_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a15_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a15_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a15_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a15_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a15_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a15_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a16_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[16]));
// synopsys translate_off
defparam SRAM_ADDR_a16_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a16_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a16_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a16_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a16_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a16_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a16_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a16_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a16_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a16_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a16_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a16_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a16_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_ADDR_a17_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[17]));
// synopsys translate_off
defparam SRAM_ADDR_a17_a_aI.input_async_reset = "none";
defparam SRAM_ADDR_a17_a_aI.input_power_up = "low";
defparam SRAM_ADDR_a17_a_aI.input_register_mode = "none";
defparam SRAM_ADDR_a17_a_aI.input_sync_reset = "none";
defparam SRAM_ADDR_a17_a_aI.oe_async_reset = "none";
defparam SRAM_ADDR_a17_a_aI.oe_power_up = "low";
defparam SRAM_ADDR_a17_a_aI.oe_register_mode = "none";
defparam SRAM_ADDR_a17_a_aI.oe_sync_reset = "none";
defparam SRAM_ADDR_a17_a_aI.operation_mode = "output";
defparam SRAM_ADDR_a17_a_aI.output_async_reset = "none";
defparam SRAM_ADDR_a17_a_aI.output_power_up = "low";
defparam SRAM_ADDR_a17_a_aI.output_register_mode = "none";
defparam SRAM_ADDR_a17_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_UB_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N));
// synopsys translate_off
defparam SRAM_UB_N_aI.input_async_reset = "none";
defparam SRAM_UB_N_aI.input_power_up = "low";
defparam SRAM_UB_N_aI.input_register_mode = "none";
defparam SRAM_UB_N_aI.input_sync_reset = "none";
defparam SRAM_UB_N_aI.oe_async_reset = "none";
defparam SRAM_UB_N_aI.oe_power_up = "low";
defparam SRAM_UB_N_aI.oe_register_mode = "none";
defparam SRAM_UB_N_aI.oe_sync_reset = "none";
defparam SRAM_UB_N_aI.operation_mode = "output";
defparam SRAM_UB_N_aI.output_async_reset = "none";
defparam SRAM_UB_N_aI.output_power_up = "low";
defparam SRAM_UB_N_aI.output_register_mode = "none";
defparam SRAM_UB_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_LB_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N));
// synopsys translate_off
defparam SRAM_LB_N_aI.input_async_reset = "none";
defparam SRAM_LB_N_aI.input_power_up = "low";
defparam SRAM_LB_N_aI.input_register_mode = "none";
defparam SRAM_LB_N_aI.input_sync_reset = "none";
defparam SRAM_LB_N_aI.oe_async_reset = "none";
defparam SRAM_LB_N_aI.oe_power_up = "low";
defparam SRAM_LB_N_aI.oe_register_mode = "none";
defparam SRAM_LB_N_aI.oe_sync_reset = "none";
defparam SRAM_LB_N_aI.operation_mode = "output";
defparam SRAM_LB_N_aI.output_async_reset = "none";
defparam SRAM_LB_N_aI.output_power_up = "low";
defparam SRAM_LB_N_aI.output_register_mode = "none";
defparam SRAM_LB_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_WE_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N));
// synopsys translate_off
defparam SRAM_WE_N_aI.input_async_reset = "none";
defparam SRAM_WE_N_aI.input_power_up = "low";
defparam SRAM_WE_N_aI.input_register_mode = "none";
defparam SRAM_WE_N_aI.input_sync_reset = "none";
defparam SRAM_WE_N_aI.oe_async_reset = "none";
defparam SRAM_WE_N_aI.oe_power_up = "low";
defparam SRAM_WE_N_aI.oe_register_mode = "none";
defparam SRAM_WE_N_aI.oe_sync_reset = "none";
defparam SRAM_WE_N_aI.operation_mode = "output";
defparam SRAM_WE_N_aI.output_async_reset = "none";
defparam SRAM_WE_N_aI.output_power_up = "low";
defparam SRAM_WE_N_aI.output_register_mode = "none";
defparam SRAM_WE_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_CE_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N));
// synopsys translate_off
defparam SRAM_CE_N_aI.input_async_reset = "none";
defparam SRAM_CE_N_aI.input_power_up = "low";
defparam SRAM_CE_N_aI.input_register_mode = "none";
defparam SRAM_CE_N_aI.input_sync_reset = "none";
defparam SRAM_CE_N_aI.oe_async_reset = "none";
defparam SRAM_CE_N_aI.oe_power_up = "low";
defparam SRAM_CE_N_aI.oe_register_mode = "none";
defparam SRAM_CE_N_aI.oe_sync_reset = "none";
defparam SRAM_CE_N_aI.operation_mode = "output";
defparam SRAM_CE_N_aI.output_async_reset = "none";
defparam SRAM_CE_N_aI.output_power_up = "low";
defparam SRAM_CE_N_aI.output_register_mode = "none";
defparam SRAM_CE_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SRAM_OE_N_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N));
// synopsys translate_off
defparam SRAM_OE_N_aI.input_async_reset = "none";
defparam SRAM_OE_N_aI.input_power_up = "low";
defparam SRAM_OE_N_aI.input_register_mode = "none";
defparam SRAM_OE_N_aI.input_sync_reset = "none";
defparam SRAM_OE_N_aI.oe_async_reset = "none";
defparam SRAM_OE_N_aI.oe_power_up = "low";
defparam SRAM_OE_N_aI.oe_register_mode = "none";
defparam SRAM_OE_N_aI.oe_sync_reset = "none";
defparam SRAM_OE_N_aI.operation_mode = "output";
defparam SRAM_OE_N_aI.output_async_reset = "none";
defparam SRAM_OE_N_aI.output_power_up = "low";
defparam SRAM_OE_N_aI.output_register_mode = "none";
defparam SRAM_OE_N_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io SD_CLK_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CLK));
// synopsys translate_off
defparam SD_CLK_aI.input_async_reset = "none";
defparam SD_CLK_aI.input_power_up = "low";
defparam SD_CLK_aI.input_register_mode = "none";
defparam SD_CLK_aI.input_sync_reset = "none";
defparam SD_CLK_aI.oe_async_reset = "none";
defparam SD_CLK_aI.oe_power_up = "low";
defparam SD_CLK_aI.oe_register_mode = "none";
defparam SD_CLK_aI.oe_sync_reset = "none";
defparam SD_CLK_aI.operation_mode = "output";
defparam SD_CLK_aI.output_async_reset = "none";
defparam SD_CLK_aI.output_power_up = "low";
defparam SD_CLK_aI.output_register_mode = "none";
defparam SD_CLK_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io TDI_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDI));
// synopsys translate_off
defparam TDI_aI.input_async_reset = "none";
defparam TDI_aI.input_power_up = "low";
defparam TDI_aI.input_register_mode = "none";
defparam TDI_aI.input_sync_reset = "none";
defparam TDI_aI.oe_async_reset = "none";
defparam TDI_aI.oe_power_up = "low";
defparam TDI_aI.oe_register_mode = "none";
defparam TDI_aI.oe_sync_reset = "none";
defparam TDI_aI.operation_mode = "input";
defparam TDI_aI.output_async_reset = "none";
defparam TDI_aI.output_power_up = "low";
defparam TDI_aI.output_register_mode = "none";
defparam TDI_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io TCK_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCK));
// synopsys translate_off
defparam TCK_aI.input_async_reset = "none";
defparam TCK_aI.input_power_up = "low";
defparam TCK_aI.input_register_mode = "none";
defparam TCK_aI.input_sync_reset = "none";
defparam TCK_aI.oe_async_reset = "none";
defparam TCK_aI.oe_power_up = "low";
defparam TCK_aI.oe_register_mode = "none";
defparam TCK_aI.oe_sync_reset = "none";
defparam TCK_aI.operation_mode = "input";
defparam TCK_aI.output_async_reset = "none";
defparam TCK_aI.output_power_up = "low";
defparam TCK_aI.output_register_mode = "none";
defparam TCK_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io TCS_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCS));
// synopsys translate_off
defparam TCS_aI.input_async_reset = "none";
defparam TCS_aI.input_power_up = "low";
defparam TCS_aI.input_register_mode = "none";
defparam TCS_aI.input_sync_reset = "none";
defparam TCS_aI.oe_async_reset = "none";
defparam TCS_aI.oe_power_up = "low";
defparam TCS_aI.oe_register_mode = "none";
defparam TCS_aI.oe_sync_reset = "none";
defparam TCS_aI.operation_mode = "input";
defparam TCS_aI.output_async_reset = "none";
defparam TCS_aI.output_power_up = "low";
defparam TCS_aI.output_register_mode = "none";
defparam TCS_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io TDO_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDO));
// synopsys translate_off
defparam TDO_aI.input_async_reset = "none";
defparam TDO_aI.input_power_up = "low";
defparam TDO_aI.input_register_mode = "none";
defparam TDO_aI.input_sync_reset = "none";
defparam TDO_aI.oe_async_reset = "none";
defparam TDO_aI.oe_power_up = "low";
defparam TDO_aI.oe_register_mode = "none";
defparam TDO_aI.oe_sync_reset = "none";
defparam TDO_aI.operation_mode = "output";
defparam TDO_aI.output_async_reset = "none";
defparam TDO_aI.output_power_up = "low";
defparam TDO_aI.output_register_mode = "none";
defparam TDO_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io I2C_SCLK_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SCLK));
// synopsys translate_off
defparam I2C_SCLK_aI.input_async_reset = "none";
defparam I2C_SCLK_aI.input_power_up = "low";
defparam I2C_SCLK_aI.input_register_mode = "none";
defparam I2C_SCLK_aI.input_sync_reset = "none";
defparam I2C_SCLK_aI.oe_async_reset = "none";
defparam I2C_SCLK_aI.oe_power_up = "low";
defparam I2C_SCLK_aI.oe_register_mode = "none";
defparam I2C_SCLK_aI.oe_sync_reset = "none";
defparam I2C_SCLK_aI.operation_mode = "output";
defparam I2C_SCLK_aI.output_async_reset = "none";
defparam I2C_SCLK_aI.output_power_up = "low";
defparam I2C_SCLK_aI.output_register_mode = "none";
defparam I2C_SCLK_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io PS2_DAT_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_DAT));
// synopsys translate_off
defparam PS2_DAT_aI.input_async_reset = "none";
defparam PS2_DAT_aI.input_power_up = "low";
defparam PS2_DAT_aI.input_register_mode = "none";
defparam PS2_DAT_aI.input_sync_reset = "none";
defparam PS2_DAT_aI.oe_async_reset = "none";
defparam PS2_DAT_aI.oe_power_up = "low";
defparam PS2_DAT_aI.oe_register_mode = "none";
defparam PS2_DAT_aI.oe_sync_reset = "none";
defparam PS2_DAT_aI.operation_mode = "input";
defparam PS2_DAT_aI.output_async_reset = "none";
defparam PS2_DAT_aI.output_power_up = "low";
defparam PS2_DAT_aI.output_register_mode = "none";
defparam PS2_DAT_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io PS2_CLK_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_CLK));
// synopsys translate_off
defparam PS2_CLK_aI.input_async_reset = "none";
defparam PS2_CLK_aI.input_power_up = "low";
defparam PS2_CLK_aI.input_register_mode = "none";
defparam PS2_CLK_aI.input_sync_reset = "none";
defparam PS2_CLK_aI.oe_async_reset = "none";
defparam PS2_CLK_aI.oe_power_up = "low";
defparam PS2_CLK_aI.oe_register_mode = "none";
defparam PS2_CLK_aI.oe_sync_reset = "none";
defparam PS2_CLK_aI.operation_mode = "input";
defparam PS2_CLK_aI.output_async_reset = "none";
defparam PS2_CLK_aI.output_power_up = "low";
defparam PS2_CLK_aI.output_register_mode = "none";
defparam PS2_CLK_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_HS_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam VGA_HS_aI.input_async_reset = "none";
defparam VGA_HS_aI.input_power_up = "low";
defparam VGA_HS_aI.input_register_mode = "none";
defparam VGA_HS_aI.input_sync_reset = "none";
defparam VGA_HS_aI.oe_async_reset = "none";
defparam VGA_HS_aI.oe_power_up = "low";
defparam VGA_HS_aI.oe_register_mode = "none";
defparam VGA_HS_aI.oe_sync_reset = "none";
defparam VGA_HS_aI.operation_mode = "output";
defparam VGA_HS_aI.output_async_reset = "none";
defparam VGA_HS_aI.output_power_up = "low";
defparam VGA_HS_aI.output_register_mode = "none";
defparam VGA_HS_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_VS_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam VGA_VS_aI.input_async_reset = "none";
defparam VGA_VS_aI.input_power_up = "low";
defparam VGA_VS_aI.input_register_mode = "none";
defparam VGA_VS_aI.input_sync_reset = "none";
defparam VGA_VS_aI.oe_async_reset = "none";
defparam VGA_VS_aI.oe_power_up = "low";
defparam VGA_VS_aI.oe_register_mode = "none";
defparam VGA_VS_aI.oe_sync_reset = "none";
defparam VGA_VS_aI.operation_mode = "output";
defparam VGA_VS_aI.output_async_reset = "none";
defparam VGA_VS_aI.output_power_up = "low";
defparam VGA_VS_aI.output_register_mode = "none";
defparam VGA_VS_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_R_a0_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam VGA_R_a0_a_aI.input_async_reset = "none";
defparam VGA_R_a0_a_aI.input_power_up = "low";
defparam VGA_R_a0_a_aI.input_register_mode = "none";
defparam VGA_R_a0_a_aI.input_sync_reset = "none";
defparam VGA_R_a0_a_aI.oe_async_reset = "none";
defparam VGA_R_a0_a_aI.oe_power_up = "low";
defparam VGA_R_a0_a_aI.oe_register_mode = "none";
defparam VGA_R_a0_a_aI.oe_sync_reset = "none";
defparam VGA_R_a0_a_aI.operation_mode = "output";
defparam VGA_R_a0_a_aI.output_async_reset = "none";
defparam VGA_R_a0_a_aI.output_power_up = "low";
defparam VGA_R_a0_a_aI.output_register_mode = "none";
defparam VGA_R_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_R_a1_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam VGA_R_a1_a_aI.input_async_reset = "none";
defparam VGA_R_a1_a_aI.input_power_up = "low";
defparam VGA_R_a1_a_aI.input_register_mode = "none";
defparam VGA_R_a1_a_aI.input_sync_reset = "none";
defparam VGA_R_a1_a_aI.oe_async_reset = "none";
defparam VGA_R_a1_a_aI.oe_power_up = "low";
defparam VGA_R_a1_a_aI.oe_register_mode = "none";
defparam VGA_R_a1_a_aI.oe_sync_reset = "none";
defparam VGA_R_a1_a_aI.operation_mode = "output";
defparam VGA_R_a1_a_aI.output_async_reset = "none";
defparam VGA_R_a1_a_aI.output_power_up = "low";
defparam VGA_R_a1_a_aI.output_register_mode = "none";
defparam VGA_R_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_R_a2_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam VGA_R_a2_a_aI.input_async_reset = "none";
defparam VGA_R_a2_a_aI.input_power_up = "low";
defparam VGA_R_a2_a_aI.input_register_mode = "none";
defparam VGA_R_a2_a_aI.input_sync_reset = "none";
defparam VGA_R_a2_a_aI.oe_async_reset = "none";
defparam VGA_R_a2_a_aI.oe_power_up = "low";
defparam VGA_R_a2_a_aI.oe_register_mode = "none";
defparam VGA_R_a2_a_aI.oe_sync_reset = "none";
defparam VGA_R_a2_a_aI.operation_mode = "output";
defparam VGA_R_a2_a_aI.output_async_reset = "none";
defparam VGA_R_a2_a_aI.output_power_up = "low";
defparam VGA_R_a2_a_aI.output_register_mode = "none";
defparam VGA_R_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_R_a3_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam VGA_R_a3_a_aI.input_async_reset = "none";
defparam VGA_R_a3_a_aI.input_power_up = "low";
defparam VGA_R_a3_a_aI.input_register_mode = "none";
defparam VGA_R_a3_a_aI.input_sync_reset = "none";
defparam VGA_R_a3_a_aI.oe_async_reset = "none";
defparam VGA_R_a3_a_aI.oe_power_up = "low";
defparam VGA_R_a3_a_aI.oe_register_mode = "none";
defparam VGA_R_a3_a_aI.oe_sync_reset = "none";
defparam VGA_R_a3_a_aI.operation_mode = "output";
defparam VGA_R_a3_a_aI.output_async_reset = "none";
defparam VGA_R_a3_a_aI.output_power_up = "low";
defparam VGA_R_a3_a_aI.output_register_mode = "none";
defparam VGA_R_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_G_a0_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam VGA_G_a0_a_aI.input_async_reset = "none";
defparam VGA_G_a0_a_aI.input_power_up = "low";
defparam VGA_G_a0_a_aI.input_register_mode = "none";
defparam VGA_G_a0_a_aI.input_sync_reset = "none";
defparam VGA_G_a0_a_aI.oe_async_reset = "none";
defparam VGA_G_a0_a_aI.oe_power_up = "low";
defparam VGA_G_a0_a_aI.oe_register_mode = "none";
defparam VGA_G_a0_a_aI.oe_sync_reset = "none";
defparam VGA_G_a0_a_aI.operation_mode = "output";
defparam VGA_G_a0_a_aI.output_async_reset = "none";
defparam VGA_G_a0_a_aI.output_power_up = "low";
defparam VGA_G_a0_a_aI.output_register_mode = "none";
defparam VGA_G_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_G_a1_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam VGA_G_a1_a_aI.input_async_reset = "none";
defparam VGA_G_a1_a_aI.input_power_up = "low";
defparam VGA_G_a1_a_aI.input_register_mode = "none";
defparam VGA_G_a1_a_aI.input_sync_reset = "none";
defparam VGA_G_a1_a_aI.oe_async_reset = "none";
defparam VGA_G_a1_a_aI.oe_power_up = "low";
defparam VGA_G_a1_a_aI.oe_register_mode = "none";
defparam VGA_G_a1_a_aI.oe_sync_reset = "none";
defparam VGA_G_a1_a_aI.operation_mode = "output";
defparam VGA_G_a1_a_aI.output_async_reset = "none";
defparam VGA_G_a1_a_aI.output_power_up = "low";
defparam VGA_G_a1_a_aI.output_register_mode = "none";
defparam VGA_G_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_G_a2_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam VGA_G_a2_a_aI.input_async_reset = "none";
defparam VGA_G_a2_a_aI.input_power_up = "low";
defparam VGA_G_a2_a_aI.input_register_mode = "none";
defparam VGA_G_a2_a_aI.input_sync_reset = "none";
defparam VGA_G_a2_a_aI.oe_async_reset = "none";
defparam VGA_G_a2_a_aI.oe_power_up = "low";
defparam VGA_G_a2_a_aI.oe_register_mode = "none";
defparam VGA_G_a2_a_aI.oe_sync_reset = "none";
defparam VGA_G_a2_a_aI.operation_mode = "output";
defparam VGA_G_a2_a_aI.output_async_reset = "none";
defparam VGA_G_a2_a_aI.output_power_up = "low";
defparam VGA_G_a2_a_aI.output_register_mode = "none";
defparam VGA_G_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_G_a3_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam VGA_G_a3_a_aI.input_async_reset = "none";
defparam VGA_G_a3_a_aI.input_power_up = "low";
defparam VGA_G_a3_a_aI.input_register_mode = "none";
defparam VGA_G_a3_a_aI.input_sync_reset = "none";
defparam VGA_G_a3_a_aI.oe_async_reset = "none";
defparam VGA_G_a3_a_aI.oe_power_up = "low";
defparam VGA_G_a3_a_aI.oe_register_mode = "none";
defparam VGA_G_a3_a_aI.oe_sync_reset = "none";
defparam VGA_G_a3_a_aI.operation_mode = "output";
defparam VGA_G_a3_a_aI.output_async_reset = "none";
defparam VGA_G_a3_a_aI.output_power_up = "low";
defparam VGA_G_a3_a_aI.output_register_mode = "none";
defparam VGA_G_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_B_a0_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam VGA_B_a0_a_aI.input_async_reset = "none";
defparam VGA_B_a0_a_aI.input_power_up = "low";
defparam VGA_B_a0_a_aI.input_register_mode = "none";
defparam VGA_B_a0_a_aI.input_sync_reset = "none";
defparam VGA_B_a0_a_aI.oe_async_reset = "none";
defparam VGA_B_a0_a_aI.oe_power_up = "low";
defparam VGA_B_a0_a_aI.oe_register_mode = "none";
defparam VGA_B_a0_a_aI.oe_sync_reset = "none";
defparam VGA_B_a0_a_aI.operation_mode = "output";
defparam VGA_B_a0_a_aI.output_async_reset = "none";
defparam VGA_B_a0_a_aI.output_power_up = "low";
defparam VGA_B_a0_a_aI.output_register_mode = "none";
defparam VGA_B_a0_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_B_a1_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam VGA_B_a1_a_aI.input_async_reset = "none";
defparam VGA_B_a1_a_aI.input_power_up = "low";
defparam VGA_B_a1_a_aI.input_register_mode = "none";
defparam VGA_B_a1_a_aI.input_sync_reset = "none";
defparam VGA_B_a1_a_aI.oe_async_reset = "none";
defparam VGA_B_a1_a_aI.oe_power_up = "low";
defparam VGA_B_a1_a_aI.oe_register_mode = "none";
defparam VGA_B_a1_a_aI.oe_sync_reset = "none";
defparam VGA_B_a1_a_aI.operation_mode = "output";
defparam VGA_B_a1_a_aI.output_async_reset = "none";
defparam VGA_B_a1_a_aI.output_power_up = "low";
defparam VGA_B_a1_a_aI.output_register_mode = "none";
defparam VGA_B_a1_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_B_a2_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam VGA_B_a2_a_aI.input_async_reset = "none";
defparam VGA_B_a2_a_aI.input_power_up = "low";
defparam VGA_B_a2_a_aI.input_register_mode = "none";
defparam VGA_B_a2_a_aI.input_sync_reset = "none";
defparam VGA_B_a2_a_aI.oe_async_reset = "none";
defparam VGA_B_a2_a_aI.oe_power_up = "low";
defparam VGA_B_a2_a_aI.oe_register_mode = "none";
defparam VGA_B_a2_a_aI.oe_sync_reset = "none";
defparam VGA_B_a2_a_aI.operation_mode = "output";
defparam VGA_B_a2_a_aI.output_async_reset = "none";
defparam VGA_B_a2_a_aI.output_power_up = "low";
defparam VGA_B_a2_a_aI.output_register_mode = "none";
defparam VGA_B_a2_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io VGA_B_a3_a_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam VGA_B_a3_a_aI.input_async_reset = "none";
defparam VGA_B_a3_a_aI.input_power_up = "low";
defparam VGA_B_a3_a_aI.input_register_mode = "none";
defparam VGA_B_a3_a_aI.input_sync_reset = "none";
defparam VGA_B_a3_a_aI.oe_async_reset = "none";
defparam VGA_B_a3_a_aI.oe_power_up = "low";
defparam VGA_B_a3_a_aI.oe_register_mode = "none";
defparam VGA_B_a3_a_aI.oe_sync_reset = "none";
defparam VGA_B_a3_a_aI.operation_mode = "output";
defparam VGA_B_a3_a_aI.output_async_reset = "none";
defparam VGA_B_a3_a_aI.output_power_up = "low";
defparam VGA_B_a3_a_aI.output_register_mode = "none";
defparam VGA_B_a3_a_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io AUD_ADCDAT_aI(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCDAT));
// synopsys translate_off
defparam AUD_ADCDAT_aI.input_async_reset = "none";
defparam AUD_ADCDAT_aI.input_power_up = "low";
defparam AUD_ADCDAT_aI.input_register_mode = "none";
defparam AUD_ADCDAT_aI.input_sync_reset = "none";
defparam AUD_ADCDAT_aI.oe_async_reset = "none";
defparam AUD_ADCDAT_aI.oe_power_up = "low";
defparam AUD_ADCDAT_aI.oe_register_mode = "none";
defparam AUD_ADCDAT_aI.oe_sync_reset = "none";
defparam AUD_ADCDAT_aI.operation_mode = "input";
defparam AUD_ADCDAT_aI.output_async_reset = "none";
defparam AUD_ADCDAT_aI.output_power_up = "low";
defparam AUD_ADCDAT_aI.output_register_mode = "none";
defparam AUD_ADCDAT_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io AUD_DACDAT_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACDAT));
// synopsys translate_off
defparam AUD_DACDAT_aI.input_async_reset = "none";
defparam AUD_DACDAT_aI.input_power_up = "low";
defparam AUD_DACDAT_aI.input_register_mode = "none";
defparam AUD_DACDAT_aI.input_sync_reset = "none";
defparam AUD_DACDAT_aI.oe_async_reset = "none";
defparam AUD_DACDAT_aI.oe_power_up = "low";
defparam AUD_DACDAT_aI.oe_register_mode = "none";
defparam AUD_DACDAT_aI.oe_sync_reset = "none";
defparam AUD_DACDAT_aI.operation_mode = "output";
defparam AUD_DACDAT_aI.output_async_reset = "none";
defparam AUD_DACDAT_aI.output_power_up = "low";
defparam AUD_DACDAT_aI.output_register_mode = "none";
defparam AUD_DACDAT_aI.output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io AUD_XCK_aI(
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_XCK));
// synopsys translate_off
defparam AUD_XCK_aI.input_async_reset = "none";
defparam AUD_XCK_aI.input_power_up = "low";
defparam AUD_XCK_aI.input_register_mode = "none";
defparam AUD_XCK_aI.input_sync_reset = "none";
defparam AUD_XCK_aI.oe_async_reset = "none";
defparam AUD_XCK_aI.oe_power_up = "low";
defparam AUD_XCK_aI.oe_register_mode = "none";
defparam AUD_XCK_aI.oe_sync_reset = "none";
defparam AUD_XCK_aI.operation_mode = "output";
defparam AUD_XCK_aI.output_async_reset = "none";
defparam AUD_XCK_aI.output_power_up = "low";
defparam AUD_XCK_aI.output_register_mode = "none";
defparam AUD_XCK_aI.output_sync_reset = "none";
// synopsys translate_on

endmodule
