PPA Report for three_level_rom_pipelined.v (Module: three_level_rom_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 21
IO Count: 13
Cell Count: 53

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 815.00 MHz
Reg-to-Reg Critical Path Delay: 0.990 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
