<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p73" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_73{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_73{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_73{left:644px;bottom:1141px;letter-spacing:-0.14px;}
#t4_73{left:125px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t5_73{left:70px;bottom:1063px;letter-spacing:-0.22px;}
#t6_73{left:125px;bottom:1063px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_73{left:455px;bottom:1063px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t8_73{left:125px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_73{left:125px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#ta_73{left:125px;bottom:1013px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tb_73{left:125px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_73{left:125px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#td_73{left:125px;bottom:962px;letter-spacing:-0.16px;}
#te_73{left:125px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_73{left:125px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tg_73{left:125px;bottom:904px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_73{left:125px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_73{left:125px;bottom:863px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_73{left:125px;bottom:846px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tk_73{left:70px;bottom:822px;letter-spacing:-0.17px;}
#tl_73{left:125px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tm_73{left:320px;bottom:822px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#tn_73{left:125px;bottom:805px;letter-spacing:-0.13px;word-spacing:-0.68px;}
#to_73{left:125px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tp_73{left:125px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_73{left:125px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_73{left:125px;bottom:730px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#ts_73{left:70px;bottom:706px;letter-spacing:-0.17px;}
#tt_73{left:125px;bottom:706px;letter-spacing:-0.18px;word-spacing:-0.78px;}
#tu_73{left:382px;bottom:706px;letter-spacing:-0.17px;word-spacing:-0.81px;}
#tv_73{left:125px;bottom:689px;letter-spacing:-0.17px;word-spacing:-0.74px;}
#tw_73{left:125px;bottom:672px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tx_73{left:125px;bottom:655px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#ty_73{left:125px;bottom:639px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#tz_73{left:125px;bottom:614px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t10_73{left:125px;bottom:597px;letter-spacing:-0.13px;}
#t11_73{left:70px;bottom:573px;letter-spacing:-0.16px;}
#t12_73{left:125px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t13_73{left:297px;bottom:573px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#t14_73{left:125px;bottom:556px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t15_73{left:70px;bottom:497px;letter-spacing:0.12px;}
#t16_73{left:152px;bottom:497px;letter-spacing:0.15px;word-spacing:0.01px;}
#t17_73{left:70px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_73{left:70px;bottom:457px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t19_73{left:70px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_73{left:70px;bottom:415px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#t1b_73{left:70px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_73{left:70px;bottom:374px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_73{left:70px;bottom:357px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1e_73{left:70px;bottom:289px;letter-spacing:0.14px;}
#t1f_73{left:151px;bottom:289px;letter-spacing:0.22px;word-spacing:0.06px;}
#t1g_73{left:70px;bottom:264px;letter-spacing:-0.15px;word-spacing:-1.4px;}
#t1h_73{left:70px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_73{left:70px;bottom:231px;letter-spacing:-0.13px;word-spacing:-0.47px;}

.s1_73{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_73{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_73{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_73{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_73{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_73{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts73" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg73Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg73" style="-webkit-user-select: none;"><object width="935" height="1210" data="73/73.svg" type="image/svg+xml" id="pdf73" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_73" class="t s1_73">Vol. 3A </span><span id="t2_73" class="t s1_73">2-11 </span>
<span id="t3_73" class="t s2_73">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_73" class="t s3_73">See also: Section 21.2.1, “Enabling Virtual-8086 Mode.” </span>
<span id="t5_73" class="t s3_73">AC </span><span id="t6_73" class="t s4_73">Alignment check or access control (bit 18) </span><span id="t7_73" class="t s3_73">— If the AM bit is set in the CR0 register, alignment </span>
<span id="t8_73" class="t s3_73">checking of user-mode data accesses is enabled if and only if this flag is 1. An alignment-check exception </span>
<span id="t9_73" class="t s3_73">is generated when reference is made to an unaligned operand, such as a word at an odd byte address or a </span>
<span id="ta_73" class="t s3_73">doubleword at an address which is not an integral multiple of four. Alignment-check exceptions are gener- </span>
<span id="tb_73" class="t s3_73">ated only in user mode (privilege level 3). Memory references that default to privilege level 0, such as </span>
<span id="tc_73" class="t s3_73">segment descriptor loads, do not generate this exception even when caused by instructions executed in </span>
<span id="td_73" class="t s3_73">user-mode. </span>
<span id="te_73" class="t s3_73">The alignment-check exception can be used to check alignment of data. This is useful when exchanging </span>
<span id="tf_73" class="t s3_73">data with processors which require all data to be aligned. The alignment-check exception can also be used </span>
<span id="tg_73" class="t s3_73">by interpreters to flag some pointers as special by misaligning the pointer. This eliminates overhead of </span>
<span id="th_73" class="t s3_73">checking each pointer and only handles the special pointer when used. </span>
<span id="ti_73" class="t s3_73">If the SMAP bit is set in the CR4 register, explicit supervisor-mode data accesses to user-mode pages are </span>
<span id="tj_73" class="t s3_73">allowed if and only if this bit is 1. See Section 4.6, “Access Rights.” </span>
<span id="tk_73" class="t s3_73">VIF </span><span id="tl_73" class="t s4_73">Virtual Interrupt (bit 19) </span><span id="tm_73" class="t s3_73">— Contains a virtual image of the IF flag. This flag is used in conjunction with </span>
<span id="tn_73" class="t s3_73">the VIP flag. The processor only recognizes the VIF flag when either the VME flag or the PVI flag in control </span>
<span id="to_73" class="t s3_73">register CR4 is set and the IOPL is less than 3. (The VME flag enables the virtual-8086 mode extensions; </span>
<span id="tp_73" class="t s3_73">the PVI flag enables the protected-mode virtual interrupts.) </span>
<span id="tq_73" class="t s3_73">See also: Section 21.3.3.5, “Method 6: Software Interrupt Handling,” and Section 21.4, “Protected-Mode </span>
<span id="tr_73" class="t s3_73">Virtual Interrupts.” </span>
<span id="ts_73" class="t s3_73">VIP </span><span id="tt_73" class="t s4_73">Virtual interrupt pending (bit 20) </span><span id="tu_73" class="t s3_73">— Set by software to indicate that an interrupt is pending; cleared to </span>
<span id="tv_73" class="t s3_73">indicate that no interrupt is pending. This flag is used in conjunction with the VIF flag. The processor reads </span>
<span id="tw_73" class="t s3_73">this flag but never modifies it. The processor only recognizes the VIP flag when either the VME flag or the </span>
<span id="tx_73" class="t s3_73">PVI flag in control register CR4 is set and the IOPL is less than 3. The VME flag enables the virtual-8086 </span>
<span id="ty_73" class="t s3_73">mode extensions; the PVI flag enables the protected-mode virtual interrupts. </span>
<span id="tz_73" class="t s3_73">See Section 21.3.3.5, “Method 6: Software Interrupt Handling,” and Section 21.4, “Protected-Mode Virtual </span>
<span id="t10_73" class="t s3_73">Interrupts.” </span>
<span id="t11_73" class="t s3_73">ID </span><span id="t12_73" class="t s4_73">Identification (bit 21) </span><span id="t13_73" class="t s3_73">— The ability of a program or procedure to set or clear this flag indicates support </span>
<span id="t14_73" class="t s3_73">for the CPUID instruction. </span>
<span id="t15_73" class="t s5_73">2.3.1 </span><span id="t16_73" class="t s5_73">System Flags and Fields in IA-32e Mode </span>
<span id="t17_73" class="t s3_73">In 64-bit mode, the RFLAGS register expands to 64 bits with the upper 32 bits reserved. System flags in RFLAGS </span>
<span id="t18_73" class="t s3_73">(64-bit mode) or EFLAGS (compatibility mode) are shown in Figure 2-5. </span>
<span id="t19_73" class="t s3_73">In IA-32e mode, the processor does not allow the VM bit to be set because virtual-8086 mode is not supported </span>
<span id="t1a_73" class="t s3_73">(attempts to set the bit are ignored). Also, the processor will not set the NT bit. The processor does, however, allow </span>
<span id="t1b_73" class="t s3_73">software to set the NT bit (note that an IRET causes a general protection fault in IA-32e mode if the NT bit is set). </span>
<span id="t1c_73" class="t s3_73">In IA-32e mode, the SYSCALL/SYSRET instructions have a programmable method of specifying which bits are </span>
<span id="t1d_73" class="t s3_73">cleared in RFLAGS/EFLAGS. These instructions save/restore EFLAGS/RFLAGS. </span>
<span id="t1e_73" class="t s6_73">2.4 </span><span id="t1f_73" class="t s6_73">MEMORY-MANAGEMENT REGISTERS </span>
<span id="t1g_73" class="t s3_73">The processor provides four memory-management registers (GDTR, LDTR, IDTR, and TR) that specify the locations </span>
<span id="t1h_73" class="t s3_73">of the data structures which control segmented memory management (see Figure 2-6). Special instructions are </span>
<span id="t1i_73" class="t s3_73">provided for loading and storing these registers. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
