# ALU_SYS_VERILOG


> This project explains the full testing and verification process of a parameterized Arithmetic Logic Unit (ALU) using a class-based SystemVerilog environment. The main goal is to ensure the ALU works correctly and efficiently by applying a structured and scalable testing approach.
