ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
file: tb_cache.v
	module worklib.tb_cache:v
		errors: 0, warnings: 0
file: memory.v
	module worklib.memory:v
		errors: 0, warnings: 0
file: cache_dm.v
	module worklib.cache_sram_dm:v
		errors: 0, warnings: 0
	module worklib.cache_controller:v
		errors: 0, warnings: 0
	module worklib.cache:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.cache:v <0x0dc16ad9>
			streams:   0, words:     0
		worklib.cache_controller:v <0x1c24e310>
			streams:   9, words: 29580
		worklib.cache_sram_dm:v <0x63fff073>
			streams:   7, words:  7530
		worklib.memory:v <0x2949070a>
			streams:   7, words:  5118
		worklib.tb_cache:v <0x68e449fe>
			streams:   6, words: 16608
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  5       5
		Registers:               36      36
		Scalar wires:            14       -
		Vectored wires:          16       -
		Always blocks:           11      11
		Initial blocks:           5       5
		Cont. assignments:        7      15
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.tb_cache:v
Loading snapshot worklib.tb_cache:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_N-2017.12, Linux, 11/12/2017
(C) 1996 - 2017 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'cache.fsdb'
*Verdi* : Begin traversing the scope (tb_cache), layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
Memory has been initialized.

Processor: Read initial data from memory.
    Done correctly so far! ^_^

Processor: Write new data to memory.
    Finish writing!

Processor: Read new data from memory.
    Done correctly so far! ^_^ 

==== CONGRATULATIONS! Pass cache read-write-read test. ====

Finished all operations at:                151125 ns
Exit testbench simulation at:              151225 ns


Simulation complete via $finish(1) at time 151225 NS + 0
./tb_cache.v:183         $finish;
ncsim> exit
