heat_3d_refsrc_14_Isrc_3_17_9_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - Isrc2))
heat_3d_refsrc_14_Isrc_3_17_9_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - Isrc2))
heat_3d_refsrc_0_Isrc_11_17_5_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else Isnk0)
heat_3d_refsrc_0_Isrc_11_17_5_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else Isnk0)
heat_3d_refsrc_8_Isrc_17_4_17_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isnk0 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_17_4_17_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B0) && (Isnk0 < B1)) then 0 else 1)
heat_3d_refsrc_3_Isrc_15_18_3_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_3_Isrc_10_1_7_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk2 * Isnk0))
heat_3d_refsrc_3_Isrc_10_1_7_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk2 * Isnk0))
heat_3d_refsrc_8_Isrc_8_12_9_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_12_2_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_14_Isrc_12_12_2_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 1))
heat_3d_refsrc_5_Isrc_4_5_7_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_5_7_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_7_18_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_12_Isrc_7_18_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_16_1_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_16_1_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_18_4_3_15_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_2_6_12_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_4_Isrc_2_6_12_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_13_Isrc_13_8_12_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_6_14_8_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 3))
heat_3d_refsrc_3_Isrc_6_14_8_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 3))
heat_3d_refsrc_9_Isrc_7_10_15_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_10_15_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_8_Isrc_7_9_9_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_17_14_3_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (Isnk3 - 4))
heat_3d_refsrc_14_Isrc_17_14_3_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (Isnk3 - 4))
heat_3d_refsrc_7_Isrc_16_17_2_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_16_17_2_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_17_4_5_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk0 - 6))
heat_3d_refsrc_0_Isrc_17_4_5_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (Isnk0 - 6))
heat_3d_refsrc_5_Isrc_9_5_2_7_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_13_8_14_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_13_8_14_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc2 < B1)) then 0 else 1)
heat_3d_refsrc_8_Isrc_10_14_11_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_1_12_13_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_1_12_13_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_2_Isrc_3_1_2_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_2_2_5_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isnk3 + 4))
heat_3d_refsrc_0_Isrc_2_2_5_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isnk3 + 4))
heat_3d_refsrc_10_Isrc_1_6_10_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_6_10_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_10_13_9_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (Isrc1 - 2))
heat_3d_refsrc_13_Isrc_10_13_9_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (Isrc1 - 2))
heat_3d_refsrc_7_Isrc_14_17_2_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_7_Isrc_14_17_2_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_18_9_4_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_18_9_4_4_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_8_13_7_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_8_13_7_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_14_14_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isnk0 < B1)) then 0 else 2)
heat_3d_refsrc_4_Isrc_9_14_14_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B0) && (Isnk0 < B1)) then 0 else 2)
heat_3d_refsrc_16_Isrc_2_10_10_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_19_14_1_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 2)
heat_3d_refsrc_7_Isrc_19_14_1_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 2)
heat_3d_refsrc_6_Isrc_4_5_2_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_6_Isrc_4_5_2_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((2 + B0) < (Isrc1 + Isrc1)) then 0 else 1)
heat_3d_refsrc_15_Isrc_4_14_18_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_4_14_18_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_12_9_2_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_18_Isrc_12_9_2_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk3 < B0) && (Isrc1 < B1)) then 0 else 2)
heat_3d_refsrc_19_Isrc_15_14_16_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_14_16_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B0) && (Isrc1 < B1)) then 0 else 1)
heat_3d_refsrc_11_Isrc_2_7_10_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (Isnk3 - 2))
heat_3d_refsrc_11_Isrc_2_7_10_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (Isnk3 - 2))
heat_3d_refsrc_19_Isrc_18_7_13_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 1)
heat_3d_refsrc_19_Isrc_18_7_13_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 + Isnk0) < (B0 + B1)) then 0 else 1)
heat_3d_refsrc_20_Isrc_2_12_5_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_14_2_11_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else Isnk3)
heat_3d_refsrc_11_Isrc_14_2_11_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else Isnk3)
heat_3d_refsrc_17_Isrc_3_17_5_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_17_Isrc_3_17_5_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_0_Isrc_6_16_6_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 5))
heat_3d_refsrc_0_Isrc_6_16_6_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (Isrc1 - 5))
heat_3d_refsrc_16_Isrc_12_12_10_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_14_3_10_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_3_14_7_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_18_15_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_18_16_6_18_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_5_1_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_1_3_2_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_8_Isrc_6_18_18_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_20_4_6_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_6_6_2_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_5_7_7_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_6_13_7_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_14_13_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_20_13_10_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_6_17_10_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_4_5_12_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_8_15_10_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_9_14_6_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_8_12_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_9_1_3_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_16_10_17_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_17_Isrc_9_17_15_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 6)
heat_3d_refsrc_3_Isrc_9_17_10_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_2_7_12_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_15_14_4_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_18_16_8_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_3_9_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_16_2_12_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_10_18_14_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_12_12_14_18_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_4_18_12_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_12_8_1_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_14_13_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_4_1_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_21_Isrc_20_15_2_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_11_11_16_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_1_1_3_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_4_Isrc_19_13_12_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_4_5_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_4_8_8_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_7_18_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_1_3_3_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_7_18_18_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_2_3_3_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_18_13_4_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_17_4_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_4_1_1_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_11_7_12_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_10_15_6_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_2_12_10_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_2_18_14_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_12_6_9_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_1_12_17_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_2_10_2_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_3_Isrc_4_11_7_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_17_6_6_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_2_7_15_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_3_2_4_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_7_9_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_18_5_12_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_20_11_14_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_5_2_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_9_12_11_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_5_16_12_3_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_12_6_18_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_18_12_16_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_10_1_16_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_11_5_10_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_4_1_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_4_14_12_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_4_1_18_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 6)
heat_3d_refsrc_7_Isrc_2_16_3_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_13_17_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_12_10_14_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_4_15_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_18_14_11_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_14_1_7_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_14_12_11_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_7_14_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_3_2_17_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_7_Isrc_3_4_6_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_9_13_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_20_18_7_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_7_4_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 3)
heat_3d_refsrc_18_Isrc_11_5_6_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_12_8_14_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_12_12_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_14_4_8_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_10_11_3_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_19_Isrc_4_12_1_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_18_14_16_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_12_13_2_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_4_17_7_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_10_11_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 3)
heat_3d_refsrc_18_Isrc_1_8_18_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_7_2_12_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_17_6_9_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_1_3_10_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_1_Isrc_8_11_2_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_7_2_15_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_10_13_2_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_19_6_12_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_17_10_12_7_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_3_5_17_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_12_13_15_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_12_1_4_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_5_4_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_19_17_4_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_12_17_18_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_12_16_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_17_15_17_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_6_5_5_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_16_1_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_10_5_7_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_7_Isrc_12_16_11_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_4_7_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_1_18_17_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_12_12_8_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_5_3_8_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_5_5_1_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_18_1_16_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_18_6_16_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_19_1_3_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_6_6_9_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_1_7_17_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_1_13_3_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_4_Isrc_2_4_14_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_13_11_7_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_6_1_3_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_6_16_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_12_16_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_14_8_10_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_3_14_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_20_Isrc_5_5_4_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_5_5_15_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_10_3_3_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_5_14_14_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_1_7_11_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_8_6_12_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_14_12_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_17_12_10_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_4_5_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_2_7_15_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else 3)
heat_3d_refsrc_12_Isrc_17_5_3_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_6_3_14_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_10_5_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_13_7_12_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_12_4_18_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_3_11_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_19_9_8_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_2_6_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_18_2_1_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_12_3_17_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_3_17_1_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_6_Isrc_13_5_12_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_3_14_16_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_2_12_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_2_10_7_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_6_8_11_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_2_14_4_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_19_Isrc_7_4_1_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_12_2_14_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_9_2_14_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_17_14_8_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_6_12_15_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_18_11_2_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_4_13_16_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_3_13_6_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_11_16_1_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_9_Isrc_12_7_10_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_4_6_6_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_19_1_13_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_15_6_3_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_11_12_5_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_15_16_10_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_4_14_7_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_2_15_18_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_3_13_4_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_11_12_2_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_6_14_12_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_10_12_18_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_10_9_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_3_5_7_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_18_12_16_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_20_6_17_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_4_15_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_19_9_16_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_10_Isrc_4_2_6_11_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_9_3_8_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_8_6_14_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_18_6_3_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_15_6_13_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_15_12_4_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_1_18_5_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_7_16_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_18_1_3_4_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_3_9_3_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_1_Isrc_1_11_4_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_12_7_1_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_9_14_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_17_12_3_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_14_6_1_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_15_5_8_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_3_10_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_19_4_3_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_12_12_2_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_8_18_3_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_9_3_13_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_6_3_17_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_15_16_7_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_12_4_6_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_16_8_8_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_14_12_1_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_12_9_8_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_13_13_12_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_2_11_17_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_14_Isrc_17_9_9_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_4_8_18_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_1_12_16_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_17_12_14_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_4_5_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_15_6_17_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_8_17_7_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_5_17_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else 3)
heat_3d_refsrc_15_Isrc_1_6_3_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_16_17_14_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_19_13_6_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_8_10_7_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_15_17_1_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_13_Isrc_14_16_17_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_17_3_5_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_11_6_1_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_6_2_17_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_8_10_18_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_5_Isrc_2_2_7_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_3_17_12_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_4_12_12_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_7_8_8_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_13_Isrc_8_5_10_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_8_4_12_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_17_18_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_17_12_17_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_19_16_2_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 3)
heat_3d_refsrc_4_Isrc_4_4_5_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_21_Isrc_13_8_12_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_10_11_14_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_17_9_12_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_6_16_3_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_1_7_11_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_2_17_15_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_4_15_12_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_3_16_10_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_9_Isrc_6_12_7_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_5_14_8_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_3_13_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_2_Isrc_19_6_11_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_5_13_6_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_18_15_17_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_12_14_16_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_16_9_8_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_7_9_11_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_20_14_15_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_13_6_14_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_1_1_16_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_7_3_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_1_8_16_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_11_3_2_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_5_17_4_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_12_Isrc_8_8_6_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_19_11_6_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_19_17_15_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_3_18_11_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_21_Isrc_17_3_6_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_17_3_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_17_6_9_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_14_13_9_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_18_Isrc_2_2_11_1_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_19_Isrc_12_13_5_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_10_6_5_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_17_10_16_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_6_13_9_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_20_13_15_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_17_5_15_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_11_11_7_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_18_9_15_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_11_5_8_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_19_6_2_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_2_13_18_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_14_11_17_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_2_2_18_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_17_1_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_6_14_18_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_7_5_10_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_4_3_16_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_9_14_12_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_1_15_14_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_2_6_13_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_8_9_15_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_17_3_5_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_19_5_3_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_5_9_1_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_12_10_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_5_12_1_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_12_7_12_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_20_17_12_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_19_13_6_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_3_16_8_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_7_Isrc_6_5_12_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_13_9_2_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_20_6_4_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_1_1_6_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_8_3_8_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_3_10_5_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_19_8_12_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_8_14_7_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_2_9_13_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_3_2_10_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_15_13_5_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_8_18_5_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_15_5_4_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_13_11_16_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_5_1_5_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_1_13_4_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_3_6_12_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_14_8_7_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_6_9_7_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_11_1_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_1_10_11_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_12_18_18_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_2_6_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_15_10_14_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_15_14_7_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_17_1_3_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_2_8_6_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_10_15_2_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_17_3_10_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_2_11_3_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_0_Isrc_3_1_6_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_13_6_13_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_10_6_15_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_17_6_3_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_20_18_13_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_13_15_16_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_3_Isrc_1_4_11_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_3_4_12_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_1_18_16_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_3_17_10_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_1_Isrc_4_7_7_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_18_6_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_14_9_6_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_16_6_14_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_2_14_11_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_16_Isrc_15_5_15_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_11_12_4_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_7_1_5_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_9_7_3_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_12_7_3_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_13_3_13_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_5_1_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_2_18_11_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_6_10_11_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_18_1_1_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_3_4_7_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_1_3_10_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_18_14_6_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_7_7_16_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_3_18_12_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_10_7_8_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_5_10_12_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_8_6_7_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_17_7_17_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_2_5_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_12_7_9_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_2_13_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_4_1_3_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_12_9_17_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_7_9_14_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_16_6_14_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_4_18_5_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_1_11_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_7_Isrc_3_12_15_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_3_1_14_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_10_17_15_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_20_8_3_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_13_2_12_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_5_13_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_21_Isrc_20_18_10_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_6_2_17_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_7_4_12_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_7_12_12_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_8_12_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_6_8_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_2_15_18_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_15_2_15_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_20_16_16_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_14_16_9_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_17_2_1_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_20_8_14_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_9_9_14_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_11_8_12_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_17_6_5_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_8_6_2_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_10_6_2_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_11_4_12_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_19_6_10_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_4_17_3_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_15_12_13_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_12_11_14_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_11_12_3_10_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_9_14_1_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_18_3_12_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_7_7_16_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_11_14_12_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_12_18_8_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_3_7_7_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_1_7_4_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_11_17_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_8_12_13_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_1_9_10_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_16_Isrc_1_9_17_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_15_8_12_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_10_10_18_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_19_15_15_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_7_9_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_14_17_8_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_15_12_12_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_7_5_13_18_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_7_18_2_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_11_5_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_12_4_15_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_16_15_3_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_13_15_17_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_5_15_6_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_14_10_1_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_6_1_18_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_11_5_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_7_13_15_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_3_8_13_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_6_8_14_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_10_17_15_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_14_6_16_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_5_10_18_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_4_16_13_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_6_1_13_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_5_12_8_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_4_13_5_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_12_1_11_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_16_7_10_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_11_11_9_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_5_Isrc_15_6_6_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_1_6_11_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_8_17_16_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_11_1_10_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_9_4_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_5_7_10_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_9_14_13_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk2 < Isrc1) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_16_Isrc_19_10_10_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_12_15_13_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_13_14_13_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_14_1_4_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < Isrc3) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_6_Isrc_5_6_15_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_6_7_16_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_10_15_6_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_10_3_4_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_12_6_15_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_16_13_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_15_Isrc_4_4_4_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_8_Isrc_8_12_8_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_12_10_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_8_16_2_15_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_18_4_5_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_14_9_12_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_11_9_11_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_3_10_18_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_5_17_6_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_12_8_9_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_5_16_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_9_10_15_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_18_16_16_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_13_Isrc_3_13_10_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_15_17_17_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_15_15_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_14_1_10_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_3_8_2_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_13_12_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_8_17_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_6_12_10_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_12_5_16_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_1_4_15_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_6_11_8_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_7_6_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_3_3_13_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_17_11_13_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_14_15_10_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_13_6_12_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_19_1_7_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_12_18_7_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_2_12_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_16_4_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_4_Isrc_15_13_4_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_17_12_8_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_2_8_16_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_10_Isrc_6_11_3_7_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_6_12_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_18_6_3_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_8_1_8_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_10_1_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_2_Isrc_3_7_10_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_4_2_10_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_3_17_1_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_6_9_2_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_3_5_10_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_1_4_17_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_2_5_6_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_11_16_11_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_13_18_6_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_9_10_1_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_12_14_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_2_12_4_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_16_15_13_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_0_Isrc_3_2_13_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_13_16_10_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_18_18_8_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_14_14_5_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_19_8_15_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_4_17_9_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_18_6_16_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_4_5_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_10_1_17_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_6_16_10_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_6_3_9_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_11_4_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_18_13_14_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_9_13_6_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_20_8_18_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_20_4_15_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_1_17_10_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_17_5_3_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_3_6_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_19_13_4_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_6_14_5_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_7_5_18_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_14_4_16_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_13_1_6_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_3_9_13_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_19_17_1_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_11_16_6_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_19_15_14_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_16_12_1_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_9_1_6_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_4_8_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_15_Isrc_3_18_18_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_11_4_17_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_20_6_12_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_9_18_1_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_11_9_8_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_15_5_1_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_14_7_1_7_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_12_15_7_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_18_11_2_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_18_17_5_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_9_9_8_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_8_4_13_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_8_15_16_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_2_13_14_15_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_4_10_11_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_3_11_12_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_18_11_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_8_17_6_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_3_11_17_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_1_Isrc_13_15_6_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_1_6_1_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_11_11_17_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_13_3_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_2_14_13_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_3_14_17_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_11_8_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_20_5_6_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_20_3_2_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_10_12_12_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_4_6_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_8_12_16_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_7_5_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_6_7_18_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_19_6_14_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_3_15_6_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_18_3_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_20_12_12_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_16_7_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_8_11_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_9_6_15_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_13_5_4_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_15_15_3_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_6_1_12_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_18_10_14_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_18_Isrc_1_7_11_17_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_16_Isrc_6_8_6_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_19_7_9_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_6_7_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_6_4_11_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_16_9_6_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_12_16_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_13_15_12_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_5_2_17_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_16_1_2_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_9_10_14_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_3_9_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_7_1_6_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_3_1_14_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 5))
heat_3d_refsrc_5_Isrc_6_6_9_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_5_7_3_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_7_18_1_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_6_6_17_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_1_3_14_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_13_3_11_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_5_3_4_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_5_3_12_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_5_12_3_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_7_11_6_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_11_18_5_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_13_16_4_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_12_14_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_2_5_2_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_15_Isrc_6_14_15_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_1_18_18_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_3_10_9_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_1_14_13_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_5_10_9_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_12_14_6_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_20_6_2_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_1_17_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_12_12_18_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_11_3_10_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_13_8_15_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_12_8_8_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_2_6_14_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_6_8_12_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_4_17_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_6_9_14_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_13_11_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_19_13_6_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_2_18_7_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_15_Isrc_6_8_2_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_2_13_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_7_16_15_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_11_11_11_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_5_5_18_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_11_Isrc_18_16_13_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_12_12_4_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_7_5_7_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_2_Isrc_1_3_3_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_2_15_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_3_6_2_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_1_5_4_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_4_4_9_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_11_10_10_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_14_2_15_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_13_Isrc_19_16_9_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_12_8_11_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_16_12_4_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_10_6_10_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_13_3_12_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_13_12_9_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_4_11_7_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_6_12_17_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_2_4_12_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_12_16_8_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_12_3_9_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_3_10_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_20_3_11_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_6_9_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_7_2_15_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 6)
heat_3d_refsrc_3_Isrc_15_15_10_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_16_16_13_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_1_7_2_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_4_5_2_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_3_2_7_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_15_12_16_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_16_10_4_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_10_6_7_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_18_13_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else ((4 + 5) * (B0 - 2)))
heat_3d_refsrc_16_Isrc_3_12_8_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_19_12_17_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_3_12_11_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_2_17_9_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_12_14_11_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_1_6_18_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_1_11_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_17_12_14_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_15_5_4_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_9_6_5_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_16_1_17_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_3_14_11_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_2_15_1_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_5_9_3_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_8_16_12_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_7_17_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_17_9_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_8_8_12_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_3_17_10_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_7_9_2_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_19_4_6_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_3_3_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_12_1_8_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_3_18_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_20_Isrc_18_15_7_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_14_Isrc_12_1_6_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_11_8_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_12_10_14_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_6_13_15_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_2_1_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_4_8_6_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_13_1_17_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_2_7_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_9_3_16_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_8_6_11_11_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_1_3_5_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_1_Isrc_5_12_3_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_12_6_4_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_6_10_14_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_11_11_11_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_20_6_16_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_3_1_10_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_3_18_6_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_19_12_13_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_7_4_9_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_12_12_11_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_18_6_3_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_8_4_15_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_4_5_14_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_9_18_2_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_11_10_10_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_19_17_18_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_9_8_4_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_11_12_10_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_3_6_15_16_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_14_15_6_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_15_2_9_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_6_16_7_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_13_14_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_4_12_4_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_20_12_3_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_3_9_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_11_6_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_1_2_10_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_14_13_13_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_12_6_11_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_14_2_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_6_14_7_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_16_4_17_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_1_4_10_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_15_7_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_14_4_3_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_13_Isrc_1_8_10_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_8_14_5_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_18_18_9_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_3_Isrc_15_14_11_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_1_6_3_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_6_9_11_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_2_17_2_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_11_8_7_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_7_10_17_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_12_10_10_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_20_17_6_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_3_7_15_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_16_Isrc_7_11_14_18_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_8_18_10_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_8_11_6_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_19_18_3_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_9_9_15_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_4_3_10_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_15_7_9_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_15_Isrc_12_17_14_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_9_14_6_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_13_4_5_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_4_8_14_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_12_4_16_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_14_4_16_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_7_10_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_12_14_8_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_8_14_12_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_16_2_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_12_2_12_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_17_17_7_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_14_17_3_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_5_14_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_12_2_5_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_4_8_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_18_8_13_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_5_15_16_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_13_2_18_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_20_3_9_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_8_1_5_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_10_16_14_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_5_3_3_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_12_2_16_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_6_10_4_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_6_14_13_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_15_1_6_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_7_6_15_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_13_5_14_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_3_Isrc_6_3_15_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_9_6_2_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_16_7_14_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_5_5_16_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_19_5_16_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_6_16_4_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_3_17_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_14_1_12_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_17_3_10_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_18_4_17_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_10_14_13_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_4_14_17_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_17_9_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_1_4_8_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_1_Isrc_2_5_14_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_18_6_2_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_17_13_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_18_Isrc_15_8_6_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_3_10_5_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_12_5_4_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_17_11_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_18_12_7_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_13_4_1_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_12_14_10_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_10_18_8_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_12_14_11_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_18_18_9_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_9_10_1_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_2_7_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_17_12_13_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_9_18_12_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_2_7_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_3_Isrc_3_15_9_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_11_7_3_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_8_9_13_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_6_11_8_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_19_2_1_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else (5 + 5))
heat_3d_refsrc_14_Isrc_7_7_16_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_8_16_5_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_19_Isrc_5_1_1_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_9_7_2_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_1_18_15_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_19_3_6_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_12_13_3_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_18_9_10_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_14_6_2_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_19_11_9_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_9_Isrc_17_9_9_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_6_5_1_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_11_7_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_6_16_13_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_20_14_6_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_3_17_16_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 5))
heat_3d_refsrc_7_Isrc_1_18_10_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_17_4_1_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_4_10_16_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 5))
heat_3d_refsrc_9_Isrc_17_17_5_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_14_Isrc_11_4_3_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_12_3_8_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_5_10_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_16_7_7_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_18_Isrc_3_10_13_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_9_15_4_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_18_12_7_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_1_2_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (5 + 6)
heat_3d_refsrc_11_Isrc_13_9_2_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_18_6_18_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_4_15_6_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_1_13_15_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_19_16_1_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_2_16_1_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_11_16_5_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_5_Isrc_6_5_7_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_3_18_17_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_17_6_5_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_16_18_7_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_20_7_17_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 6)
heat_3d_refsrc_1_Isrc_5_1_12_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_1_7_14_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_16_16_14_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_9_5_2_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_2_7_8_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_8_3_12_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_12_1_4_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_5_9_5_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_14_Isrc_12_16_4_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_10_18_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_5_6_11_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_20_14_2_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_4_8_2_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_20_Isrc_12_12_16_18_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_9_11_17_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_19_11_7_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_1_6_4_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_15_15_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_18_13_13_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_12_9_14_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_14_1_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_11_Isrc_11_18_12_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_18_15_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_20_1_16_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_6_17_14_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_11_6_15_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_16_18_4_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_6_18_13_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_13_14_13_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_19_6_5_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_12_10_3_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_10_10_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_11_5_16_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_8_4_2_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_11_Isrc_9_3_12_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_17_3_3_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_18_5_5_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_5_17_6_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_7_15_18_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_18_Isrc_2_13_13_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_0_Isrc_6_11_14_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_16_17_5_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_16_10_7_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_4_17_5_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_5_15_14_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_9_13_3_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_6_5_9_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_11_6_16_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_20_8_2_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_16_Isrc_12_16_5_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_13_1_10_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_12_3_15_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_17_14_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_8_10_4_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_4_16_17_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_2_5_17_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_9_7_7_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_19_6_10_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_11_7_12_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_17_11_12_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_6_11_9_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_6_7_2_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_20_7_14_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_10_17_6_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_12_5_14_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_3_1_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_1_Isrc_9_12_8_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_10_15_18_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_6_13_11_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_2_4_13_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_6_3_2_18_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_10_9_14_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_11_4_3_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_2_1_2_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_16_4_15_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_11_3_15_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_12_8_6_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_15_7_14_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_17_5_9_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_6_2_10_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_6_17_9_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_12_4_1_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_5_18_6_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_7_14_15_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_3_1_5_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_2_16_9_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_2_6_17_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_19_9_14_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_15_3_7_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_12_9_11_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_1_3_16_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_5_9_18_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_1_3_9_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_9_12_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_14_9_12_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_5_16_12_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_4_3_11_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_1_Isrc_4_8_13_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_15_1_12_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_5_6_4_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_16_4_6_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_3_5_10_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_18_16_7_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_11_10_14_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_3_13_8_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_15_Isrc_14_6_1_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_19_18_16_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_4_2_2_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_8_Isrc_4_16_11_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_2_Isrc_15_4_14_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_17_9_4_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_16_1_14_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_18_11_18_18_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_8_5_12_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_10_6_1_13_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_13_15_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_9_12_8_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_18_7_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else 3)
heat_3d_refsrc_14_Isrc_15_10_8_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_5_2_17_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_0_Isrc_11_17_12_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_18_5_5_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_15_5_16_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_6_10_6_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_19_12_5_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_16_12_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_2_13_6_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_12_9_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_14_5_5_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_13_7_8_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_11_7_8_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_7_10_6_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_8_17_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_8_6_10_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_14_13_12_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_5_11_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_10_8_12_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_4_16_7_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_14_10_7_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_15_17_5_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_14_12_16_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_18_7_15_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_14_6_18_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_2_9_9_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_12_11_2_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_13_1_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_20_3_10_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_3_3_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_12_13_4_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_14_2_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_8_14_8_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_16_8_5_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_18_6_5_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_14_11_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_19_2_12_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_7_8_8_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_3_17_15_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_2_11_12_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_12_10_18_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_15_8_5_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_4_5_18_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_4_4_11_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_2_2_12_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_4_15_4_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_12_8_13_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_2_9_1_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_19_Isrc_18_2_18_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_12_5_5_1_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_7_10_11_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_6_11_11_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_4_10_10_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_14_14_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_13_6_6_3_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_13_6_18_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_19_8_3_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_18_7_4_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_18_6_12_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_9_8_13_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_3_1_4_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_5_9_11_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_10_14_3_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_19_8_6_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_1_12_11_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_5_18_17_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_4_2_9_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_13_11_4_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_6_18_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_6_15_12_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_9_1_3_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_9_9_1_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_18_15_1_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_16_6_1_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_20_2_3_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_4_3_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_7_9_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_11_11_6_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_15_9_12_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_14_1_4_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_7_7_4_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_20_12_10_11_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_7_6_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_17_1_7_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_16_12_14_3_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_14_1_7_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_6_18_2_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_17_15_8_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_14_3_17_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_13_9_15_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_6_15_9_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_15_4_16_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_3_8_18_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_1_8_12_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_3_3_14_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_4_9_5_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_1_Isrc_2_15_16_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_16_9_17_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_12_5_10_18_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_10_12_12_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_19_6_6_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_12_18_12_18_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_7_7_12_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_15_12_16_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_11_13_15_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_17_8_13_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_6_11_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_4_6_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_18_5_12_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_1_12_15_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_18_18_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_10_Isrc_17_1_16_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_4_14_15_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_13_9_6_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_17_8_18_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_17_Isrc_1_8_1_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_5_5_18_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_5_7_2_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_8_2_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_17_1_4_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_17_12_13_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_11_4_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_10_7_3_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_2_17_17_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_13_18_2_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_9_12_8_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_15_8_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 3)
heat_3d_refsrc_8_Isrc_12_7_14_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_1_2_12_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_1_3_8_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_9_9_6_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_9_9_17_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_1_10_9_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_1_5_3_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_2_12_15_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_3_8_8_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_20_Isrc_5_5_10_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_5_2_15_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_11_8_1_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_2_2_9_4_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_5_Isrc_3_9_6_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_4_5_8_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_21_Isrc_1_12_8_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_16_9_14_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_13_Isrc_19_11_10_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_4_15_1_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_3_17_15_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_7_3_1_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_11_13_9_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_16_Isrc_13_16_10_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_10_8_16_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_10_15_14_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_11_14_5_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_17_8_8_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_2_9_17_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_14_Isrc_8_17_6_15_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_2_7_6_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_6_11_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_3_1_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_3_7_7_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_17_Isrc_6_3_16_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_2_11_2_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_7_Isrc_12_10_8_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_8_7_11_3_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_8_13_4_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_2_7_8_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_11_7_16_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_17_7_12_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_3_6_7_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_9_4_2_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_19_9_4_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_9_7_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_13_16_18_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_2_3_18_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_4_10_15_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_1_16_1_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_6_7_3_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_2_13_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_6_7_14_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_2_9_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_18_4_9_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_10_16_6_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_13_15_14_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_15_Isrc_16_6_3_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_6_7_8_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_9_11_12_9_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_9_3_4_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_16_2_17_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_1_7_7_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_17_17_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_2_17_15_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_17_6_6_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_6_11_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_3_7_12_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_8_18_14_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_4_13_12_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_20_11_6_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_1_11_10_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_9_8_3_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_0_Isrc_19_11_2_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_5_3_1_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_18_11_14_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_14_9_5_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_19_14_1_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_4_9_14_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_3_Isrc_3_7_9_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_16_14_6_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_9_8_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_18_16_6_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_8_8_5_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_5_8_5_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_1_2_5_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_12_3_8_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_2_6_14_3_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_16_7_16_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_16_2_6_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_7_9_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_19_Isrc_18_10_5_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_9_17_1_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_2_1_10_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_16_Isrc_2_14_2_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_20_5_12_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_17_1_2_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_5_2_1_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_1_14_3_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_1_11_5_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_19_9_6_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_7_13_7_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else 3)
heat_3d_refsrc_3_Isrc_15_14_9_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_10_12_16_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_1_10_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_1_18_2_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_4_Isrc_2_2_3_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_7_Isrc_4_10_3_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_0_Isrc_14_8_13_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_5_18_9_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_1_2_12_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_15_8_6_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_11_14_14_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_1_17_9_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_4_10_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_1_6_8_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_16_4_5_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_19_9_3_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 6)
heat_3d_refsrc_10_Isrc_2_12_3_18_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_7_6_1_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_12_15_16_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_16_5_3_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_6_Isrc_14_12_12_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_19_10_6_11_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_12_7_9_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_10_7_7_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_15_11_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_10_14_3_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_12_7_13_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_16_6_5_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_7_4_8_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_7_7_10_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_5_6_3_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_14_7_10_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_8_18_6_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_4_7_17_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_3_16_6_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_6_3_15_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_5_15_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_11_15_6_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_2_18_1_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_15_5_1_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_16_13_11_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_4_11_4_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_7_3_9_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_11_17_9_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_1_4_2_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_13_Isrc_4_13_2_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_8_11_11_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_19_12_10_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_1_2_4_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_16_5_4_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_17_7_16_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_16_9_17_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_1_Isrc_9_6_13_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_3_16_16_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_9_5_17_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_18_13_16_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_2_15_13_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 3)
heat_3d_refsrc_12_Isrc_7_12_6_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_19_14_2_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_8_4_11_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_11_18_14_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_6_5_15_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_11_5_4_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_16_12_6_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_17_2_11_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_19_Isrc_7_14_5_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_18_5_12_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_6_18_5_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_1_10_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_1_16_1_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_16_Isrc_18_18_12_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_9_8_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_4_11_18_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_11_12_1_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_9_3_8_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_4_6_18_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_7_17_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_12_9_10_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_7_18_15_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_4_7_1_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_13_7_3_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_10_9_14_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_2_18_3_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_13_Isrc_20_14_6_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_7_9_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_16_Isrc_12_14_16_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_20_12_4_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_14_12_15_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_3_13_3_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_17_7_12_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_3_4_12_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_5_12_4_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_6_5_10_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_14_1_10_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_16_12_1_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_11_8_8_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_16_17_3_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_5_11_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_16_Isrc_3_6_13_7_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_5_1_9_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_2_17_10_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_4_15_3_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_9_4_9_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_18_6_1_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_10_8_15_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_19_18_17_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_18_7_13_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_11_5_9_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_16_12_4_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_5_17_11_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_16_11_9_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_3_Isrc_17_10_18_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_5_9_9_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_6_6_18_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_19_16_14_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_7_10_14_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_2_11_10_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 5))
heat_3d_refsrc_0_Isrc_13_4_9_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_9_3_11_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_1_8_5_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_11_Isrc_1_7_17_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_1_15_12_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_16_10_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_6_2_9_14_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_18_12_8_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_1_18_14_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_21_Isrc_20_12_4_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_5_11_6_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_11_12_2_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_15_4_1_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_8_16_2_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_11_6_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_13_6_4_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_11_11_8_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_14_3_3_3_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_16_13_5_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_18_12_9_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_15_12_16_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_11_16_12_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_18_8_4_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_10_10_12_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_2_14_7_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_21_Isrc_2_6_10_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_2_9_2_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_20_Isrc_17_3_4_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_10_1_4_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_7_10_13_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_5_6_15_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_9_11_8_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_17_16_5_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_10_6_13_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_6_6_3_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_1_2_13_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_9_5_12_11_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_1_11_12_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_13_6_1_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_8_12_5_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_17_11_7_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_16_7_15_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_5_Isrc_12_4_3_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_10_2_5_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_16_5_5_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_3_4_17_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_10_15_16_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_20_6_9_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_10_8_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_5_17_9_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_20_4_11_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 3)
heat_3d_refsrc_16_Isrc_1_17_1_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_20_12_16_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_10_11_12_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_20_10_13_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_3_16_9_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_6_18_6_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_3_17_8_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_2_9_16_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 6)
heat_3d_refsrc_0_Isrc_9_17_4_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_10_17_6_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_6_13_4_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_10_3_15_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_12_2_18_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_15_8_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_9_12_6_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_19_2_4_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_20_6_14_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_8_10_5_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_6_Isrc_9_16_16_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_16_9_12_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_8_2_11_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_4_10_4_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_11_8_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_1_Isrc_3_12_16_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_7_12_8_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_3_5_14_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_16_2_12_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_12_15_5_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_11_2_16_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_12_1_7_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_15_6_4_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_12_18_12_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_3_9_14_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_4_4_1_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_2_9_15_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_10_Isrc_2_10_9_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_4_14_6_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_14_7_9_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_4_17_12_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_18_1_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_3_9_2_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_10_10_2_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_5_12_4_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_13_7_12_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_11_14_6_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_6_16_16_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_1_9_10_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_3_11_11_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_11_Isrc_19_15_15_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_4_9_10_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_12_13_1_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_11_3_1_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_15_Isrc_20_11_5_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_5_14_16_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_5_10_1_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_15_Isrc_6_12_10_16_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_12_7_5_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_2_7_8_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_6_8_13_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_4_13_8_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_1_Isrc_20_12_15_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_3_1_14_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_3_Isrc_1_3_4_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_15_4_10_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_8_5_1_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_17_18_13_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_1_8_12_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_9_4_9_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_6_14_17_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_16_15_9_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_16_Isrc_14_5_8_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_15_Isrc_12_16_6_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_18_18_15_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_14_17_6_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_5_2_14_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_6_7_12_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_11_11_13_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_15_4_4_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_16_6_10_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_1_3_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_20_1_10_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_12_2_1_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_15_6_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_19_9_12_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_4_13_18_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_17_16_17_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_6_2_7_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_6_12_8_18_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_4_1_9_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_16_1_5_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_19_11_3_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_19_14_16_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_15_7_6_14_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_7_4_12_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_16_3_3_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_18_4_5_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_14_3_6_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_2_9_17_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_4_9_3_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_7_1_7_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_2_3_8_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_5_5_7_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_17_4_14_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_8_16_2_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_20_2_13_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_20_12_10_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_3_1_5_11_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_6_Isrc_6_11_5_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_11_17_9_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_15_11_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_19_Isrc_13_16_12_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_4_2_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 5))
heat_3d_refsrc_21_Isrc_16_16_6_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_4_6_7_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_17_18_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_14_7_9_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_18_15_6_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_1_9_9_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_11_Isrc_6_10_8_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_16_15_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_11_Isrc_3_16_4_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_19_8_3_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_19_8_18_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_2_14_10_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_3_8_11_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_6_Isrc_20_5_1_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_20_Isrc_16_18_13_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_15_5_3_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_20_12_5_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_20_6_16_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_19_10_15_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_10_12_8_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_20_16_6_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_2_18_10_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_17_2_4_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_19_16_11_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_11_7_15_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_11_17_5_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_4_4_12_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_17_4_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_11_16_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_10_6_4_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_6_4_10_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_7_17_16_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_19_4_3_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_16_8_15_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_12_Isrc_15_9_12_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_1_4_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_7_12_13_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_19_2_2_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_3_14_8_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_13_2_9_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_14_11_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_1_13_9_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_18_15_14_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_4_9_16_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_12_18_6_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_12_15_14_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_12_8_10_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_2_2_3_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_12_9_5_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_6_3_5_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_17_17_4_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_7_13_6_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_3_12_14_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_6_11_17_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_6_12_7_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_11_4_7_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_8_2_9_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_13_5_15_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_3_14_7_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_12_9_16_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_13_2_8_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_6_12_15_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_13_10_13_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_12_15_10_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_6_14_18_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_13_13_6_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_6_16_9_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_14_18_7_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_16_4_11_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_1_17_15_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_6_2_4_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_6_6_7_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_6_12_2_7_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_20_3_7_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_2_3_1_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_10_9_15_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_14_4_13_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_18_16_10_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_4_17_16_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_2_6_15_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_5_13_9_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_2_10_3_8_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_2_Isrc_12_4_2_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_12_6_10_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_5_11_8_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_16_1_5_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_12_9_17_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_12_16_16_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_13_1_5_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_11_11_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_2_12_14_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_16_8_8_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_2_16_15_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_5_16_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_13_8_13_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_14_18_8_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_8_5_12_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_10_1_12_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_9_1_3_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_3_14_9_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_1_14_15_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_8_3_17_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_10_11_6_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_14_6_1_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_19_5_18_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_10_11_14_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_14_9_4_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_5_6_9_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_5_10_5_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_5_7_2_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_2_18_5_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_0_Isrc_5_13_12_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_16_9_5_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_6_8_11_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_13_12_9_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_7_6_12_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_16_12_10_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_17_3_7_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_14_2_4_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_7_10_9_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_16_4_10_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_13_1_5_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_13_1_7_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_3_12_15_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_2_6_11_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_2_16_18_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_13_16_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_5_6_18_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_2_7_16_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_9_2_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_12_12_15_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_9_4_1_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_15_1_14_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_13_12_7_3_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_14_3_2_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_1_Isrc_10_4_16_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_2_3_12_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_2_7_7_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_8_15_7_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_17_14_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_14_1_5_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_8_12_17_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_19_6_8_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_19_6_11_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_14_17_7_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_11_3_5_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_10_14_13_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_19_7_10_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_5_12_5_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_3_4_2_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_1_Isrc_1_12_4_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_1_14_14_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_17_9_2_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_8_4_14_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_1_6_10_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_16_5_4_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_6_1_16_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_8_10_6_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_2_5_6_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_6_2_1_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_2_5_13_7_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_6_10_10_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_13_2_13_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_2_9_3_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_2_13_10_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_2_16_11_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_19_14_2_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_15_1_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_20_6_11_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_9_7_16_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_15_7_13_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_2_17_5_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_8_15_15_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_10_12_4_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_14_1_10_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_4_8_5_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_12_16_4_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_15_1_6_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_15_12_2_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_15_16_17_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_8_11_1_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_11_2_6_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_19_17_11_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_11_13_5_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_2_11_3_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_8_3_12_3_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_6_1_16_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_13_5_12_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_6_17_17_5_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_13_13_12_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_13_14_1_16_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_3_5_4_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_2_Isrc_3_12_14_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_1_17_17_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_4_2_10_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_17_14_8_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_17_16_5_4_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_8_5_17_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_16_6_13_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_16_12_2_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_16_16_4_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_3_1_6_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_3_1_10_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_2_16_12_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_3_7_4_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_19_15_11_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_20_7_4_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_8_18_15_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_16_2_7_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_18_15_14_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_14_7_15_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_9_13_10_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_15_11_14_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_3_5_13_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_6_2_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_10_6_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_3_13_1_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_4_Isrc_10_17_11_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_14_5_13_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_11_11_18_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_15_17_17_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_4_10_14_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_2_11_10_7_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_20_8_16_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_11_17_18_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_14_3_12_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_14_4_2_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_3_7_9_16_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_3_6_10_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_3_7_14_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_1_Isrc_2_1_12_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_4_14_16_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_3_7_11_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_18_5_5_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_8_13_18_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_17_7_12_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_17_8_6_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_17_8_9_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_17_9_12_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_18_1_16_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_20_8_13_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_20_15_17_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_9_7_9_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_19_4_7_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_9_14_8_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_15_12_2_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_15_15_4_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_15_15_18_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_18_6_9_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_7_13_13_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_2_17_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_14_13_13_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_16_3_11_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_7_12_10_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_1_2_1_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_1_Isrc_4_3_1_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_4_6_12_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_4_7_17_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_5_10_18_4_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_11_18_15_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_20_18_16_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_3_9_1_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_5_2_6_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_3_12_16_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_6_9_13_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_3_18_2_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_7_2_10_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_6_2_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_2_10_16_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_0_Isrc_18_6_8_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_18_7_17_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_9_11_9_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_9_13_11_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_15_8_12_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_18_13_9_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_9_11_15_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_19_7_13_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_9_14_11_6_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_4_4_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_15_18_5_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_10_3_17_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_8_12_8_3_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_1_11_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_3_4_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_4_17_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_3_13_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_5_14_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_12_6_5_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_7_14_8_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_11_6_8_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_16_13_12_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_16_8_14_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_1_14_2_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_1_Isrc_12_2_18_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_12_6_4_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_10_17_12_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_12_13_18_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_4_8_9_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_5_18_17_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_3_12_16_7_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_2_10_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_10_16_13_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_9_1_6_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_3_9_8_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_18_9_8_9_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_9_7_6_15_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_7_12_3_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_3_12_14_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_3_13_4_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_3_18_6_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_12_8_17_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_12_13_9_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_13_2_12_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_13_10_13_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_11_17_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_7_3_5_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_7_7_16_9_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_15_17_18_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_9_18_12_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_9_18_18_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_18_14_18_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_10_3_1_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_19_9_3_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_4_13_4_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_20_10_14_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_5_3_15_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_8_3_12_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_8_10_9_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_11_11_4_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_10_12_10_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_6_9_17_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_7_6_12_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_15_8_9_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_1_15_11_16_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_10_11_8_7_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_16_12_10_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_12_3_11_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_16_16_12_17_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_12_8_8_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_17_12_2_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_12_10_8_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_9_12_11_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_10_11_6_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_10_12_2_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_11_7_11_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_0_Isrc_12_4_10_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_12_3_6_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_7_6_3_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_9_4_7_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_0_Isrc_12_7_7_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_12_10_14_3_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_3_12_14_6_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_4_1_5_2_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_4_9_9_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_6_3_16_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_6_9_6_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_6_16_3_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_7_5_1_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_20_14_7_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_19_12_17_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_5_12_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_20_10_4_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_18_10_11_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_17_1_3_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_2_11_17_10_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_5_Isrc_14_2_5_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_1_7_9_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_16_6_17_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_8_12_15_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_8_13_18_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_4_7_10_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_3_Isrc_1_13_6_10_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_13_8_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_10_9_6_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_9_9_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_20_14_13_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_5_12_14_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_12_5_6_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_6_11_5_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_16_1_4_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_11_2_10_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_6_12_7_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_12_9_2_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_6_17_13_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_7_1_16_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_18_6_14_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_1_2_1_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_18_11_6_11_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_1_8_11_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_10_14_12_3_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_2_14_7_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_2_18_12_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_3_11_6_9_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_3_11_8_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_3_15_9_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_3_15_16_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_0_Isrc_2_11_9_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_12_12_7_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_12_13_2_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_13_16_2_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_1_Isrc_13_6_12_7_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_1_13_7_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_0_Isrc_4_5_13_5_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_3_Isrc_7_12_17_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_1_2_17_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_2_Isrc_10_9_18_15_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_13_5_6_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_17_10_7_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_17_11_15_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_0_Isrc_18_1_7_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_10_14_2_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_14_2_18_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_6_1_6_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_6_12_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_13_14_13_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_8_15_18_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_4_9_9_10_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_1_Isrc_16_12_11_14_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_5_12_5_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_1_17_13_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_2_6_7_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_3_6_5_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_10_17_16_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_11_3_15_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_7_7_8_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_6_5_8_1_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_6_8_11_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_1_13_10_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_6_10_2_4_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_6_10_17_18_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_4_16_16_1_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_3_16_7_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_4_Isrc_1_18_14_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_6_Isrc_14_9_9_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_7_Isrc_20_18_6_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_13_18_4_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_11_9_10_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_1_16_7_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_1_18_4_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_4_Isrc_1_13_3_3_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_15_13_12_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_0_Isrc_18_6_3_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_14_2_2_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else 1)
heat_3d_refsrc_7_Isrc_12_5_4_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_12_12_16_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_19_7_2_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_19_7_5_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_17_16_4_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_17_17_12_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_17_18_5_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_4_14_12_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_15_14_7_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_19_6_5_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_19_6_10_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_14_3_9_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_15_1_17_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_4_11_17_17_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_5_Isrc_9_8_3_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_9_8_14_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_1_Isrc_17_6_5_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_17_6_13_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_2_3_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_6_Isrc_6_6_18_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_6_10_10_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_6_14_4_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_6_14_13_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_6_17_14_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_3_Isrc_2_8_8_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_11_6_3_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_11_11_16_1_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_2_Isrc_1_16_2_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_2_17_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_4_Isrc_2_2_12_9_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_2_3_3_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_6_Isrc_17_1_16_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_7_Isrc_6_1_13_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_6_14_10_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_6_16_2_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_6_17_4_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_6_17_18_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_1_5_8_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_1_17_9_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_2_Isrc_10_14_10_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_4_Isrc_2_18_16_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_3_Isrc_16_11_5_11_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_13_12_8_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_17_4_4_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else 1)
heat_3d_refsrc_5_Isrc_18_5_4_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_11_9_3_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_16_1_1_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_17_14_3_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_9_17_15_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_7_17_6_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_3_10_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_3_Isrc_2_18_5_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_4_Isrc_19_11_12_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_10_9_14_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_11_8_12_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_19_15_16_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_3_11_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_4_17_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_13_1_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_14_2_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_7_1_4_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_7_5_13_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 3)
heat_3d_refsrc_2_Isrc_6_12_6_11_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_6_12_11_3_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_2_Isrc_6_17_3_7_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_12_3_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_14_14_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_9_Isrc_3_11_15_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_4_Isrc_2_5_16_1_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_6_Isrc_2_11_5_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_5_Isrc_7_8_13_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_12_3_16_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_4_14_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_15_6_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_17_3_17_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 6)
heat_3d_refsrc_2_Isrc_11_2_2_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_2_9_16_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_5_Isrc_1_12_15_9_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_1_13_15_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_12_2_8_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_2_16_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_3_7_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_12_9_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_13_18_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_13_2_15_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_9_18_12_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_14_13_13_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_4_Isrc_4_9_8_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_15_14_4_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_18_6_9_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_18_10_8_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_5_6_13_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_1_Isrc_9_18_12_16_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_1_16_10_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_19_15_15_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_1_2_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_1_18_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_11_5_7_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_12_2_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_13_11_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_14_14_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_16_7_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else ((4 + 5) * (B0 - 2)))
heat_3d_refsrc_5_Isrc_16_5_10_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_5_Isrc_10_10_11_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_5_12_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_20_6_9_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_1_17_18_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_5_Isrc_10_18_12_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_11_8_17_14_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_3_Isrc_3_4_15_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_4_3_2_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_7_10_18_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_9_1_11_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else 3)
heat_3d_refsrc_6_Isrc_5_6_3_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_4_7_12_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_4_8_17_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_4_9_14_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_13_15_18_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_13_16_8_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 3)
heat_3d_refsrc_6_Isrc_4_10_12_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_4_18_3_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_7_18_5_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_13_9_16_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_18_9_17_11_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_12_3_9_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_10_4_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_12_12_1_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_15_13_7_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_18_12_13_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_18_16_10_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_13_6_1_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_13_9_8_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_2_3_7_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_6_Isrc_14_6_8_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_14_6_14_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_9_5_7_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_17_12_4_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_16_3_1_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_18_14_9_2_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_13_18_12_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_6_5_6_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_6_13_2_16_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_12_4_18_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_12_7_10_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_12_11_4_2_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_12_13_17_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_13_3_12_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_18_3_10_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_8_Isrc_7_6_11_10_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_16_9_12_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_16_15_11_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_2_2_3_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_3_10_10_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_5_Isrc_11_17_14_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_12_6_10_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_15_7_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_4_6_3_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_4_8_4_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_5_14_4_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_8_Isrc_18_11_16_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_1_5_1_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_1_9_3_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_9_Isrc_7_13_15_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_9_15_1_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_1_7_14_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_13_17_14_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_8_2_8_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_20_3_5_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isnk0) then 0 else 1)
heat_3d_refsrc_10_Isrc_16_4_3_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_16_5_15_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_19_8_18_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_4_10_1_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_7_Isrc_3_4_17_10_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_10_Isrc_13_18_13_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_3_17_1_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_15_5_15_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < 2) then 0 else ((4 + 5) * (B0 - 2)))
heat_3d_refsrc_7_Isrc_15_3_12_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_10_4_11_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_11_4_11_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_16_7_14_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else 3)
heat_3d_refsrc_6_Isrc_17_13_13_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_19_5_5_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_14_6_2_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_20_8_13_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_15_4_6_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_15_6_10_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_15_17_8_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_18_4_4_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_5_Isrc_16_18_13_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_5_3_14_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_6_Isrc_6_13_7_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_6_14_9_7_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_1_13_13_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_8_Isrc_16_12_4_17_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_9_18_4_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_7_16_3_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_7_7_4_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_9_5_12_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_9_7_1_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_14_6_12_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_11_9_12_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_15_5_11_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_17_18_7_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_18_6_11_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_18_9_11_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_4_12_9_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_5_2_12_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_20_6_16_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_6_2_7_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_6_8_14_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_6_17_1_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_7_6_16_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_7_6_18_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_7_14_5_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_14_4_1_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_5_18_1_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_11_Isrc_2_6_2_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_3_3_13_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_16_11_15_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_4_12_1_13_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_4_12_3_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_4_12_6_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_19_12_8_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_3_3_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_19_17_18_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_3_11_18_1_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_1_4_3_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_16_8_8_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_18_12_2_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_18_17_6_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_19_12_16_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_20_10_17_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_18_6_14_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_20_7_12_8_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_20_9_6_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_20_15_10_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < 2) then 0 else ((4 + 5) * (B0 - 2)))
heat_3d_refsrc_10_Isrc_11_11_11_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_16_18_9_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_5_Isrc_19_5_12_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_5_Isrc_19_11_11_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_8_11_9_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_16_2_8_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_5_14_16_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_15_6_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_3_16_5_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_3_11_8_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_19_5_16_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_10_10_16_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_8_1_15_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_2_7_2_7_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_6_2_5_16_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_6_16_6_4_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_7_1_12_12_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_9_17_2_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_10_2_18_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_11_4_15_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_15_9_11_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_18_17_12_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_14_7_10_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_8_10_12_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_8_11_12_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_6_3_3_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_8_13_18_13_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_6_6_11_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_7_4_4_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_10_Isrc_16_16_17_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_5_4_10_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_20_4_18_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_1_4_16_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_3_17_15_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_7_Isrc_9_12_14_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_4_6_4_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_1_10_17_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_1_1_6_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_11_13_5_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_1_5_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else 3)
heat_3d_refsrc_7_Isrc_1_2_17_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_16_6_7_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_16_13_1_2_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_3_5_1_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_3_6_12_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_1_2_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_8_11_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_16_1_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_6_18_11_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_7_1_1_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else (5 + 6))
heat_3d_refsrc_8_Isrc_3_18_9_2_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_10_Isrc_2_8_7_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_10_12_7_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_8_1_18_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_10_18_2_14_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_8_7_4_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_5_6_5_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_5_9_1_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_11_18_15_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_15_12_7_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_14_7_11_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_8_15_11_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_8_1_14_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_7_Isrc_8_4_1_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_17_2_18_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_6_10_2_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_20_7_4_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_6_10_8_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_6_12_17_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_6_13_8_18_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_6_15_16_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_1_5_1_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_1_5_7_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_4_9_12_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_4_18_11_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_10_8_12_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_11_7_7_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_19_2_3_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_1_11_5_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_7_2_1_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_11_14_11_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_6_Isrc_16_12_4_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_10_10_7_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_14_7_1_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_15_6_4_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_15_13_8_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_1_8_16_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_16_13_10_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_3_12_3_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_3_12_7_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_3_15_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_3_17_8_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_10_Isrc_7_12_5_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_9_3_13_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_19_6_1_10_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_1_7_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_8_9_8_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_12_8_11_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_12_11_11_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_12_13_3_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_12_13_15_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_13_8_9_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_5_9_3_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_10_18_13_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_5_10_9_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_12_Isrc_4_18_13_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_11_Isrc_11_9_3_15_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_20_12_5_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_14_12_6_4_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_14_17_8_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_9_2_15_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_8_4_12_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_8_14_10_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_10_Isrc_17_5_6_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_17_5_15_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_20_10_17_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_7_6_3_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_2_2_11_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_19_9_13_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_19_7_5_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_1_11_10_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_15_6_15_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_17_7_12_17_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_11_15_10_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_17_16_7_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_16_16_10_12_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_18_7_12_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_18_16_3_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 3)
heat_3d_refsrc_8_Isrc_8_12_6_18_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_1_9_1_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_11_Isrc_17_2_4_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else (5 + 6))
heat_3d_refsrc_7_Isrc_1_5_12_8_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_11_17_6_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_12_2_2_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_12_4_4_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_12_11_1_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_12_12_3_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_12_13_13_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_12_17_6_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_12_18_16_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_4_1_5_11_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_10_Isrc_9_5_1_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_1_4_7_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_9_9_5_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_9_Isrc_15_4_4_6_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_6_Isrc_9_16_6_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_17_11_3_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_8_18_4_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else 3)
heat_3d_refsrc_11_Isrc_13_17_15_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_11_3_6_16_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_11_5_11_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_7_Isrc_12_4_12_18_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_12_6_12_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_7_Isrc_12_13_5_17_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_19_11_10_16_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_1_3_15_8_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_10_Isrc_15_5_1_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_12_12_5_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_17_1_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_13_9_14_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_17_15_17_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_4_16_10_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_20_12_7_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_20_12_15_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_20_14_7_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_2_11_12_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_2_11_18_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_18_6_14_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_3_8_7_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_11_15_11_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_19_7_15_12_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_19_9_4_9_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 3)
heat_3d_refsrc_7_Isrc_1_13_3_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_17_5_14_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_17_11_9_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_7_Isrc_4_17_15_4_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_12_Isrc_4_6_4_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_4_6_15_13_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_11_5_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_13_Isrc_10_16_6_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_11_3_18_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_14_15_12_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_14_10_14_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_19_7_5_10_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_7_3_18_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_13_18_15_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_9_Isrc_11_7_4_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_9_Isrc_1_3_13_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_19_3_15_13_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_3_7_5_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_3_8_7_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_3_8_9_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_8_14_10_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_19_11_14_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_15_5_7_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_1_5_13_6_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_3_17_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_1_12_6_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_8_12_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_2_1_15_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_14_Isrc_12_9_7_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_14_6_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_17_12_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_13_4_1_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_17_16_5_13_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_3_10_3_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_1_6_1_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_5_5_16_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_1_7_5_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_19_17_11_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_12_7_3_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_7_11_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_13_5_1_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_11_6_17_9_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_8_Isrc_11_12_8_5_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_5_15_2_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_12_2_17_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_12_6_5_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_12_6_16_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_13_2_16_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_17_8_6_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_17_8_17_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_11_8_18_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_20_5_15_4_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_14_Isrc_19_17_13_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < Isrc1) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_7_Isrc_16_12_13_6_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_3_16_3_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_7_Isrc_16_13_12_3_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_1_14_1_17_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_11_Isrc_1_15_4_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_4_5_7_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_14_12_14_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_15_5_16_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_9_Isrc_11_13_1_5_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_7_10_18_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_19_6_11_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_19_14_1_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_15_2_6_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_20_1_14_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_3_14_8_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_3_15_10_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_8_15_3_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_15_7_16_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_19_18_14_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_6_11_16_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_20_11_10_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_7_7_7_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_13_10_13_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_13_10_15_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_17_17_9_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_18_1_18_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_6_4_1_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_5_9_2_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_10_Isrc_13_5_2_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_8_12_4_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_5_15_14_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_6_1_16_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_6_4_5_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_6_5_16_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_6_17_3_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_7_5_13_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_4_8_8_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_11_Isrc_17_13_12_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_17_14_4_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_11_11_3_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_13_16_12_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_3_9_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_12_18_8_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_4_10_12_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_4_12_1_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_2_1_4_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_7_Isrc_18_12_4_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_11_13_6_10_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_9_Isrc_12_2_8_2_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_17_6_12_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_1_1_11_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_1_18_1_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_2_1_9_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_2_16_1_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_3_18_6_7_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_15_13_7_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_8_Isrc_18_3_9_6_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_7_15_3_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_7_16_6_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_20_4_10_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_8_1_11_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_5_13_3_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_20_3_17_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_4_3_12_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_5_8_2_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_8_15_11_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_15_11_16_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_20_13_9_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_1_7_3_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_13_13_7_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_13_14_15_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_18_8_2_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_15_8_2_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_5_8_12_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_1_1_9_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_15_Isrc_19_8_6_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_19_15_12_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_11_11_6_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_11_12_5_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_10_12_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_14_12_3_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_8_18_13_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_12_18_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_13_15_2_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_12_18_16_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_20_12_11_1_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_13_1_12_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_13_9_15_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_7_8_1_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_16_3_1_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_4_11_1_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_18_12_13_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_14_4_12_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_6_14_5_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_7_3_6_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_7_8_16_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_7_9_16_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_15_17_12_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_15_17_16_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_16_5_17_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_16_17_4_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_2_2_1_14_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_14_Isrc_1_2_13_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_4_18_12_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_1_2_18_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_5_2_15_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_13_5_3_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_6_2_11_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_6_18_8_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_7_5_12_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_3_1_5_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_20_3_12_7_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_20_6_1_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_1_8_10_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_13_Isrc_20_8_18_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_8_4_1_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_5_8_15_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_9_13_10_14_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_20_3_18_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_8_17_10_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_10_Isrc_15_12_3_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_8_18_5_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_14_3_6_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_14_10_3_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_18_11_17_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_16_1_12_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_16_3_11_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_5_12_2_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_5_12_6_3_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_1_16_14_3_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_12_Isrc_16_12_17_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_13_17_6_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_14_1_1_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_20_16_11_6_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_7_10_9_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_17_10_18_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_1_3_14_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_5_3_7_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_8_4_2_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_14_14_15_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_3_5_4_12_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_3_9_9_4_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_2_4_7_10_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 3)
heat_3d_refsrc_14_Isrc_2_13_11_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_1_15_14_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_2_2_10_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_13_Isrc_20_9_14_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_13_16_12_15_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_17_1_9_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < Isrc3) then 0 else ((B1 + 4) + (B1 * 5)))
heat_3d_refsrc_16_Isrc_18_17_9_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_20_5_9_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_5_17_17_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_11_1_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_13_3_5_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_14_10_18_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_9_11_14_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_14_Isrc_16_7_13_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_19_9_11_12_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_2_9_1_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_16_Isrc_6_12_11_11_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_6_15_10_3_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_19_4_8_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_16_Isrc_7_13_7_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_7_11_9_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_1_7_18_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_17_12_17_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_13_6_6_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_15_13_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_17_4_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_18_6_7_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_5_8_8_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_11_Isrc_20_5_17_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_8_9_9_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_14_18_4_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_2_6_5_7_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_2_8_4_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_14_Isrc_3_2_16_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_2_3_17_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_13_Isrc_20_11_8_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_14_16_16_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_19_1_9_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_17_9_4_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_14_Isrc_20_17_6_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_6_5_10_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_6_8_12_4_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_6_17_2_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_7_1_5_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_9_13_2_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_9_14_18_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_14_Isrc_16_14_3_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_6_2_16_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_6_6_14_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_20_5_1_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_16_Isrc_7_13_12_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_7_14_15_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_9_11_4_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_10_4_15_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_7_12_1_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_1_9_2_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_5_11_7_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_10_12_1_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_8_11_14_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_15_2_10_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_19_6_18_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_3_4_1_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_2_17_10_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_17_Isrc_12_2_14_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_12_6_17_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_12_13_8_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_12_16_3_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_13_2_9_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_10_15_1_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_18_8_2_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_10_Isrc_3_1_6_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_17_8_6_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_11_Isrc_16_1_3_4_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_11_Isrc_16_6_15_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_17_13_12_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_10_8_17_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_14_Isrc_9_6_14_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_10_1_5_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_15_Isrc_4_10_6_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_4_14_16_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_17_Isrc_20_12_1_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_1_12_14_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_8_4_6_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_8_5_6_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_8_7_11_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_9_12_16_15_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_12_Isrc_15_6_15_16_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_5_12_12_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_10_5_8_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_1_2_2_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_6_15_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_2_7_4_9_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_8_3_4_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_5_13_4_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_5_18_7_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_9_2_10_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_8_12_6_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_15_9_8_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_3_16_4_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_4_5_17_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_3_7_4_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 2)
heat_3d_refsrc_14_Isrc_10_17_2_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_18_8_4_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_19_15_9_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_1_10_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_17_2_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_10_15_6_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_11_12_8_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_11_16_11_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_18_Isrc_5_14_7_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_1_12_2_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_2_8_7_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_2_9_4_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_8_9_15_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_2_2_10_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_10_6_3_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_10_12_17_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_10_18_16_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_6_2_5_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_6_4_3_3_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_6_7_4_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_6_10_13_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_6_14_9_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_2_13_18_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_9_2_16_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_5_18_9_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_16_3_15_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_11_12_18_8_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_10_2_3_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_12_Isrc_9_6_5_4_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_4_11_18_8_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_15_Isrc_3_13_4_2_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 2)
heat_3d_refsrc_14_Isrc_10_17_13_17_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_18_8_17_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_19_16_18_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_13_13_11_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_8_16_13_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_18_Isrc_1_17_8_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_3_6_5_8_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_3_10_14_9_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_15_Isrc_15_11_9_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_15_11_14_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_15_12_2_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_15_12_8_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_19_3_17_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else ((B0 + 1) * (4 + 4)))
heat_3d_refsrc_17_Isrc_6_4_10_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_6_9_13_18_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_11_5_18_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_13_Isrc_2_2_14_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_2_18_11_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_8_4_9_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_16_16_18_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_6_2_18_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_17_4_8_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_6_7_8_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_6_9_18_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_17_10_8_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_6_11_5_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_6_12_6_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_10_5_13_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_5_4_11_5_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_13_7_6_10_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_3_13_16_8_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_14_Isrc_11_1_3_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_18_9_2_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_14_12_17_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_16_12_12_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_17_10_18_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_17_Isrc_2_13_13_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_18_Isrc_1_18_6_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_9_17_4_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_9_17_12_6_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_20_18_2_12_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_6_12_17_15_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_6_18_17_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_13_9_5_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_12_Isrc_15_16_12_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_8_8_2_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_13_Isrc_2_3_5_8_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_11_18_6_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_12_1_15_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_12_15_3_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_17_18_12_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_1_8_17_15_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_7_12_8_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_18_16_5_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_19_3_15_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < 2) then 0 else ((4 + 5) * (B0 - 2)))
heat_3d_refsrc_16_Isrc_3_1_9_5_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_5_14_6_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_5_14_16_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_15_6_7_14_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_8_15_4_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_16_1_2_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_17_12_15_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_7_15_7_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_7_18_12_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_17_14_15_13_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_3_7_11_7_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_15_Isrc_4_2_18_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_14_Isrc_11_4_18_2_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_14_Isrc_19_1_2_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_17_17_13_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_3_6_15_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_3_9_16_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_20_7_17_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_20_8_6_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_20_11_12_5_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_20_11_17_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_13_9_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_18_Isrc_3_1_10_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_12_17_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_3_9_10_14_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_18_Isrc_16_13_12_14_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_6_6_18_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_6_9_7_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_6_13_12_18_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_6_14_17_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_8_6_16_17_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_8_6_18_1_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_3_10_1_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_5_6_9_1_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_3_15_11_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_4_13_14_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_17_Isrc_7_15_18_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_8_2_2_2_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isnk0) then 0 else 1)
heat_3d_refsrc_13_Isrc_3_2_6_17_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_3_2_15_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_20_18_4_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < 2) then 0 else ((4 + 5) * (B0 - 2)))
heat_3d_refsrc_14_Isrc_3_14_5_18_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_16_Isrc_13_8_16_2_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_16_Isrc_18_1_11_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_3_14_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_17_Isrc_4_11_14_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 6)
heat_3d_refsrc_19_Isrc_8_6_14_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_8_7_12_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_4_3_9_5_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 2)
heat_3d_refsrc_20_Isrc_2_13_4_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 3)
heat_3d_refsrc_14_Isrc_5_3_6_7_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_6_7_5_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_6_17_11_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_7_9_2_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_14_Isrc_19_6_4_13_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_3_6_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_3_10_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_8_2_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_9_8_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_10_5_11_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_11_7_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_12_9_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_12_17_3_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_1_14_6_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_2_10_10_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_19_Isrc_13_15_12_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_3_10_6_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_3_18_16_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_15_Isrc_7_13_12_7_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_3_11_12_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_4_3_1_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_8_2_12_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_11_6_17_18_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_13_Isrc_3_6_6_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_5_13_2_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_20_Isrc_18_1_15_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_15_Isrc_12_8_6_13_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_1_7_14_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_15_6_17_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_15_9_13_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_15_11_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_16_Isrc_18_2_2_17_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_17_Isrc_18_4_11_7_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_17_Isrc_4_17_1_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 6)
heat_3d_refsrc_20_Isrc_7_16_1_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_18_Isrc_18_12_1_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_18_12_11_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_15_18_7_6_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_3_5_8_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_18_Isrc_1_8_8_10_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_18_Isrc_3_17_12_10_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_4_2_1_10_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_21_Isrc_2_6_16_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_2_7_14_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_16_12_15_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_16_12_18_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_16_Isrc_4_9_18_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_14_13_4_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_6_1_17_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_7_1_10_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_20_Isrc_18_9_17_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_5_18_15_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_4_3_3_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_7_13_9_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_14_Isrc_11_5_11_14_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_1_13_8_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_15_13_6_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_15_17_17_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_11_16_7_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_12_7_4_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_12_11_1_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_12_14_9_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_13_10_15_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk3) then 0 else 3)
heat_3d_refsrc_16_Isrc_18_5_8_1_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_4_7_15_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_6_2_16_3_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_7_10_5_15_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 6)
heat_3d_refsrc_21_Isrc_9_8_3_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_10_1_4_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_13_3_7_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_8_12_4_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_17_14_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_3_12_1_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_3_14_1_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_2_10_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_18_Isrc_12_2_5_4_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_12_11_4_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_17_Isrc_19_6_8_13_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_2_15_12_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_2_18_5_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_12_2_1_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_14_5_7_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_1_9_16_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_19_Isrc_15_8_15_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_4_12_3_9_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_4_18_15_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_21_Isrc_17_15_1_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_6_17_4_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_7_12_11_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_14_Isrc_11_12_13_11_refsnk_17.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_18_11_11_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_7_4_5_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_21_Isrc_4_9_12_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_4_11_6_10_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_4_14_8_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_15_11_8_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_16_5_18_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_14_4_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_19_Isrc_10_5_12_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_10_1_9_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_13_4_18_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_13_5_6_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_13_8_16_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_9_1_9_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_4_3_2_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_18_Isrc_13_15_12_8_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_6_5_5_16_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_6_17_16_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_18_2_13_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_16_4_6_8_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_16_13_4_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_6_11_2_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_6_14_6_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_6_15_15_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_8_8_8_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_21_Isrc_9_12_6_3_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_18_12_15_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_19_6_18_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_19_11_18_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_15_11_12_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_15_14_7_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_5_2_17_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_1_16_5_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_16_14_11_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_13_16_10_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else 3)
heat_3d_refsrc_19_Isrc_9_11_4_6_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_5_3_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_7_6_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_4_10_8_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < B0) then 0 else 3)
heat_3d_refsrc_21_Isrc_1_15_8_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_10_1_10_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_13_10_18_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_9_5_11_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_18_Isrc_15_3_3_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_18_5_3_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else 1)
heat_3d_refsrc_19_Isrc_14_8_12_17_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_18_9_12_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_18_9_14_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_1_17_7_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else ((4 + 5) * (B0 - 2)))
heat_3d_refsrc_20_Isrc_19_12_5_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_19_12_17_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_19_18_12_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_2_11_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_15_15_16_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_9_18_5_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_17_18_15_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_5_2_18_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_2_6_9_18_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_2_7_9_2_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_16_15_7_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_13_15_17_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_14_5_8_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_10_13_16_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_12_8_13_14_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_20_9_6_13_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_9_11_14_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_14_15_12_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_14_17_15_2_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_5_5_12_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_5_6_2_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_5_10_18_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_6_5_14_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_2_6_9_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_2_9_5_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_10_2_13_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_17_Isrc_16_17_3_12_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_20_6_11_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_15_1_12_13_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_11_2_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_19_Isrc_18_9_1_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_10_18_17_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_21_Isrc_18_14_6_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_18_18_5_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_15_17_6_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_15_18_12_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_16_6_14_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_16_15_13_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_3_8_11_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_11_3_8_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_2_16_14_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_8_18_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_10_5_18_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_2_7_9_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk3 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_17_3_5_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_14_5_12_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_14_6_3_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_14_6_17_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_14_11_10_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_14_18_2_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_19_Isrc_9_12_5_7_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_10_3_14_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_15_8_8_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_15_12_6_14_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_19_3_2_2_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else 1)
heat_3d_refsrc_17_Isrc_17_12_7_17_refsnk_18.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_12_12_15_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_3_9_16_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_18_Isrc_16_2_16_12_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_4_14_2_16_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_18_Isrc_13_5_6_5_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_17_5_17_17_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_12_2_11_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_20_12_11_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_19_3_11_13_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_12_4_5_10_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_16_11_10_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_21_Isrc_12_10_16_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_1_17_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_15_7_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_6_1_2_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_6_3_8_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_6_15_13_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_6_16_9_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_9_1_9_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_10_6_6_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_10_11_2_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_3_2_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_17_12_14_1_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_17_14_2_9_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_14_15_4_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_15_1_15_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_10_6_7_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_14_18_11_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_10_12_5_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_11_7_18_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_17_12_11_3_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_5_3_2_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_5_4_12_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_6_14_11_4_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_7_9_7_12_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_17_3_3_6_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_17_8_2_10_refsnk_16.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_2_6_3_7_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_2_9_13_11_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_17_3_10_15_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 5))
heat_3d_refsrc_21_Isrc_19_12_3_2_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_17_7_14_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_20_14_1_16_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_17_6_14_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_7_11_12_2_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_9_18_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_14_7_18_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_9_6_12_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_4_13_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_2_16_8_5_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_17_14_3_17_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk3) then 0 else 3)
heat_3d_refsrc_21_Isrc_15_3_5_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_11_10_14_5_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_20_Isrc_3_16_11_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 5))
heat_3d_refsrc_19_Isrc_15_12_7_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_17_7_18_9_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_20_Isrc_20_6_13_3_refsnk_19.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_13_14_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_11_7_15_6_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_11_17_5_1_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (1 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_19_Isrc_3_5_12_3_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_3_10_18_14_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 1)
heat_3d_refsrc_20_Isrc_17_15_8_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_1_6_13_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_1_9_17_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else 3)
heat_3d_refsrc_21_Isrc_18_5_16_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_17_12_3_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_17_14_6_5_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_3_16_7_4_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_1_17_2_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_12_16_8_12_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_20_Isrc_17_15_15_8_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else 3)
heat_3d_refsrc_20_Isrc_2_8_8_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_19_Isrc_11_4_12_9_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_18_8_2_15_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_5_7_9_11_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_4_2_15_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc3 < Isnk3) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_8_18_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_21_Isrc_4_2_16_8_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
heat_3d_refsrc_21_Isrc_5_10_1_7_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
heat_3d_refsrc_19_Isrc_19_12_13_15_refsnk_20.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
heat_3d_refsrc_21_Isrc_4_5_18_14_refsnk_21.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc2 < B0) then 0 else (5 + 6))
