--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml key_gene.twx key_gene.ncd -o key_gene.twr key_gene.pcf

Design file:              key_gene.ncd
Physical constraint file: key_gene.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
NS<0>       |    1.450(R)|      SLOW  |    0.572(R)|      SLOW  |clk_BUFGP         |   0.000|
NS<1>       |    1.851(R)|      SLOW  |    0.416(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<0> |    2.667(R)|      SLOW  |   -0.753(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<1> |    2.639(R)|      SLOW  |   -0.943(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<2> |    2.430(R)|      SLOW  |   -0.773(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<3> |    2.658(R)|      SLOW  |   -0.935(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<4> |    2.340(R)|      SLOW  |   -0.687(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<5> |    2.070(R)|      SLOW  |   -0.674(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<6> |    1.385(R)|      SLOW  |   -0.388(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<7> |    1.379(R)|      SLOW  |   -0.610(R)|      FAST  |clk_BUFGP         |   0.000|
rst         |    0.778(R)|      SLOW  |    0.478(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
count<0>    |         7.973(R)|      SLOW  |         4.306(R)|      FAST  |clk_BUFGP         |   0.000|
count<1>    |         7.968(R)|      SLOW  |         4.301(R)|      FAST  |clk_BUFGP         |   0.000|
count<2>    |         8.057(R)|      SLOW  |         4.362(R)|      FAST  |clk_BUFGP         |   0.000|
count<3>    |         8.057(R)|      SLOW  |         4.362(R)|      FAST  |clk_BUFGP         |   0.000|
count<4>    |         7.887(R)|      SLOW  |         4.253(R)|      FAST  |clk_BUFGP         |   0.000|
count<5>    |         7.923(R)|      SLOW  |         4.277(R)|      FAST  |clk_BUFGP         |   0.000|
count<6>    |         7.688(R)|      SLOW  |         4.156(R)|      FAST  |clk_BUFGP         |   0.000|
count<7>    |         7.685(R)|      SLOW  |         4.153(R)|      FAST  |clk_BUFGP         |   0.000|
count<8>    |         7.710(R)|      SLOW  |         4.140(R)|      FAST  |clk_BUFGP         |   0.000|
data_rready |         8.398(R)|      SLOW  |         4.570(R)|      FAST  |clk_BUFGP         |   0.000|
flag_ex     |         8.455(R)|      SLOW  |         4.606(R)|      FAST  |clk_BUFGP         |   0.000|
j<0>        |         7.725(R)|      SLOW  |         4.154(R)|      FAST  |clk_BUFGP         |   0.000|
j<1>        |         7.807(R)|      SLOW  |         4.196(R)|      FAST  |clk_BUFGP         |   0.000|
j<2>        |         8.116(R)|      SLOW  |         4.393(R)|      FAST  |clk_BUFGP         |   0.000|
j<3>        |         8.165(R)|      SLOW  |         4.408(R)|      FAST  |clk_BUFGP         |   0.000|
j<4>        |         8.383(R)|      SLOW  |         4.562(R)|      FAST  |clk_BUFGP         |   0.000|
j<5>        |         8.125(R)|      SLOW  |         4.427(R)|      FAST  |clk_BUFGP         |   0.000|
j<6>        |         8.309(R)|      SLOW  |         4.512(R)|      FAST  |clk_BUFGP         |   0.000|
j<7>        |         8.179(R)|      SLOW  |         4.433(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.478|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Aug 09 15:52:14 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



