Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Setup/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fullDatapath_tb_behav xil_defaultlib.fullDatapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.ALUcu
Compiling module xil_defaultlib.NbitMUX
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.Four_Digit_Seven_Segment_Driver_...
Compiling module xil_defaultlib.fullDatapath
Compiling module xil_defaultlib.fullDatapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fullDatapath_tb_behav
