// Seed: 276288546
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    output logic id_5
);
  always @(-1 or posedge -1) begin : LABEL_0
    id_5 = -1;
    assert (-1);
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_5 = 32'd24
) (
    input  wor   _id_0,
    output tri   id_1,
    output logic id_2,
    input  tri1  id_3
    , _id_5
);
  reg [id_5 : ~  id_0  ==  id_0] id_6;
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_2
  );
  initial begin : LABEL_0
    force id_6 = -1 - id_7;
    fork
      #1 id_2 = -1;
      begin : LABEL_1
        id_6 <= 1;
      end
    join
  end
endmodule
