<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr16xx_mss.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sys_common_xwr16xx_mss.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sys__common__xwr16xx__mss_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; <span class="comment">/*  \par</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  NOTE:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *      (C) Copyright 2016 Texas Instruments, Inc.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef SYS_COMMON_XWR16XX_MSS_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SYS_COMMON_XWR16XX_MSS_H</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#if (defined(SOC_XWR16XX) &amp;&amp; defined(SUBSYS_MSS) )</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">   52</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="sys__common__xwr16xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keyword">asm</span>(<span class="stringliteral">&quot; dsb &quot;</span>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * MSS - Memory Map</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* MSS System Memory */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0223347520d19bb7385178f403a7822a">   67</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMA_BASE_ADDRESS            0x00000000U    </span><span class="comment">/* TCM RAM-A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga359a2c69357517ae52afd3540c675308">   68</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHMEM_TCMA_NUM_BANK          MMWAVE_SHMEM_TCMA_NUM_BANK</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4624059c34d44cc81eae98123df84be8">   69</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHMEM_TCMA_SIZE              MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE            </span><span class="comment">/* Extended on Share Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c8c4cd7c1e6b986a54f14b53394755d">   70</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMA_SIZE                    MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x40000U   </span><span class="comment">/* Extended on Share Memory + Default 256KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac6587b182249d904f649668746efbeb5">   72</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMB_BASE_ADDRESS            0x08000000U    </span><span class="comment">/* TCM RAM-B */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf454e4557d51511b28b930627adc2a62">   73</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHMEM_TCMB_NUM_BANK          MMWAVE_SHMEM_TCMB_NUM_BANK</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6000f85bb50e1622e9a370f2a98ada1e">   74</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHMEM_TCMB_SIZE              MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE            </span><span class="comment">/* Extended on Share Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad13dab9583f06b764873ada5fc7ad65c">   75</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMB_SIZE                    MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x30000U   </span><span class="comment">/* Extended on Share Memory + Default 192KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga58a3275636b1555e6dcd3777c79f3f5d">   77</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SW_BUFFER_BASE_ADDRESS       0x0C200000U    </span><span class="comment">/* Software Buffer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7b507e77abd7dda4daf67ab9a4c2c2b6">   78</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SW_BUFFER_SIZE               0x2000U        </span><span class="comment">/* Size: 8KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* EDMA defines */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga212cc7be661532fd09692a4929607458">   81</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPCC0_BASE_ADDRESS     0x50010000U    </span><span class="comment">/* EDMA TPCC0 memory space: 0x5001:0000-0x5001:3FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga392a6290e42df8fd5961a0784dc81e0f">   82</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPCC1_BASE_ADDRESS     0x500A0000U    </span><span class="comment">/* EDMA TPCC1 memory space: 0x500A:0000-0x500A:3FFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5f724d43192319bb3a6613b83c97fdea">   83</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPTC0_BASE_ADDRESS     0x50000000U    </span><span class="comment">/* EDMA TPTC0 memory space: 0x5000:0000-0x5000:03FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac58cb56fbbff0c177576af2007acd4f5">   84</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPTC1_BASE_ADDRESS     0x50000800U    </span><span class="comment">/* EDMA TPTC1 memory space: 0x5000:0800-0x5000:0BFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0fe816af98cce0c9bc3a036273779d5b">   85</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPTC2_BASE_ADDRESS     0x50090000U    </span><span class="comment">/* EDMA TPTC2 memory space: 0x5009:0000-0x5009:03FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga580b2ff926334b87ac8162bb05a92a20">   86</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPTC3_BASE_ADDRESS     0x50090400U    </span><span class="comment">/* EDMA TPTC3 memory space: 0x5009:0400-0x5009:07FF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* CC0 defines */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3deb92d44a9c9c497f1e6c4fe5c81e07">   89</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_BASE_ADDRESS                       SOC_XWR16XX_MSS_EDMA_TPCC0_BASE_ADDRESS</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga96038a3b3348d575f0a98012c0e43462">   90</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC0_BASE_ADDRESS                   SOC_XWR16XX_MSS_EDMA_TPTC0_BASE_ADDRESS</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b0b6cbb95e201d4b3a79564015c7f7c">   91</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC1_BASE_ADDRESS                   SOC_XWR16XX_MSS_EDMA_TPTC1_BASE_ADDRESS</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* CC1 defines */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c01863c115d2d8bb1c22f382af74b0b">   94</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_BASE_ADDRESS                       SOC_XWR16XX_MSS_EDMA_TPCC1_BASE_ADDRESS</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaea5b6b6c3f2d1398c6950966ba231130">   95</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TC0_BASE_ADDRESS                   SOC_XWR16XX_MSS_EDMA_TPTC2_BASE_ADDRESS</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga09399b85a110fc78acc6637cff6de5b1">   96</a></span>&#160;<span class="preprocessor">#define EDMA_CC1_TC1_BASE_ADDRESS                   SOC_XWR16XX_MSS_EDMA_TPTC3_BASE_ADDRESS</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* DSS Controller Register */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga20ca1bd513980c3114e221ed28b17900">   99</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DSSREG_BASE_ADDRESS          0x50000400U</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga944d2f592efe34c0cfb3d4ac0307a31c">  100</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DSSREG2_BASE_ADDRESS         0x50000C00U</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* CBUFF */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8b52fb758bfe1d99c95270e90de7b644">  103</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CBUFF_BASE_ADDRESS           0x50070000U</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* L3 RAM */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga47b8c4be1e9fc178631bad3e44f01ca1">  106</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_L3RAM_BASE_ADDRESS           0x51000000U</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4bc192f19cb98c651fd138062640cff8">  107</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_L3RAM_NUM_BANK               MMWAVE_L3RAM_NUM_BANK</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0a09178430513924bd5a8da41368771e">  108</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_L3RAM_SIZE                   MMWAVE_L3RAM_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* ADC Buffer */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac0e06b51850a4d16bb3285719a883af3">  111</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_ADCBUF_BASE_ADDRESS          0x52000000U</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6059d345852d383ea7f6c15fa4868e01">  112</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_ADCBUF_SIZE                  0x8000U</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* CQ Buffer */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5ba82ae8bd2a5751deb0c6b24f65b248">  115</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CHIRPINFO_BASE_ADDRESS       0x52028000U</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa5a569b57388829d73fb4a0c46df8619">  116</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CHIRPINFO_SIZE               0x2000U</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* HSRAM */</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6a79098793f68642dd6e6e5b68f8975d">  119</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_HSRAM_BASE_ADDRESS           0x52080000U</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gae5549573de0598dcbb630c189e9bed25">  120</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_HSRAM_SIZE                   0x8000U</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* EXT FLASH */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga96f23b05007e7f5acb3c17b506cb3ce2">  123</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EXT_FLASH_BASE_ADDRESS       0xC0000000U</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* System Peripheral Registers */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gada22d8c287c5f95d47225a81cd56a8fc">  126</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_QSPI_BASE_ADDRESS             0xC0800000U</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0219dae179f6701420e73f702f98b9c3">  127</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA_2_PKT_BASE_ADDRESS        0xFCF81000U</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3b92405a369aebfb1624d6e43b726ea8">  128</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA_2_CTRL_BASE_ADDRESS       0xFCFFF800U</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga23946e57666bb3a984ceec2d0cf0d599">  129</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DTHE_BASE_ADDRESS             0xFD000000U</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga66dde3bdf36b2461d18ea84754708c66">  130</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHA_BASE_ADDRESS              0xFD004000U</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaef90ffa3a82783508f6293f49942b87f">  131</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_AES_BASE_ADDRESS              0xFD006000U</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga24b7a195b40f07683ad3dd35f9dd12c2">  132</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CRC_BASE_ADDRESS              0xFE000000U</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga902a359c3dca25bc58e1b47cee37c36a">  133</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MIBSPIA_RAM_BASE_ADDRESS      0xFF0E0000U</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga19c569313f0abfe968180149cc58aeeb">  134</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MIBSPIB_RAM_BASE_ADDRESS      0xFF0C0000U</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7547e7ff349b3df1101a9a2d12e4128a">  135</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCAN_MEM_BASE_ADDRESS         0xFF1E0000U</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga59afd7f7bd5fd5977bd4c3576184c200">  136</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCAN_MEM_BASE_ADDRESS         0xFF500000U</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga15bd6b3c5e0db467a24c51be75a79c1c">  137</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GIO_BASE_ADDRESS              0xFFF7BC00U</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga30d3d2825894d0453865b785b860edd9">  138</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCAN_BASE_ADDRESS             0xFFF7C800U</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga25b71c0b6a0eabd4d2e23599e2977e4b">  139</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_I2C_BASE_ADDRESS              0xFFF7D400U</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga02e222aaed6146162e12358f00a7afd8">  140</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCAN_BASE_ADDRESS             0xFFF7DC00U</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga904fff6ee22a23eb1dab4ab1565034ce">  141</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SCI_A_BASE_ADDRESS            0xFFF7E500U</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga42a34e83b162868a00b0cd964ab810ff">  142</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SCI_B_BASE_ADDRESS            0xFFF7E700U</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac25e4a50455890afc96c403ac71a667b">  143</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MIBSPIA_BASE_ADDRESS          0xFFF7F400U</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa6d7c475c37cc25391a9f7a0c9665071">  144</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MIBSPIB_BASE_ADDRESS          0xFFF7F600U</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga946733aa1478c64806069b6f470d6337">  145</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GPIO_BASE_ADDRESS             0xFFF7BC00U</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaaf6c851899a56beae59f89f212f1345e">  146</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA_1_PKT_BASE_ADDRESS        0xFFF80000U</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga792b2e1f96361f9c21c4fdb68edb870d">  147</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TOP_RCM_BASE_ADDRESS          0xFFFFE100U</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9ad0cf0590a15d3b1f265e4c89ae8cac">  148</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_PINMUX_BASE_ADDRESS           0xFFFFEA00U</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9be44aff0d7e2ac518eafc09ceac524e">  149</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTIB_BASE_ADDRESS             0xFFFFEE00U</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad8b8e9866d303bb09e307e9ca19979ed">  150</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_ESM_BASE_ADDRESS              0xFFFFF500U</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga034ff868b419341cb6ecb1d90922e0cd">  151</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GPCFG_BASE_ADDRESS            0xFFFFF800U</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga88c0622eb9fd420b23ef450d709c84de">  152</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA_1_CTRL_BASE_ADDRESS       0xFFFFF000U</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga118bd2814b8b66a2cc768f8a321a0534">  153</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RCM_BASE_ADDRESS              0xFFFFFF00U</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/*Next 4 defines: MSS mailbox base addresses to communicate with BSS*/</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab05cce5db20ab412de7320799b31fa0f">  155</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_MSS_BSS_REG_BASE_ADDRESS 0xF0608000U</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf95a1250fdc06efdbde11912fc8dfcd3">  156</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_MSS_BSS_MEM_BASE_ADDRESS 0xF0602000U</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gae16d7a4d3dcf43dd108b8e3e66089553">  157</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_BSS_MSS_REG_BASE_ADDRESS 0xF0608600U</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf42f0b85fd55f119518627a2a035d52f">  158</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_BSS_MSS_MEM_BASE_ADDRESS 0xF0601000U</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/*Next 4 defines: MSS mailbox base addresses to communicate with DSS*/</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0eba9cc536c6c1c7a4e1dfa2b83af357">  160</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_MSS_DSS_REG_BASE_ADDRESS 0xF0608400U</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga67e8ebe8594b70f4e47d345df8f671f8">  161</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_MSS_DSS_MEM_BASE_ADDRESS 0xF0604000U</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9eca089956c0a1f04d41b0badfd2925f">  162</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_DSS_MSS_REG_BASE_ADDRESS 0xF0608300U</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga490eb05a884e41ca8009c1593eb1760f">  163</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_DSS_MSS_MEM_BASE_ADDRESS 0xF0605000U</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; <span class="comment">//SOC_XWR16XX_MSS_BASE_ADDRESS</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * MSS DMA Request Line Mapping</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gafcd3b05d3ff993ed88c2991b15f1ea01">  175</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIA_CHAN1_DMA_REQ           (0U)   </span><span class="comment">/* SPIA Channle-1 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad489d8134acfccfa451829ff0151e97c">  176</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIA_CHAN0_DMA_REQ           (1U)   </span><span class="comment">/* SPIA Channle-0 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga01e5a8794176c4014153febf000e7dca">  177</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIB_CHAN1_DMA_REQ           (2U)   </span><span class="comment">/* SPIB Channle-1 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga53f1be951df2e3e9f02f560ea1040c65">  178</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIB_CHAN0_DMA_REQ           (3U)   </span><span class="comment">/* SPIB Channle-0 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf2f04cf091d886e03c6b925a228b4241">  179</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_QSPI_DMA_REQ                 (4U)   </span><span class="comment">/* QSPI DMA Request Line                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga040af6819d8bf2e7569d1393a280245c">  180</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIA_CHAN3_DMA_REQ           (5U)   </span><span class="comment">/* SPIA Channle-3 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3cda246bc4d07e761674464e5fa47946">  181</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCAN_IF2_DMA_REQ             (6U)   </span><span class="comment">/* DCAN DMA request assignment For Interface Register 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga336631672a0c119bb66a7bd890acf149">  182</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CBUFF_DMA_REQ                (7U)   </span><span class="comment">/* Common buffer DMA Request Line                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae806e062c39dbee7e0792ad9cdfb9b61">  183</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCAN_IF1_DMA_REQ             (8U)   </span><span class="comment">/* DCAN DMA request assignment For Interface Register 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9d4841ae4308227de1046a13f770c0e9">  184</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIA_CHAN5_DMA_REQ           (9U)   </span><span class="comment">/* SPIA Channle-5 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4b704938012e6edceee7efb36a5fe5f9">  185</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_I2C_RX_DMA_REQ               (10U)  </span><span class="comment">/* Channel ID for I2C RX DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadade365a69ab1c8da15d39df96b21944">  186</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_I2C_TX_DMA_REQ               (11U)  </span><span class="comment">/* Channel ID for I2C TX DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9cf4f426da95d38ad7a5f76f4a5144ee">  187</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_COMP0_DMA_REQ            (12U)  </span><span class="comment">/* RTI DMA request  for Compare 0                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gabc7d32a7652e6222eb95157a07a3bc68">  188</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_COMP1_DMA_REQ            (13U)  </span><span class="comment">/* RTI DMA request  for Compare 1                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga432169143eb34d8674bcdac06d9a246c">  189</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCAN_IF3_DMA_REQ             (16U)  </span><span class="comment">/* DCAN DMA request assignment For Interface Register 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga72f572cc41fdc955446ada7ac10c2b13">  190</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIA_CHAN2_DMA_REQ           (17U)  </span><span class="comment">/* SPIA Channle-2 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9ebe0c06c60d36141617e9aeed23bfef">  191</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_COMP2_DMA_REQ            (18U)  </span><span class="comment">/* RTI DMA request for Compare 2                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga759c9cb902da4e3d94c110ffe38c09ba">  192</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_COMP3_DMA_REQ            (19U)  </span><span class="comment">/* RTI DMA request for Compare 3                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga14d4430a160f91faa580e2a274291b52">  193</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_DMA_REQ0                 (20U)  </span><span class="comment">/* WatchDog DMA Request 0                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8a07a0b4abaf01646535eba8be583d5f">  194</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_DMA_REQ1                 (21U)  </span><span class="comment">/* WatchDog DMA Request 1                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga1a35b8d06903eef6cb5704784a3e99d3">  195</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIA_CHAN4_DMA_REQ           (22U)  </span><span class="comment">/* SPIA Channle-4 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga96f9443f05a7c9897a2c0eeee1d001c5">  196</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM3_DMA_REQ0               (23U)  </span><span class="comment">/* ePWM3 DMA Request Line-0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga53742bed2dc58e0f62de7c9d93c8e365">  197</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_DMA_REQ2                 (24U)  </span><span class="comment">/* WatchDog DMA Request 2                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gacc11f17f20d1e3a601311cff39d08ebb">  198</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_DMA_REQ3                 (25U)  </span><span class="comment">/* WatchDog DMA Request 3                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga074ced4b8a2cf645c6ab3e5654589f07">  199</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CRC_CH1_DMA_REQ              (26U)  </span><span class="comment">/* MCRC DMA Request For Channel 1                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaa37a608ff8ee63fb39f5ab3897b9727b">  200</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CRC_CH2_DMA_REQ              (27U)  </span><span class="comment">/* MCRC DMA Request For Channel 2                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7039a384cffb8f3b0084d6fdd6893163">  201</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SCIB_RX_DMA_REQ              (28U)  </span><span class="comment">/* Channel ID for SCI2-B RX DMA Request                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga57cac9b1e2a435633ddbe0672a648245">  202</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SCIB_TX_DMA_REQ              (29U)  </span><span class="comment">/* Channel ID for SCI-B TX DMA Request                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga14ecbc75cccd64b8383b369dddb15555">  203</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SCIA_RX_DMA_REQ              (30U)  </span><span class="comment">/* Channel ID for SCI-A RX DMA Request                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga38071a99f2f6c81bab7bd127a0f94304">  204</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SCIA_TX_DMA_REQ              (31U)  </span><span class="comment">/* Channel ID for SCI-A TX DMA Request                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6fd07ed7e1293b70cea0b34e6a51c864">  206</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GIO0_DMA_REQ                 (32U)  </span><span class="comment">/* GIO-0 DMA Request                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga1a88df72d8e5ebfb779d0fcab74c9d08">  207</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GIO1_DMA_REQ                 (33U)  </span><span class="comment">/* GIO-1 DMA Request                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac9d2f6d314cbd90022cc1e70e9841500">  208</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GIO2_DMA_REQ                 (34U)  </span><span class="comment">/* GIO-2 DMA Request                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga94e2a6bc761fab0ea1bb08b001841c0e">  209</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM1_DMA_REQ0               (35U)  </span><span class="comment">/* ePWM1 DMA Request Line-0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad79b1d7d2f42e1dbd7826ad86e591728">  210</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIB_CHAN2_DMA_REQ           (37U)  </span><span class="comment">/* SPIB Channle-2 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac51caf4386ec3082b7730ec054733124">  211</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIB_CHAN3_DMA_REQ           (38U)  </span><span class="comment">/* SPIB Channle-3 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga24e89f1a52f1d886598a5526b5a809b0">  212</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM1_DMA_REQ1               (39U)  </span><span class="comment">/* ePWM1 DMA Request Line-1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga181ce3493f1a48cc8123f7de6a4af644">  213</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM2_DMA_REQ1               (40U)  </span><span class="comment">/* ePWM2 DMA Request Line-1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga76b446c7d340dcc815871b84b7936ebc">  214</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM2_DMA_REQ2               (41U)  </span><span class="comment">/* ePWM2 DMA Request Line-2                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga658cd1546cc4c27fda222cdf04c12745">  215</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIB_CHAN4_DMA_REQ           (42U)  </span><span class="comment">/* SPIB Channle-4 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga92cc82e30e81ce39c51509bb0c565f14">  216</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIB_CHAN5_DMA_REQ           (43U)  </span><span class="comment">/* SPIB Channle-5 DMA Request Line                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga70781ffacc23d49eb31d897c5d9a17e6">  217</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM1_DMA_REQ2               (45U)  </span><span class="comment">/* ePWM1 DMA Request Line-2                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2092327f43c3a702ebcebcaf6484d08b">  218</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GIO14_DMA_REQ                (46U)  </span><span class="comment">/* GIO-14 DMA Request                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7b184b84879fb2b8ccaec2c923f80bc4">  219</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GIO15_DMA_REQ                (47U)  </span><span class="comment">/* GIO-15 DMA Request                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae12e052f4e444fc13a2b9e8587c928ab">  221</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHA0_DMA_REQ                 (48U)  </span><span class="comment">/* CRYPTO SHA-0 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae5ae06806fe94d12e1a504dabc7ce761">  222</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHA1_DMA_REQ                 (49U)  </span><span class="comment">/* CRYPTO SHA-1 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadce587b7a4b4004fa875d1041e91e37a">  223</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHA2_DMA_REQ                 (50U)  </span><span class="comment">/* CRYPTO SHA-2 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf1262c2fe6560f195ad28be29838be4f">  224</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHA3_DMA_REQ                 (51U)  </span><span class="comment">/* CRYPTO SHA-3 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gade686a3f7fd7aa19af99577cb7ff449d">  225</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHA4_DMA_REQ                 (52U)  </span><span class="comment">/* CRYPTO SHA-4 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3b4a25cd47b35d3aaa2d8b45234a2ebf">  226</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SHA5_DMA_REQ                 (53U)  </span><span class="comment">/* CRYPTO SHA-5 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaeb211e9fd1617a8bcf8b4dd9284a4ed4">  227</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_AES0_DMA_REQ                 (54U)  </span><span class="comment">/* CRYPTO AES-0 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad99df29ce5320534ab732b067568d632">  228</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_AES1_DMA_REQ                 (55U)  </span><span class="comment">/* CRYPTO AES-1 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaa1868d1ab80513ceee6405fd6f1bc303">  229</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_AES2_DMA_REQ                 (56U)  </span><span class="comment">/* CRYPTO AES-2 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga0df0fab4b3a326ad9ad1c712042e01cb">  230</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_AES3_DMA_REQ                 (57U)  </span><span class="comment">/* CRYPTO AES-3 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga992175f28d7f35d9e3abed8473aac0da">  231</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_AES4_DMA_REQ                 (58U)  </span><span class="comment">/* CRYPTO AES-4 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaef68788d2319bafa89b7151f5df9391f">  232</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_AES5_DMA_REQ                 (59U)  </span><span class="comment">/* CRYPTO AES-5 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae39941d78168a76abb292f33a96b39ab">  233</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_AES6_DMA_REQ                 (60U)  </span><span class="comment">/* CRYPTO AES-6 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaca78ab375e38585dc09749138050c454">  234</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_AES7_DMA_REQ                 (61U)  </span><span class="comment">/* CRYPTO AES-7 DMA Request                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gabf06e0018beb43f53c379f251a5ec0cb">  236</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MACN_CHAN0_DMA_REQ           (62U)  </span><span class="comment">/* MCAN/CAN-FD Channel-0 DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3cb964e5250e7624e08823ccd6612187">  237</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MACN_CHAN1_DMA_REQ           (63U)  </span><span class="comment">/* MCAN/CAN-FD Channel-1 DMA Request                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf50cfd3143707710c26006b5bd135368">  239</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_NUM_DMA_CHANNELS_PER_INSTANCE    (32U)  </span><span class="comment">/* Number of DMA channels per DMA instance              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga478793e48307cee4952d4347a0856208">  240</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_NUM_DMA_REQLINES_PER_INSTANCE    (64U)  </span><span class="comment">/* Number of DMA REQ Lines per DMA instance             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; <span class="comment">//SOC_XWR16XX_DMA_REQLINES</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * MSS VIM Interrupt Mapping</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> ************************************************************************/</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga547632d6feb94a50bef3a4b1643b5592">  255</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_ESM_HIGH_PRIORITY_INT      (0U)      </span><span class="comment">/* VIM Line for ESM High Priority Interrupt         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga94eef101d5d07f26935ce04f8de2e90d">  256</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_COMPARE0_INT           (2U)      </span><span class="comment">/* RTI Interrupt 0                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac9a926ffa9520da9643857471e274200">  257</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_COMPARE1_INT           (3U)      </span><span class="comment">/* RTI Interrupt 1                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga13194adc428fe1f9b81ca57b75c22af8">  258</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_COMPARE2_INT           (4U)      </span><span class="comment">/* RTI Interrupt 2                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad22c2792c5f0bb8a6d3000c96279894a">  259</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_COMPARE3_INT           (5U)      </span><span class="comment">/* RTI Interrupt 3                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaece07048e1dfee864dee4cfb25149327">  260</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_OVRFLW0_INT            (6U)      </span><span class="comment">/* RTI OverFlow Interrupt 0                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga27a8c5c577a16a118a9d0fe47f259f1c">  261</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_OVRFLW1_INT            (7U)      </span><span class="comment">/* RTI OverFlow Interrupt 1                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad5128b19ba9aa348b916294a7ae6ad1d">  262</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_RTI_TIMEBASE_INT           (8U)      </span><span class="comment">/* Timebase Interrupt Channel                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1d8084fddabb08adb475559d048f20cd">  263</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GIO_LVL0_INT               (9U)      </span><span class="comment">/* GIO high level Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga47b5a0944648dca39f942e1e437f7eb5">  264</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_REQ0_INT               (10U)     </span><span class="comment">/* WDT Interrupt 0                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga564d2c15a1eca54a4fb9fbacf0281db3">  265</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_REQ1_INT               (11U)     </span><span class="comment">/* WDT Interrupt 1                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gade3e8c1213f77a22396bcdc5b8048ab0">  266</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIA_LVL0_INT              (12U)     </span><span class="comment">/* SPIA Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga51c76bb372c2b5e0e1927ca8f0f48e54">  267</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_REQ2_INT               (13U)     </span><span class="comment">/* WDT Interrupt 2                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7a53d08aaf31d5fdf91f175c8682bbcb">  268</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_REQ3_INT               (14U)     </span><span class="comment">/* WDT Interrupt 3                                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac23c30886e9945c456cb7168d08dc236">  269</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_OVRFLW0_INT            (15U)     </span><span class="comment">/* WDT OverFlow Interrupt 0                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2f23e4c83115f321a6b7f790beaa7b94">  270</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCAN_LVL0_INT              (16U)     </span><span class="comment">/* DCAN Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab391762c7d97f32b9b706b38cdf248c1">  271</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIB_LVL0_INT              (17U)     </span><span class="comment">/* SPIB Interrupt Level 0                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab7c59f4b3404e7ab1c499bebb319e441">  272</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GPIO0_INT                  (18U)     </span><span class="comment">/* GPIO Interrupt Req0                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga692328041f1b46fb651dc2d82231104f">  273</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCRC_REQ_INT               (19U)     </span><span class="comment">/* MCRC Interrupt Req                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0931007bfd9855a28bccf2d3d31b5684">  274</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_ESM_LOW_PRIORITY_INT       (20U)     </span><span class="comment">/* VIM Line for ESM Low Priority Interrupt          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab8d97292650bb96d313b28f362a6ac2c">  275</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SYS_SW4_INT                (21U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga487c3423fb445091806f927ac236f36c">  276</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_PMU_IRQ_INT                (22U)     </span><span class="comment">/* PMUIRQ - PMU IRQ interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab96d2703ca543ff4fe613518926476cb">  277</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GIO_LVL1_INT               (23U)     </span><span class="comment">/* GIO high level Interrupt Req                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8481592d17d2332c45dff67ad4ccc7f3">  278</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_OVRFLW1_INT            (24U)     </span><span class="comment">/* WDT OverFlow Interrupt Req1                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacc3d6d4c3635300dba055bb6800d1f5e">  279</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_TB_INT                 (25U)     </span><span class="comment">/* WDT TB Interrupt Req                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae8b955feebf467ca183ccd969cc343b6">  280</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIA_LVL1_INT              (26U)     </span><span class="comment">/* SPIA Interrupt Level 1                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6db5ec724d6f688089240060aaa7cecc">  281</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_QSPI_INT_REQ               (27U)     </span><span class="comment">/* QSPI Interrupt                                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2457aaccf50cb5b6634663fc9a2b3f2f">  282</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM_38_INT                 (28U)     </span><span class="comment">/* DMM-38 Software Interrupt                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga94dd2a6aa8027557f3f207d1e7b232ca">  283</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCAN_LVL1_INT              (29U)     </span><span class="comment">/* CAN Interrupt Req1                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2d8bb18a1dc2b3fa4d857024e93daa07">  284</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SPIB_LVL1_INT              (30U)     </span><span class="comment">/* SPIB Interrupt Level 1                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga07de9ebd4d17d12e04e66a32b98a0b74">  285</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CRYPTO_SHAS_INT            (31U)     </span><span class="comment">/* CRYPTO SHA-S Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab4af584c574ede61b79ed8d1030c150a">  286</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GPIO1_INT                  (32U)     </span><span class="comment">/* GPIO Interrupt Req1                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2f8350dfc765addd21fef18e06639a1d">  287</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA1_FTC_INT               (33U)     </span><span class="comment">/* DMA FTC (Frame Transfer Complete) Interrupt      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7778519d11979c00268eabbed6fc9c11">  288</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA1_LFS_INT               (34U)     </span><span class="comment">/* DMA LFS (Last Frame Transfer Started) Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9a8be66f6ac2bb8add13486cedd37831">  289</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCAN_LVL0_INT              (35U)     </span><span class="comment">/* MCAN/CAN-FD interrupt 0                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga01b78c2c3b1d533dd966e8d4de1fdfc3">  290</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM_LVL0_INT               (36U)     </span><span class="comment">/* DMM level0 Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae2e046857d0f8c7cd157cf2d764d6edd">  291</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CRYPTO_SHAP_INT            (37U)     </span><span class="comment">/* CRYPTO SHA-P Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac631db3de6da64446ff60cad626fa12d">  292</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CRYPTO_TRNG_INT            (38U)     </span><span class="comment">/* CRYPTO TRNG Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga300ea1f7947f25755a9df1e220236bc3">  293</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA1_HBC_INT               (39U)     </span><span class="comment">/* DMA1 HBC (First Half of Block Complete) Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga894dca240777da654b5aa2dc0d2b0b1c">  294</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA1_BTC_INT               (40U)     </span><span class="comment">/* DMA1 BTC (Block Transfer Complete) Interrupt     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga589e3d25cba9ea3c4bd09cb2aad4d402">  295</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA2_FTC_INT               (41U)     </span><span class="comment">/* DMA2 FTC (Frame Transfer Complete) Interrupt     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4066f5fe491037972e212f65c13a0572">  296</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCAN_LVL1_INT              (42U)     </span><span class="comment">/* MCAN CAN-FD interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4499daf87042e5f4ba313bc907240a8d">  297</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM1_LVL1_INT              (43U)     </span><span class="comment">/* DMM1 level1 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5201310bc4eb8893bd9c56af3a17a6ad">  298</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCAN_MSG0_INT              (44U)     </span><span class="comment">/* MCAN/CAN-FD Message filter interrupt-0           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae6db4db5e6667e9afc69e6529099c5fd">  299</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA2_LFS_INT               (45U)     </span><span class="comment">/* DMA2 Last Frame Complete Interrupt               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9aa0513380e1bd7648a7ee82f13e547b">  300</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCAN_MSG1_INT              (46U)     </span><span class="comment">/* MCAN/CAN-FD Message filter interrupt-1           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4595d8589c86fccfead4724f55d89b2e">  301</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_FPU_INT                    (47U)     </span><span class="comment">/* Floating point unit Interrupt                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga360558e4e0fa4b0cda2a4047cb71fdf1">  302</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GPIO2_INT                  (48U)     </span><span class="comment">/* GPIO Interrupt Req2                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga039cc78b93f108e2ac2bd608be9f40a4">  303</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA2_HBC_INT               (49U)     </span><span class="comment">/* DMA2 HBC (First Half of Block Complete) Interrupt  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad59111abea3eb27e737011f3bcd372b6">  304</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA2_BTC_INT               (50U)     </span><span class="comment">/* DMA2 BTC (Block Transfer Complete) Interrupt     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga874096f9fda10729c3bce1c85c4ae3ae">  305</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA2_BUS_ERR_INT           (51U)     </span><span class="comment">/* DMA2 Bus Error Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga93901005903f72d97de56959ff814017">  306</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DSS2MSS_SW1_INT            (52U)     </span><span class="comment">/* DSS to MSS Software triggered Interrupt-2        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8f62a083f576bdad1b4e38e28c2444d4">  307</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CRYPTO_PKA_INT             (53U)     </span><span class="comment">/* PKA module interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga66ced4454f95b521a773dfcb992753d0">  308</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CRYPTO_AESS_INT            (54U)     </span><span class="comment">/* AES-S module interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2689b2bee99fc8c1620b9cf1399104c4">  309</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCAN_MSG2_INT              (55U)     </span><span class="comment">/* MCAN/CAN-FD Message filter interrupt-2           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa4b6376b692f444ab61e381647534359">  310</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CRYPTO_AESP_INT            (56U)     </span><span class="comment">/* AES-P module interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1a2f63f19734991585045f44e9e6238e">  311</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM2_LVL0_INT              (57U)     </span><span class="comment">/* DMM2 level0 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac26ff847e546cb2340b318804e980179">  312</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM2_LVL1_INT              (58U)     </span><span class="comment">/* DMM2 level1 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae102518ef48273106da9b1b9a995a696">  313</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT  (59U)     </span><span class="comment">/* DSS to MSS Mailbox full Interrupt                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab10d221113e05812d1a6c3e042ebdc76">  314</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT (60U)     </span><span class="comment">/* DSS to MSS Mailbox empty Interrupt               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1d0a0eff86c0376fd7aa3e1167789352">  315</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DSS2MSS_SW2_INT            (61U)     </span><span class="comment">/* DSS to MSS Software triggered Interrupt-2        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaba42f15e8011891ed87a962f0f51338">  316</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DEBUGSS_INT                (62U)     </span><span class="comment">/* DebugSS Interrupt                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga69c05d342d94321b572c1325f8faea45">  317</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_GEM_STC_INT                (63U)     </span><span class="comment">/* GEM STC done Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3633fa2a912bc835953f6e773dce4720">  318</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SCIA_LVL0_INT              (64U)     </span><span class="comment">/* UARTA Interrupt Req0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadfc8817917c16c168535f0226e0cf275">  319</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SCIB_LVL0_INT              (65U)     </span><span class="comment">/* UARTB Interrupt Req0                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga44b7f3431a95a13ad012cd8e94239b19">  320</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_I2C_LVL0_INT               (66U)     </span><span class="comment">/* I2C Level 0 Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1ef18caa99a5cd9ab058ff11f79c3150">  321</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM_34_INT                 (67U)     </span><span class="comment">/* DMM interrupt 34                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga846210f643aeb6b5b11bfdf298989710">  322</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM_35_INT                 (68U)     </span><span class="comment">/* DMM interrupt 35                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga199deb02c09ba5a0cf14ebaa51cfc0b5">  323</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM_36_INT                 (69U)     </span><span class="comment">/* DMM interrupt 36                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga055eca1a7bc17c46dc57bd1f4b423e55">  324</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA1_BUS_ERR_INT           (70U)     </span><span class="comment">/* DMA1 BUS error Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0dad8d08fbb88993ca9312a757f5c322">  325</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM_30_INT                 (71U)     </span><span class="comment">/* DMM interrupt 30                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad8d9e3073e284d72126f5720bd80781c">  326</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM_33_INT                 (73U)     </span><span class="comment">/* DMM interrupt 33                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacf001dd0ce3fafbd34c1538b314bae12">  327</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SCIA_LVL1_INT              (74U)     </span><span class="comment">/* UARTA Interrupt Req1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga21e035a3a941ee0880e286ed24f03774">  328</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SCIB_LVL1_INT              (75U)     </span><span class="comment">/* UARTB Interrupt Req1                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga57f2d79e6a76b4fa635be79d08abb736">  329</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SYS_SW0_INT                (76U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1513a273a4311f85f05ae3a24920a63d">  330</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SYS_SW1_INT                (77U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga083bf597bcb1cfd6872ff658eead3955">  331</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SYS_SW2_INT                (78U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8640b75d609b08d3bc13896f0bb0ba45">  332</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SYS_SW3_INT                (79U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafb335180c681bf5e4ddecd544e20f31f">  333</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CCCA_DONE_INT              (80U)     </span><span class="comment">/* CCC-A Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf24be9cf3d57cdb8c94597f5ac4a7e0c">  334</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CCCB_DONE_INT              (81U)     </span><span class="comment">/* CCC-B Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8608d9ff063c98c8cbe7605447c8b954">  335</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCCA_DONE_INT              (82U)     </span><span class="comment">/* DCC-A Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7bbd4492bbdcc3efaee5e0b1e4443b88">  336</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCCB_DONE_INT              (83U)     </span><span class="comment">/* DCC-B Done Interrupt                             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad974f58cc5d388506d893292300061d7">  337</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SYS_SW5_INT                (84U)     </span><span class="comment">/* VIM Line for System SW Interrupt                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0977ffd653ebe1e5b50a0294a7b57147">  338</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_PBIST_IRQ_INT              (85U)     </span><span class="comment">/* PBIST IRQ Interrupt                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaba76641c64ee1d57774a1d90fa08ba45">  339</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM_32_INT                 (86U)     </span><span class="comment">/* DMM interrupt 32                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab07433e0c7406ffd6973697dac20569b">  341</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT  (95U)     </span><span class="comment">/* software Interrupt request-0 from BSS to MSS       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8e490ac53299c18078539fa4ae57b945">  342</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT (96U)     </span><span class="comment">/* software Interrupt request-1 from BSS to MSS     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae5c492b8b7c9e91c9e067dcf257c9945">  343</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_ADC_VALID_INT              (97U)     </span><span class="comment">/* ADC valid Fall Interrupt                         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* The following share same interrupt line */</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga847f3ab6c3db605ce54729306e566955">  346</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM_29_INT                 (98U)     </span><span class="comment">/* DMM Interrupt 29 Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafebf0c532016644b4e9745c9531ff632">  347</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_FRAME_START_INT            (98U)     </span><span class="comment">/* Frame Start Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga60800cd7ee79d6a3d40466bd7b21259f">  349</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CHIRP_START_INT            (99U)     </span><span class="comment">/* Chirp Start Interrupt                            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafa6b7251686fbbf45cf0038dfff682fa">  350</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CHIRP_END_INT              (100U)    </span><span class="comment">/* Chirp End Interrupt                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab179988bea6bfee643fc46b0ef940a33">  351</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_FRAME_END_INT              (101U)    </span><span class="comment">/* Frame End Interrupt                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa0aadaa958fea57be2cd32101d92fc88">  352</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM1_1_INT                (104U)    </span><span class="comment">/* ePWM1 interrupt-1                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6a1a8ca9ce141d2fc998235eb0523529">  353</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_STC_DONE_INT               (105U)    </span><span class="comment">/* STC Done Interrupt                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9aa8bec85d0d04c31a62ecb61ac4bb29">  354</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM1_2_INT                (107U)    </span><span class="comment">/* ePWM1 interrupt-2                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae1e9d3e0be1a187b3b21cfab71550a11">  355</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM2_1_INT                (108U)    </span><span class="comment">/* ePWM2 interrupt-1                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga918463c352ad22d96fc90c2da85a92fe">  356</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM2_2_INT                (109U)    </span><span class="comment">/* ePWM2 interrupt-2                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga19e4e2f96e4db9d344ee7a6dc1b42b5f">  357</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM3_1_INT                (110U)    </span><span class="comment">/* ePWM3 interrupt-1                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac27af23693e0be5d57dbbe304b378a1d">  358</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EPWM3_2_INT                (111U)    </span><span class="comment">/* ePWM3 interrupt-2                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad96dceecb1cbb3f3c579813cb5c4df61">  359</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPTC0_DONE_INT        (112U)    </span><span class="comment">/* TPTC-0 Interrupt                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga69ba21cdb90c8bea93348d8d0e2153cf">  360</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPTC0_ERROR_INT       (113U)    </span><span class="comment">/* TPTC-0 Error  Interrupt                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga14dd4195f4d2def847b1805b72723d4b">  361</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPTC1_DONE_INT        (114U)    </span><span class="comment">/* TPTC-1 Interrupt                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1e219bd9f1df5ad3e5173c92d2b53aa7">  362</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPTC1_ERROR_INT       (115U)    </span><span class="comment">/* TPTC-1 Error Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaede1cb69413e5ead4d09bb519bce4b13">  363</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPCC0_DONE_INT        (116U)    </span><span class="comment">/* TPCC-0 Interrupt                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga960d01f5ff80888f069de576248a1ef7">  364</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EDMA_TPCC0_ERROR_INT       (117U)    </span><span class="comment">/* TPCC-0 Error Interrupt                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa8a725a3c03777d41cbf427e6985efa8">  365</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CBUFF_INT                  (118U)    </span><span class="comment">/* Common Buffer Interrupt                          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga785492b25a17f3adea706ac80e4f31c1">  366</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CBUFF_ERR_INT              (120U)    </span><span class="comment">/* Common Buffer Error Interrupt                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaed7030d9bbd4d9303e195035b33f227">  367</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMM_37_INT                 (121U)    </span><span class="comment">/* DMM interrupt 37                                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae0251f8a8e9431083a8cead273c72e66">  368</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSPSS_FRAME_START_INT          (122U)    </span><span class="comment">/* Frame start Interrupt routed to DSPSS            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4acbea2cddc7c0dcf4045c1d62e0920b">  369</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CHIRP_AVAIL_IRQ            (123U)    </span><span class="comment">/* Chirp Available Interrupt                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga69868c197f16275054627a0f4b88a37c">  370</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSPSS_PBIST_DONE_INT           (124U)    </span><span class="comment">/* DSPSS PBIST done Interrupt                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; <span class="comment">//SOC_XWR16XX_MSS_INTERRUPTS_MAP</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> * MSS ESM Interrupt mapping</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/* Group 1 Errors */</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#aa4ac076ce26b8ae6e97ee106d8e37259">  378</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_ANA_LIMP_MODE_ESM                   (63U)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a3026e4d1f1578776616ae1a77506a5d1">  379</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCCB_ERR_ESM                        (62U)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#adf649ae24b1e3e4fcc34f695f8d6a0c2">  380</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_BSS2MSS_FATAL_ERR_ESM       (61U)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a07d04f24054cd8b0478a03edec583dd1">  381</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_BSS2MSS_REPAIR_ERR_ESM      (60U)</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a237eabf84aea22dfb64c7b44c8393cd4">  382</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_MSS2BSS_FATAL_ERR_ESM       (59U)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ad95c25a033662d3c547656dffc391d7f">  383</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_MSS2BSS_REPAIR_ERR_ESM      (58U)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a00532303cd40140fee634a19b374151d">  384</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_BSS_CRITICAL_ERR_ESM                (57U)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a1be67541c0972bc501f4f35f68313b4b">  385</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_BSS_TO_MSS_HI_ESM                   (56U)</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a81169335e6071d2fa42f91047ee14014">  386</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CLOCK_SUPPLY_ERR_ESM                (55U)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a98888d7ee78897f27324630d183533ff">  387</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_BSS_TO_MSS_LO_ESM                   (54U)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a4a50eda345eb0152dc56a6e6e0242fbd">  388</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_DSS2MSS_FATAL_ESM           (53U)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#adb36a7259a05d29a4dc629fbcabda361">  389</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_DSS2MSS_REPAIR_ESM          (52U)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#af52236d5f9b938f2f1bf349547184551">  390</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCAN_MEM_FATAL_ERR_ESM              (51U)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a5f078257dc82c70985f495bd9d8f931b">  391</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCAN_MEM_REPAIR_ERR_ESM             (50U)</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a53d5fae0211636346f12ffa7b4df5303">  392</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MIBSPIB_MEM_FATAL_ERR_ESM           (49U)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ad7eff4b46683dcccbdec4d079a9c5e1c">  393</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCRC_ERR_ESM                        (48U)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#af9f0a080bb1168f794acdbb8fdaa0aee">  394</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MCAN_EXT_TIMESTAMP_ERR_ESM          (47U)</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ace42ee300be26d558a2938c6ab3686a6">  395</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA2_WRERR_INT_PLS_ERR_ESM          (46U)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ab65241576783fcbb71065ba4decc1b85">  396</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MIBSPIB_MEM_REPAIR_ERR              (45U)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#afe7792a0c2bc1a6526b3436a6aa4b9d8">  397</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_MSS2DSS_FATAL_ERR           (43U)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a2203fc1d5e05302837c393920c0323c1">  398</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_MSS2DSS_REPAIR_ERR          (42U)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#abae2d581bb1bf50f5ab6b865f76d0369">  399</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DSS_ESM_GP1_ERR_ESM                 (41U)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a4851d5e870f8bf5a035345b1eafa5460">  400</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DSS_CBUFF_SAFETY_ERR_ESM            (38U)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#aa4820c6fe48e3edd83f0612836e9e68d">  401</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DSS_GP2_ERR_ESM                     (37U)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ac1f1eecc3c64108d7a6b7c902abb1812">  402</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DSS_TPTC1_WR_MPU_ERR_ESM            (36U)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a2828ec68a2e2d6d65f0656c64f7cd280">  403</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DSS_TPTC1_RD_MPU_ERR_ESM            (35U)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a233f5bbaa17a584dba7a3c7c72f55cd6">  404</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_HVMODE_ERR_ESM                      (34U)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ada5980b08ed77c6c160d449a832b8f5e">  405</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCAN_RAM_REPAIR_ERR_ESM             (33U)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#af0a4a8d7b61ba945957de8236f7742a5">  406</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMA_REPAIR_ERR_ESM                 (32U)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a7e9460193bf406cdb870a733cafd6401">  407</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCCA_ERR_ESM                        (30U)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a74768005cb8248648c5e60b081504c32">  408</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DSS_TPTC0_WR_MPU_ERR_ESM            (29U)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ac58dd146bb88c8511e47c47fa1b58cac">  409</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMB1_REPAIR_ESM                    (28U)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a60b781e4c04e477f7f4ac37f1ce9f649">  410</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_STC_ERR_ESM                         (27U)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a11eb27e569c9c4e970129fac0f6723d5">  411</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMB0_REPAIR_ESM                    (26U)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a58b4495fbb2dfae13054c825ca47b717">  412</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MIBSPIA_MEM_REPAIR_ERR_ESM          (25U)</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a67ff92361209f5373a15a601d1cec530">  413</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA2_MEM_PARITY_ERR_ESM             (24U)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a707e47795cef6a8f76e6e854c2b5a984">  414</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA2_MPU_ERR_ESM                    (23U)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a2bc2cfb46dd239519410bc2e9892c099">  415</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_FRC_COMP_ERR_ESM                    (22U)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a48c4ac13e25baad16d8346a478aabcce">  416</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DCAN_RAM_FATAL_ERR_ESM              (21U)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a35c5a8d4976b815a2d0476ac92f0d14a">  417</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_VIM_RAM_REPAIR_ERR_ESM              (20U)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#aea5351be6ee34a3c445e08504580ddac">  418</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_DSS_TPTC0_RD_MPU_ERR_ESM                (18U)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a3e5d446f57894d845fa0811f3bee5810">  419</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MIBSPIA_MEM_FATAL_ERR_ESM           (17U)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a147ff0112ab8f5530c99696b175f4d07">  420</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SECURE_RAM_FATAL_ERR_ESM            (16U)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a82b45d0e38b16529960176d2ef372900">  421</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_VIM_RAM_FATAL_ERR_ESM               (15U)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a3d07b32db0ed927e9a97ee03e3b7bf87">  422</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_SECURE_RAM_REPAIR_ERR_ESM           (14U)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a558963d060c34ce63384ca6d63314a06">  423</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA1_WRERR_INT_PLS_ERR_ESM          (13U)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ae27226798b7084d72d6463feebb49aa4">  424</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_BSS2DSS_FATAL_ERR_ESM       (12U)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a5f2ccb78b92e1c46ff34ebd74c262284">  425</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_BSS2DSS_REPAIR_ERR_ESM      (11U)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ad70de27990b237ac4d2718c4d09dca44">  426</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_DSS2BSS_FATAL_ESM           (10U)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a26a9dae89c3f8425b75f490ca169d999">  427</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CBUFF_ECC_FATAL_ERR_ESM             (9U)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a036776124d48bc723f657bdcce25bd63">  428</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CBUFF_ECC_REPAIR_ERR_ESM            (8U)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a99f962fc7d34386e88eba526bb4dca0e">  429</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TPCC_PARITY_ERR_ESM                 (7U)</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a71f8c235560b8e96435a6d5f8b721383">  430</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MAILBOX_DSS2BSS_REPAIR_ERR_ESM      (5U)</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ad962a0d6256277a5828ae0f180bb8317">  431</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CCCB_ERR_ESM                        (4U)</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#aa13ada9c43c48a8e09763732e664c83b">  432</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA_MEM_PARITY_ERR_ESM              (3U)</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a15337faf21f6949a5a0c2ced82dc7f6e">  433</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_DMA_MPU_ERR_ESM                     (2U)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a6ce73adbce4374944818ca66f2b3de16">  434</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_CCCA_ERR_ESM                        (1U)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#aa5159180337666fe095efd695427fda8">  435</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_NERROR_PAD_IN_ESM                   (0U)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* Group 2 Errors */</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#aa5fcdb7880417611d10cc9ce23f3940d">  438</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_WDT_NMI_REQ_ESM              (24U)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#aaa263e711f93948a1246960f9e57a1f3">  439</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_MSS_CR4_LIVELOCK_ESM         (16U)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#ab499f62d71647a133645588932f71f8a">  440</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMB1_PARITY_ERR_ESM         (8U )</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a668203e2ee33e7b3fc4fccf7e6715380">  441</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMB0_PARITY_ERR_ESM         (6U )</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a378f9e017dd2a7265f727b66031c959b">  442</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMA_PARITY_ERR_ESM          (4U )</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* Group 3 Errors */</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a3a00d203e6eab21496a55176d9681ff1">  445</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMA_UNCORR_ERR_ESM          (7U )</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a16beef67903ba44bf365c5570828b257">  446</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMB1_UNCORR_ERR_ESM         (5U )</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a5139153fc10541eae3f852aca6b635af">  447</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_TCMB0_UNCORR_ERR_ESM         (3U )</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a281425c805ba70439ae58d8d9e564052">  448</a></span>&#160;<span class="preprocessor">#define SOC_XWR16XX_MSS_EFC_AUTOLOAD_ERROR_ESM       (1U )</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> * MSS - CLOCK settings</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; <span class="comment">/* Sys_vclk : 200MHz */</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a55a85c62a1ecff16de2b2e5294f7a40a">  455</a></span>&#160;<span class="preprocessor">#define MSS_SYS_VCLK                  200000000U</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a3899c00b64c780821465179f7edfb6f2">  456</a></span>&#160;<span class="preprocessor">#define R4F_CLOCK_MHZ                 200U</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> * MSS - Peripheral number of instance definition</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx__mss_8h.html#a3da9b32242127e8e21da90d828801328">  461</a></span>&#160;<span class="preprocessor">#define DMA_NUM_INSTANCES            (2U)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* Note: Number of instances of CC, TC, param sets are defined in sys_common_xwr16xx.h */</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3ca06e75cd87920fd7d9934482b4f6fa">  475</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TRANSFER_COMPLETE_INTR_ID   SOC_XWR16XX_MSS_EDMA_TPCC0_DONE_INT</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81edc192f4386770999a123f05fe6859">  476</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_ERRROR_INTR_ID              SOC_XWR16XX_MSS_EDMA_TPCC0_ERROR_INT</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf4468d3f8b6ce3fa0aaf7e0298744c62">  477</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC0_ERRROR_INTR_ID          SOC_XWR16XX_MSS_EDMA_TPTC0_ERROR_INT</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga18144b07e760406ab00c28e6f497a6bc">  478</a></span>&#160;<span class="preprocessor">#define EDMA_CC0_TC1_ERRROR_INTR_ID          SOC_XWR16XX_MSS_EDMA_TPTC1_ERROR_INT</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160; <span class="comment">/* end defgroup EDMA_HW_DEFS */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #if (defined(SOC_XWR16XX) &amp;&amp; defined(SUBSYS_MSS) ) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;}</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYS_COMMON_XWR16XX_MSS_H */</span><span class="preprocessor"></span></div><div class="ttc" id="sys__common__xwr16xx__mss_8h_html_adff5131d83e9897accd683c66b633b48"><div class="ttname"><a href="sys__common__xwr16xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a></div><div class="ttdeci">static void MEM_BARRIER(void)</div><div class="ttdoc">Ensures that data transfer has finished. </div><div class="ttdef"><b>Definition:</b> <a href="sys__common__xwr16xx__mss_8h_source.html#l00052">sys_common_xwr16xx_mss.h:52</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
