Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 07 00:25:04 2017
| Host         : DRIVER-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -rpx zsys_wrapper_timing_summary_routed.rpx
| Design       : zsys_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.317        0.000                      0                22135        0.012        0.000                      0                22019       -0.807       -2.085                       5                  9131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 3.375}        6.749           148.170         
clk_fpga_1                               {0.000 4.875}        9.750           102.564         
clk_fpga_2                               {0.000 2.500}        5.000           200.000         
clk_fpga_3                               {0.000 40.714}       81.428          12.281          
csi_clk                                  {0.000 10.000}       20.000          50.000          
  pclk                                   {10.000 50.000}      80.000          12.500          
zsys_i/video_out/clk_wiz_1/inst/clk_in1  {0.000 4.875}        9.750           102.564         
  clk_out1_zsys_clk_wiz_1_0              {0.000 6.739}        13.477          74.199          
  clk_out2_zsys_clk_wiz_1_0              {0.000 3.369}        6.739           148.397         
  clk_out3_zsys_clk_wiz_1_0              {0.000 0.674}        1.348           741.987         
  clkfbout_zsys_clk_wiz_1_0              {0.000 39.000}       78.000          12.821          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     0.317        0.000                      0                16028        0.012        0.000                      0                16028        0.875        0.000                       0                  6445  
clk_fpga_1                                                                                                                                                                                 7.595        0.000                       0                     1  
clk_fpga_2                                     0.699        0.000                      0                   89        0.151        0.000                      0                   89        0.264        0.000                       0                    42  
csi_clk                                                                                                                                                                                   17.845        0.000                       0                     8  
  pclk                                        38.618        0.000                      0                  607        0.106        0.000                      0                  607       39.020        0.000                       0                   378  
zsys_i/video_out/clk_wiz_1/inst/clk_in1                                                                                                                                                    2.875        0.000                       0                     1  
  clk_out1_zsys_clk_wiz_1_0                    3.248        0.000                      0                 4894        0.028        0.000                      0                 4894        5.489        0.000                       0                  2174  
  clk_out2_zsys_clk_wiz_1_0                    1.430        0.000                      0                  147        0.133        0.000                      0                  147        2.869        0.000                       0                    73  
  clk_out3_zsys_clk_wiz_1_0                                                                                                                                                               -0.807       -2.085                       5                     6  
  clkfbout_zsys_clk_wiz_1_0                                                                                                                                                               22.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk                       clk_fpga_0                      78.690        0.000                      0                   10                                                                        
clk_out1_zsys_clk_wiz_1_0  clk_fpga_0                      11.157        0.000                      0                   44                                                                        
clk_fpga_0                 pclk                             5.469        0.000                      0                   10                                                                        
clk_fpga_0                 clk_out1_zsys_clk_wiz_1_0        5.351        0.000                      0                   52                                                                        
clk_out1_zsys_clk_wiz_1_0  clk_out2_zsys_clk_wiz_1_0        3.538        0.000                      0                   30        0.054        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_fpga_0                 clk_fpga_0                       1.285        0.000                      0                  185        0.339        0.000                      0                  185  
**async_default**          clk_out1_zsys_clk_wiz_1_0  clk_out1_zsys_clk_wiz_1_0       10.522        0.000                      0                    4        0.439        0.000                      0                    4  
**async_default**          clk_out2_zsys_clk_wiz_1_0  clk_out2_zsys_clk_wiz_1_0        4.899        0.000                      0                   17        0.436        0.000                      0                   17  
**async_default**          pclk                       pclk                            77.394        0.000                      0                   48        0.437        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.450ns (23.927%)  route 4.610ns (76.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.508 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=38, routed)          4.610     9.133    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_wdata[24]
    SLICE_X40Y52         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.567     9.508    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y52         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][24]/C
                         clock pessimism              0.116     9.624    
                         clock uncertainty           -0.107     9.517    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)       -0.067     9.450    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][24]
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.450ns (24.280%)  route 4.522ns (75.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 9.427 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=37, routed)          4.522     9.045    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_wdata[27]
    SLICE_X25Y50         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.486     9.427    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X25Y50         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][27]/C
                         clock pessimism              0.116     9.543    
                         clock uncertainty           -0.107     9.436    
    SLICE_X25Y50         FDRE (Setup_fdre_C_D)       -0.058     9.378    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][27]
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 1.450ns (23.922%)  route 4.611ns (76.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.507 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=38, routed)          4.611     9.134    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_wdata[24]
    SLICE_X38Y50         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.566     9.507    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X38Y50         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][24]/C
                         clock pessimism              0.116     9.623    
                         clock uncertainty           -0.107     9.516    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)       -0.045     9.471    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[3][24]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 1.450ns (24.212%)  route 4.539ns (75.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 9.427 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=37, routed)          4.539     9.062    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_wdata[27]
    SLICE_X24Y51         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.486     9.427    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X24Y51         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][27]/C
                         clock pessimism              0.116     9.543    
                         clock uncertainty           -0.107     9.436    
    SLICE_X24Y51         FDRE (Setup_fdre_C_D)       -0.028     9.408    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][27]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 1.450ns (23.985%)  route 4.595ns (76.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 9.516 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=40, routed)          4.595     9.118    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_wdata[6]
    SLICE_X37Y41         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.574     9.516    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X37Y41         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][6]/C
                         clock pessimism              0.130     9.645    
                         clock uncertainty           -0.107     9.538    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)       -0.062     9.476    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[6][6]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 1.450ns (24.084%)  route 4.571ns (75.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.507 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=38, routed)          4.571     9.093    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_wdata[24]
    SLICE_X39Y50         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.566     9.507    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X39Y50         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][24]/C
                         clock pessimism              0.116     9.623    
                         clock uncertainty           -0.107     9.516    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)       -0.061     9.455    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][24]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.450ns (24.393%)  route 4.494ns (75.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 9.431 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=37, routed)          4.494     9.017    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_wdata[27]
    SLICE_X27Y51         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.490     9.431    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X27Y51         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][27]/C
                         clock pessimism              0.116     9.547    
                         clock uncertainty           -0.107     9.440    
    SLICE_X27Y51         FDRE (Setup_fdre_C_D)       -0.061     9.379    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][27]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.450ns (24.101%)  route 4.566ns (75.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 9.516 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=40, routed)          4.566     9.089    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_wdata[7]
    SLICE_X37Y42         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.574     9.516    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X37Y42         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][7]/C
                         clock pessimism              0.130     9.645    
                         clock uncertainty           -0.107     9.538    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)       -0.081     9.457    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][7]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 1.450ns (24.046%)  route 4.580ns (75.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 9.512 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=40, routed)          4.580     9.103    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_wdata[4]
    SLICE_X41Y36         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.571     9.512    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X41Y36         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][4]/C
                         clock pessimism              0.130     9.642    
                         clock uncertainty           -0.107     9.535    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)       -0.058     9.477    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][4]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.450ns (24.189%)  route 4.544ns (75.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.507 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=38, routed)          4.544     9.067    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X37Y51         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.566     9.507    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X37Y51         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]/C
                         clock pessimism              0.116     9.623    
                         clock uncertainty           -0.107     9.516    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)       -0.067     9.449    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  0.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.368%)  route 0.208ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.564     0.905    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X14Y48         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=1, routed)           0.208     1.254    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/ipif_proc_Addr_int[4]
    SLICE_X15Y51         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.831     1.201    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X15Y51         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.070     1.242    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.169%)  route 0.210ns (59.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.564     0.905    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X14Y48         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/Q
                         net (fo=2, routed)           0.210     1.256    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/ipif_proc_Addr_int[7]
    SLICE_X11Y53         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.833     1.203    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X11Y53         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X11Y53         FDRE (Hold_fdre_C_D)         0.066     1.240    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.064%)  route 0.220ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.567     0.908    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X13Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=1, routed)           0.220     1.268    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/ipif_proc_RNW
    SLICE_X14Y50         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.831     1.201    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X14Y50         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.070     1.242    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.318%)  route 0.165ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.586     0.927    zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148     1.075 r  zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.165     1.239    zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X3Y51          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.853     1.223    zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.013     1.207    zsys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.559     0.900    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X27Y14         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]/Q
                         net (fo=1, routed)           0.108     1.148    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_dre2ibtt_tdata[18]
    RAMB36_X1Y2          RAMB36E1                                     r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.871     1.241    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X1Y2          RAMB36E1                                     r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[27])
                                                      0.155     1.115    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.041%)  route 0.240ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.564     0.905    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X13Y54         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][9]/Q
                         net (fo=1, routed)           0.240     1.285    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[9]
    SLICE_X15Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.832     1.202    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X15Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.078     1.251    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.525%)  route 0.225ns (61.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.558     0.899    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y10         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[19]/Q
                         net (fo=2, routed)           0.225     1.264    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[19]
    SLICE_X18Y12         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.827     1.197    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y12         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[19]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X18Y12         FDRE (Hold_fdre_C_D)         0.066     1.229    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.036%)  route 0.230ns (61.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.558     0.899    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y11         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[21]/Q
                         net (fo=2, routed)           0.230     1.269    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[21]
    SLICE_X18Y12         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.827     1.197    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y12         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[21]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X18Y12         FDRE (Hold_fdre_C_D)         0.070     1.233    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.847%)  route 0.210ns (56.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.552     0.893    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X20Y30         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[4]/Q
                         net (fo=2, routed)           0.210     1.267    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/reg_module_vsize_reg[12][4]
    SLICE_X25Y29         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.817     1.187    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X25Y29         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.070     1.223    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.593%)  route 0.244ns (63.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.561     0.902    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X18Y53         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][8]/Q
                         net (fo=1, routed)           0.244     1.287    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[8]
    SLICE_X17Y47         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.832     1.202    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X17Y47         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.070     1.243    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.375 }
Period(ns):         6.749
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         6.749       1.750      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB36_X1Y2      zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.749       3.805      RAMB36_X1Y2      zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB36_X2Y5      zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.749       4.173      RAMB36_X1Y0      zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.749       4.173      RAMB36_X0Y0      zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.749       4.173      RAMB36_X0Y0      zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.749       4.173      RAMB18_X1Y8      zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.749       4.173      RAMB18_X1Y8      zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.749       4.173      RAMB36_X2Y3      zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         3.374       0.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         3.375       0.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X4Y20      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X4Y20      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X4Y20      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X4Y20      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X4Y20      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X4Y20      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.374       2.124      SLICE_X4Y20      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.374       2.124      SLICE_X4Y20      zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         3.374       0.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         3.375       0.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X0Y1       zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X0Y1       zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y19     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y19     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y19     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y19     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y19     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X20Y19     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.875 }
Period(ns):         9.750
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         9.750       7.595      BUFGCTRL_X0Y6  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.532%)  route 2.847ns (77.468%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.736     3.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=7, routed)           1.053     4.553    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_3/O
                         net (fo=3, routed)           0.555     5.232    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_1_in
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.356 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4/O
                         net (fo=2, routed)           0.537     5.893    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.702     6.719    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1_n_0
    SLICE_X42Y21         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y21         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.269     8.025    
                         clock uncertainty           -0.083     7.942    
    SLICE_X42Y21         FDSE (Setup_fdse_C_S)       -0.524     7.418    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.418    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.828ns (22.774%)  route 2.808ns (77.226%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.736     3.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=7, routed)           1.053     4.553    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_3/O
                         net (fo=3, routed)           0.555     5.232    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_1_in
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.356 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4/O
                         net (fo=2, routed)           0.537     5.893    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.663     6.680    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1_n_0
    SLICE_X42Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X42Y22         FDSE (Setup_fdse_C_S)       -0.524     7.416    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.828ns (22.774%)  route 2.808ns (77.226%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.736     3.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=7, routed)           1.053     4.553    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_3/O
                         net (fo=3, routed)           0.555     5.232    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_1_in
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.356 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4/O
                         net (fo=2, routed)           0.537     5.893    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.663     6.680    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1_n_0
    SLICE_X42Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X42Y22         FDSE (Setup_fdse_C_S)       -0.524     7.416    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.828ns (22.774%)  route 2.808ns (77.226%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.736     3.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=7, routed)           1.053     4.553    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_3/O
                         net (fo=3, routed)           0.555     5.232    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_1_in
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.356 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4/O
                         net (fo=2, routed)           0.537     5.893    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.663     6.680    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1_n_0
    SLICE_X42Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X42Y22         FDSE (Setup_fdse_C_S)       -0.524     7.416    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.532%)  route 2.847ns (77.468%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.736     3.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=7, routed)           1.053     4.553    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_3/O
                         net (fo=3, routed)           0.555     5.232    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_1_in
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.356 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4/O
                         net (fo=2, routed)           0.537     5.893    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.702     6.719    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1_n_0
    SLICE_X43Y21         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y21         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.269     8.025    
                         clock uncertainty           -0.083     7.942    
    SLICE_X43Y21         FDSE (Setup_fdse_C_S)       -0.429     7.513    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.828ns (22.774%)  route 2.808ns (77.226%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.736     3.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=7, routed)           1.053     4.553    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_3/O
                         net (fo=3, routed)           0.555     5.232    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_1_in
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.356 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4/O
                         net (fo=2, routed)           0.537     5.893    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.663     6.680    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1_n_0
    SLICE_X43Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X43Y22         FDSE (Setup_fdse_C_S)       -0.429     7.511    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.828ns (22.774%)  route 2.808ns (77.226%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.736     3.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=7, routed)           1.053     4.553    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_3/O
                         net (fo=3, routed)           0.555     5.232    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_1_in
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.356 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4/O
                         net (fo=2, routed)           0.537     5.893    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.663     6.680    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1_n_0
    SLICE_X43Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X43Y22         FDSE (Setup_fdse_C_S)       -0.429     7.511    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.828ns (22.774%)  route 2.808ns (77.226%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.736     3.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=7, routed)           1.053     4.553    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_3/O
                         net (fo=3, routed)           0.555     5.232    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_1_in
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.356 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4/O
                         net (fo=2, routed)           0.537     5.893    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.663     6.680    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1_n_0
    SLICE_X43Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X43Y22         FDSE (Setup_fdse_C_S)       -0.429     7.511    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.828ns (23.169%)  route 2.746ns (76.831%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.736     3.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=7, routed)           1.053     4.553    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_3/O
                         net (fo=3, routed)           0.555     5.232    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_1_in
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.356 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4/O
                         net (fo=2, routed)           0.537     5.893    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.601     6.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1_n_0
    SLICE_X43Y24         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.559     7.752    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y24         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.269     8.020    
                         clock uncertainty           -0.083     7.937    
    SLICE_X43Y24         FDSE (Setup_fdse_C_S)       -0.429     7.508    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.828ns (23.276%)  route 2.729ns (76.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.736     3.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=7, routed)           1.053     4.553    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state[3]_i_3/O
                         net (fo=3, routed)           0.555     5.232    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_1_in
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.356 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4/O
                         net (fo=2, routed)           0.537     5.893    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     6.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.584     6.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1_n_0
    SLICE_X41Y24         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.559     7.752    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y24         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.269     8.020    
                         clock uncertainty           -0.083     7.937    
    SLICE_X41Y24         FDSE (Setup_fdse_C_S)       -0.429     7.508    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.579     0.919    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y25         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[2]/Q
                         net (fo=2, routed)           0.070     1.130    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg_n_0_[2]
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.175 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000     1.175    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_0_in__0[2]
    SLICE_X40Y25         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.845     1.215    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y25         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.092     1.025    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/data_err_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.591     0.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/in_delay_clk
    SLICE_X40Y9          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/data_err_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.128     1.059 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/data_err_i_reg[0]/Q
                         net (fo=1, routed)           0.062     1.121    zsys_i/video_in/csi2_d_phy_rx_0/U0/data_err_i_reg_n_0_[0]
    SLICE_X40Y9          LUT2 (Prop_lut2_I0_O)        0.099     1.220 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_i_1/O
                         net (fo=1, routed)           0.000     1.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_i_1_n_0
    SLICE_X40Y9          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.860     1.230    zsys_i/video_in/csi2_d_phy_rx_0/U0/in_delay_clk
    SLICE_X40Y9          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_reg/C
                         clock pessimism             -0.298     0.932    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.091     1.023    zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.579     0.919    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y25         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.119     1.180    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg_n_0_[0]
    SLICE_X40Y25         LUT4 (Prop_lut4_I1_O)        0.045     1.225 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000     1.225    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_0_in__0[1]
    SLICE_X40Y25         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.845     1.215    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y25         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.091     1.024    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.104%)  route 0.123ns (39.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.579     0.919    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y24         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[3]/Q
                         net (fo=23, routed)          0.123     1.184    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/sm_state[3]
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.229 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.229    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[1]_i_1_n_0
    SLICE_X41Y24         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.845     1.215    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y24         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X41Y24         FDSE (Hold_fdse_C_D)         0.091     1.024    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.404%)  route 0.156ns (52.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=8, routed)           0.156     1.218    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X41Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.846     1.216    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.070     1.004    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.719%)  route 0.136ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.579     0.919    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y24         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/Q
                         net (fo=9, routed)           0.136     1.219    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[1]
    SLICE_X41Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.846     1.216    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.066     1.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.253%)  route 0.101ns (30.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/Q
                         net (fo=1, routed)           0.101     1.149    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_0_in[4]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.099     1.248 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay[4]_i_2/O
                         net (fo=1, routed)           0.000     1.248    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay[4]_i_2_n_0
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.846     1.216    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.092     1.026    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.582     0.923    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDSE (Prop_fdse_C_Q)         0.148     1.071 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/Q
                         net (fo=4, routed)           0.101     1.172    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[3]
    SLICE_X42Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.270 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.270    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[4]_i_1_n_0
    SLICE_X42Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.848     1.218    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism             -0.295     0.923    
    SLICE_X42Y22         FDSE (Hold_fdse_C_D)         0.121     1.044    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.582     0.923    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDSE (Prop_fdse_C_Q)         0.128     1.051 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/Q
                         net (fo=4, routed)           0.096     1.147    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[8]
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.099     1.246 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.246    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[9]_i_1_n_0
    SLICE_X43Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.848     1.218    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y22         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism             -0.295     0.923    
    SLICE_X43Y22         FDSE (Hold_fdse_C_D)         0.092     1.015    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.358%)  route 0.156ns (45.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.579     0.919    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y24         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.061 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/Q
                         net (fo=24, routed)          0.156     1.217    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/sm_state[1]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.262 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.262    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[5]_i_1_n_0
    SLICE_X41Y24         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.845     1.215    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y24         FDSE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X41Y24         FDSE (Hold_fdse_C_D)         0.092     1.025    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  zsys_i/video_in/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         5.000       2.640      IDELAY_X0Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X41Y22     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X40Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X40Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X40Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y23     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  zsys_i/video_in/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X42Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X43Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y25     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.delay_set_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y25     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y25     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y22     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y23     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y23     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y23     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y25     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.delay_set_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  csi_clk
  To Clock:  csi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { csi_c_clk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I          n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/I
Min Period  n/a     BUFMRCE/I       n/a            2.155         20.000      17.845     BUFMRCE_X0Y1   zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         20.000      18.333     ILOGIC_X0Y8    zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         20.000      18.333     ILOGIC_X0Y8    zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         20.000      18.333     ILOGIC_X0Y14   zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         20.000      18.333     ILOGIC_X0Y14   zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         20.000      18.334     BUFIO_X0Y1     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         20.000      18.334     BUFR_X0Y1      zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack       38.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.618ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        1.066ns  (logic 0.422ns (39.602%)  route 0.644ns (60.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.416ns = ( 101.416 - 90.000 ) 
    Source Clock Delay      (SCD):    12.796ns = ( 62.796 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    54.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    54.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    55.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    55.321 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    57.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.704 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    59.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    60.128 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    61.043 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.753    62.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.422    63.218 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/Q
                         net (fo=1, routed)           0.644    63.861    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[4]
    SLICE_X43Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.575   101.416    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/C
                         clock pessimism              1.355   102.771    
                         clock uncertainty           -0.035   102.735    
    SLICE_X43Y7          FDRE (Setup_fdre_C_D)       -0.256   102.479    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                        102.479    
                         arrival time                         -63.861    
  -------------------------------------------------------------------
                         slack                                 38.618    

Slack (MET) :             38.629ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        1.267ns  (logic 0.524ns (41.347%)  route 0.743ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.412ns = ( 101.412 - 90.000 ) 
    Source Clock Delay      (SCD):    12.792ns = ( 62.792 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    54.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    54.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    55.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    55.321 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    57.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.704 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    59.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    60.128 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    61.043 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.749    62.792    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.524    63.316 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.743    64.059    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[9]
    SLICE_X42Y13         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.571   101.412    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y13         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.355   102.767    
                         clock uncertainty           -0.035   102.731    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)       -0.043   102.688    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                        102.688    
                         arrival time                         -64.059    
  -------------------------------------------------------------------
                         slack                                 38.629    

Slack (MET) :             38.642ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        1.231ns  (logic 0.459ns (37.284%)  route 0.772ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.416ns = ( 101.416 - 90.000 ) 
    Source Clock Delay      (SCD):    12.796ns = ( 62.796 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    54.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    54.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    55.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    55.321 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    57.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.704 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    59.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    60.128 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    61.043 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.753    62.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.459    63.255 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.772    64.027    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[2]
    SLICE_X43Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.575   101.416    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y7          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.355   102.771    
                         clock uncertainty           -0.035   102.735    
    SLICE_X43Y7          FDRE (Setup_fdre_C_D)       -0.067   102.668    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                        102.668    
                         arrival time                         -64.027    
  -------------------------------------------------------------------
                         slack                                 38.642    

Slack (MET) :             38.693ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        1.231ns  (logic 0.459ns (37.284%)  route 0.772ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.412ns = ( 101.412 - 90.000 ) 
    Source Clock Delay      (SCD):    12.792ns = ( 62.792 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    54.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    54.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    55.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    55.321 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    57.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.704 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    59.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    60.128 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    61.043 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.749    62.792    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.459    63.251 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.772    64.023    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[12]
    SLICE_X42Y13         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.571   101.412    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y13         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.355   102.767    
                         clock uncertainty           -0.035   102.731    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)       -0.016   102.715    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                        102.715    
                         arrival time                         -64.023    
  -------------------------------------------------------------------
                         slack                                 38.693    

Slack (MET) :             38.731ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_valid_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_rxvalidhs_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        1.103ns  (logic 0.459ns (41.623%)  route 0.644ns (58.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.414ns = ( 101.414 - 90.000 ) 
    Source Clock Delay      (SCD):    12.795ns = ( 62.795 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    54.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    54.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    55.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    55.321 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    57.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.704 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    59.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    60.128 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    61.043 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.752    62.795    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X40Y10         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_valid_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.459    63.254 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_valid_reg[0]/Q
                         net (fo=1, routed)           0.644    63.897    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_valid
    SLICE_X40Y11         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_rxvalidhs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.573   101.414    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X40Y11         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_rxvalidhs_reg/C
                         clock pessimism              1.355   102.769    
                         clock uncertainty           -0.035   102.733    
    SLICE_X40Y11         FDRE (Setup_fdre_C_D)       -0.105   102.628    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_rxvalidhs_reg
  -------------------------------------------------------------------
                         required time                        102.628    
                         arrival time                         -63.897    
  -------------------------------------------------------------------
                         slack                                 38.731    

Slack (MET) :             38.874ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.999ns  (logic 0.459ns (45.932%)  route 0.540ns (54.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.417ns = ( 101.417 - 90.000 ) 
    Source Clock Delay      (SCD):    12.796ns = ( 62.796 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    54.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    54.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    55.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    55.321 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    57.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.704 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    59.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    60.128 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    61.043 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.753    62.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.459    63.255 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[3]/Q
                         net (fo=1, routed)           0.540    63.795    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[3]
    SLICE_X40Y5          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.576   101.417    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X40Y5          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[3]/C
                         clock pessimism              1.355   102.772    
                         clock uncertainty           -0.035   102.736    
    SLICE_X40Y5          FDRE (Setup_fdre_C_D)       -0.067   102.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                        102.669    
                         arrival time                         -63.795    
  -------------------------------------------------------------------
                         slack                                 38.874    

Slack (MET) :             38.930ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.979ns  (logic 0.459ns (46.871%)  route 0.520ns (53.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.412ns = ( 101.412 - 90.000 ) 
    Source Clock Delay      (SCD):    12.792ns = ( 62.792 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    54.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    54.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    55.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    55.321 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    57.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.704 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    59.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    60.128 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    61.043 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.749    62.792    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.459    63.251 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.520    63.771    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[13]
    SLICE_X42Y13         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.571   101.412    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y13         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.355   102.767    
                         clock uncertainty           -0.035   102.731    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)       -0.030   102.701    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                        102.701    
                         arrival time                         -63.771    
  -------------------------------------------------------------------
                         slack                                 38.930    

Slack (MET) :             38.937ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.936ns  (logic 0.459ns (49.031%)  route 0.477ns (50.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.416ns = ( 101.416 - 90.000 ) 
    Source Clock Delay      (SCD):    12.796ns = ( 62.796 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    54.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    54.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    55.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    55.321 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    57.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.704 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    59.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    60.128 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    61.043 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.753    62.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.459    63.255 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/Q
                         net (fo=1, routed)           0.477    63.732    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[0]
    SLICE_X41Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.575   101.416    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X41Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/C
                         clock pessimism              1.355   102.771    
                         clock uncertainty           -0.035   102.735    
    SLICE_X41Y8          FDRE (Setup_fdre_C_D)       -0.067   102.668    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                        102.668    
                         arrival time                         -63.732    
  -------------------------------------------------------------------
                         slack                                 38.937    

Slack (MET) :             38.946ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.763ns  (logic 0.422ns (55.334%)  route 0.341ns (44.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.416ns = ( 101.416 - 90.000 ) 
    Source Clock Delay      (SCD):    12.796ns = ( 62.796 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    54.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    54.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    55.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    55.321 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    57.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.704 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    59.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    60.128 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    61.043 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.753    62.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.422    63.218 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.341    63.558    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[6]
    SLICE_X41Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.575   101.416    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X41Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.355   102.771    
                         clock uncertainty           -0.035   102.735    
    SLICE_X41Y8          FDRE (Setup_fdre_C_D)       -0.231   102.504    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                        102.504    
                         arrival time                         -63.558    
  -------------------------------------------------------------------
                         slack                                 38.946    

Slack (MET) :             38.957ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.750ns  (logic 0.422ns (56.285%)  route 0.328ns (43.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.416ns = ( 101.416 - 90.000 ) 
    Source Clock Delay      (SCD):    12.796ns = ( 62.796 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    54.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    54.500 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    55.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    55.321 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    57.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.704 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    59.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    60.128 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    61.043 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.753    62.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.422    63.218 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.328    63.545    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data[5]
    SLICE_X41Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.575   101.416    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X41Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.355   102.771    
                         clock uncertainty           -0.035   102.735    
    SLICE_X41Y8          FDRE (Setup_fdre_C_D)       -0.233   102.502    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                        102.502    
                         arrival time                         -63.545    
  -------------------------------------------------------------------
                         slack                                 38.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.109%)  route 0.251ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 15.607 - 10.000 ) 
    Source Clock Delay      (SCD):    4.472ns = ( 14.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.587    14.472    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X38Y12         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.148    14.620 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[5]/Q
                         net (fo=1, routed)           0.251    14.870    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[5]
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.869    15.607    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.086    14.521    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243    14.764    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -14.764    
                         arrival time                          14.870    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 15.566 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 14.446 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.561    14.446    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.141    14.587 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056    14.642    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[9]
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.829    15.566    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -1.121    14.446    
    SLICE_X31Y11         FDCE (Hold_fdce_C_D)         0.076    14.522    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -14.522    
                         arrival time                          14.642    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns = ( 14.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.562    14.447    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141    14.588 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    14.643    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[0]
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.830    15.567    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -1.121    14.447    
    SLICE_X31Y8          FDCE (Hold_fdce_C_D)         0.075    14.522    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.522    
                         arrival time                          14.643    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 15.566 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 14.446 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.561    14.446    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.141    14.587 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056    14.642    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[5]
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.829    15.566    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -1.121    14.446    
    SLICE_X31Y11         FDCE (Hold_fdce_C_D)         0.075    14.521    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.521    
                         arrival time                          14.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns = ( 14.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.562    14.447    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    14.588 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056    14.643    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[6]
    SLICE_X31Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.830    15.567    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -1.121    14.447    
    SLICE_X31Y9          FDCE (Hold_fdce_C_D)         0.075    14.522    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.522    
                         arrival time                          14.643    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 15.566 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 14.446 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.561    14.446    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X29Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDPE (Prop_fdpe_C_Q)         0.141    14.587 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056    14.642    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d1
    SLICE_X29Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.829    15.566    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X29Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -1.121    14.446    
    SLICE_X29Y11         FDPE (Hold_fdpe_C_D)         0.075    14.521    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                        -14.521    
                         arrival time                          14.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.564ns = ( 15.564 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst/s_aclk
    SLICE_X31Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141    14.586 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    14.641    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/out
    SLICE_X31Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.827    15.564    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/s_aclk
    SLICE_X31Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/Q_reg_reg[0]/C
                         clock pessimism             -1.120    14.445    
    SLICE_X31Y12         FDRE (Hold_fdre_C_D)         0.075    14.520    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.520    
                         arrival time                          14.641    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.775%)  route 0.219ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 15.607 - 10.000 ) 
    Source Clock Delay      (SCD):    4.446ns = ( 14.446 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.561    14.446    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X32Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.164    14.610 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=3, routed)           0.219    14.829    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.869    15.607    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.086    14.521    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    14.704    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -14.704    
                         arrival time                          14.829    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns = ( 14.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.562    14.447    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141    14.588 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    14.643    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[1]
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.830    15.567    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -1.121    14.447    
    SLICE_X31Y8          FDCE (Hold_fdce_C_D)         0.071    14.518    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.518    
                         arrival time                          14.643    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns = ( 14.447 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.562    14.447    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141    14.588 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056    14.643    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]_0[7]
    SLICE_X31Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.830    15.567    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -1.121    14.447    
    SLICE_X31Y9          FDCE (Hold_fdce_C_D)         0.071    14.518    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        -14.518    
                         arrival time                          14.643    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 10.000 50.000 }
Period(ns):         80.000
Sources:            { zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB18_X2Y4    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y5  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         80.000      78.333     ILOGIC_X0Y8    zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         80.000      78.333     ILOGIC_X0Y14   zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X31Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X31Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X34Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X34Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X30Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X31Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X30Y27   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X30Y27   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X34Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X34Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X30Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X31Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X31Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X31Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X34Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X34Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X30Y27   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X30Y27   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X31Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X31Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X30Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X31Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X31Y9    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X31Y9    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X31Y9    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X31Y9    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  zsys_i/video_out/clk_wiz_1/inst/clk_in1
  To Clock:  zsys_i/video_out/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zsys_i/video_out/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.875 }
Period(ns):         9.750
Sources:            { zsys_i/video_out/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.750       8.501      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.750       90.250     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.875       2.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.875       2.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.875       2.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.875       2.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zsys_clk_wiz_1_0
  To Clock:  clk_out1_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 0.642ns (6.828%)  route 8.761ns (93.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.960 - 13.477 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.669     1.669    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y58          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     2.187 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=57, routed)          2.316     4.503    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         6.445    11.072    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.483    14.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][0]/C
                         clock pessimism              0.014    14.974    
                         clock uncertainty           -0.225    14.749    
    SLICE_X22Y59         FDRE (Setup_fdre_C_R)       -0.429    14.320    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][0]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 0.642ns (6.828%)  route 8.761ns (93.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.960 - 13.477 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.669     1.669    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y58          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     2.187 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=57, routed)          2.316     4.503    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         6.445    11.072    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.483    14.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][5]/C
                         clock pessimism              0.014    14.974    
                         clock uncertainty           -0.225    14.749    
    SLICE_X22Y59         FDRE (Setup_fdre_C_R)       -0.429    14.320    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][5]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 0.642ns (6.828%)  route 8.761ns (93.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.960 - 13.477 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.669     1.669    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y58          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     2.187 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=57, routed)          2.316     4.503    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         6.445    11.072    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y59         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.483    14.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y59         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]/C
                         clock pessimism              0.014    14.974    
                         clock uncertainty           -0.225    14.749    
    SLICE_X22Y59         FDSE (Setup_fdse_C_S)       -0.429    14.320    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 0.642ns (6.828%)  route 8.761ns (93.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.960 - 13.477 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.669     1.669    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y58          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     2.187 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=57, routed)          2.316     4.503    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         6.445    11.072    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.483    14.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][0]/C
                         clock pessimism              0.014    14.974    
                         clock uncertainty           -0.225    14.749    
    SLICE_X22Y59         FDRE (Setup_fdre_C_R)       -0.429    14.320    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][0]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 0.642ns (6.828%)  route 8.761ns (93.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.960 - 13.477 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.669     1.669    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y58          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     2.187 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=57, routed)          2.316     4.503    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         6.445    11.072    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y59         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.483    14.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y59         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][2]/C
                         clock pessimism              0.014    14.974    
                         clock uncertainty           -0.225    14.749    
    SLICE_X22Y59         FDSE (Setup_fdse_C_S)       -0.429    14.320    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][2]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 0.642ns (6.903%)  route 8.658ns (93.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.960 - 13.477 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.669     1.669    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y58          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     2.187 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=57, routed)          2.316     4.503    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         6.342    10.969    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X24Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.483    14.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]/C
                         clock pessimism              0.014    14.974    
                         clock uncertainty           -0.225    14.749    
    SLICE_X24Y59         FDRE (Setup_fdre_C_R)       -0.524    14.225    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 0.642ns (6.903%)  route 8.658ns (93.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.960 - 13.477 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.669     1.669    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y58          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     2.187 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=57, routed)          2.316     4.503    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         6.342    10.969    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X24Y59         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.483    14.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y59         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][1]/C
                         clock pessimism              0.014    14.974    
                         clock uncertainty           -0.225    14.749    
    SLICE_X24Y59         FDSE (Setup_fdse_C_S)       -0.524    14.225    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][1]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 0.642ns (6.903%)  route 8.658ns (93.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.960 - 13.477 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.669     1.669    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y58          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     2.187 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=57, routed)          2.316     4.503    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         6.342    10.969    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X24Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.483    14.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][2]/C
                         clock pessimism              0.014    14.974    
                         clock uncertainty           -0.225    14.749    
    SLICE_X24Y59         FDRE (Setup_fdre_C_R)       -0.524    14.225    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][2]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 0.642ns (6.903%)  route 8.658ns (93.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.960 - 13.477 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.669     1.669    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y58          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     2.187 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=57, routed)          2.316     4.503    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         6.342    10.969    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X24Y59         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.483    14.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y59         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][5]/C
                         clock pessimism              0.014    14.974    
                         clock uncertainty           -0.225    14.749    
    SLICE_X24Y59         FDSE (Setup_fdse_C_S)       -0.524    14.225    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][5]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 0.642ns (6.903%)  route 8.658ns (93.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 14.960 - 13.477 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.669     1.669    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y58          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     2.187 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=57, routed)          2.316     4.503    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=980, routed)         6.342    10.969    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X24Y59         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.483    14.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y59         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][6]/C
                         clock pessimism              0.014    14.974    
                         clock uncertainty           -0.225    14.749    
    SLICE_X24Y59         FDSE (Setup_fdse_C_S)       -0.524    14.225    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][6]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.148ns (47.499%)  route 0.164ns (52.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.551     0.551    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X20Y68         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDSE (Prop_fdse_C_Q)         0.148     0.699 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][20]/Q
                         net (fo=1, routed)           0.164     0.862    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][15]
    SLICE_X22Y68         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.818     0.818    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y68         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X22Y68         FDRE (Hold_fdre_C_D)         0.021     0.834    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.396%)  route 0.190ns (47.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.555     0.555    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X24Y62         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDSE (Prop_fdse_C_Q)         0.164     0.719 r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/Q
                         net (fo=2, routed)           0.190     0.909    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg_n_0
    SLICE_X21Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.954 r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_i_1/O
                         net (fo=1, routed)           0.000     0.954    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync0
    SLICE_X21Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.828     0.828    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X21Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X21Y59         FDRE (Hold_fdre_C_D)         0.092     0.915    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.813%)  route 0.232ns (62.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.556     0.556    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y66         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDSE (Prop_fdse_C_Q)         0.141     0.697 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][20]/Q
                         net (fo=2, routed)           0.232     0.929    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[980]
    SLICE_X22Y65         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.821     0.821    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y65         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][20]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X22Y65         FDSE (Hold_fdse_C_D)         0.070     0.886    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][20]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.949%)  route 0.161ns (52.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.551     0.551    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X20Y68         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDSE (Prop_fdse_C_Q)         0.148     0.699 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]/Q
                         net (fo=1, routed)           0.161     0.859    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][14]
    SLICE_X22Y68         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.818     0.818    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y68         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[3]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X22Y68         FDRE (Hold_fdre_C_D)        -0.006     0.807    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.004%)  route 0.226ns (57.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.556     0.556    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X16Y66         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][16]/Q
                         net (fo=1, routed)           0.226     0.946    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][12]
    SLICE_X24Y66         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.820     0.820    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X24Y66         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[0]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X24Y66         FDRE (Hold_fdre_C_D)         0.075     0.890    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.946%)  route 0.218ns (51.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.554     0.554    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X20Y63         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDSE (Prop_fdse_C_Q)         0.164     0.718 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8]/Q
                         net (fo=2, routed)           0.218     0.936    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28][8]
    SLICE_X22Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.981 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][8]_i_1/O
                         net (fo=1, routed)           0.000     0.981    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8]
    SLICE_X22Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.822     0.822    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X22Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X22Y63         FDRE (Hold_fdre_C_D)         0.107     0.924    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.281%)  route 0.227ns (61.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.557     0.557    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][7]/Q
                         net (fo=2, routed)           0.227     0.925    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[903]
    SLICE_X25Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.822     0.822    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][7]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X25Y63         FDRE (Hold_fdre_C_D)         0.046     0.863    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][7]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.043%)  route 0.230ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.556     0.556    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y66         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][19]/Q
                         net (fo=2, routed)           0.230     0.926    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[979]
    SLICE_X22Y66         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.820     0.820    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y66         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][19]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X22Y66         FDRE (Hold_fdre_C_D)         0.046     0.861    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][19]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.641%)  route 0.212ns (50.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.554     0.554    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X20Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7]/Q
                         net (fo=2, routed)           0.212     0.930    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28][7]
    SLICE_X22Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.975 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][7]_i_1/O
                         net (fo=1, routed)           0.000     0.975    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7]
    SLICE_X22Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.822     0.822    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X22Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X22Y63         FDRE (Hold_fdre_C_D)         0.092     0.909    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][24]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.779%)  route 0.253ns (64.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.552     0.552    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y67         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDSE (Prop_fdse_C_Q)         0.141     0.693 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][24]/Q
                         net (fo=2, routed)           0.253     0.946    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[1016]
    SLICE_X20Y68         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.820     0.820    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X20Y68         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][24]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X20Y68         FDSE (Hold_fdse_C_D)         0.063     0.878    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][24]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 6.739 }
Period(ns):         13.477
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.477      10.901     RAMB36_X1Y0      zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.477      11.322     BUFGCTRL_X0Y4    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.477      12.228     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X28Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X29Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X29Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X29Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X29Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X28Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X29Y0      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.477      199.883    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[20].ram_inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[20].ram_inst/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[22].ram_inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[22].ram_inst/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[23].ram_inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[23].ram_inst/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[24].ram_inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[24].ram_inst/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[10].ram_inst/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[10].ram_inst/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[11].ram_inst/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[11].ram_inst/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X32Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zsys_clk_wiz_1_0
  To Clock:  clk_out2_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.995ns (21.329%)  route 3.670ns (78.671%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.419     2.172 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/Q
                         net (fo=3, routed)           0.867     3.039    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][5]
    SLICE_X36Y1          LUT4 (Prop_lut4_I0_O)        0.299     3.338 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14/O
                         net (fo=1, routed)           0.444     3.782    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I4_O)        0.124     3.906 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_6/O
                         net (fo=30, routed)          1.514     5.420    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DPRA1
    SLICE_X32Y4          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.573 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/O
                         net (fo=1, routed)           0.845     6.418    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[14]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/C
                         clock pessimism              0.115     8.354    
                         clock uncertainty           -0.205     8.148    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)       -0.300     7.848    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 0.988ns (21.443%)  route 3.620ns (78.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.419     2.172 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/Q
                         net (fo=3, routed)           0.867     3.039    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][5]
    SLICE_X36Y1          LUT4 (Prop_lut4_I0_O)        0.299     3.338 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14/O
                         net (fo=1, routed)           0.444     3.782    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I4_O)        0.124     3.906 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_6/O
                         net (fo=30, routed)          1.541     5.447    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[15].ram_inst/DPRA1
    SLICE_X32Y4          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.593 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[15].ram_inst/DP/O
                         net (fo=1, routed)           0.768     6.361    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[15]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[15]/C
                         clock pessimism              0.115     8.354    
                         clock uncertainty           -0.205     8.148    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)       -0.262     7.886    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[15]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.966ns (20.230%)  route 3.809ns (79.770%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.419     2.172 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/Q
                         net (fo=3, routed)           0.867     3.039    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][5]
    SLICE_X36Y1          LUT4 (Prop_lut4_I0_O)        0.299     3.338 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14/O
                         net (fo=1, routed)           0.444     3.782    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I4_O)        0.124     3.906 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_6/O
                         net (fo=30, routed)          1.514     5.420    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/DPRA1
    SLICE_X32Y4          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.544 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/DP/O
                         net (fo=1, routed)           0.984     6.528    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[13]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[13]/C
                         clock pessimism              0.115     8.354    
                         clock uncertainty           -0.205     8.148    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)       -0.093     8.055    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[13]
  -------------------------------------------------------------------
                         required time                          8.055    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.857ns (18.577%)  route 3.756ns (81.423%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.456     2.209 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/Q
                         net (fo=3, routed)           0.842     3.051    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][4]
    SLICE_X38Y1          LUT4 (Prop_lut4_I0_O)        0.124     3.175 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13/O
                         net (fo=1, routed)           0.285     3.461    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13_n_0
    SLICE_X37Y1          LUT5 (Prop_lut5_I4_O)        0.124     3.585 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_5/O
                         net (fo=30, routed)          1.705     5.290    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/DPRA0
    SLICE_X32Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.443 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/DP/O
                         net (fo=1, routed)           0.924     6.366    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[5]
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/C
                         clock pessimism              0.115     8.354    
                         clock uncertainty           -0.205     8.148    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.247     7.901    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.857ns (18.711%)  route 3.723ns (81.289%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.456     2.209 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/Q
                         net (fo=3, routed)           0.842     3.051    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][4]
    SLICE_X38Y1          LUT4 (Prop_lut4_I0_O)        0.124     3.175 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13/O
                         net (fo=1, routed)           0.285     3.461    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13_n_0
    SLICE_X37Y1          LUT5 (Prop_lut5_I4_O)        0.124     3.585 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_5/O
                         net (fo=30, routed)          1.676     5.260    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DPRA0
    SLICE_X32Y1          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.413 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DP/O
                         net (fo=1, routed)           0.920     6.333    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[21]
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/C
                         clock pessimism              0.115     8.354    
                         clock uncertainty           -0.205     8.148    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.254     7.894    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.995ns (22.008%)  route 3.526ns (77.992%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.419     2.172 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/Q
                         net (fo=3, routed)           0.867     3.039    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][5]
    SLICE_X36Y1          LUT4 (Prop_lut4_I0_O)        0.299     3.338 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14/O
                         net (fo=1, routed)           0.444     3.782    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I4_O)        0.124     3.906 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_6/O
                         net (fo=30, routed)          1.366     5.272    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/DPRA1
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.425 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/DP/O
                         net (fo=1, routed)           0.849     6.274    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[18]
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/C
                         clock pessimism              0.115     8.354    
                         clock uncertainty           -0.205     8.148    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)       -0.300     7.848    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.854ns (18.932%)  route 3.657ns (81.068%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.456     2.209 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/Q
                         net (fo=3, routed)           0.842     3.051    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][4]
    SLICE_X38Y1          LUT4 (Prop_lut4_I0_O)        0.124     3.175 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13/O
                         net (fo=1, routed)           0.285     3.461    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13_n_0
    SLICE_X37Y1          LUT5 (Prop_lut5_I4_O)        0.124     3.585 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_5/O
                         net (fo=30, routed)          1.887     5.472    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[19].ram_inst/DPRA0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.622 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[19].ram_inst/DP/O
                         net (fo=1, routed)           0.642     6.264    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[19]
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[19]/C
                         clock pessimism              0.115     8.354    
                         clock uncertainty           -0.205     8.148    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)       -0.297     7.851    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[19]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.828ns (17.405%)  route 3.929ns (82.595%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.456     2.209 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/Q
                         net (fo=3, routed)           0.842     3.051    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][4]
    SLICE_X38Y1          LUT4 (Prop_lut4_I0_O)        0.124     3.175 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13/O
                         net (fo=1, routed)           0.285     3.461    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13_n_0
    SLICE_X37Y1          LUT5 (Prop_lut5_I4_O)        0.124     3.585 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_5/O
                         net (fo=30, routed)          1.705     5.290    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DPRA0
    SLICE_X32Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.414 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/O
                         net (fo=1, routed)           1.097     6.510    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[4]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/C
                         clock pessimism              0.115     8.354    
                         clock uncertainty           -0.205     8.148    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)       -0.043     8.105    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.995ns (22.131%)  route 3.501ns (77.869%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.419     2.172 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/Q
                         net (fo=3, routed)           0.867     3.039    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][5]
    SLICE_X36Y1          LUT4 (Prop_lut4_I0_O)        0.299     3.338 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14/O
                         net (fo=1, routed)           0.444     3.782    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I4_O)        0.124     3.906 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_6/O
                         net (fo=30, routed)          1.373     5.279    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[10].ram_inst/DPRA1
    SLICE_X32Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.432 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[10].ram_inst/DP/O
                         net (fo=1, routed)           0.817     6.249    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[10]
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[10]/C
                         clock pessimism              0.115     8.354    
                         clock uncertainty           -0.205     8.148    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.300     7.848    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[10]
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.995ns (22.192%)  route 3.489ns (77.808%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 8.240 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.419     2.172 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/Q
                         net (fo=3, routed)           0.867     3.039    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][5]
    SLICE_X36Y1          LUT4 (Prop_lut4_I0_O)        0.299     3.338 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14/O
                         net (fo=1, routed)           0.444     3.782    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I4_O)        0.124     3.906 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_6/O
                         net (fo=30, routed)          1.366     5.271    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DPRA1
    SLICE_X34Y2          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.424 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/O
                         net (fo=1, routed)           0.812     6.237    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[25]
    SLICE_X35Y2          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.501     8.240    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y2          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/C
                         clock pessimism              0.115     8.355    
                         clock uncertainty           -0.205     8.149    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)       -0.300     7.849    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]
  -------------------------------------------------------------------
                         required time                          7.849    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  1.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/tmds_data_r_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/video_clk2x_in
    SLICE_X43Y9          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/toggle_reg/Q
                         net (fo=2, routed)           0.067     0.799    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/toggle
    SLICE_X43Y9          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/tmds_data_r_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/video_clk2x_in
    SLICE_X43Y9          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/tmds_data_r_reg[3][0]/C
                         clock pessimism             -0.269     0.591    
    SLICE_X43Y9          FDRE (Hold_fdre_C_D)         0.075     0.666    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/tmds_data_r_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fdp_rst/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.242%)  route 0.119ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X40Y0          FDPE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fdp_rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fdp_rst/Q
                         net (fo=1, routed)           0.119     0.853    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstsync
    SLICE_X39Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/C
                         clock pessimism             -0.233     0.627    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.070     0.697    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.005%)  route 0.130ns (47.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/Q
                         net (fo=4, routed)           0.130     0.862    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg_n_0_[11]
    SLICE_X37Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X37Y0          FDCE (Hold_fdce_C_D)         0.070     0.674    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.336%)  route 0.139ns (49.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/Q
                         net (fo=4, routed)           0.139     0.871    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg_n_0_[12]
    SLICE_X37Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X37Y1          FDCE (Hold_fdce_C_D)         0.075     0.682    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.718%)  route 0.137ns (49.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]/Q
                         net (fo=3, routed)           0.137     0.869    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg_n_0_[9]
    SLICE_X36Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/C
                         clock pessimism             -0.269     0.591    
    SLICE_X36Y0          FDCE (Hold_fdce_C_D)         0.070     0.661    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.620%)  route 0.099ns (30.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.128     0.719 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/Q
                         net (fo=5, routed)           0.099     0.818    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg_n_0_[13]
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.099     0.917 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra[0]_i_1/O
                         net (fo=1, routed)           0.000     0.917    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra[0]_i_1_n_0
    SLICE_X37Y1          FDPE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDPE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/C
                         clock pessimism             -0.269     0.591    
    SLICE_X37Y1          FDPE (Hold_fdpe_C_D)         0.091     0.682    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/Q
                         net (fo=1, routed)           0.170     0.902    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstsync_q
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                         clock pessimism             -0.256     0.604    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.059     0.663    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (48.977%)  route 0.197ns (51.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/Q
                         net (fo=1, routed)           0.197     0.900    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db[20]
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.048     0.948 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.948    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/mux[5]
    SLICE_X35Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.832     0.832    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[5]/C
                         clock pessimism             -0.233     0.599    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.107     0.706    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.229ns (61.798%)  route 0.142ns (38.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]/Q
                         net (fo=1, routed)           0.142     0.832    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db[2]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.101     0.933 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.933    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/mux[2]
    SLICE_X35Y5          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.832     0.832    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y5          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[2]/C
                         clock pessimism             -0.253     0.579    
    SLICE_X35Y5          FDRE (Hold_fdre_C_D)         0.107     0.686    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.564     0.564    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y2          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[27]/Q
                         net (fo=1, routed)           0.189     0.894    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db[27]
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.939 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout[12]_i_1/O
                         net (fo=1, routed)           0.000     0.939    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/mux[12]
    SLICE_X35Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.832     0.832    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[12]/C
                         clock pessimism             -0.253     0.579    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.107     0.686    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 3.369 }
Period(ns):         6.739
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.739       4.583      BUFGCTRL_X0Y1    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.739       5.072      OLOGIC_X0Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[0].serdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.739       5.072      OLOGIC_X0Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[1].serdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.739       5.072      OLOGIC_X0Y18     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[2].serdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.739       5.072      OLOGIC_X0Y10     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[3].serdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.739       5.490      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         6.739       5.739      SLICE_X37Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.739       5.739      SLICE_X36Y0      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.739       5.739      SLICE_X36Y0      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.739       5.739      SLICE_X37Y0      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.739       206.621    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X43Y9      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/tmds_data_r_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X43Y9      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/toggle_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.369       2.869      SLICE_X37Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X36Y0      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X36Y0      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X37Y0      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X37Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X37Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X36Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X37Y1      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X35Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X35Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X35Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X35Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X35Y5      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X35Y5      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X35Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X35Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X35Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X35Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_zsys_clk_wiz_1_0
  To Clock:  clk_out3_zsys_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            5  Failing Endpoints,  Worst Slack       -0.807ns,  Total Violation       -2.085ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.348
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.348       -0.807     BUFGCTRL_X0Y3    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.348       -0.319     OLOGIC_X0Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[0].serdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.348       -0.319     OLOGIC_X0Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[1].serdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.348       -0.319     OLOGIC_X0Y18     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[2].serdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.348       -0.319     OLOGIC_X0Y10     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[3].serdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         1.348       0.099      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       1.348       212.012    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zsys_clk_wiz_1_0
  To Clock:  clkfbout_zsys_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 39.000 }
Period(ns):         78.000
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         78.000      75.845     BUFGCTRL_X0Y8    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         78.000      76.751     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         78.000      76.751     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       78.000      22.000     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       78.000      135.360    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       78.690ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.690ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.090ns  (logic 0.478ns (43.840%)  route 0.612ns (56.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.612     1.090    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X34Y12         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y12         FDCE (Setup_fdce_C_D)       -0.220    79.780    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         79.780    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 78.690    

Slack (MET) :             78.828ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.954ns  (logic 0.478ns (50.102%)  route 0.476ns (49.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.476     0.954    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X34Y12         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y12         FDCE (Setup_fdce_C_D)       -0.218    79.782    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.782    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 78.828    

Slack (MET) :             78.865ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10                                      0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.634     1.090    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X34Y12         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y12         FDCE (Setup_fdce_C_D)       -0.045    79.955    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         79.955    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 78.865    

Slack (MET) :             78.895ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.010ns  (logic 0.518ns (51.271%)  route 0.492ns (48.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.492     1.010    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X35Y9          FDCE (Setup_fdce_C_D)       -0.095    79.905    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 78.895    

Slack (MET) :             78.904ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.001ns  (logic 0.518ns (51.723%)  route 0.483ns (48.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.483     1.001    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X33Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X33Y9          FDCE (Setup_fdce_C_D)       -0.095    79.905    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 78.904    

Slack (MET) :             78.953ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.294%)  route 0.436ns (45.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.436     0.954    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X35Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X35Y8          FDCE (Setup_fdce_C_D)       -0.093    79.907    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 78.953    

Slack (MET) :             78.961ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.774ns  (logic 0.478ns (61.788%)  route 0.296ns (38.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X34Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.296     0.774    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X35Y8          FDCE (Setup_fdce_C_D)       -0.265    79.735    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.735    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                 78.961    

Slack (MET) :             78.961ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.774ns  (logic 0.478ns (61.788%)  route 0.296ns (38.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.296     0.774    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X33Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X33Y9          FDCE (Setup_fdce_C_D)       -0.265    79.735    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         79.735    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                 78.961    

Slack (MET) :             79.098ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.809ns  (logic 0.518ns (64.016%)  route 0.291ns (35.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.291     0.809    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X33Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X33Y9          FDCE (Setup_fdce_C_D)       -0.093    79.907    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 79.098    

Slack (MET) :             79.233ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.672ns  (logic 0.518ns (77.071%)  route 0.154ns (22.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X34Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.154     0.672    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X35Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X35Y8          FDCE (Setup_fdce_C_D)       -0.095    79.905    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                 79.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zsys_clk_wiz_1_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.157ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.157ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        2.215ns  (logic 0.456ns (20.584%)  route 1.759ns (79.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/Q
                         net (fo=1, routed)           1.759     2.215    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[26]
    SLICE_X17Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.105    13.372    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                          -2.215    
  -------------------------------------------------------------------
                         slack                                 11.157    

Slack (MET) :             11.877ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.507ns  (logic 0.456ns (30.265%)  route 1.051ns (69.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           1.051     1.507    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X11Y54         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X11Y54         FDRE (Setup_fdre_C_D)       -0.093    13.384    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                 11.877    

Slack (MET) :             11.882ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.500ns  (logic 0.456ns (30.407%)  route 1.044ns (69.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           1.044     1.500    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X15Y53         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)       -0.095    13.382    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                 11.882    

Slack (MET) :             11.907ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.477ns  (logic 0.456ns (30.879%)  route 1.021ns (69.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           1.021     1.477    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X11Y54         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X11Y54         FDRE (Setup_fdre_C_D)       -0.093    13.384    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                 11.907    

Slack (MET) :             11.923ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.448%)  route 1.042ns (69.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           1.042     1.498    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X10Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.056    13.421    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.498    
  -------------------------------------------------------------------
                         slack                                 11.923    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.458ns  (logic 0.456ns (31.281%)  route 1.002ns (68.719%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)           1.002     1.458    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X18Y55         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X18Y55         FDRE (Setup_fdre_C_D)       -0.095    13.382    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             11.927ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.455ns  (logic 0.456ns (31.331%)  route 0.999ns (68.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           0.999     1.455    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X13Y55         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)       -0.095    13.382    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                 11.927    

Slack (MET) :             11.927ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.507ns  (logic 0.456ns (30.256%)  route 1.051ns (69.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           1.051     1.507    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X10Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.043    13.434    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                 11.927    

Slack (MET) :             11.946ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.488ns  (logic 0.456ns (30.643%)  route 1.032ns (69.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/Q
                         net (fo=1, routed)           1.032     1.488    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[28]
    SLICE_X10Y55         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X10Y55         FDRE (Setup_fdre_C_D)       -0.043    13.434    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                 11.946    

Slack (MET) :             11.951ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.433ns  (logic 0.456ns (31.821%)  route 0.977ns (68.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X17Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.977     1.433    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X17Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.093    13.384    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -1.433    
  -------------------------------------------------------------------
                         slack                                 11.951    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        5.469ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.388%)  route 0.593ns (58.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X35Y8          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.593     1.012    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X31Y8          FDCE (Setup_fdce_C_D)       -0.268     6.481    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.184%)  route 0.469ns (52.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11                                      0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.469     0.888    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X31Y11         FDCE (Setup_fdce_C_D)       -0.268     6.481    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.868ns  (logic 0.419ns (48.279%)  route 0.449ns (51.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11                                      0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.449     0.868    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X31Y11         FDCE (Setup_fdce_C_D)       -0.268     6.481    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.864ns  (logic 0.419ns (48.503%)  route 0.445ns (51.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.445     0.864    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X31Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X31Y9          FDCE (Setup_fdce_C_D)       -0.268     6.481    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.015ns  (logic 0.518ns (51.048%)  route 0.497ns (48.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.497     1.015    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X34Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X34Y8          FDCE (Setup_fdce_C_D)       -0.047     6.702    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.161%)  route 0.472ns (50.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X35Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.472     0.928    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X31Y8          FDCE (Setup_fdce_C_D)       -0.095     6.654    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.654    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.785ns  (logic 0.478ns (60.921%)  route 0.307ns (39.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X34Y7          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.307     0.785    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X34Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X34Y8          FDCE (Setup_fdce_C_D)       -0.214     6.535    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.535    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.526%)  route 0.447ns (49.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X33Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.447     0.903    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X31Y9          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X31Y9          FDCE (Setup_fdce_C_D)       -0.095     6.654    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.654    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.694%)  route 0.444ns (49.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11                                      0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.444     0.900    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X31Y11         FDCE (Setup_fdce_C_D)       -0.093     6.656    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.027%)  route 0.456ns (49.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11                                      0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.456     0.912    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X30Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X30Y11         FDCE (Setup_fdce_C_D)       -0.047     6.702    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  5.790    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.351ns  (logic 0.518ns (38.344%)  route 0.833ns (61.656%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/Q
                         net (fo=1, routed)           0.833     1.351    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][19]
    SLICE_X0Y65          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.047     6.702    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.277ns  (logic 0.456ns (35.699%)  route 0.821ns (64.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/Q
                         net (fo=1, routed)           0.821     1.277    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][18]
    SLICE_X18Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X18Y59         FDRE (Setup_fdre_C_D)       -0.081     6.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.698%)  route 0.692ns (62.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/Q
                         net (fo=1, routed)           0.692     1.111    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][35]
    SLICE_X10Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X10Y56         FDRE (Setup_fdre_C_D)       -0.222     6.527    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]
  -------------------------------------------------------------------
                         required time                          6.527    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.280%)  route 0.621ns (59.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.621     1.040    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][30]
    SLICE_X1Y56          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)       -0.268     6.481    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.833%)  route 0.583ns (58.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/Q
                         net (fo=1, routed)           0.583     1.002    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][14]
    SLICE_X1Y56          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)       -0.268     6.481    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.172ns  (logic 0.456ns (38.906%)  route 0.716ns (61.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/Q
                         net (fo=1, routed)           0.716     1.172    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][34]
    SLICE_X15Y55         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X15Y55         FDRE (Setup_fdre_C_D)       -0.093     6.656    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.171ns  (logic 0.456ns (38.930%)  route 0.715ns (61.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.715     1.171    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][37]
    SLICE_X13Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X13Y56         FDRE (Setup_fdre_C_D)       -0.081     6.668    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.169ns  (logic 0.518ns (44.321%)  route 0.651ns (55.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/C
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/Q
                         net (fo=1, routed)           0.651     1.169    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][12]
    SLICE_X8Y63          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X8Y63          FDRE (Setup_fdre_C_D)       -0.045     6.704    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.163ns  (logic 0.518ns (44.550%)  route 0.645ns (55.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/Q
                         net (fo=1, routed)           0.645     1.163    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][21]
    SLICE_X0Y66          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)       -0.047     6.702    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.156ns  (logic 0.518ns (44.824%)  route 0.638ns (55.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/Q
                         net (fo=1, routed)           0.638     1.156    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][22]
    SLICE_X6Y62          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)       -0.047     6.702    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  5.546    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zsys_clk_wiz_1_0
  To Clock:  clk_out2_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.336ns (59.227%)  route 0.920ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.675     1.675    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/WCLK
    SLICE_X32Y1          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.011 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DP/O
                         net (fo=1, routed)           0.920     3.931    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[21]
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/C
                         clock pessimism             -0.171     8.068    
                         clock uncertainty           -0.345     7.723    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.254     7.469    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]
  -------------------------------------------------------------------
                         required time                          7.469    
                         arrival time                          -3.931    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 1.336ns (59.123%)  route 0.924ns (40.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.675     1.675    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/WCLK
    SLICE_X32Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.011 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/DP/O
                         net (fo=1, routed)           0.924     3.935    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[5]
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/C
                         clock pessimism             -0.171     8.068    
                         clock uncertainty           -0.345     7.723    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.247     7.476    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.336ns (60.238%)  route 0.882ns (39.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.674     1.674    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/WCLK
    SLICE_X34Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.010 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DP/O
                         net (fo=1, routed)           0.882     3.892    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[29]
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/C
                         clock pessimism             -0.171     8.068    
                         clock uncertainty           -0.345     7.723    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)       -0.269     7.454    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.336ns (61.149%)  route 0.849ns (38.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.674     1.674    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/WCLK
    SLICE_X34Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.010 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/DP/O
                         net (fo=1, routed)           0.849     3.859    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[18]
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/C
                         clock pessimism             -0.171     8.068    
                         clock uncertainty           -0.345     7.723    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)       -0.300     7.423    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]
  -------------------------------------------------------------------
                         required time                          7.423    
                         arrival time                          -3.859    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[26].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.344ns (60.602%)  route 0.874ns (39.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.675     1.675    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[26].ram_inst/WCLK
    SLICE_X34Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[26].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     3.019 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[26].ram_inst/DP/O
                         net (fo=1, routed)           0.874     3.893    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[26]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]/C
                         clock pessimism             -0.171     8.068    
                         clock uncertainty           -0.345     7.723    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)       -0.266     7.457    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 1.336ns (61.246%)  route 0.845ns (38.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.674     1.674    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/WCLK
    SLICE_X32Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.010 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/O
                         net (fo=1, routed)           0.845     3.855    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[14]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/C
                         clock pessimism             -0.171     8.068    
                         clock uncertainty           -0.345     7.723    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)       -0.300     7.423    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]
  -------------------------------------------------------------------
                         required time                          7.423    
                         arrival time                          -3.855    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.314ns (54.507%)  route 1.097ns (45.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.675     1.675    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/WCLK
    SLICE_X32Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.989 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/O
                         net (fo=1, routed)           1.097     4.086    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[4]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/C
                         clock pessimism             -0.171     8.068    
                         clock uncertainty           -0.345     7.723    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)       -0.043     7.680    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[10].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 1.336ns (62.054%)  route 0.817ns (37.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.674     1.674    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[10].ram_inst/WCLK
    SLICE_X32Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[10].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.010 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[10].ram_inst/DP/O
                         net (fo=1, routed)           0.817     3.827    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[10]
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[10]/C
                         clock pessimism             -0.171     8.068    
                         clock uncertainty           -0.345     7.723    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.300     7.423    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[10]
  -------------------------------------------------------------------
                         required time                          7.423    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.336ns (62.190%)  route 0.812ns (37.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 8.240 - 6.739 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.675     1.675    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/WCLK
    SLICE_X34Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.011 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/O
                         net (fo=1, routed)           0.812     3.823    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[25]
    SLICE_X35Y2          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.501     8.240    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y2          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/C
                         clock pessimism             -0.171     8.069    
                         clock uncertainty           -0.345     7.724    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)       -0.300     7.424    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]
  -------------------------------------------------------------------
                         required time                          7.424    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[24].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 1.314ns (54.814%)  route 1.083ns (45.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.239 - 6.739 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.675     1.675    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[24].ram_inst/WCLK
    SLICE_X34Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[24].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.989 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[24].ram_inst/DP/O
                         net (fo=1, routed)           1.083     4.072    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[24]
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.500     8.239    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[24]/C
                         clock pessimism             -0.171     8.068    
                         clock uncertainty           -0.345     7.723    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.043     7.680    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[24]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  3.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[2].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.492ns (67.610%)  route 0.236ns (32.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[2].ram_inst/WCLK
    SLICE_X34Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[2].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.055 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[2].ram_inst/DP/O
                         net (fo=1, routed)           0.236     1.290    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[2]
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.832     0.832    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.345     1.226    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.010     1.236    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[16].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.478ns (60.070%)  route 0.318ns (39.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[16].ram_inst/WCLK
    SLICE_X32Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[16].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.041 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[16].ram_inst/DP/O
                         net (fo=1, routed)           0.318     1.358    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[16]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.831     0.831    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[16]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.345     1.225    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.075     1.300    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.386ns (48.389%)  route 0.412ns (51.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.564     0.564    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/WCLK
    SLICE_X32Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.950 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/O
                         net (fo=1, routed)           0.412     1.361    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[4]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.831     0.831    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.345     1.225    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.076     1.301    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.390ns (55.526%)  route 0.312ns (44.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/WCLK
    SLICE_X32Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.953 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/O
                         net (fo=1, routed)           0.312     1.265    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[14]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.831     0.831    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.345     1.225    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)        -0.021     1.204    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[3].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.478ns (59.560%)  route 0.325ns (40.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[3].ram_inst/WCLK
    SLICE_X34Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[3].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.041 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[3].ram_inst/DP/O
                         net (fo=1, routed)           0.325     1.365    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[3]
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.832     0.832    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[3]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.345     1.226    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.078     1.304    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.478ns (61.830%)  route 0.295ns (38.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/WCLK
    SLICE_X34Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.041 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/DP/O
                         net (fo=1, routed)           0.295     1.336    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[1]
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.832     0.832    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[1]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.345     1.226    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.047     1.273    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.386ns (49.981%)  route 0.386ns (50.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/WCLK
    SLICE_X32Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.949 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/DP/O
                         net (fo=1, routed)           0.386     1.335    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[13]
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.831     0.831    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[13]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.345     1.225    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.047     1.272    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.478ns (61.833%)  route 0.295ns (38.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/WCLK
    SLICE_X32Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.041 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/DP/O
                         net (fo=1, routed)           0.295     1.336    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[12]
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.831     0.831    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X33Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[12]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.345     1.225    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.047     1.272    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.390ns (53.362%)  route 0.341ns (46.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/WCLK
    SLICE_X34Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.953 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DP/O
                         net (fo=1, routed)           0.341     1.293    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[29]
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.832     0.832    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.345     1.226    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.003     1.229    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.390ns (55.144%)  route 0.317ns (44.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.564     0.564    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/WCLK
    SLICE_X34Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.954 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/O
                         net (fo=1, routed)           0.317     1.271    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[25]
    SLICE_X35Y2          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.833     0.833    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X35Y2          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/C
                         clock pessimism              0.049     0.882    
                         clock uncertainty            0.345     1.227    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)        -0.021     1.206    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.580ns (11.875%)  route 4.304ns (88.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.493 - 6.749 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.664     2.972    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=36, routed)          3.461     6.889    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X2Y4           LUT1 (Prop_lut1_I0_O)        0.124     7.013 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=46, routed)          0.843     7.856    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X4Y0           FDPE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.552     9.493    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y0           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116     9.609    
                         clock uncertainty           -0.107     9.502    
    SLICE_X4Y0           FDPE (Recov_fdpe_C_PRE)     -0.361     9.141    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 0.580ns (11.898%)  route 4.295ns (88.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.489 - 6.749 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.664     2.972    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=36, routed)          3.461     6.889    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X2Y4           LUT1 (Prop_lut1_I0_O)        0.124     7.013 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=46, routed)          0.834     7.847    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y6           FDPE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.547     9.489    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y6           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116     9.604    
                         clock uncertainty           -0.107     9.497    
    SLICE_X0Y6           FDPE (Recov_fdpe_C_PRE)     -0.361     9.136    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.580ns (11.875%)  route 4.304ns (88.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.493 - 6.749 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.664     2.972    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=36, routed)          3.461     6.889    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X2Y4           LUT1 (Prop_lut1_I0_O)        0.124     7.013 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=46, routed)          0.843     7.856    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X4Y0           FDPE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.552     9.493    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y0           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116     9.609    
                         clock uncertainty           -0.107     9.502    
    SLICE_X4Y0           FDPE (Recov_fdpe_C_PRE)     -0.319     9.183    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 0.580ns (11.898%)  route 4.295ns (88.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.489 - 6.749 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.664     2.972    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=36, routed)          3.461     6.889    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X2Y4           LUT1 (Prop_lut1_I0_O)        0.124     7.013 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=46, routed)          0.834     7.847    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y6           FDPE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.547     9.489    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y6           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116     9.604    
                         clock uncertainty           -0.107     9.497    
    SLICE_X0Y6           FDPE (Recov_fdpe_C_PRE)     -0.319     9.178    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.580ns (12.897%)  route 3.917ns (87.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.483 - 6.749 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.664     2.972    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=36, routed)          2.506     5.934    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.058 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=68, routed)          1.411     7.469    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y18          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.541     9.483    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y18          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116     9.598    
                         clock uncertainty           -0.107     9.491    
    SLICE_X2Y18          FDPE (Recov_fdpe_C_PRE)     -0.359     9.132    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.580ns (12.897%)  route 3.917ns (87.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.483 - 6.749 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.664     2.972    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=36, routed)          2.506     5.934    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.058 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=68, routed)          1.411     7.469    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y18          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.541     9.483    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y18          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116     9.598    
                         clock uncertainty           -0.107     9.491    
    SLICE_X2Y18          FDPE (Recov_fdpe_C_PRE)     -0.359     9.132    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.580ns (12.897%)  route 3.917ns (87.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.483 - 6.749 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.664     2.972    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=36, routed)          2.506     5.934    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.058 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=68, routed)          1.411     7.469    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y18          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.541     9.483    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y18          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116     9.598    
                         clock uncertainty           -0.107     9.491    
    SLICE_X2Y18          FDPE (Recov_fdpe_C_PRE)     -0.359     9.132    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.580ns (12.897%)  route 3.917ns (87.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.483 - 6.749 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.664     2.972    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=36, routed)          2.506     5.934    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.058 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=68, routed)          1.411     7.469    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y18          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.541     9.483    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y18          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116     9.598    
                         clock uncertainty           -0.107     9.491    
    SLICE_X2Y18          FDPE (Recov_fdpe_C_PRE)     -0.359     9.132    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.580ns (15.690%)  route 3.117ns (84.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 9.438 - 6.749 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.664     2.972    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=36, routed)          2.506     5.934    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.058 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=68, routed)          0.610     6.669    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X17Y11         FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.497     9.439    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y11         FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116     9.554    
                         clock uncertainty           -0.107     9.447    
    SLICE_X17Y11         FDPE (Recov_fdpe_C_PRE)     -0.359     9.088    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.580ns (15.690%)  route 3.117ns (84.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 9.438 - 6.749 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.664     2.972    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y50         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=36, routed)          2.506     5.934    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.058 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=68, routed)          0.610     6.669    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X17Y11         FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        1.497     9.439    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y11         FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116     9.554    
                         clock uncertainty           -0.107     9.447    
    SLICE_X17Y11         FDPE (Recov_fdpe_C_PRE)     -0.359     9.088    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.623%)  route 0.143ns (50.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.584     0.925    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y2           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.143     1.209    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y2           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.854     1.224    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y2           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X3Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.870    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.623%)  route 0.143ns (50.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.584     0.925    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y2           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.143     1.209    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y2           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.854     1.224    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y2           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X3Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.870    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.623%)  route 0.143ns (50.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.584     0.925    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y2           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.143     1.209    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y2           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.854     1.224    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y2           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X3Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.870    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.574     0.915    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y20          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.128     1.183    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X1Y21          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.839     1.209    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y21          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.928    
    SLICE_X1Y21          FDCE (Remov_fdce_C_CLR)     -0.092     0.836    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.574     0.915    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y20          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.128     1.183    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X1Y21          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.839     1.209    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y21          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.928    
    SLICE_X1Y21          FDCE (Remov_fdce_C_CLR)     -0.092     0.836    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.574     0.915    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y20          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.128     1.183    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X1Y21          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.839     1.209    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y21          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.928    
    SLICE_X1Y21          FDPE (Remov_fdpe_C_PRE)     -0.095     0.833    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.771%)  route 0.197ns (58.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.584     0.925    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y2           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.197     1.262    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y3           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.853     1.223    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y3           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.262     0.961    
    SLICE_X3Y3           FDCE (Remov_fdce_C_CLR)     -0.092     0.869    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.583     0.924    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y6           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.148     1.072 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.190    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y7           FDPE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.850     1.220    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y7           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.281     0.939    
    SLICE_X1Y7           FDPE (Remov_fdpe_C_PRE)     -0.148     0.791    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.990%)  route 0.203ns (59.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.574     0.915    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y20          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.203     1.258    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y20          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.842     1.212    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y20          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.262     0.950    
    SLICE_X3Y20          FDCE (Remov_fdce_C_CLR)     -0.092     0.858    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.990%)  route 0.203ns (59.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.574     0.915    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y20          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.056 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.203     1.258    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y20          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6449, routed)        0.842     1.212    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y20          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.262     0.950    
    SLICE_X3Y20          FDCE (Remov_fdce_C_CLR)     -0.092     0.858    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zsys_clk_wiz_1_0
  To Clock:  clk_out1_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       10.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.522ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.718ns (32.522%)  route 1.490ns (67.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 14.974 - 13.477 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.674     1.674    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X19Y3          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.419     2.093 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     2.942    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X19Y3          LUT2 (Prop_lut2_I1_O)        0.299     3.241 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.641     3.882    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X22Y2          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.496    14.974    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y2          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.014    14.988    
                         clock uncertainty           -0.225    14.762    
    SLICE_X22Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    14.403    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 10.522    

Slack (MET) :             10.522ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.718ns (32.522%)  route 1.490ns (67.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 14.974 - 13.477 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.674     1.674    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X19Y3          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.419     2.093 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     2.942    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X19Y3          LUT2 (Prop_lut2_I1_O)        0.299     3.241 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.641     3.882    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X22Y2          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.496    14.974    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y2          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.014    14.988    
                         clock uncertainty           -0.225    14.762    
    SLICE_X22Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    14.403    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 10.522    

Slack (MET) :             10.522ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.718ns (32.522%)  route 1.490ns (67.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 14.974 - 13.477 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.674     1.674    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X19Y3          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.419     2.093 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     2.942    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X19Y3          LUT2 (Prop_lut2_I1_O)        0.299     3.241 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.641     3.882    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X22Y2          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.496    14.974    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y2          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.014    14.988    
                         clock uncertainty           -0.225    14.762    
    SLICE_X22Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    14.403    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 10.522    

Slack (MET) :             11.790ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 14.978 - 13.477 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.674     1.674    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y5          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDPE (Prop_fdpe_C_Q)         0.419     2.093 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.484     2.577    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X19Y4          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        1.500    14.978    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.149    15.126    
                         clock uncertainty           -0.225    14.901    
    SLICE_X19Y4          FDPE (Recov_fdpe_C_PRE)     -0.534    14.367    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                 11.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y5          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDPE (Prop_fdpe_C_Q)         0.128     0.691 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178     0.869    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X19Y4          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.831     0.831    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.252     0.579    
    SLICE_X19Y4          FDPE (Remov_fdpe_C_PRE)     -0.149     0.430    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.507%)  route 0.444ns (70.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.221     0.925    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X19Y3          LUT2 (Prop_lut2_I0_O)        0.045     0.970 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.223     1.193    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X22Y2          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.829     0.829    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y2          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     0.729    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.507%)  route 0.444ns (70.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.221     0.925    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X19Y3          LUT2 (Prop_lut2_I0_O)        0.045     0.970 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.223     1.193    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X22Y2          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.829     0.829    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y2          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     0.729    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.507%)  route 0.444ns (70.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.563     0.563    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y4          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDPE (Prop_fdpe_C_Q)         0.141     0.704 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.221     0.925    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X19Y3          LUT2 (Prop_lut2_I0_O)        0.045     0.970 f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.223     1.193    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X22Y2          FDPE                                         f  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2172, routed)        0.829     0.829    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y2          FDPE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     0.729    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.464    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_zsys_clk_wiz_1_0
  To Clock:  clk_out2_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.518ns (43.018%)  route 0.686ns (56.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.686     2.957    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X36Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]/C
                         clock pessimism              0.152     8.467    
                         clock uncertainty           -0.205     8.261    
    SLICE_X36Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.518ns (43.018%)  route 0.686ns (56.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.686     2.957    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X36Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/C
                         clock pessimism              0.152     8.467    
                         clock uncertainty           -0.205     8.261    
    SLICE_X36Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.518ns (43.018%)  route 0.686ns (56.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.686     2.957    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X36Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/C
                         clock pessimism              0.152     8.467    
                         clock uncertainty           -0.205     8.261    
    SLICE_X36Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.518ns (43.018%)  route 0.686ns (56.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.686     2.957    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X36Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
                         clock pessimism              0.152     8.467    
                         clock uncertainty           -0.205     8.261    
    SLICE_X36Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.518ns (43.018%)  route 0.686ns (56.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.686     2.957    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X36Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
                         clock pessimism              0.152     8.467    
                         clock uncertainty           -0.205     8.261    
    SLICE_X36Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.518ns (43.018%)  route 0.686ns (56.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.686     2.957    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X36Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                         clock pessimism              0.152     8.467    
                         clock uncertainty           -0.205     8.261    
    SLICE_X36Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.518ns (43.018%)  route 0.686ns (56.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.686     2.957    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X36Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]/C
                         clock pessimism              0.152     8.467    
                         clock uncertainty           -0.205     8.261    
    SLICE_X36Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.174%)  route 0.682ns (56.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.682     2.953    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X37Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/C
                         clock pessimism              0.152     8.467    
                         clock uncertainty           -0.205     8.261    
    SLICE_X37Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.174%)  route 0.682ns (56.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.682     2.953    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X37Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/C
                         clock pessimism              0.152     8.467    
                         clock uncertainty           -0.205     8.261    
    SLICE_X37Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.174%)  route 0.682ns (56.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.753     1.753    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.518     2.271 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.682     2.953    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X37Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/C
                         clock pessimism              0.152     8.467    
                         clock uncertainty           -0.205     8.261    
    SLICE_X37Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.856    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  4.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.496%)  route 0.196ns (54.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.755 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.196     0.951    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X37Y0          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X37Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.515    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.953%)  route 0.201ns (55.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.755 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.201     0.955    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X36Y0          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X36Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.515    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.953%)  route 0.201ns (55.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.755 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.201     0.955    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X36Y0          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X36Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.515    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.953%)  route 0.201ns (55.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.755 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.201     0.955    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X36Y0          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X36Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.515    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/sync_reg/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.424%)  route 0.274ns (62.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.755 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.274     1.029    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X34Y0          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.833     0.833    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X34Y0          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/sync_reg/C
                         clock pessimism             -0.233     0.600    
    SLICE_X34Y0          FDCE (Remov_fdce_C_CLR)     -0.067     0.533    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/sync_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.246%)  route 0.265ns (61.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.755 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.265     1.019    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X37Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X37Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.515    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.246%)  route 0.265ns (61.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.755 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.265     1.019    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X37Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X37Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.515    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.246%)  route 0.265ns (61.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.755 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.265     1.019    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X37Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X37Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.515    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.246%)  route 0.265ns (61.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.755 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.265     1.019    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X37Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[2]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X37Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.515    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.246%)  route 0.265ns (61.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X38Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.755 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.265     1.019    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X37Y1          FDPE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y1          FDPE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X37Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     0.512    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack       77.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.394ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (pclk rise@90.000ns - pclk rise@10.000ns)
  Data Path Delay:        2.109ns  (logic 0.518ns (24.564%)  route 1.591ns (75.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.339ns = ( 101.339 - 90.000 ) 
    Source Clock Delay      (SCD):    12.713ns = ( 22.713 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    10.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    14.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.500 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    15.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.321 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    17.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    17.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    19.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    20.128 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    20.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    21.043 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.670    22.713    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.518    23.231 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          1.591    24.821    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X35Y10         FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.498   101.339    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X35Y10         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                         clock pessimism              1.317   102.656    
                         clock uncertainty           -0.035   102.620    
    SLICE_X35Y10         FDCE (Recov_fdce_C_CLR)     -0.405   102.215    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                        102.215    
                         arrival time                         -24.821    
  -------------------------------------------------------------------
                         slack                                 77.394    

Slack (MET) :             77.594ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (pclk rise@90.000ns - pclk rise@10.000ns)
  Data Path Delay:        1.944ns  (logic 0.518ns (26.646%)  route 1.426ns (73.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.339ns = ( 101.339 - 90.000 ) 
    Source Clock Delay      (SCD):    12.713ns = ( 22.713 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    10.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    14.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.500 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    15.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.321 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    17.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    17.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    19.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    20.128 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    20.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    21.043 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.670    22.713    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.518    23.231 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          1.426    24.657    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X29Y8          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.498   101.339    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X29Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              1.352   102.691    
                         clock uncertainty           -0.035   102.655    
    SLICE_X29Y8          FDCE (Recov_fdce_C_CLR)     -0.405   102.250    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                        102.250    
                         arrival time                         -24.657    
  -------------------------------------------------------------------
                         slack                                 77.594    

Slack (MET) :             77.786ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (pclk rise@90.000ns - pclk rise@10.000ns)
  Data Path Delay:        1.794ns  (logic 0.642ns (35.789%)  route 1.152ns (64.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.335ns = ( 101.335 - 90.000 ) 
    Source Clock Delay      (SCD):    12.710ns = ( 22.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    10.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    14.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.500 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    15.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.321 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    17.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    17.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    19.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    20.128 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    20.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    21.043 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.667    22.710    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/s_aclk
    SLICE_X24Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.518    23.228 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.661    23.889    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg
    SLICE_X24Y9          LUT2 (Prop_lut2_I1_O)        0.124    24.013 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.491    24.503    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0
    SLICE_X24Y7          FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.494   101.335    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X24Y7          FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              1.351   102.686    
                         clock uncertainty           -0.035   102.650    
    SLICE_X24Y7          FDPE (Recov_fdpe_C_PRE)     -0.361   102.289    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        102.289    
                         arrival time                         -24.503    
  -------------------------------------------------------------------
                         slack                                 77.786    

Slack (MET) :             77.786ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (pclk rise@90.000ns - pclk rise@10.000ns)
  Data Path Delay:        1.794ns  (logic 0.642ns (35.789%)  route 1.152ns (64.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.335ns = ( 101.335 - 90.000 ) 
    Source Clock Delay      (SCD):    12.710ns = ( 22.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    10.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    14.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.500 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    15.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.321 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    17.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    17.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    19.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    20.128 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    20.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    21.043 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.667    22.710    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/s_aclk
    SLICE_X24Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.518    23.228 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.661    23.889    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg
    SLICE_X24Y9          LUT2 (Prop_lut2_I1_O)        0.124    24.013 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.491    24.503    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0
    SLICE_X24Y7          FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.494   101.335    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X24Y7          FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              1.351   102.686    
                         clock uncertainty           -0.035   102.650    
    SLICE_X24Y7          FDPE (Recov_fdpe_C_PRE)     -0.361   102.289    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        102.289    
                         arrival time                         -24.503    
  -------------------------------------------------------------------
                         slack                                 77.786    

Slack (MET) :             77.786ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (pclk rise@90.000ns - pclk rise@10.000ns)
  Data Path Delay:        1.794ns  (logic 0.642ns (35.789%)  route 1.152ns (64.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.335ns = ( 101.335 - 90.000 ) 
    Source Clock Delay      (SCD):    12.710ns = ( 22.710 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    10.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    14.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.500 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    15.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.321 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    17.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    17.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    19.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    20.128 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    20.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    21.043 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.667    22.710    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/s_aclk
    SLICE_X24Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.518    23.228 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.661    23.889    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg
    SLICE_X24Y9          LUT2 (Prop_lut2_I1_O)        0.124    24.013 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.491    24.503    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0
    SLICE_X24Y7          FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.494   101.335    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X24Y7          FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              1.351   102.686    
                         clock uncertainty           -0.035   102.650    
    SLICE_X24Y7          FDPE (Recov_fdpe_C_PRE)     -0.361   102.289    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        102.289    
                         arrival time                         -24.503    
  -------------------------------------------------------------------
                         slack                                 77.786    

Slack (MET) :             77.869ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (pclk rise@90.000ns - pclk rise@10.000ns)
  Data Path Delay:        1.667ns  (logic 0.518ns (31.082%)  route 1.149ns (68.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.337ns = ( 101.337 - 90.000 ) 
    Source Clock Delay      (SCD):    12.713ns = ( 22.713 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    10.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    14.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.500 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    15.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.321 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    17.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    17.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    19.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    20.128 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    20.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    21.043 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.670    22.713    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.518    23.231 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          1.149    24.379    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X31Y11         FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.496   101.337    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              1.352   102.689    
                         clock uncertainty           -0.035   102.653    
    SLICE_X31Y11         FDCE (Recov_fdce_C_CLR)     -0.405   102.248    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        102.248    
                         arrival time                         -24.379    
  -------------------------------------------------------------------
                         slack                                 77.869    

Slack (MET) :             77.869ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (pclk rise@90.000ns - pclk rise@10.000ns)
  Data Path Delay:        1.667ns  (logic 0.518ns (31.082%)  route 1.149ns (68.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.337ns = ( 101.337 - 90.000 ) 
    Source Clock Delay      (SCD):    12.713ns = ( 22.713 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    10.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    14.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.500 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    15.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.321 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    17.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    17.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    19.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    20.128 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    20.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    21.043 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.670    22.713    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.518    23.231 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          1.149    24.379    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X31Y11         FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.496   101.337    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              1.352   102.689    
                         clock uncertainty           -0.035   102.653    
    SLICE_X31Y11         FDCE (Recov_fdce_C_CLR)     -0.405   102.248    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        102.248    
                         arrival time                         -24.379    
  -------------------------------------------------------------------
                         slack                                 77.869    

Slack (MET) :             77.869ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/CLR
                            (recovery check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (pclk rise@90.000ns - pclk rise@10.000ns)
  Data Path Delay:        1.667ns  (logic 0.518ns (31.082%)  route 1.149ns (68.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.337ns = ( 101.337 - 90.000 ) 
    Source Clock Delay      (SCD):    12.713ns = ( 22.713 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    10.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    14.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.500 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    15.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.321 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    17.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    17.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    19.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    20.128 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    20.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    21.043 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.670    22.713    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.518    23.231 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          1.149    24.379    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X31Y11         FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.496   101.337    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              1.352   102.689    
                         clock uncertainty           -0.035   102.653    
    SLICE_X31Y11         FDCE (Recov_fdce_C_CLR)     -0.405   102.248    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        102.248    
                         arrival time                         -24.379    
  -------------------------------------------------------------------
                         slack                                 77.869    

Slack (MET) :             77.869ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (pclk rise@90.000ns - pclk rise@10.000ns)
  Data Path Delay:        1.667ns  (logic 0.518ns (31.082%)  route 1.149ns (68.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.337ns = ( 101.337 - 90.000 ) 
    Source Clock Delay      (SCD):    12.713ns = ( 22.713 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    10.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    14.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.500 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    15.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.321 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    17.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    17.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    19.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    20.128 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    20.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    21.043 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.670    22.713    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.518    23.231 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          1.149    24.379    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X31Y11         FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.496   101.337    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              1.352   102.689    
                         clock uncertainty           -0.035   102.653    
    SLICE_X31Y11         FDCE (Recov_fdce_C_CLR)     -0.405   102.248    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        102.248    
                         arrival time                         -24.379    
  -------------------------------------------------------------------
                         slack                                 77.869    

Slack (MET) :             77.869ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (pclk rise@90.000ns - pclk rise@10.000ns)
  Data Path Delay:        1.667ns  (logic 0.518ns (31.082%)  route 1.149ns (68.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.337ns = ( 101.337 - 90.000 ) 
    Source Clock Delay      (SCD):    12.713ns = ( 22.713 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    10.946 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.762 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.614    14.376    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.500 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    15.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.321 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    17.601    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    17.704 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    19.097    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    20.128 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    20.942    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    21.043 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.670    22.713    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.518    23.231 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          1.149    24.379    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X31Y11         FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           2.229    93.887    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.100    93.987 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.631    94.618    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.709 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.765    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.862 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    98.099    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    99.017 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.749    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.840 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         1.496   101.337    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y11         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              1.352   102.689    
                         clock uncertainty           -0.035   102.653    
    SLICE_X31Y11         FDCE (Recov_fdce_C_CLR)     -0.405   102.248    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        102.248    
                         arrival time                         -24.379    
  -------------------------------------------------------------------
                         slack                                 77.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.279%)  route 0.198ns (54.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 15.566 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164    14.609 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          0.198    14.807    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X31Y10         FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.829    15.566    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X31Y10         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/C
                         clock pessimism             -1.105    14.462    
    SLICE_X31Y10         FDCE (Remov_fdce_C_CLR)     -0.092    14.370    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.370    
                         arrival time                          14.807    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/CLR
                            (removal check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.279%)  route 0.198ns (54.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 15.566 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164    14.609 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          0.198    14.807    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X31Y10         FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.829    15.566    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X31Y10         FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/C
                         clock pessimism             -1.105    14.462    
    SLICE_X31Y10         FDCE (Remov_fdce_C_CLR)     -0.092    14.370    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                        -14.370    
                         arrival time                          14.807    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.360%)  route 0.258ns (64.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 15.566 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X29Y12         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDPE (Prop_fdpe_C_Q)         0.141    14.586 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.258    14.843    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y11         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.829    15.566    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X29Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -1.105    14.462    
    SLICE_X29Y11         FDPE (Remov_fdpe_C_PRE)     -0.095    14.367    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                        -14.367    
                         arrival time                          14.843    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.360%)  route 0.258ns (64.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 15.566 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X29Y12         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDPE (Prop_fdpe_C_Q)         0.141    14.586 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.258    14.843    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y11         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.829    15.566    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X29Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -1.105    14.462    
    SLICE_X29Y11         FDPE (Remov_fdpe_C_PRE)     -0.095    14.367    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                        -14.367    
                         arrival time                          14.843    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.360%)  route 0.258ns (64.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns = ( 15.566 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X29Y12         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDPE (Prop_fdpe_C_Q)         0.141    14.586 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.258    14.843    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y11         FDPE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.829    15.566    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X29Y11         FDPE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -1.105    14.462    
    SLICE_X29Y11         FDPE (Remov_fdpe_C_PRE)     -0.095    14.367    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                        -14.367    
                         arrival time                          14.843    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.964%)  route 0.257ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164    14.609 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          0.257    14.865    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X31Y8          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.830    15.567    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -1.105    14.463    
    SLICE_X31Y8          FDCE (Remov_fdce_C_CLR)     -0.092    14.371    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.371    
                         arrival time                          14.865    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.964%)  route 0.257ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164    14.609 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          0.257    14.865    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X31Y8          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.830    15.567    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -1.105    14.463    
    SLICE_X31Y8          FDCE (Remov_fdce_C_CLR)     -0.092    14.371    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.371    
                         arrival time                          14.865    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.964%)  route 0.257ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164    14.609 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          0.257    14.865    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X31Y8          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.830    15.567    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -1.105    14.463    
    SLICE_X31Y8          FDCE (Remov_fdce_C_CLR)     -0.092    14.371    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.371    
                         arrival time                          14.865    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.964%)  route 0.257ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164    14.609 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          0.257    14.865    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X31Y8          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.830    15.567    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -1.105    14.463    
    SLICE_X31Y8          FDCE (Remov_fdce_C_CLR)     -0.092    14.371    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.371    
                         arrival time                          14.865    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.964%)  route 0.257ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 14.445 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.146    11.763    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.045    11.808 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274    12.082    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    12.108 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.855    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.888 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.344    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.614 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.859    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.885 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.560    14.445    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X30Y12         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164    14.609 f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=72, routed)          0.257    14.865    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X31Y8          FDCE                                         f  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.315    12.029    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.056    12.085 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    12.393    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.422 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.452    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.487 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.996    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.427 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.737 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=374, routed)         0.830    15.567    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X31Y8          FDCE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -1.105    14.463    
    SLICE_X31Y8          FDCE (Remov_fdce_C_CLR)     -0.092    14.371    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.371    
                         arrival time                          14.865    
  -------------------------------------------------------------------
                         slack                                  0.495    





