// Seed: 3541598277
module module_0 (
    input  tri1 id_0
    , id_7,
    output wire id_1,
    input  wor  id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  wire id_5
);
  supply0 id_8;
  assign {id_2 - 1 < 1 - 1'b0, 1, id_0} = id_8;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri id_4
);
  wand id_6 = id_6 == id_6;
  assign id_4 = id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_0,
      id_6,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
