# Analog image sensors design
clock-domain crossing (CDC) and rtl linting checks
disciplines: design, verification, process, test, and application
analysis types: transient, AC, DC, stability, Monte Carlo


# common skills

amplifiers, low noise regulators, readout, for pixel arrays
IR drop and cross talk effects at chip level
Virtuoso, Calibre, and Cadence/Siemens simulators
Python
physical verification
high-speed I/O, Serdes, FIFO, CDR, PLL,
RTL level signal sync, clock tree, cross domain clock design
spice/spectreMDL
analog layout
C/C++ programming
Verilog/HLS for processing pipeline
TCAd (Silvaco/synopsys) for sensors and integrated power managment devices


# EDA
SKILL, SKILL++ and shell scriptiong
math, computer science, graph theory and machine learning, data structures, algorithms, systems architecture

C++/Python for arch exploration and hardware modeling
Signal processing concepts

Develop cycle-level C++/SystemC performance models and analysis of hardware features, applications, benchmarks, and use cases
Analyze memory subsystem-level architectural trade-offs (throughput, latency, power, hardware cost) across different scenarios
Develop synthetic memory traffic/traces that are representative of real-world SoC components (CPU, GPU, DSP, NoC, etc)
Develop scripts to automate generation of various performance metrics and statistics post RTL simulation that helps identify performance bottlenecks
Correlate performance models to match RTL across configurations and traffic conditions
Work with Memory Architects to understand feature requirements and evaluate architectural choices and tradeoffs
Basic understanding of performance principles, e.g. Amdahlâ€™s Law, Queuing Theory, throughput/latency tradeoffs

Ability to 'reduce' algorithms and knowledge of computer science
theory and practice of neural networks / deep learning with working knowledge of contemporary topics (graph neural networks, attention mechanisms, transformer networks, reinforcement and transfer learning, etc
machine learning frameworks in PyTorch, TensorFlow, Julia,
physics informed machine learning
analog/custom circuit design methodologies and/or exposure to one or more application areas in scientific computing (computational electromagnetics, fluid dynamics, molecular dynamics, thermal analysis, electrical circuit simulation) and/or computational physics

High-speed IO and SerDes circuit blocks:  Driver; Receiver; Serializer; Deserializer; Phase Interpolator; Low jitter PLL; High Speed Clock Distribution; ADC and DAC; Bias and Bandgap; and Voltage Regulators and CDRs,

Experience in logic optimization, compilation of RTL memory models, Arithmetic Operators, optimizing the mapped elements based on area/delay tradeoffs.
Ability and desire to work on all parts of the stack (algorithms, databases, UI) and revisit traditional synthesis and optimization algorithms using emerging technologies in machine learning and big data. 
logic  simulators and some experience in multi-threaded/ concurrent programming are pluses.




# Comparion of lines of code for different generators


