###############################################################
#  Generated by:      Cadence Innovus 17.16-s058_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Sat Apr 17 17:06:42 2021
#  Design:            crossbar_one_hot_seq
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix crossbar_one_hot_seq_postRoute -outDir timingReports_postRoute_hold
###############################################################
Path 1: MET Hold Check with Pin o_data_bus_reg_reg_27_/CP 
Endpoint:   o_data_bus_reg_reg_27_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[59]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.076
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                          |      |                |                            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_data_bus[59]           |  v   | i_data_bus[59] |                            |       |   0.060 |   -0.008 | 
     | U536/A1                  |  v   | i_data_bus[59] | AOI21OPTREPBD4BWP30P140LVT | 0.000 |   0.060 |   -0.008 | 
     | U536/ZN                  |  ^   | n440           | AOI21OPTREPBD4BWP30P140LVT | 0.007 |   0.067 |   -0.001 | 
     | placeopt_FE_RC_78_0/A1   |  ^   | n440           | ND3D2BWP30P140LVT          | 0.000 |   0.067 |   -0.001 | 
     | placeopt_FE_RC_78_0/ZN   |  v   | N396           | ND3D2BWP30P140LVT          | 0.009 |   0.076 |    0.008 | 
     | o_data_bus_reg_reg_27_/D |  v   | N396           | DFQD2BWP30P140LVT          | 0.000 |   0.076 |    0.008 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.047 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.051 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.056 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.063 | 
     | o_data_bus_reg_reg_27_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.067 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin o_data_bus_reg_reg_10_/CP 
Endpoint:   o_data_bus_reg_reg_10_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[42]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.009
  Arrival Time                  0.078
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                          |      |                |                     |       |  Time   |   Time   | 
     |--------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[42]           |  v   | i_data_bus[42] |                     |       |   0.060 |   -0.009 | 
     | U278/A1                  |  v   | i_data_bus[42] | AOI21D8BWP30P140LVT | 0.001 |   0.061 |   -0.008 | 
     | U278/ZN                  |  ^   | n283           | AOI21D8BWP30P140LVT | 0.006 |   0.067 |   -0.002 | 
     | ccpot_FE_RC_140_0/A1     |  ^   | n283           | ND3D2BWP30P140LVT   | 0.001 |   0.068 |   -0.001 | 
     | ccpot_FE_RC_140_0/ZN     |  v   | N379           | ND3D2BWP30P140LVT   | 0.010 |   0.078 |    0.009 | 
     | o_data_bus_reg_reg_10_/D |  v   | N379           | DFQD2BWP30P140LVT   | 0.000 |   0.078 |    0.009 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.048 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.052 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.064 | 
     | o_data_bus_reg_reg_10_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.069 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin o_data_bus_reg_reg_24_/CP 
Endpoint:   o_data_bus_reg_reg_24_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[56]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.007
  Arrival Time                  0.077
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[56]           |  v   | i_data_bus[56] |                            |        |   0.060 |   -0.009 | 
     | U394/A1                  |  v   | i_data_bus[56] | AOI21OPTREPBD2BWP30P140LVT | -0.001 |   0.059 |   -0.010 | 
     | U394/ZN                  |  ^   | n292           | AOI21OPTREPBD2BWP30P140LVT |  0.008 |   0.067 |   -0.002 | 
     | ccpot_FE_RC_155_0/A1     |  ^   | n292           | ND3D2BWP30P140LVT          |  0.000 |   0.067 |   -0.002 | 
     | ccpot_FE_RC_155_0/ZN     |  v   | N393           | ND3D2BWP30P140LVT          |  0.010 |   0.077 |    0.007 | 
     | o_data_bus_reg_reg_24_/D |  v   | N393           | DFQD1BWP30P140LVT          |  0.000 |   0.077 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.049 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.052 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.064 | 
     | o_data_bus_reg_reg_24_/CP    |  ^   | CTS_2 | DFQD1BWP30P140LVT  | 0.004 |  -0.001 |    0.068 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin o_data_bus_reg_reg_29_/CP 
Endpoint:   o_data_bus_reg_reg_29_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[61]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.077
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[61]           |  v   | i_data_bus[61] |                            |        |   0.060 |   -0.009 | 
     | U521/A1                  |  v   | i_data_bus[61] | AOI21OPTREPBD4BWP30P140LVT | -0.000 |   0.060 |   -0.010 | 
     | U521/ZN                  |  ^   | n424           | AOI21OPTREPBD4BWP30P140LVT |  0.007 |   0.067 |   -0.003 | 
     | ccpot_FE_RC_81_0/A2      |  ^   | n424           | ND3D2BWP30P140LVT          |  0.000 |   0.067 |   -0.003 | 
     | ccpot_FE_RC_81_0/ZN      |  v   | N398           | ND3D2BWP30P140LVT          |  0.010 |   0.077 |    0.008 | 
     | o_data_bus_reg_reg_29_/D |  v   | N398           | DFQD2BWP30P140LVT          |  0.000 |   0.077 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.049 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.052 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.064 | 
     | o_data_bus_reg_reg_29_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.068 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin o_data_bus_reg_reg_9_/CP 
Endpoint:   o_data_bus_reg_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[41]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.009
  Arrival Time                  0.078
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                         |      |                |                            |        |  Time   |   Time   | 
     |-------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[41]          |  v   | i_data_bus[41] |                            |        |   0.060 |   -0.009 | 
     | U611/A1                 |  v   | i_data_bus[41] | AOI21OPTREPBD4BWP30P140LVT | -0.001 |   0.059 |   -0.011 | 
     | U611/ZN                 |  ^   | n514           | AOI21OPTREPBD4BWP30P140LVT |  0.008 |   0.067 |   -0.002 | 
     | ccpot_FE_RC_127_0/A1    |  ^   | n514           | ND3D2BWP30P140LVT          |  0.001 |   0.068 |   -0.001 | 
     | ccpot_FE_RC_127_0/ZN    |  v   | N378           | ND3D2BWP30P140LVT          |  0.010 |   0.078 |    0.009 | 
     | o_data_bus_reg_reg_9_/D |  v   | N378           | DFQD2BWP30P140LVT          |  0.000 |   0.078 |    0.009 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.049 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.052 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.064 | 
     | o_data_bus_reg_reg_9_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.069 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin o_data_bus_reg_reg_4_/CP 
Endpoint:   o_data_bus_reg_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[36]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.009
  Arrival Time                  0.078
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                         |      |                |                     |       |  Time   |   Time   | 
     |-------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[36]          |  v   | i_data_bus[36] |                     |       |   0.060 |   -0.010 | 
     | U479/A1                 |  v   | i_data_bus[36] | AOI21D8BWP30P140LVT | 0.000 |   0.060 |   -0.009 | 
     | U479/ZN                 |  ^   | n362           | AOI21D8BWP30P140LVT | 0.005 |   0.066 |   -0.004 | 
     | ccpot_FE_RC_123_0/A1    |  ^   | n362           | ND3D3BWP30P140LVT   | 0.002 |   0.067 |   -0.002 | 
     | ccpot_FE_RC_123_0/ZN    |  v   | N373           | ND3D3BWP30P140LVT   | 0.011 |   0.078 |    0.009 | 
     | o_data_bus_reg_reg_4_/D |  v   | N373           | DFQD2BWP30P140LVT   | 0.000 |   0.078 |    0.009 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.049 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.053 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.065 | 
     | o_data_bus_reg_reg_4_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.070 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin o_data_bus_reg_reg_21_/CP 
Endpoint:   o_data_bus_reg_reg_21_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[53]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.007
  Arrival Time                  0.077
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[53]           |  v   | i_data_bus[53] |                            |        |   0.060 |   -0.010 | 
     | U449/A1                  |  v   | i_data_bus[53] | AOI21OPTREPBD2BWP30P140LVT | -0.001 |   0.059 |   -0.011 | 
     | U449/ZN                  |  ^   | n340           | AOI21OPTREPBD2BWP30P140LVT |  0.009 |   0.067 |   -0.002 | 
     | ccpot_FE_RC_128_0/A1     |  ^   | n340           | ND3D2BWP30P140LVT          |  0.000 |   0.068 |   -0.002 | 
     | ccpot_FE_RC_128_0/ZN     |  v   | N390           | ND3D2BWP30P140LVT          |  0.009 |   0.077 |    0.007 | 
     | o_data_bus_reg_reg_21_/D |  v   | N390           | DFQD1BWP30P140LVT          |  0.000 |   0.077 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.049 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.053 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.065 | 
     | o_data_bus_reg_reg_21_/CP    |  ^   | CTS_2 | DFQD1BWP30P140LVT  | 0.003 |  -0.002 |    0.068 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin o_data_bus_reg_reg_31_/CP 
Endpoint:   o_data_bus_reg_reg_31_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[63]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.078
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[63]           |  v   | i_data_bus[63] |                            |        |   0.060 |   -0.010 | 
     | U509/A1                  |  v   | i_data_bus[63] | AOI21OPTREPBD4BWP30P140LVT | -0.001 |   0.059 |   -0.011 | 
     | U509/ZN                  |  ^   | n404           | AOI21OPTREPBD4BWP30P140LVT |  0.007 |   0.066 |   -0.004 | 
     | placeopt_FE_RC_15_0/A3   |  ^   | n404           | ND3D2BWP30P140LVT          |  0.000 |   0.066 |   -0.004 | 
     | placeopt_FE_RC_15_0/ZN   |  v   | N400           | ND3D2BWP30P140LVT          |  0.012 |   0.078 |    0.008 | 
     | o_data_bus_reg_reg_31_/D |  v   | N400           | DFQD2BWP30P140LVT          |  0.000 |   0.078 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.049 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.053 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.059 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.065 | 
     | o_data_bus_reg_reg_31_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.069 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin o_data_bus_reg_reg_2_/CP 
Endpoint:   o_data_bus_reg_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[34]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.009
  Arrival Time                  0.079
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                         |      |                |                            |        |  Time   |   Time   | 
     |-------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[34]          |  v   | i_data_bus[34] |                            |        |   0.060 |   -0.010 | 
     | U493/A1                 |  v   | i_data_bus[34] | AOI21OPTREPBD6BWP30P140LVT | -0.000 |   0.060 |   -0.010 | 
     | U493/ZN                 |  ^   | n378           | AOI21OPTREPBD6BWP30P140LVT |  0.009 |   0.068 |   -0.002 | 
     | ccpot_FE_RC_144_0/A1    |  ^   | n378           | ND3D2BWP30P140LVT          |  0.001 |   0.070 |   -0.000 | 
     | ccpot_FE_RC_144_0/ZN    |  v   | N371           | ND3D2BWP30P140LVT          |  0.009 |   0.079 |    0.009 | 
     | o_data_bus_reg_reg_2_/D |  v   | N371           | DFQD2BWP30P140LVT          |  0.000 |   0.079 |    0.009 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.049 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.053 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.059 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.065 | 
     | o_data_bus_reg_reg_2_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |   0.000 |    0.070 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin o_data_bus_reg_reg_22_/CP 
Endpoint:   o_data_bus_reg_reg_22_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[54]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.078
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[54]           |  v   | i_data_bus[54] |                            |        |   0.060 |   -0.011 | 
     | U422/A1                  |  v   | i_data_bus[54] | AOI21OPTREPBD2BWP30P140LVT | -0.001 |   0.059 |   -0.012 | 
     | U422/ZN                  |  ^   | n316           | AOI21OPTREPBD2BWP30P140LVT |  0.008 |   0.067 |   -0.004 | 
     | placeopt_FE_RC_80_0/A2   |  ^   | n316           | ND3D2BWP30P140LVT          |  0.000 |   0.067 |   -0.004 | 
     | placeopt_FE_RC_80_0/ZN   |  v   | N391           | ND3D2BWP30P140LVT          |  0.011 |   0.078 |    0.008 | 
     | o_data_bus_reg_reg_22_/D |  v   | N391           | DFQD2BWP30P140LVT          |  0.000 |   0.078 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.050 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.054 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.059 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.059 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.066 | 
     | o_data_bus_reg_reg_22_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.069 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin o_data_bus_reg_reg_12_/CP 
Endpoint:   o_data_bus_reg_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[44]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.080
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[44]           |  v   | i_data_bus[44] |                            |        |   0.060 |   -0.012 | 
     | U279/A1                  |  v   | i_data_bus[44] | AOI21OPTREPBD4BWP30P140LVT | -0.001 |   0.059 |   -0.013 | 
     | U279/ZN                  |  ^   | n498           | AOI21OPTREPBD4BWP30P140LVT |  0.009 |   0.068 |   -0.003 | 
     | ccpot_FE_RC_141_0/A1     |  ^   | n498           | ND3D2BWP30P140LVT          |  0.001 |   0.069 |   -0.003 | 
     | ccpot_FE_RC_141_0/ZN     |  v   | N381           | ND3D2BWP30P140LVT          |  0.011 |   0.080 |    0.008 | 
     | o_data_bus_reg_reg_12_/D |  v   | N381           | DFQD2BWP30P140LVT          |  0.000 |   0.080 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.051 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.054 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.059 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.060 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.067 | 
     | o_data_bus_reg_reg_12_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.071 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin o_data_bus_reg_reg_28_/CP 
Endpoint:   o_data_bus_reg_reg_28_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[60]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.080
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                          |      |                |                            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_data_bus[60]           |  v   | i_data_bus[60] |                            |       |   0.060 |   -0.012 | 
     | U528/A1                  |  v   | i_data_bus[60] | AOI21OPTREPBD2BWP30P140LVT | 0.000 |   0.060 |   -0.012 | 
     | U528/ZN                  |  ^   | n432           | AOI21OPTREPBD2BWP30P140LVT | 0.008 |   0.069 |   -0.003 | 
     | placeopt_FE_RC_1_0/A2    |  ^   | n432           | ND3D2BWP30P140LVT          | 0.000 |   0.069 |   -0.003 | 
     | placeopt_FE_RC_1_0/ZN    |  v   | N397           | ND3D2BWP30P140LVT          | 0.011 |   0.080 |    0.008 | 
     | o_data_bus_reg_reg_28_/D |  v   | N397           | DFQD2BWP30P140LVT          | 0.000 |   0.080 |    0.008 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.051 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.055 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.060 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.061 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.067 | 
     | o_data_bus_reg_reg_28_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.071 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin o_data_bus_reg_reg_15_/CP 
Endpoint:   o_data_bus_reg_reg_15_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[47]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.007
  Arrival Time                  0.080
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[47]           |  v   | i_data_bus[47] |                            |        |   0.060 |   -0.012 | 
     | U440/A1                  |  v   | i_data_bus[47] | AOI21OPTREPBD4BWP30P140LVT | -0.001 |   0.059 |   -0.013 | 
     | U440/ZN                  |  ^   | n332           | AOI21OPTREPBD4BWP30P140LVT |  0.009 |   0.068 |   -0.004 | 
     | placeopt_FE_RC_76_0/A2   |  ^   | n332           | ND3D2BWP30P140LVT          |  0.000 |   0.069 |   -0.004 | 
     | placeopt_FE_RC_76_0/ZN   |  v   | N384           | ND3D2BWP30P140LVT          |  0.011 |   0.080 |    0.007 | 
     | o_data_bus_reg_reg_15_/D |  v   | N384           | DFQD1BWP30P140LVT          |  0.000 |   0.080 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.052 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.055 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.060 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.061 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.068 | 
     | o_data_bus_reg_reg_15_/CP    |  ^   | CTS_2 | DFQD1BWP30P140LVT  | 0.004 |  -0.001 |    0.071 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin o_data_bus_reg_reg_14_/CP 
Endpoint:   o_data_bus_reg_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[46]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.081
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[46]           |  v   | i_data_bus[46] |                            |        |   0.060 |   -0.013 | 
     | U580/A1                  |  v   | i_data_bus[46] | AOI21OPTREPBD4BWP30P140LVT | -0.001 |   0.059 |   -0.014 | 
     | U580/ZN                  |  ^   | n480           | AOI21OPTREPBD4BWP30P140LVT |  0.010 |   0.069 |   -0.004 | 
     | ccpot_FE_RC_157_0/A2     |  ^   | n480           | ND3D2BWP30P140LVT          |  0.000 |   0.069 |   -0.003 | 
     | ccpot_FE_RC_157_0/ZN     |  v   | N383           | ND3D2BWP30P140LVT          |  0.012 |   0.081 |    0.008 | 
     | o_data_bus_reg_reg_14_/D |  v   | N383           | DFQD2BWP30P140LVT          |  0.000 |   0.081 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.052 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.055 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.060 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.061 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.068 | 
     | o_data_bus_reg_reg_14_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.072 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin o_data_bus_reg_reg_7_/CP 
Endpoint:   o_data_bus_reg_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[39]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.009
  Arrival Time                  0.081
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |      Net       |        Cell         |  Delay | Arrival | Required | 
     |                         |      |                |                     |        |  Time   |   Time   | 
     |-------------------------+------+----------------+---------------------+--------+---------+----------| 
     | i_data_bus[39]          |  v   | i_data_bus[39] |                     |        |   0.060 |   -0.013 | 
     | U386/A1                 |  v   | i_data_bus[39] | AOI21D6BWP30P140LVT | -0.001 |   0.059 |   -0.013 | 
     | U386/ZN                 |  ^   | n273           | AOI21D6BWP30P140LVT |  0.010 |   0.069 |   -0.003 | 
     | ccpot_FE_RC_154_0/A2    |  ^   | n273           | ND3D2BWP30P140LVT   |  0.001 |   0.070 |   -0.003 | 
     | ccpot_FE_RC_154_0/ZN    |  v   | N376           | ND3D2BWP30P140LVT   |  0.012 |   0.081 |    0.009 | 
     | o_data_bus_reg_reg_7_/D |  v   | N376           | DFQD2BWP30P140LVT   |  0.000 |   0.081 |    0.009 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.052 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.055 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.060 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.061 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.068 | 
     | o_data_bus_reg_reg_7_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |   0.000 |    0.073 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin o_data_bus_reg_reg_16_/CP 
Endpoint:   o_data_bus_reg_reg_16_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[48]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.007
  Arrival Time                  0.079
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[48]           |  v   | i_data_bus[48] |                            |        |   0.060 |   -0.013 | 
     | U571/A1                  |  v   | i_data_bus[48] | AOI21OPTREPBD2BWP30P140LVT | -0.001 |   0.058 |   -0.014 | 
     | U571/ZN                  |  ^   | n472           | AOI21OPTREPBD2BWP30P140LVT |  0.009 |   0.067 |   -0.005 | 
     | placeopt_FE_RC_79_0/A3   |  ^   | n472           | ND3D2BWP30P140LVT          |  0.000 |   0.067 |   -0.005 | 
     | placeopt_FE_RC_79_0/ZN   |  v   | N385           | ND3D2BWP30P140LVT          |  0.012 |   0.079 |    0.007 | 
     | o_data_bus_reg_reg_16_/D |  v   | N385           | DFQD2BWP30P140LVT          |  0.000 |   0.079 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.052 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.056 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.061 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.062 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.068 | 
     | o_data_bus_reg_reg_16_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.002 |  -0.002 |    0.071 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin o_data_bus_reg_reg_19_/CP 
Endpoint:   o_data_bus_reg_reg_19_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[51]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.003
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.006
  Arrival Time                  0.079
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[51]           |  v   | i_data_bus[51] |                            |        |   0.060 |   -0.013 | 
     | U553/A1                  |  v   | i_data_bus[51] | AOI21OPTREPBD2BWP30P140LVT | -0.002 |   0.058 |   -0.015 | 
     | U553/ZN                  |  ^   | n456           | AOI21OPTREPBD2BWP30P140LVT |  0.008 |   0.067 |   -0.006 | 
     | placeopt_FE_RC_49_0/A3   |  ^   | n456           | ND3D2BWP30P140LVT          |  0.000 |   0.067 |   -0.006 | 
     | placeopt_FE_RC_49_0/ZN   |  v   | N388           | ND3D2BWP30P140LVT          |  0.012 |   0.079 |    0.006 | 
     | o_data_bus_reg_reg_19_/D |  v   | N388           | DFQD2BWP30P140LVT          |  0.000 |   0.079 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.052 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.056 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.061 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.062 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.068 | 
     | o_data_bus_reg_reg_19_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.002 |  -0.003 |    0.070 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin o_data_bus_reg_reg_23_/CP 
Endpoint:   o_data_bus_reg_reg_23_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[55]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.007
  Arrival Time                  0.080
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                          |      |                |                            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_data_bus[55]           |  v   | i_data_bus[55] |                            |       |   0.060 |   -0.013 | 
     | U544/A1                  |  v   | i_data_bus[55] | AOI21OPTREPBD4BWP30P140LVT | 0.001 |   0.060 |   -0.013 | 
     | U544/ZN                  |  ^   | n448           | AOI21OPTREPBD4BWP30P140LVT | 0.007 |   0.068 |   -0.006 | 
     | placeopt_FE_RC_18_0/A3   |  ^   | n448           | ND3D2BWP30P140LVT          | 0.000 |   0.068 |   -0.005 | 
     | placeopt_FE_RC_18_0/ZN   |  v   | N392           | ND3D2BWP30P140LVT          | 0.013 |   0.080 |    0.007 | 
     | o_data_bus_reg_reg_23_/D |  v   | N392           | DFQD2BWP30P140LVT          | 0.000 |   0.080 |    0.007 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.053 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.056 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.061 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.062 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.068 | 
     | o_data_bus_reg_reg_23_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.003 |  -0.002 |    0.072 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin o_data_bus_reg_reg_20_/CP 
Endpoint:   o_data_bus_reg_reg_20_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[52]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.006
  Arrival Time                  0.080
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[52]           |  v   | i_data_bus[52] |                            |        |   0.060 |   -0.014 | 
     | ccpot_FE_RC_110_0/A2     |  v   | i_data_bus[52] | AOI21OPTREPBD2BWP30P140LVT | -0.001 |   0.059 |   -0.015 | 
     | ccpot_FE_RC_110_0/ZN     |  ^   | n348           | AOI21OPTREPBD2BWP30P140LVT |  0.010 |   0.069 |   -0.005 | 
     | ccpot_FE_RC_162_0/A2     |  ^   | n348           | ND3D2BWP30P140LVT          |  0.000 |   0.069 |   -0.005 | 
     | ccpot_FE_RC_162_0/ZN     |  v   | N389           | ND3D2BWP30P140LVT          |  0.011 |   0.080 |    0.006 | 
     | o_data_bus_reg_reg_20_/D |  v   | N389           | DFQD1BWP30P140LVT          |  0.000 |   0.080 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.053 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.062 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.069 | 
     | o_data_bus_reg_reg_20_/CP    |  ^   | CTS_2 | DFQD1BWP30P140LVT  | 0.002 |  -0.002 |    0.072 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin o_data_bus_reg_reg_30_/CP 
Endpoint:   o_data_bus_reg_reg_30_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[62]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.082
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |        Cell         |  Delay | Arrival | Required | 
     |                          |      |                |                     |        |  Time   |   Time   | 
     |--------------------------+------+----------------+---------------------+--------+---------+----------| 
     | i_data_bus[62]           |  v   | i_data_bus[62] |                     |        |   0.060 |   -0.014 | 
     | ccpot_FE_RC_163_0/A1     |  v   | i_data_bus[62] | AOI22D4BWP30P140LVT | -0.001 |   0.059 |   -0.015 | 
     | ccpot_FE_RC_163_0/ZN     |  ^   | n416           | AOI22D4BWP30P140LVT |  0.009 |   0.068 |   -0.006 | 
     | placeopt_FE_RC_0_0/A2    |  ^   | n416           | ND3D2BWP30P140LVT   |  0.001 |   0.069 |   -0.005 | 
     | placeopt_FE_RC_0_0/ZN    |  v   | N399           | ND3D2BWP30P140LVT   |  0.013 |   0.082 |    0.008 | 
     | o_data_bus_reg_reg_30_/D |  v   | N399           | DFQD2BWP30P140LVT   |  0.000 |   0.082 |    0.008 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.053 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.062 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.069 | 
     | o_data_bus_reg_reg_30_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.073 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin o_data_bus_reg_reg_8_/CP 
Endpoint:   o_data_bus_reg_reg_8_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[40]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.082
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                         |      |                |                            |       |  Time   |   Time   | 
     |-------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_data_bus[40]          |  v   | i_data_bus[40] |                            |       |   0.060 |   -0.014 | 
     | U618/A1                 |  v   | i_data_bus[40] | AOI21OPTREPBD6BWP30P140LVT | 0.003 |   0.062 |   -0.012 | 
     | U618/ZN                 |  ^   | n522           | AOI21OPTREPBD6BWP30P140LVT | 0.009 |   0.071 |   -0.003 | 
     | placeopt_FE_RC_24_0/A1  |  ^   | n522           | ND3D2BWP30P140LVT          | 0.001 |   0.072 |   -0.002 | 
     | placeopt_FE_RC_24_0/ZN  |  v   | N377           | ND3D2BWP30P140LVT          | 0.010 |   0.082 |    0.008 | 
     | o_data_bus_reg_reg_8_/D |  v   | N377           | DFQD2BWP30P140LVT          | 0.000 |   0.082 |    0.008 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.053 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.062 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.069 | 
     | o_data_bus_reg_reg_8_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |  -0.000 |    0.074 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin o_data_bus_reg_reg_5_/CP 
Endpoint:   o_data_bus_reg_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[37]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.005
  Arrival Time                  0.079
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                         |      |                |                            |       |  Time   |   Time   | 
     |-------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_data_bus[37]          |  v   | i_data_bus[37] |                            |       |   0.060 |   -0.014 | 
     | U472/A1                 |  v   | i_data_bus[37] | AOI21OPTREPBD6BWP30P140LVT | 0.001 |   0.061 |   -0.013 | 
     | U472/ZN                 |  ^   | n354           | AOI21OPTREPBD6BWP30P140LVT | 0.008 |   0.070 |   -0.005 | 
     | U473/A1                 |  ^   | n354           | ND3D2BWP30P140LVT          | 0.001 |   0.070 |   -0.004 | 
     | U473/ZN                 |  v   | N374           | ND3D2BWP30P140LVT          | 0.009 |   0.079 |    0.005 | 
     | o_data_bus_reg_reg_5_/D |  v   | N374           | DFQD4BWP30P140LVT          | 0.000 |   0.079 |    0.005 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.054 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.062 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.069 | 
     | o_data_bus_reg_reg_5_/CP     |  ^   | CTS_2 | DFQD4BWP30P140LVT  | 0.005 |  -0.000 |    0.074 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin o_data_bus_reg_reg_25_/CP 
Endpoint:   o_data_bus_reg_reg_25_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[57]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.007
  Arrival Time                  0.082
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |        Cell         |  Delay | Arrival | Required | 
     |                          |      |                |                     |        |  Time   |   Time   | 
     |--------------------------+------+----------------+---------------------+--------+---------+----------| 
     | i_data_bus[57]           |  v   | i_data_bus[57] |                     |        |   0.060 |   -0.014 | 
     | ccpot_FE_RC_156_0/A1     |  v   | i_data_bus[57] | AOI22D4BWP30P140LVT | -0.001 |   0.059 |   -0.015 | 
     | ccpot_FE_RC_156_0/ZN     |  ^   | n324           | AOI22D4BWP30P140LVT |  0.009 |   0.068 |   -0.007 | 
     | placeopt_FE_RC_4_0/A3    |  ^   | n324           | ND3D3BWP30P140LVT   |  0.000 |   0.068 |   -0.006 | 
     | placeopt_FE_RC_4_0/ZN    |  v   | N394           | ND3D3BWP30P140LVT   |  0.014 |   0.082 |    0.007 | 
     | o_data_bus_reg_reg_25_/D |  v   | N394           | DFQD2BWP30P140LVT   |  0.000 |   0.082 |    0.007 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.054 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.062 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.070 | 
     | o_data_bus_reg_reg_25_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.073 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin o_data_bus_reg_reg_26_/CP 
Endpoint:   o_data_bus_reg_reg_26_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[58]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.082
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                          |      |                |                     |       |  Time   |   Time   | 
     |--------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[58]           |  v   | i_data_bus[58] |                     |       |   0.060 |   -0.015 | 
     | ccpot_FE_RC_149_0/A1     |  v   | i_data_bus[58] | AOI22D4BWP30P140LVT | 0.001 |   0.061 |   -0.014 | 
     | ccpot_FE_RC_149_0/ZN     |  ^   | n300           | AOI22D4BWP30P140LVT | 0.007 |   0.067 |   -0.007 | 
     | placeopt_FE_RC_3_0/A3    |  ^   | n300           | ND3D3BWP30P140LVT   | 0.001 |   0.068 |   -0.006 | 
     | placeopt_FE_RC_3_0/ZN    |  v   | N395           | ND3D3BWP30P140LVT   | 0.014 |   0.082 |    0.008 | 
     | o_data_bus_reg_reg_26_/D |  v   | N395           | DFQD2BWP30P140LVT   | 0.000 |   0.082 |    0.008 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.054 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.070 | 
     | o_data_bus_reg_reg_26_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.074 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin o_data_bus_reg_reg_3_/CP 
Endpoint:   o_data_bus_reg_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[35]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.005
  Arrival Time                  0.080
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                         |      |                |                     |       |  Time   |   Time   | 
     |-------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[35]          |  v   | i_data_bus[35] |                     |       |   0.060 |   -0.015 | 
     | U486/A1                 |  v   | i_data_bus[35] | AOI21D8BWP30P140LVT | 0.001 |   0.061 |   -0.014 | 
     | U486/ZN                 |  ^   | n370           | AOI21D8BWP30P140LVT | 0.008 |   0.069 |   -0.006 | 
     | ccpot_FE_RC_139_0/A1    |  ^   | n370           | ND3D2BWP30P140LVT   | 0.001 |   0.070 |   -0.005 | 
     | ccpot_FE_RC_139_0/ZN    |  v   | N372           | ND3D2BWP30P140LVT   | 0.010 |   0.080 |    0.005 | 
     | o_data_bus_reg_reg_3_/D |  v   | N372           | DFQD4BWP30P140LVT   | 0.000 |   0.080 |    0.005 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.054 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.070 | 
     | o_data_bus_reg_reg_3_/CP     |  ^   | CTS_2 | DFQD4BWP30P140LVT  | 0.005 |  -0.000 |    0.075 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin o_data_bus_reg_reg_6_/CP 
Endpoint:   o_data_bus_reg_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[38]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.083
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                         |      |                |                            |       |  Time   |   Time   | 
     |-------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_data_bus[38]          |  v   | i_data_bus[38] |                            |       |   0.060 |   -0.015 | 
     | U277/A1                 |  v   | i_data_bus[38] | AOI21OPTREPBD6BWP30P140LVT | 0.000 |   0.060 |   -0.015 | 
     | U277/ZN                 |  ^   | n262           | AOI21OPTREPBD6BWP30P140LVT | 0.007 |   0.068 |   -0.007 | 
     | U376/A3                 |  ^   | n262           | ND3D2BWP30P140LVT          | 0.001 |   0.069 |   -0.006 | 
     | U376/ZN                 |  v   | N375           | ND3D2BWP30P140LVT          | 0.014 |   0.083 |    0.008 | 
     | o_data_bus_reg_reg_6_/D |  v   | N375           | DFQD2BWP30P140LVT          | 0.000 |   0.083 |    0.008 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.055 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.064 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.070 | 
     | o_data_bus_reg_reg_6_/CP     |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |   0.000 |    0.075 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin o_data_bus_reg_reg_11_/CP 
Endpoint:   o_data_bus_reg_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[43]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.008
  Arrival Time                  0.083
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                          |      |                |                            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_data_bus[43]           |  v   | i_data_bus[43] |                            |       |   0.060 |   -0.016 | 
     | U604/A1                  |  v   | i_data_bus[43] | AOI21OPTREPBD4BWP30P140LVT | 0.001 |   0.061 |   -0.014 | 
     | U604/ZN                  |  ^   | n506           | AOI21OPTREPBD4BWP30P140LVT | 0.008 |   0.069 |   -0.006 | 
     | ccpot_FE_RC_94_0/A3      |  ^   | n506           | ND3D3BWP30P140LVT          | 0.001 |   0.070 |   -0.006 | 
     | ccpot_FE_RC_94_0/ZN      |  v   | N380           | ND3D3BWP30P140LVT          | 0.014 |   0.083 |    0.008 | 
     | o_data_bus_reg_reg_11_/D |  v   | N380           | DFQD2BWP30P140LVT          | 0.000 |   0.083 |    0.008 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.055 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.063 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.064 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.071 | 
     | o_data_bus_reg_reg_11_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.001 |    0.075 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin o_data_bus_reg_reg_13_/CP 
Endpoint:   o_data_bus_reg_reg_13_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[45]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.000
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.009
  Arrival Time                  0.085
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                          |      |                |                            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_data_bus[45]           |  v   | i_data_bus[45] |                            |       |   0.060 |   -0.016 | 
     | U589/A1                  |  v   | i_data_bus[45] | AOI21OPTREPBD4BWP30P140LVT | 0.002 |   0.062 |   -0.014 | 
     | U589/ZN                  |  ^   | n490           | AOI21OPTREPBD4BWP30P140LVT | 0.010 |   0.072 |   -0.004 | 
     | placeopt_FE_RC_46_0/A3   |  ^   | n490           | ND3D2BWP30P140LVT          | 0.001 |   0.073 |   -0.004 | 
     | placeopt_FE_RC_46_0/ZN   |  v   | N382           | ND3D2BWP30P140LVT          | 0.012 |   0.085 |    0.009 | 
     | o_data_bus_reg_reg_13_/D |  v   | N382           | DFQD2BWP30P140LVT          | 0.000 |   0.085 |    0.009 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.056 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.059 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.064 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.065 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.071 | 
     | o_data_bus_reg_reg_13_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.004 |  -0.000 |    0.076 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin o_data_bus_reg_reg_17_/CP 
Endpoint:   o_data_bus_reg_reg_17_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[49]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.006
  Arrival Time                  0.083
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[49]           |  v   | i_data_bus[49] |                            |        |   0.060 |   -0.018 | 
     | U413/A1                  |  v   | i_data_bus[49] | AOI21OPTREPBD1BWP30P140LVT | -0.002 |   0.058 |   -0.019 | 
     | U413/ZN                  |  ^   | n308           | AOI21OPTREPBD1BWP30P140LVT |  0.010 |   0.069 |   -0.009 | 
     | placeopt_FE_RC_75_0/A3   |  ^   | n308           | ND3D1BWP30P140LVT          |  0.000 |   0.069 |   -0.009 | 
     | placeopt_FE_RC_75_0/ZN   |  v   | N386           | ND3D1BWP30P140LVT          |  0.015 |   0.083 |    0.006 | 
     | o_data_bus_reg_reg_17_/D |  v   | N386           | DFQD2BWP30P140LVT          |  0.000 |   0.083 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.060 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.066 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.066 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.073 | 
     | o_data_bus_reg_reg_17_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.002 |  -0.002 |    0.075 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin o_data_bus_reg_reg_18_/CP 
Endpoint:   o_data_bus_reg_reg_18_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[50]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.002
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.006
  Arrival Time                  0.084
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |            Cell            |  Delay | Arrival | Required | 
     |                          |      |                |                            |        |  Time   |   Time   | 
     |--------------------------+------+----------------+----------------------------+--------+---------+----------| 
     | i_data_bus[50]           |  v   | i_data_bus[50] |                            |        |   0.060 |   -0.018 | 
     | U562/A1                  |  v   | i_data_bus[50] | AOI21OPTREPBD1BWP30P140LVT | -0.001 |   0.059 |   -0.019 | 
     | U562/ZN                  |  ^   | n464           | AOI21OPTREPBD1BWP30P140LVT |  0.012 |   0.071 |   -0.007 | 
     | ccpot_FE_RC_121_0/A2     |  ^   | n464           | ND3D2BWP30P140LVT          |  0.000 |   0.071 |   -0.007 | 
     | ccpot_FE_RC_121_0/ZN     |  v   | N387           | ND3D2BWP30P140LVT          |  0.013 |   0.084 |    0.006 | 
     | o_data_bus_reg_reg_18_/D |  v   | N387           | DFQD2BWP30P140LVT          |  0.000 |   0.084 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.057 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.061 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.066 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.067 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.073 | 
     | o_data_bus_reg_reg_18_/CP    |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.002 |  -0.002 |    0.076 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin o_data_bus_reg_reg_0_/CP 
Endpoint:   o_data_bus_reg_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[32]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.083
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |      Net       |            Cell            | Delay | Arrival | Required | 
     |                         |      |                |                            |       |  Time   |   Time   | 
     |-------------------------+------+----------------+----------------------------+-------+---------+----------| 
     | i_data_bus[32]          |  v   | i_data_bus[32] |                            |       |   0.060 |   -0.019 | 
     | U507/A1                 |  v   | i_data_bus[32] | AOI21OPTREPBD6BWP30P140LVT | 0.001 |   0.061 |   -0.018 | 
     | U507/ZN                 |  ^   | n394           | AOI21OPTREPBD6BWP30P140LVT | 0.008 |   0.069 |   -0.010 | 
     | U508/A3                 |  ^   | n394           | ND3D3BWP30P140LVT          | 0.001 |   0.071 |   -0.008 | 
     | U508/ZN                 |  v   | N369           | ND3D3BWP30P140LVT          | 0.013 |   0.083 |    0.004 | 
     | o_data_bus_reg_reg_0_/D |  v   | N369           | DFQD4BWP30P140LVT          | 0.000 |   0.083 |    0.004 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.058 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.062 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.067 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.068 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.074 | 
     | o_data_bus_reg_reg_0_/CP     |  ^   | CTS_2 | DFQD4BWP30P140LVT  | 0.004 |  -0.001 |    0.078 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin o_data_bus_reg_reg_1_/CP 
Endpoint:   o_data_bus_reg_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[97]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time         -0.001
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.091
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |      Net       |        Cell        | Delay | Arrival | Required | 
     |                         |      |                |                    |       |  Time   |   Time   | 
     |-------------------------+------+----------------+--------------------+-------+---------+----------| 
     | i_data_bus[97]          |  v   | i_data_bus[97] |                    |       |   0.060 |   -0.027 | 
     | U295/A2                 |  v   | i_data_bus[97] | AN2D4BWP30P140LVT  | 0.000 |   0.060 |   -0.027 | 
     | U295/Z                  |  v   | n185           | AN2D4BWP30P140LVT  | 0.012 |   0.072 |   -0.015 | 
     | ccpot_FE_RC_117_0/B1    |  v   | n185           | INR2D8BWP30P140LVT | 0.000 |   0.072 |   -0.014 | 
     | ccpot_FE_RC_117_0/ZN    |  ^   | n386           | INR2D8BWP30P140LVT | 0.005 |   0.077 |   -0.010 | 
     | ccpot_FE_RC_124_0/A3    |  ^   | n386           | ND3D2BWP30P140LVT  | 0.001 |   0.078 |   -0.009 | 
     | ccpot_FE_RC_124_0/ZN    |  v   | N370           | ND3D2BWP30P140LVT  | 0.013 |   0.091 |    0.004 | 
     | o_data_bus_reg_reg_1_/D |  v   | N370           | DFQD4BWP30P140LVT  | 0.000 |   0.091 |    0.004 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.066 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.070 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.075 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.075 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.082 | 
     | o_data_bus_reg_reg_1_/CP     |  ^   | CTS_2 | DFQD4BWP30P140LVT  | 0.004 |  -0.001 |    0.086 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin o_valid_reg_reg_0_/CP 
Endpoint:   o_valid_reg_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_valid[0]           (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.007
  Arrival Time                  0.129
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |          Cell          |  Delay | Arrival | Required | 
     |                           |      |                |                        |        |  Time   |   Time   | 
     |---------------------------+------+----------------+------------------------+--------+---------+----------| 
     | i_valid[0]                |  v   | i_valid[0]     |                        |        |   0.060 |   -0.062 | 
     | placeopt_FE_RC_74_0/B1    |  v   | i_valid[0]     | IND2D2BWP30P140LVT     | -0.001 |   0.059 |   -0.063 | 
     | placeopt_FE_RC_74_0/ZN    |  ^   | FE_RN_21_0     | IND2D2BWP30P140LVT     |  0.010 |   0.068 |   -0.054 | 
     | placeopt_FE_RC_73_0/A2    |  ^   | FE_RN_21_0     | NR2OPTPAD4BWP30P140LVT |  0.000 |   0.069 |   -0.054 | 
     | placeopt_FE_RC_73_0/ZN    |  v   | FE_RN_7_0      | NR2OPTPAD4BWP30P140LVT |  0.008 |   0.077 |   -0.045 | 
     | placeopt_FE_RC_34_0/A2    |  v   | FE_RN_7_0      | CKND2D8BWP30P140LVT    |  0.000 |   0.077 |   -0.045 | 
     | placeopt_FE_RC_34_0/ZN    |  ^   | n222           | CKND2D8BWP30P140LVT    |  0.009 |   0.086 |   -0.036 | 
     | placeopt_FE_OCPC67_n222/I |  ^   | n222           | BUFFD1BWP30P140LVT     |  0.000 |   0.086 |   -0.036 | 
     | placeopt_FE_OCPC67_n222/Z |  ^   | FE_OCPN67_n222 | BUFFD1BWP30P140LVT     |  0.018 |   0.104 |   -0.018 | 
     | U628/A4                   |  ^   | FE_OCPN67_n222 | ND4D2BWP30P140LVT      |  0.000 |   0.105 |   -0.018 | 
     | U628/ZN                   |  v   | N402           | ND4D2BWP30P140LVT      |  0.024 |   0.129 |    0.007 | 
     | o_valid_reg_reg_0_/D      |  v   | N402           | DFQD2BWP30P140LVT      |  0.000 |   0.129 |    0.007 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |        Cell        | Delay | Arrival | Required | 
     |                              |      |       |                    |       |  Time   |   Time   | 
     |------------------------------+------+-------+--------------------+-------+---------+----------| 
     | clk                          |  ^   | clk   |                    |       |  -0.021 |    0.102 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I  |  ^   | clk   | INVD8BWP30P140LVT  | 0.004 |  -0.017 |    0.105 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN |  v   | CTS_1 | INVD8BWP30P140LVT  | 0.005 |  -0.012 |    0.110 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I  |  v   | CTS_1 | INVD12BWP30P140LVT | 0.001 |  -0.011 |    0.111 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN |  ^   | CTS_2 | INVD12BWP30P140LVT | 0.007 |  -0.005 |    0.117 | 
     | o_valid_reg_reg_0_/CP        |  ^   | CTS_2 | DFQD2BWP30P140LVT  | 0.005 |   0.000 |    0.122 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   o_data_bus[28]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_28_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.082
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.162 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.154 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.153 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.147 | 
     | o_data_bus_reg_reg_28_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.004 |  -0.001 |   -0.143 | 
     | o_data_bus_reg_reg_28_/Q          |  ^   | FE_OFN13_o_data_bus_28 | DFQD2BWP30P140LVT    | 0.038 |   0.036 |   -0.105 | 
     | placeopt_FE_OFC16_o_data_bus_28/I |  ^   | FE_OFN13_o_data_bus_28 | CKBD8BWP30P140LVT    | 0.002 |   0.039 |   -0.103 | 
     | placeopt_FE_OFC16_o_data_bus_28/Z |  ^   | o_data_bus[28]         | CKBD8BWP30P140LVT    | 0.031 |   0.069 |   -0.072 | 
     | o_data_bus[28]                    |  ^   | o_data_bus[28]         | crossbar_one_hot_seq | 0.012 |   0.082 |   -0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   o_data_bus[7]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_7_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.082
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                  |      |                      |                      |       |  Time   |   Time   | 
     |----------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                              |  ^   | clk                  |                      |       |  -0.021 |   -0.162 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I      |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN     |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.154 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I      |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.154 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN     |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.147 | 
     | o_data_bus_reg_reg_7_/CP         |  ^   | CTS_2                | DFQD2BWP30P140LVT    | 0.005 |  -0.000 |   -0.142 | 
     | o_data_bus_reg_reg_7_/Q          |  ^   | FE_OFN8_o_data_bus_7 | DFQD2BWP30P140LVT    | 0.039 |   0.039 |   -0.103 | 
     | placeopt_FE_OFC11_o_data_bus_7/I |  ^   | FE_OFN8_o_data_bus_7 | CKBD8BWP30P140LVT    | 0.001 |   0.040 |   -0.102 | 
     | placeopt_FE_OFC11_o_data_bus_7/Z |  ^   | o_data_bus[7]        | CKBD8BWP30P140LVT    | 0.030 |   0.070 |   -0.072 | 
     | o_data_bus[7]                    |  ^   | o_data_bus[7]        | crossbar_one_hot_seq | 0.012 |   0.082 |   -0.060 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   o_data_bus[6]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_6_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.082
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |  -0.021 |   -0.163 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I     |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN    |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.154 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I     |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.154 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN    |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.147 | 
     | o_data_bus_reg_reg_6_/CP        |  ^   | CTS_2                | DFQD2BWP30P140LVT    | 0.005 |  -0.000 |   -0.142 | 
     | o_data_bus_reg_reg_6_/Q         |  ^   | FE_OFN6_o_data_bus_6 | DFQD2BWP30P140LVT    | 0.036 |   0.036 |   -0.106 | 
     | placeopt_FE_OFC9_o_data_bus_6/I |  ^   | FE_OFN6_o_data_bus_6 | CKBD8BWP30P140LVT    | 0.003 |   0.038 |   -0.104 | 
     | placeopt_FE_OFC9_o_data_bus_6/Z |  ^   | o_data_bus[6]        | CKBD8BWP30P140LVT    | 0.032 |   0.070 |   -0.072 | 
     | o_data_bus[6]                   |  ^   | o_data_bus[6]        | crossbar_one_hot_seq | 0.012 |   0.082 |   -0.060 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   o_data_bus[29]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_29_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.082
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.163 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.154 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.154 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.147 | 
     | o_data_bus_reg_reg_29_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.004 |  -0.002 |   -0.144 | 
     | o_data_bus_reg_reg_29_/Q          |  ^   | FE_OFN12_o_data_bus_29 | DFQD2BWP30P140LVT    | 0.037 |   0.035 |   -0.107 | 
     | placeopt_FE_OFC15_o_data_bus_29/I |  ^   | FE_OFN12_o_data_bus_29 | CKBD8BWP30P140LVT    | 0.003 |   0.038 |   -0.104 | 
     | placeopt_FE_OFC15_o_data_bus_29/Z |  ^   | o_data_bus[29]         | CKBD8BWP30P140LVT    | 0.031 |   0.069 |   -0.073 | 
     | o_data_bus[29]                    |  ^   | o_data_bus[29]         | crossbar_one_hot_seq | 0.013 |   0.082 |   -0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   o_data_bus[4]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_4_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.082
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |  -0.021 |   -0.163 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I     |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.160 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN    |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.155 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I     |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.154 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN    |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.148 | 
     | o_data_bus_reg_reg_4_/CP        |  ^   | CTS_2                | DFQD2BWP30P140LVT    | 0.005 |  -0.000 |   -0.143 | 
     | o_data_bus_reg_reg_4_/Q         |  ^   | FE_OFN5_o_data_bus_4 | DFQD2BWP30P140LVT    | 0.036 |   0.036 |   -0.107 | 
     | placeopt_FE_OFC8_o_data_bus_4/I |  ^   | FE_OFN5_o_data_bus_4 | CKBD8BWP30P140LVT    | 0.003 |   0.039 |   -0.104 | 
     | placeopt_FE_OFC8_o_data_bus_4/Z |  ^   | o_data_bus[4]        | CKBD8BWP30P140LVT    | 0.032 |   0.071 |   -0.072 | 
     | o_data_bus[4]                   |  ^   | o_data_bus[4]        | crossbar_one_hot_seq | 0.012 |   0.082 |   -0.060 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   o_data_bus[2]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_2_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.083
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |  -0.021 |   -0.164 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I     |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.160 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN    |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.155 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I     |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.155 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN    |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.148 | 
     | o_data_bus_reg_reg_2_/CP        |  ^   | CTS_2                | DFQD2BWP30P140LVT    | 0.005 |  -0.000 |   -0.143 | 
     | o_data_bus_reg_reg_2_/Q         |  ^   | FE_OFN3_o_data_bus_2 | DFQD2BWP30P140LVT    | 0.035 |   0.035 |   -0.108 | 
     | placeopt_FE_OFC6_o_data_bus_2/I |  ^   | FE_OFN3_o_data_bus_2 | CKBD8BWP30P140LVT    | 0.003 |   0.038 |   -0.105 | 
     | placeopt_FE_OFC6_o_data_bus_2/Z |  ^   | o_data_bus[2]        | CKBD8BWP30P140LVT    | 0.032 |   0.071 |   -0.072 | 
     | o_data_bus[2]                   |  ^   | o_data_bus[2]        | crossbar_one_hot_seq | 0.012 |   0.083 |   -0.060 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   o_data_bus[8]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_8_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.083
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |         Cell         | Delay | Arrival | Required | 
     |                                  |      |                       |                      |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+----------------------+-------+---------+----------| 
     | clk                              |  ^   | clk                   |                      |       |  -0.021 |   -0.164 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I      |  ^   | clk                   | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.160 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN     |  v   | CTS_1                 | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.155 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I      |  v   | CTS_1                 | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.155 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN     |  ^   | CTS_2                 | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.148 | 
     | o_data_bus_reg_reg_8_/CP         |  ^   | CTS_2                 | DFQD2BWP30P140LVT    | 0.005 |  -0.001 |   -0.144 | 
     | o_data_bus_reg_reg_8_/Q          |  ^   | FE_OFN20_o_data_bus_8 | DFQD2BWP30P140LVT    | 0.039 |   0.038 |   -0.105 | 
     | placeopt_FE_OFC23_o_data_bus_8/I |  ^   | FE_OFN20_o_data_bus_8 | CKBD8BWP30P140LVT    | 0.002 |   0.040 |   -0.103 | 
     | placeopt_FE_OFC23_o_data_bus_8/Z |  ^   | o_data_bus[8]         | CKBD8BWP30P140LVT    | 0.031 |   0.071 |   -0.072 | 
     | o_data_bus[8]                    |  ^   | o_data_bus[8]         | crossbar_one_hot_seq | 0.012 |   0.083 |   -0.060 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   o_data_bus[9]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_9_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.083
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |         Cell         | Delay | Arrival | Required | 
     |                                  |      |                       |                      |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+----------------------+-------+---------+----------| 
     | clk                              |  ^   | clk                   |                      |       |  -0.021 |   -0.164 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I      |  ^   | clk                   | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.160 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN     |  v   | CTS_1                 | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.155 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I      |  v   | CTS_1                 | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.155 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN     |  ^   | CTS_2                 | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.148 | 
     | o_data_bus_reg_reg_9_/CP         |  ^   | CTS_2                 | DFQD2BWP30P140LVT    | 0.005 |  -0.001 |   -0.144 | 
     | o_data_bus_reg_reg_9_/Q          |  ^   | FE_OFN33_o_data_bus_9 | DFQD2BWP30P140LVT    | 0.039 |   0.038 |   -0.105 | 
     | placeopt_FE_OFC36_o_data_bus_9/I |  ^   | FE_OFN33_o_data_bus_9 | CKBD8BWP30P140LVT    | 0.002 |   0.040 |   -0.103 | 
     | placeopt_FE_OFC36_o_data_bus_9/Z |  ^   | o_data_bus[9]         | CKBD8BWP30P140LVT    | 0.032 |   0.072 |   -0.072 | 
     | o_data_bus[9]                    |  ^   | o_data_bus[9]         | crossbar_one_hot_seq | 0.012 |   0.083 |   -0.060 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   o_data_bus[19]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_19_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.085
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.166 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.163 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.157 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.157 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.151 | 
     | o_data_bus_reg_reg_19_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.002 |  -0.003 |   -0.149 | 
     | o_data_bus_reg_reg_19_/Q          |  ^   | FE_OFN10_o_data_bus_19 | DFQD2BWP30P140LVT    | 0.040 |   0.036 |   -0.109 | 
     | placeopt_FE_OFC13_o_data_bus_19/I |  ^   | FE_OFN10_o_data_bus_19 | CKBD6BWP30P140LVT    | 0.000 |   0.037 |   -0.109 | 
     | placeopt_FE_OFC13_o_data_bus_19/Z |  ^   | o_data_bus[19]         | CKBD6BWP30P140LVT    | 0.039 |   0.076 |   -0.069 | 
     | o_data_bus[19]                    |  ^   | o_data_bus[19]         | crossbar_one_hot_seq | 0.009 |   0.085 |   -0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   o_data_bus[17]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_17_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.086
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.167 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.163 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.158 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.158 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.151 | 
     | o_data_bus_reg_reg_17_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.002 |  -0.003 |   -0.149 | 
     | o_data_bus_reg_reg_17_/Q          |  ^   | FE_OFN27_o_data_bus_17 | DFQD2BWP30P140LVT    | 0.038 |   0.035 |   -0.110 | 
     | placeopt_FE_OFC30_o_data_bus_17/I |  ^   | FE_OFN27_o_data_bus_17 | CKBD6BWP30P140LVT    | 0.001 |   0.036 |   -0.110 | 
     | placeopt_FE_OFC30_o_data_bus_17/Z |  ^   | o_data_bus[17]         | CKBD6BWP30P140LVT    | 0.038 |   0.074 |   -0.072 | 
     | o_data_bus[17]                    |  ^   | o_data_bus[17]         | crossbar_one_hot_seq | 0.012 |   0.086 |   -0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   o_data_bus[16]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_16_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.087
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.167 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.164 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.158 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.152 | 
     | o_data_bus_reg_reg_16_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.002 |  -0.003 |   -0.149 | 
     | o_data_bus_reg_reg_16_/Q          |  ^   | FE_OFN25_o_data_bus_16 | DFQD2BWP30P140LVT    | 0.038 |   0.036 |   -0.111 | 
     | placeopt_FE_OFC28_o_data_bus_16/I |  ^   | FE_OFN25_o_data_bus_16 | CKBD6BWP30P140LVT    | 0.001 |   0.037 |   -0.110 | 
     | placeopt_FE_OFC28_o_data_bus_16/Z |  ^   | o_data_bus[16]         | CKBD6BWP30P140LVT    | 0.038 |   0.075 |   -0.071 | 
     | o_data_bus[16]                    |  ^   | o_data_bus[16]         | crossbar_one_hot_seq | 0.012 |   0.087 |   -0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   o_data_bus[14]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_14_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.087
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.168 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.164 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.152 | 
     | o_data_bus_reg_reg_14_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.004 |  -0.001 |   -0.148 | 
     | o_data_bus_reg_reg_14_/Q          |  ^   | FE_OFN26_o_data_bus_14 | DFQD2BWP30P140LVT    | 0.039 |   0.038 |   -0.109 | 
     | placeopt_FE_OFC29_o_data_bus_14/I |  ^   | FE_OFN26_o_data_bus_14 | CKBD6BWP30P140LVT    | 0.000 |   0.038 |   -0.109 | 
     | placeopt_FE_OFC29_o_data_bus_14/Z |  ^   | o_data_bus[14]         | CKBD6BWP30P140LVT    | 0.037 |   0.075 |   -0.072 | 
     | o_data_bus[14]                    |  ^   | o_data_bus[14]         | crossbar_one_hot_seq | 0.012 |   0.087 |   -0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   o_data_bus[18]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_18_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.087
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.168 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.164 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.152 | 
     | o_data_bus_reg_reg_18_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.002 |  -0.003 |   -0.150 | 
     | o_data_bus_reg_reg_18_/Q          |  ^   | FE_OFN30_o_data_bus_18 | DFQD2BWP30P140LVT    | 0.040 |   0.037 |   -0.110 | 
     | placeopt_FE_OFC33_o_data_bus_18/I |  ^   | FE_OFN30_o_data_bus_18 | CKBD6BWP30P140LVT    | 0.001 |   0.038 |   -0.109 | 
     | placeopt_FE_OFC33_o_data_bus_18/Z |  ^   | o_data_bus[18]         | CKBD6BWP30P140LVT    | 0.037 |   0.075 |   -0.072 | 
     | o_data_bus[18]                    |  ^   | o_data_bus[18]         | crossbar_one_hot_seq | 0.012 |   0.087 |   -0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   o_data_bus[22]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_22_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.087
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.168 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.164 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.159 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.152 | 
     | o_data_bus_reg_reg_22_/CP         |  ^   | CTS_2                  | DFQD2BWP30P140LVT    | 0.004 |  -0.002 |   -0.149 | 
     | o_data_bus_reg_reg_22_/Q          |  ^   | FE_OFN23_o_data_bus_22 | DFQD2BWP30P140LVT    | 0.039 |   0.038 |   -0.109 | 
     | placeopt_FE_OFC26_o_data_bus_22/I |  ^   | FE_OFN23_o_data_bus_22 | CKBD6BWP30P140LVT    | 0.000 |   0.038 |   -0.109 | 
     | placeopt_FE_OFC26_o_data_bus_22/Z |  ^   | o_data_bus[22]         | CKBD6BWP30P140LVT    | 0.038 |   0.076 |   -0.071 | 
     | o_data_bus[22]                    |  ^   | o_data_bus[22]         | crossbar_one_hot_seq | 0.011 |   0.087 |   -0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   o_data_bus[3]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_3_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.088
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |         Cell         | Delay | Arrival | Required | 
     |                                 |      |                      |                      |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+----------------------+-------+---------+----------| 
     | clk                             |  ^   | clk                  |                      |       |  -0.021 |   -0.168 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I     |  ^   | clk                  | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.165 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN    |  v   | CTS_1                | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.160 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I     |  v   | CTS_1                | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.160 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN    |  ^   | CTS_2                | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.153 | 
     | o_data_bus_reg_reg_3_/CP        |  ^   | CTS_2                | DFQD4BWP30P140LVT    | 0.005 |  -0.000 |   -0.148 | 
     | o_data_bus_reg_reg_3_/Q         |  ^   | FE_OFN4_o_data_bus_3 | DFQD4BWP30P140LVT    | 0.035 |   0.035 |   -0.113 | 
     | placeopt_FE_OFC7_o_data_bus_3/I |  ^   | FE_OFN4_o_data_bus_3 | BUFFD6BWP30P140LVT   | 0.003 |   0.037 |   -0.110 | 
     | placeopt_FE_OFC7_o_data_bus_3/Z |  ^   | o_data_bus[3]        | BUFFD6BWP30P140LVT   | 0.037 |   0.075 |   -0.073 | 
     | o_data_bus[3]                   |  ^   | o_data_bus[3]        | crossbar_one_hot_seq | 0.013 |   0.088 |   -0.060 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   o_data_bus[20]           (^) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_20_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.089
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net           |         Cell         | Delay | Arrival | Required | 
     |                                   |      |                        |                      |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------------+----------------------+-------+---------+----------| 
     | clk                               |  ^   | clk                    |                      |       |  -0.021 |   -0.169 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I       |  ^   | clk                    | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.166 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN      |  v   | CTS_1                  | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.161 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I       |  v   | CTS_1                  | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.160 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN      |  ^   | CTS_2                  | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.154 | 
     | o_data_bus_reg_reg_20_/CP         |  ^   | CTS_2                  | DFQD1BWP30P140LVT    | 0.002 |  -0.003 |   -0.151 | 
     | o_data_bus_reg_reg_20_/Q          |  ^   | FE_OFN24_o_data_bus_20 | DFQD1BWP30P140LVT    | 0.041 |   0.038 |   -0.110 | 
     | placeopt_FE_OFC27_o_data_bus_20/I |  ^   | FE_OFN24_o_data_bus_20 | CKBD6BWP30P140LVT    | 0.000 |   0.039 |   -0.110 | 
     | placeopt_FE_OFC27_o_data_bus_20/Z |  ^   | o_data_bus[20]         | CKBD6BWP30P140LVT    | 0.039 |   0.078 |   -0.071 | 
     | o_data_bus[20]                    |  ^   | o_data_bus[20]         | crossbar_one_hot_seq | 0.011 |   0.089 |   -0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   o_valid[0]           (^) checked with  leading edge of 'clk'
Beginpoint: o_valid_reg_reg_0_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.060
  Arrival Time                  0.089
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.021
     = Beginpoint Arrival Time           -0.021
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin              | Edge |        Net         |         Cell         | Delay | Arrival | Required | 
     |                               |      |                    |                      |       |  Time   |   Time   | 
     |-------------------------------+------+--------------------+----------------------+-------+---------+----------| 
     | clk                           |  ^   | clk                |                      |       |  -0.021 |   -0.170 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/I   |  ^   | clk                | INVD8BWP30P140LVT    | 0.004 |  -0.017 |   -0.166 | 
     | CTS_ccl_a_INV_clk_G0_L1_1/ZN  |  v   | CTS_1              | INVD8BWP30P140LVT    | 0.005 |  -0.012 |   -0.161 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I   |  v   | CTS_1              | INVD12BWP30P140LVT   | 0.000 |  -0.012 |   -0.161 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN  |  ^   | CTS_2              | INVD12BWP30P140LVT   | 0.007 |  -0.005 |   -0.154 | 
     | o_valid_reg_reg_0_/CP         |  ^   | CTS_2              | DFQD2BWP30P140LVT    | 0.005 |  -0.000 |   -0.149 | 
     | o_valid_reg_reg_0_/Q          |  ^   | FE_OFN28_o_valid_0 | DFQD2BWP30P140LVT    | 0.040 |   0.040 |   -0.109 | 
     | placeopt_FE_OFC31_o_valid_0/I |  ^   | FE_OFN28_o_valid_0 | CKBD6BWP30P140LVT    | 0.001 |   0.040 |   -0.109 | 
     | placeopt_FE_OFC31_o_valid_0/Z |  ^   | o_valid[0]         | CKBD6BWP30P140LVT    | 0.039 |   0.080 |   -0.069 | 
     | o_valid[0]                    |  ^   | o_valid[0]         | crossbar_one_hot_seq | 0.009 |   0.089 |   -0.060 | 
     +---------------------------------------------------------------------------------------------------------------+ 

