;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, @-420
	SLT 300, 90
	SUB #-3, 720
	SLT 300, 90
	SLT 300, 90
	SUB @117, 100
	SLT 121, 1
	SLT 300, 90
	SPL -0, <-22
	SUB #0, -2
	SLT 300, 90
	SUB -7, @-420
	SUB @127, 106
	SPL 0, -2
	CMP #0, -2
	SUB #0, -2
	CMP @117, 100
	SPL 0, -2
	SLT 300, 90
	CMP #12, @0
	SUB #0, -2
	SUB @117, 100
	SUB #0, -2
	SUB #0, -2
	CMP 12, @10
	CMP 12, @10
	SUB @117, 100
	SUB @117, 100
	SUB @117, 100
	SUB 300, 90
	SUB #0, -2
	SPL -0, 900
	CMP @121, 106
	SUB 300, 90
	SPL 0, <-22
	SUB #0, -2
	ADD 210, 60
	SUB @117, 100
	CMP #12, @0
	SPL 0, <-22
	CMP -7, <-420
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
