{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693706421157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693706421157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 02 23:00:21 2023 " "Processing started: Sat Sep 02 23:00:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693706421157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693706421157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693706421157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693706421627 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(58) " "Verilog HDL information at uart_rx.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_rx.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1693706421772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693706421784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693706421784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693706421784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693706421784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaimplementation.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgaimplementation.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAImplementation " "Found entity 1: FPGAImplementation" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693706421799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693706421799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693706421802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693706421802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensordecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sensordecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11Communication " "Found entity 1: DHT11Communication" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693706421802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693706421802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriState " "Found entity 1: TriState" {  } { { "TriState.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/TriState.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693706421818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693706421818 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DHT11_teste.v " "Can't analyze file -- file DHT11_teste.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1693706421820 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGAImplementation.v(48) " "Verilog HDL Instantiation warning at FPGAImplementation.v(48): instance has no name" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693706421831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGAImplementation.v(53) " "Verilog HDL Instantiation warning at FPGAImplementation.v(53): instance has no name" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693706421834 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGAImplementation.v(59) " "Verilog HDL Instantiation warning at FPGAImplementation.v(59): instance has no name" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693706421834 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGAImplementation.v(65) " "Verilog HDL Instantiation warning at FPGAImplementation.v(65): instance has no name" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693706421834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAImplementation " "Elaborating entity \"FPGAImplementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693706421912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:comb_3 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:comb_3\"" {  } { { "FPGAImplementation.v" "comb_3" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693706421990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(143) " "Verilog HDL assignment warning at uart_rx.v(143): truncated value with size 32 to match size of target (13)" {  } { { "uart_rx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_rx.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422013 "|FPGAImplementation|uart_rx:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11Communication DHT11Communication:comb_4 " "Elaborating entity \"DHT11Communication\" for hierarchy \"DHT11Communication:comb_4\"" {  } { { "FPGAImplementation.v" "comb_4" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693706422017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug SensorDecoder.v(18) " "Verilog HDL or VHDL warning at SensorDecoder.v(18): object \"debug\" assigned a value but never read" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693706422017 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checksum SensorDecoder.v(22) " "Verilog HDL or VHDL warning at SensorDecoder.v(22): object \"checksum\" assigned a value but never read" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693706422017 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(47) " "Verilog HDL assignment warning at SensorDecoder.v(47): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422017 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(76) " "Verilog HDL assignment warning at SensorDecoder.v(76): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422021 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(95) " "Verilog HDL assignment warning at SensorDecoder.v(95): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422023 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(130) " "Verilog HDL assignment warning at SensorDecoder.v(130): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422024 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(133) " "Verilog HDL assignment warning at SensorDecoder.v(133): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422024 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(152) " "Verilog HDL assignment warning at SensorDecoder.v(152): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422025 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(155) " "Verilog HDL assignment warning at SensorDecoder.v(155): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422025 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(173) " "Verilog HDL assignment warning at SensorDecoder.v(173): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422025 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(178) " "Verilog HDL assignment warning at SensorDecoder.v(178): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422025 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(193) " "Verilog HDL assignment warning at SensorDecoder.v(193): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422025 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(205) " "Verilog HDL assignment warning at SensorDecoder.v(205): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422025 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(213) " "Verilog HDL assignment warning at SensorDecoder.v(213): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422025 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(238) " "Verilog HDL assignment warning at SensorDecoder.v(238): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422025 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 SensorDecoder.v(278) " "Verilog HDL assignment warning at SensorDecoder.v(278): truncated value with size 27 to match size of target (26)" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422025 "|FPGAImplementation|DHT11Communication:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriState DHT11Communication:comb_4\|TriState:TS0 " "Elaborating entity \"TriState\" for hierarchy \"DHT11Communication:comb_4\|TriState:TS0\"" {  } { { "SensorDecoder.v" "TS0" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693706422104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:comb_5 " "Elaborating entity \"decoder\" for hierarchy \"decoder:comb_5\"" {  } { { "FPGAImplementation.v" "comb_5" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693706422104 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display decoder.v(10) " "Verilog HDL Always Construct warning at decoder.v(10): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1693706422116 "|FPGAImplementation|decoder:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] decoder.v(10) " "Inferred latch for \"display\[0\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693706422116 "|FPGAImplementation|decoder:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] decoder.v(10) " "Inferred latch for \"display\[1\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693706422117 "|FPGAImplementation|decoder:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] decoder.v(10) " "Inferred latch for \"display\[2\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693706422117 "|FPGAImplementation|decoder:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] decoder.v(10) " "Inferred latch for \"display\[3\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693706422117 "|FPGAImplementation|decoder:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] decoder.v(10) " "Inferred latch for \"display\[4\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693706422117 "|FPGAImplementation|decoder:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] decoder.v(10) " "Inferred latch for \"display\[5\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693706422118 "|FPGAImplementation|decoder:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] decoder.v(10) " "Inferred latch for \"display\[6\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693706422118 "|FPGAImplementation|decoder:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:comb_23 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:comb_23\"" {  } { { "FPGAImplementation.v" "comb_23" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693706422118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(95) " "Verilog HDL assignment warning at uart_tx.v(95): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_tx.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422124 "|FPGAImplementation|uart_tx:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(116) " "Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_tx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422124 "|FPGAImplementation|uart_tx:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(125) " "Verilog HDL assignment warning at uart_tx.v(125): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_tx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422124 "|FPGAImplementation|uart_tx:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(146) " "Verilog HDL assignment warning at uart_tx.v(146): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/uart_tx.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693706422124 "|FPGAImplementation|uart_tx:comb_4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_5\|display\[1\] " "LATCH primitive \"decoder:comb_5\|display\[1\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1693706422305 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_5\|display\[0\] " "LATCH primitive \"decoder:comb_5\|display\[0\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1693706422305 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_5\|display\[4\] " "LATCH primitive \"decoder:comb_5\|display\[4\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1693706422305 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_5\|display\[5\] " "LATCH primitive \"decoder:comb_5\|display\[5\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1693706422305 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_5\|display\[6\] " "LATCH primitive \"decoder:comb_5\|display\[6\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1693706422305 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_5\|display\[2\] " "LATCH primitive \"decoder:comb_5\|display\[2\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1693706422305 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DHT11Communication:comb_4\|TriState:TS0\|read DHT11Communication:comb_4\|always0 " "Converted the fan-out from the tri-state buffer \"DHT11Communication:comb_4\|TriState:TS0\|read\" to the node \"DHT11Communication:comb_4\|always0\" into an OR gate" {  } { { "TriState.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/TriState.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1693706423496 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1693706423496 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693706423749 "|FPGAImplementation|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693706423749 "|FPGAImplementation|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] GND " "Pin \"display\[2\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693706423749 "|FPGAImplementation|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693706423749 "|FPGAImplementation|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] GND " "Pin \"display\[4\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693706423749 "|FPGAImplementation|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] GND " "Pin \"display\[5\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693706423749 "|FPGAImplementation|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] GND " "Pin \"display\[6\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693706423749 "|FPGAImplementation|display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693706423749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1693706423925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1693706424431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/output_files/FPGAImplementation.map.smsg " "Generated suppressed messages file C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/output_files/FPGAImplementation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1693706424593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693706424911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693706424911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693706425115 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693706425115 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1693706425115 ""} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Implemented 253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693706425115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693706425115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693706425241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 02 23:00:25 2023 " "Processing ended: Sat Sep 02 23:00:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693706425241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693706425241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693706425241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693706425241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693706427372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693706427372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 02 23:00:26 2023 " "Processing started: Sat Sep 02 23:00:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693706427372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693706427372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGAImplementation -c FPGAImplementation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693706427372 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693706427496 ""}
{ "Info" "0" "" "Project  = FPGAImplementation" {  } {  } 0 0 "Project  = FPGAImplementation" 0 0 "Fitter" 0 0 1693706427496 ""}
{ "Info" "0" "" "Revision = FPGAImplementation" {  } {  } 0 0 "Revision = FPGAImplementation" 0 0 "Fitter" 0 0 1693706427496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1693706427632 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGAImplementation EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"FPGAImplementation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693706427653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693706427724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693706427724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693706427724 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693706427912 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693706427954 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "DHT11Communication:comb_4\|dadosPodemSerEnviados PIN_V21 Register cell " "Can't assign node \"DHT11Communication:comb_4\|dadosPodemSerEnviados\" to location PIN_V21 -- node is type Register cell" {  } { { "SensorDecoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/SensorDecoder.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DHT11Communication:comb_4\|dadosPodemSerEnviados" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11Communication:comb_4|dadosPodemSerEnviados } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1693706428497 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693706428514 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1693706428703 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693706428926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 02 23:00:28 2023 " "Processing ended: Sat Sep 02 23:00:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693706428926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693706428926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693706428926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693706428926 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 44 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 44 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693706429558 ""}
