INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/satyam/Desktop/Udemy/project_SPI/project_SPI.srcs/sources_1/new/AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/satyam/Desktop/Udemy/project_SPI/project_SPI.srcs/sim_1/new/axi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_tb
INFO: [VRFC 10-2458] undeclared symbol s_axis_data, assumed default net type wire [C:/Users/satyam/Desktop/Udemy/project_SPI/project_SPI.srcs/sim_1/new/axi_tb.v:19]
