// Seed: 371344553
module module_0 (
    input wand id_0,
    input supply1 id_1
);
  assign id_3 = 1;
  wire id_4;
  always id_3 <= 1'b0;
  reg  id_5;
  wire id_6;
  assign id_5 = id_3;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input supply0 id_2,
    output logic id_3,
    output uwire id_4
    , id_18,
    output wire id_5,
    input wor id_6,
    output supply0 id_7,
    output tri0 id_8,
    input uwire id_9,
    output tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input wand id_14,
    output uwire id_15,
    output wand id_16
);
  generate
    wire id_19;
  endgenerate
  always begin : LABEL_0
    cover (1'b0);
    for (id_15 = id_9; 1'b0; id_18[1] = id_9 + 1) begin : LABEL_0
      id_3 <= 1 == id_1;
    end
  end
  wire id_20;
  module_0 modCall_1 (
      id_14,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
