# RISC-V-pipeline-cpu
This is a course project of Computer Organization and Design. In this project, a 5-stage RISC-V Pipeline CPU with forwarding, hazard detection and handling, dynamic branch prediction and limited I/O.<br>
此仓库包含一个计算机组成原理的课程实验项目。这个项目主要完成了一个包含数据前递、冲突检测和处理、动态分支预测以及有限I/O功能的五级流水的RISCV-V指令集CPU。<br>

欢迎讨论与借鉴，对于正在上这门课的同学，<strong>请不要无脑复制</strong>。<br>
<<<<<<< HEAD

=======
>>>>>>> 66b9515b2caf259c82a5224f79915ed729aab143
个人主页：https://shaofengwu123.github.io/
