<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1315" height="800" x="443" y="68" />
 <generation path="" simulation="VERILOG" block_symbol_file="0" />
 <library expandedCategories="Project,Library,Existing IP Variants" />
</preferences>
