package test

import chisel3._
import chisel3.util._
import core._
import BusConfig._
import chisel3.util.experimental.BoringUtils

class TestBench extends Module {
  val io = IO(new Bundle {
    val uart_start = Input(Bool())
    val uart_data = Input(UInt(8.W))
    val uart_busy = Output(Bool())
  })

  val top = Module(new TreeDiagram)


  val sram0 = Module(new VirtualSram)
  val sram1 = Module(new VirtualSram)
  
  top.io.baseRam <> sram0.io
  top.io.extRam <> sram1.io

  if (!GenConfig.innerUartModel) {
    val uart = Module(new UartModel)
    uart.io.rxd := top.io.uart.txd
    uart.io.clk := clock
    uart.io.rst := reset
    top.io.uart.rxd := uart.io.txd

    uart.io.start := io.uart_start
    uart.io.data := io.uart_data
    io.uart_busy := uart.io.busy

  } else {
    top.io.uart.rxd := DontCare
    io.uart_busy := DontCare

    BoringUtils.addSource(io.uart_data, "uart_data")
    BoringUtils.addSource(io.uart_start, "uart_start")
    BoringUtils.addSink(io.uart_busy, "uart_busy")

  }

  
}
