TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    1

       1                    ;******************************************************************************
       2                    ;* TI ARM G3 C/C++ Codegen                                              PC v20.2.7.LTS *
       3                    ;* Date/Time created: Wed Feb 19 20:53:44 2025                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --arm_vmrs_si_workaround=off --code_state=16 --diag_wrap=off --embed
       6 00000000                   .thumb
       7                    
       8                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
       9                            .dwattr $C$DW$CU, DW_AT_name("../MAIN.c")
      10                            .dwattr $C$DW$CU, DW_AT_producer("TI TI ARM G3 C/C++ Codegen PC v20.2.7.LTS Copyright (c) 1996
      11                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      12                            .dwattr $C$DW$CU, DW_AT_comp_dir("C:\Users\dimit\workspace_v12\Controle_Digital_Trabalho_Final
      13                            .global comando
      14                            .common comando,1,1
      15                    $C$DW$1 .dwtag  DW_TAG_variable
      16                            .dwattr $C$DW$1, DW_AT_name("comando")
      17                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("comando")
      18                            .dwattr $C$DW$1, DW_AT_location[DW_OP_addr comando]
      19                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$6)
      20                            .dwattr $C$DW$1, DW_AT_external
      21                            .dwattr $C$DW$1, DW_AT_decl_file("..\UART.h")
      22                            .dwattr $C$DW$1, DW_AT_decl_line(0x6f)
      23                            .dwattr $C$DW$1, DW_AT_decl_column(0x06)
      24                    
      25                            .global confirmacao
      26                            .common confirmacao,1,1
      27                    $C$DW$2 .dwtag  DW_TAG_variable
      28                            .dwattr $C$DW$2, DW_AT_name("confirmacao")
      29                            .dwattr $C$DW$2, DW_AT_TI_symbol_name("confirmacao")
      30                            .dwattr $C$DW$2, DW_AT_location[DW_OP_addr confirmacao]
      31                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$6)
      32                            .dwattr $C$DW$2, DW_AT_external
      33                            .dwattr $C$DW$2, DW_AT_decl_file("..\UART.h")
      34                            .dwattr $C$DW$2, DW_AT_decl_line(0x70)
      35                            .dwattr $C$DW$2, DW_AT_decl_column(0x06)
      36                    
      37                            .global confirmacao2
      38                            .common confirmacao2,1,1
      39                    $C$DW$3 .dwtag  DW_TAG_variable
      40                            .dwattr $C$DW$3, DW_AT_name("confirmacao2")
      41                            .dwattr $C$DW$3, DW_AT_TI_symbol_name("confirmacao2")
      42                            .dwattr $C$DW$3, DW_AT_location[DW_OP_addr confirmacao2]
      43                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$6)
      44                            .dwattr $C$DW$3, DW_AT_external
      45                            .dwattr $C$DW$3, DW_AT_decl_file("..\UART.h")
      46                            .dwattr $C$DW$3, DW_AT_decl_line(0x71)
      47                            .dwattr $C$DW$3, DW_AT_decl_column(0x06)
      48                    
      49                            .global CONTROLE_ON
      50 00000000                   .data
      51                            .align  4
      52                            .elfsym CONTROLE_ON,SYM_SIZE(4)
      53 00000000           CONTROLE_ON:
      54 00000000 00000000          .bits           0,32
      55                                            ; CONTROLE_ON @ 0
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    2

      56                    
      57                    $C$DW$4 .dwtag  DW_TAG_variable
      58                            .dwattr $C$DW$4, DW_AT_name("CONTROLE_ON")
      59                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("CONTROLE_ON")
      60                            .dwattr $C$DW$4, DW_AT_location[DW_OP_addr CONTROLE_ON]
      61                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$10)
      62                            .dwattr $C$DW$4, DW_AT_external
      63                            .dwattr $C$DW$4, DW_AT_decl_file("../MAIN.c")
      64                            .dwattr $C$DW$4, DW_AT_decl_line(0x33)
      65                            .dwattr $C$DW$4, DW_AT_decl_column(0x05)
      66                    
      67                            .global count_display
      68 00000004                   .data
      69                            .align  4
      70                            .elfsym count_display,SYM_SIZE(4)
      71 00000004           count_display:
      72 00000004 00000000          .bits           0,32
      73                                            ; count_display @ 0
      74                    
      75                    $C$DW$5 .dwtag  DW_TAG_variable
      76                            .dwattr $C$DW$5, DW_AT_name("count_display")
      77                            .dwattr $C$DW$5, DW_AT_TI_symbol_name("count_display")
      78                            .dwattr $C$DW$5, DW_AT_location[DW_OP_addr count_display]
      79                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$10)
      80                            .dwattr $C$DW$5, DW_AT_external
      81                            .dwattr $C$DW$5, DW_AT_decl_file("../MAIN.c")
      82                            .dwattr $C$DW$5, DW_AT_decl_line(0x33)
      83                            .dwattr $C$DW$5, DW_AT_decl_column(0x14)
      84                    
      85                            .global angulo0
      86 00000008                   .data
      87                            .align  4
      88                            .elfsym angulo0,SYM_SIZE(4)
      89 00000008           angulo0:
      90 00000008 00000000          .bits           0,32
      91                                            ; angulo0 @ 0
      92                    
      93                    $C$DW$6 .dwtag  DW_TAG_variable
      94                            .dwattr $C$DW$6, DW_AT_name("angulo0")
      95                            .dwattr $C$DW$6, DW_AT_TI_symbol_name("angulo0")
      96                            .dwattr $C$DW$6, DW_AT_location[DW_OP_addr angulo0]
      97                            .dwattr $C$DW$6, DW_AT_type(*$C$DW$T$10)
      98                            .dwattr $C$DW$6, DW_AT_external
      99                            .dwattr $C$DW$6, DW_AT_decl_file("../MAIN.c")
     100                            .dwattr $C$DW$6, DW_AT_decl_line(0x33)
     101                            .dwattr $C$DW$6, DW_AT_decl_column(0x25)
     102                    
     103                            .global angulo1_aux
     104 0000000c                   .data
     105                            .align  4
     106                            .elfsym angulo1_aux,SYM_SIZE(4)
     107 0000000c           angulo1_aux:
     108 0000000c 00000000          .bits           0,32
     109                                            ; angulo1_aux @ 0
     110                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    3

     111                    $C$DW$7 .dwtag  DW_TAG_variable
     112                            .dwattr $C$DW$7, DW_AT_name("angulo1_aux")
     113                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("angulo1_aux")
     114                            .dwattr $C$DW$7, DW_AT_location[DW_OP_addr angulo1_aux]
     115                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$10)
     116                            .dwattr $C$DW$7, DW_AT_external
     117                            .dwattr $C$DW$7, DW_AT_decl_file("../MAIN.c")
     118                            .dwattr $C$DW$7, DW_AT_decl_line(0x33)
     119                            .dwattr $C$DW$7, DW_AT_decl_column(0x30)
     120                    
     121                            .global dado_escolhido
     122 00000010                   .data
     123                            .align  4
     124                            .elfsym dado_escolhido,SYM_SIZE(4)
     125 00000010           dado_escolhido:
     126 00000010 00000000          .bits           0,32
     127                                            ; dado_escolhido @ 0
     128                    
     129                    $C$DW$8 .dwtag  DW_TAG_variable
     130                            .dwattr $C$DW$8, DW_AT_name("dado_escolhido")
     131                            .dwattr $C$DW$8, DW_AT_TI_symbol_name("dado_escolhido")
     132                            .dwattr $C$DW$8, DW_AT_location[DW_OP_addr dado_escolhido]
     133                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$10)
     134                            .dwattr $C$DW$8, DW_AT_external
     135                            .dwattr $C$DW$8, DW_AT_decl_file("../MAIN.c")
     136                            .dwattr $C$DW$8, DW_AT_decl_line(0x33)
     137                            .dwattr $C$DW$8, DW_AT_decl_column(0x3e)
     138                    
     139                            .global INICIO
     140 00000014                   .data
     141                            .align  4
     142                            .elfsym INICIO,SYM_SIZE(4)
     143 00000014           INICIO:
     144 00000014 00000000          .bits           0,32
     145                                            ; INICIO @ 0
     146                    
     147                    $C$DW$9 .dwtag  DW_TAG_variable
     148                            .dwattr $C$DW$9, DW_AT_name("INICIO")
     149                            .dwattr $C$DW$9, DW_AT_TI_symbol_name("INICIO")
     150                            .dwattr $C$DW$9, DW_AT_location[DW_OP_addr INICIO]
     151                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$10)
     152                            .dwattr $C$DW$9, DW_AT_external
     153                            .dwattr $C$DW$9, DW_AT_decl_file("../MAIN.c")
     154                            .dwattr $C$DW$9, DW_AT_decl_line(0x33)
     155                            .dwattr $C$DW$9, DW_AT_decl_column(0x4f)
     156                    
     157                            .global acao_controle
     158 00000018                   .data
     159                            .align  4
     160                            .elfsym acao_controle,SYM_SIZE(4)
     161 00000018           acao_controle:
     162 00000018 00000000          .bits           0,32
     163                                            ; acao_controle @ 0
     164                    
     165                    $C$DW$10        .dwtag  DW_TAG_variable
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    4

     166                            .dwattr $C$DW$10, DW_AT_name("acao_controle")
     167                            .dwattr $C$DW$10, DW_AT_TI_symbol_name("acao_controle")
     168                            .dwattr $C$DW$10, DW_AT_location[DW_OP_addr acao_controle]
     169                            .dwattr $C$DW$10, DW_AT_type(*$C$DW$T$10)
     170                            .dwattr $C$DW$10, DW_AT_external
     171                            .dwattr $C$DW$10, DW_AT_decl_file("../MAIN.c")
     172                            .dwattr $C$DW$10, DW_AT_decl_line(0x34)
     173                            .dwattr $C$DW$10, DW_AT_decl_column(0x05)
     174                    
     175                            .global buffer
     176                            .common buffer,400,4
     177                    $C$DW$11        .dwtag  DW_TAG_variable
     178                            .dwattr $C$DW$11, DW_AT_name("buffer")
     179                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("buffer")
     180                            .dwattr $C$DW$11, DW_AT_location[DW_OP_addr buffer]
     181                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$78)
     182                            .dwattr $C$DW$11, DW_AT_external
     183                            .dwattr $C$DW$11, DW_AT_decl_file("../MAIN.c")
     184                            .dwattr $C$DW$11, DW_AT_decl_line(0x34)
     185                            .dwattr $C$DW$11, DW_AT_decl_column(0x16)
     186                    
     187                            .global length
     188 0000001c                   .data
     189                            .align  4
     190                            .elfsym length,SYM_SIZE(4)
     191 0000001c           length:
     192 0000001c 00000000          .bits           0,32
     193                                            ; length @ 0
     194                    
     195                    $C$DW$12        .dwtag  DW_TAG_variable
     196                            .dwattr $C$DW$12, DW_AT_name("length")
     197                            .dwattr $C$DW$12, DW_AT_TI_symbol_name("length")
     198                            .dwattr $C$DW$12, DW_AT_location[DW_OP_addr length]
     199                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$10)
     200                            .dwattr $C$DW$12, DW_AT_external
     201                            .dwattr $C$DW$12, DW_AT_decl_file("../MAIN.c")
     202                            .dwattr $C$DW$12, DW_AT_decl_line(0x34)
     203                            .dwattr $C$DW$12, DW_AT_decl_column(0x23)
     204                    
     205                            .global numero_de_pontos_acao_controle
     206 00000020                   .data
     207                            .align  4
     208                            .elfsym numero_de_pontos_acao_controle,SYM_SIZE(4)
     209 00000020           numero_de_pontos_acao_controle:
     210 00000020 00000000          .bits           0,32
     211                                            ; numero_de_pontos_acao_controle @ 0
     212                    
     213                    $C$DW$13        .dwtag  DW_TAG_variable
     214                            .dwattr $C$DW$13, DW_AT_name("numero_de_pontos_acao_controle")
     215                            .dwattr $C$DW$13, DW_AT_TI_symbol_name("numero_de_pontos_acao_controle")
     216                            .dwattr $C$DW$13, DW_AT_location[DW_OP_addr numero_de_pontos_acao_controle]
     217                            .dwattr $C$DW$13, DW_AT_type(*$C$DW$T$10)
     218                            .dwattr $C$DW$13, DW_AT_external
     219                            .dwattr $C$DW$13, DW_AT_decl_file("../MAIN.c")
     220                            .dwattr $C$DW$13, DW_AT_decl_line(0x34)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    5

     221                            .dwattr $C$DW$13, DW_AT_decl_column(0x2d)
     222                    
     223                            .global REF
     224 00000024                   .data
     225                            .align  4
     226                            .elfsym REF,SYM_SIZE(4)
     227 00000024           REF:
     228 00000024 00000000          .word   000000000h      ; REF @ 0 (0)
     229                    
     230                    $C$DW$14        .dwtag  DW_TAG_variable
     231                            .dwattr $C$DW$14, DW_AT_name("REF")
     232                            .dwattr $C$DW$14, DW_AT_TI_symbol_name("REF")
     233                            .dwattr $C$DW$14, DW_AT_location[DW_OP_addr REF]
     234                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$16)
     235                            .dwattr $C$DW$14, DW_AT_external
     236                            .dwattr $C$DW$14, DW_AT_decl_file("../MAIN.c")
     237                            .dwattr $C$DW$14, DW_AT_decl_line(0x35)
     238                            .dwattr $C$DW$14, DW_AT_decl_column(0x07)
     239                    
     240                            .global REF_controle
     241 00000028                   .data
     242                            .align  4
     243                            .elfsym REF_controle,SYM_SIZE(4)
     244 00000028           REF_controle:
     245 00000028 00000000          .word   000000000h      ; REF_controle @ 0 (0)
     246                    
     247                    $C$DW$15        .dwtag  DW_TAG_variable
     248                            .dwattr $C$DW$15, DW_AT_name("REF_controle")
     249                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("REF_controle")
     250                            .dwattr $C$DW$15, DW_AT_location[DW_OP_addr REF_controle]
     251                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$16)
     252                            .dwattr $C$DW$15, DW_AT_external
     253                            .dwattr $C$DW$15, DW_AT_decl_file("../MAIN.c")
     254                            .dwattr $C$DW$15, DW_AT_decl_line(0x35)
     255                            .dwattr $C$DW$15, DW_AT_decl_column(0x0e)
     256                    
     257                            .global ||V0||
     258 0000002c                   .data
     259                            .align  4
     260                            .elfsym ||V0||,SYM_SIZE(4)
     261 0000002c           ||V0||:
     262 0000002c 00000000          .word   000000000h      ; V0 @ 0 (0)
     263                    
     264                    $C$DW$16        .dwtag  DW_TAG_variable
     265                            .dwattr $C$DW$16, DW_AT_name("V0")
     266                            .dwattr $C$DW$16, DW_AT_TI_symbol_name("V0")
     267                            .dwattr $C$DW$16, DW_AT_location[DW_OP_addr ||V0||]
     268                            .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$16)
     269                            .dwattr $C$DW$16, DW_AT_external
     270                            .dwattr $C$DW$16, DW_AT_decl_file("../MAIN.c")
     271                            .dwattr $C$DW$16, DW_AT_decl_line(0x35)
     272                            .dwattr $C$DW$16, DW_AT_decl_column(0x1e)
     273                    
     274                            .global ||V1||
     275 00000030                   .data
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    6

     276                            .align  4
     277                            .elfsym ||V1||,SYM_SIZE(4)
     278 00000030           ||V1||:
     279 00000030 00000000          .word   000000000h      ; V1 @ 0 (0)
     280                    
     281                    $C$DW$17        .dwtag  DW_TAG_variable
     282                            .dwattr $C$DW$17, DW_AT_name("V1")
     283                            .dwattr $C$DW$17, DW_AT_TI_symbol_name("V1")
     284                            .dwattr $C$DW$17, DW_AT_location[DW_OP_addr ||V1||]
     285                            .dwattr $C$DW$17, DW_AT_type(*$C$DW$T$16)
     286                            .dwattr $C$DW$17, DW_AT_external
     287                            .dwattr $C$DW$17, DW_AT_decl_file("../MAIN.c")
     288                            .dwattr $C$DW$17, DW_AT_decl_line(0x35)
     289                            .dwattr $C$DW$17, DW_AT_decl_column(0x24)
     290                    
     291                            .global Vsaida_antigo
     292 00000034                   .data
     293                            .align  4
     294                            .elfsym Vsaida_antigo,SYM_SIZE(4)
     295 00000034           Vsaida_antigo:
     296 00000034 00000000          .word   000000000h      ; Vsaida_antigo @ 0 (0)
     297                    
     298                    $C$DW$18        .dwtag  DW_TAG_variable
     299                            .dwattr $C$DW$18, DW_AT_name("Vsaida_antigo")
     300                            .dwattr $C$DW$18, DW_AT_TI_symbol_name("Vsaida_antigo")
     301                            .dwattr $C$DW$18, DW_AT_location[DW_OP_addr Vsaida_antigo]
     302                            .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$16)
     303                            .dwattr $C$DW$18, DW_AT_external
     304                            .dwattr $C$DW$18, DW_AT_decl_file("../MAIN.c")
     305                            .dwattr $C$DW$18, DW_AT_decl_line(0x35)
     306                            .dwattr $C$DW$18, DW_AT_decl_column(0x2a)
     307                    
     308                            .global angulo1_normalizado
     309 00000038                   .data
     310                            .align  4
     311                            .elfsym angulo1_normalizado,SYM_SIZE(4)
     312 00000038           angulo1_normalizado:
     313 00000038 00000000          .word   000000000h      ; angulo1_normalizado @ 0 (0)
     314                    
     315                    $C$DW$19        .dwtag  DW_TAG_variable
     316                            .dwattr $C$DW$19, DW_AT_name("angulo1_normalizado")
     317                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("angulo1_normalizado")
     318                            .dwattr $C$DW$19, DW_AT_location[DW_OP_addr angulo1_normalizado]
     319                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$16)
     320                            .dwattr $C$DW$19, DW_AT_external
     321                            .dwattr $C$DW$19, DW_AT_decl_file("../MAIN.c")
     322                            .dwattr $C$DW$19, DW_AT_decl_line(0x35)
     323                            .dwattr $C$DW$19, DW_AT_decl_column(0x3b)
     324                    
     325                            .global Vsaida
     326 0000003c                   .data
     327                            .align  4
     328                            .elfsym Vsaida,SYM_SIZE(4)
     329 0000003c           Vsaida:
     330 0000003c 00000000          .word   000000000h      ; Vsaida @ 0 (0)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    7

     331                    
     332                    $C$DW$20        .dwtag  DW_TAG_variable
     333                            .dwattr $C$DW$20, DW_AT_name("Vsaida")
     334                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("Vsaida")
     335                            .dwattr $C$DW$20, DW_AT_location[DW_OP_addr Vsaida]
     336                            .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$16)
     337                            .dwattr $C$DW$20, DW_AT_external
     338                            .dwattr $C$DW$20, DW_AT_decl_file("../MAIN.c")
     339                            .dwattr $C$DW$20, DW_AT_decl_line(0x35)
     340                            .dwattr $C$DW$20, DW_AT_decl_column(0x52)
     341                    
     342                            .global angulo0_normalizado
     343 00000040                   .data
     344                            .align  4
     345                            .elfsym angulo0_normalizado,SYM_SIZE(4)
     346 00000040           angulo0_normalizado:
     347 00000040 00000000          .word   000000000h      ; angulo0_normalizado @ 0 (0)
     348                    
     349                    $C$DW$21        .dwtag  DW_TAG_variable
     350                            .dwattr $C$DW$21, DW_AT_name("angulo0_normalizado")
     351                            .dwattr $C$DW$21, DW_AT_TI_symbol_name("angulo0_normalizado")
     352                            .dwattr $C$DW$21, DW_AT_location[DW_OP_addr angulo0_normalizado]
     353                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$16)
     354                            .dwattr $C$DW$21, DW_AT_external
     355                            .dwattr $C$DW$21, DW_AT_decl_file("../MAIN.c")
     356                            .dwattr $C$DW$21, DW_AT_decl_line(0x35)
     357                            .dwattr $C$DW$21, DW_AT_decl_column(0x5c)
     358                    
     359                            .global zerar_var
     360 00000044                   .data
     361                            .align  4
     362                            .elfsym zerar_var,SYM_SIZE(4)
     363 00000044           zerar_var:
     364 00000044 00000000          .word   000000000h      ; zerar_var @ 0 (0)
     365                    
     366                    $C$DW$22        .dwtag  DW_TAG_variable
     367                            .dwattr $C$DW$22, DW_AT_name("zerar_var")
     368                            .dwattr $C$DW$22, DW_AT_TI_symbol_name("zerar_var")
     369                            .dwattr $C$DW$22, DW_AT_location[DW_OP_addr zerar_var]
     370                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$16)
     371                            .dwattr $C$DW$22, DW_AT_external
     372                            .dwattr $C$DW$22, DW_AT_decl_file("../MAIN.c")
     373                            .dwattr $C$DW$22, DW_AT_decl_line(0x35)
     374                            .dwattr $C$DW$22, DW_AT_decl_column(0x73)
     375                    
     376                            .global RPM
     377 00000048                   .data
     378                            .align  4
     379                            .elfsym RPM,SYM_SIZE(4)
     380 00000048           RPM:
     381 00000048 00000000          .word   000000000h      ; RPM @ 0 (0)
     382                    
     383                    $C$DW$23        .dwtag  DW_TAG_variable
     384                            .dwattr $C$DW$23, DW_AT_name("RPM")
     385                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("RPM")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    8

     386                            .dwattr $C$DW$23, DW_AT_location[DW_OP_addr RPM]
     387                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$16)
     388                            .dwattr $C$DW$23, DW_AT_external
     389                            .dwattr $C$DW$23, DW_AT_decl_file("../MAIN.c")
     390                            .dwattr $C$DW$23, DW_AT_decl_line(0x35)
     391                            .dwattr $C$DW$23, DW_AT_decl_column(0x7f)
     392                    
     393                            .global DADOOO
     394 0000004c                   .data
     395                            .align  4
     396                            .elfsym DADOOO,SYM_SIZE(4)
     397 0000004c           DADOOO:
     398 0000004c 00000000          .word   000000000h      ; DADOOO @ 0 (0)
     399                    
     400                    $C$DW$24        .dwtag  DW_TAG_variable
     401                            .dwattr $C$DW$24, DW_AT_name("DADOOO")
     402                            .dwattr $C$DW$24, DW_AT_TI_symbol_name("DADOOO")
     403                            .dwattr $C$DW$24, DW_AT_location[DW_OP_addr DADOOO]
     404                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$16)
     405                            .dwattr $C$DW$24, DW_AT_external
     406                            .dwattr $C$DW$24, DW_AT_decl_file("../MAIN.c")
     407                            .dwattr $C$DW$24, DW_AT_decl_line(0x35)
     408                            .dwattr $C$DW$24, DW_AT_decl_column(0x87)
     409                    
     410                            .global angulo0aux
     411 00000050                   .data
     412                            .align  4
     413                            .elfsym angulo0aux,SYM_SIZE(4)
     414 00000050           angulo0aux:
     415 00000050 00000000          .bits           0,32
     416                                            ; angulo0aux @ 0
     417                    
     418                    $C$DW$25        .dwtag  DW_TAG_variable
     419                            .dwattr $C$DW$25, DW_AT_name("angulo0aux")
     420                            .dwattr $C$DW$25, DW_AT_TI_symbol_name("angulo0aux")
     421                            .dwattr $C$DW$25, DW_AT_location[DW_OP_addr angulo0aux]
     422                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$10)
     423                            .dwattr $C$DW$25, DW_AT_external
     424                            .dwattr $C$DW$25, DW_AT_decl_file("../MAIN.c")
     425                            .dwattr $C$DW$25, DW_AT_decl_line(0x36)
     426                            .dwattr $C$DW$25, DW_AT_decl_column(0x05)
     427                    
     428                            .global angulo1aux
     429 00000054                   .data
     430                            .align  4
     431                            .elfsym angulo1aux,SYM_SIZE(4)
     432 00000054           angulo1aux:
     433 00000054 00000000          .bits           0,32
     434                                            ; angulo1aux @ 0
     435                    
     436                    $C$DW$26        .dwtag  DW_TAG_variable
     437                            .dwattr $C$DW$26, DW_AT_name("angulo1aux")
     438                            .dwattr $C$DW$26, DW_AT_TI_symbol_name("angulo1aux")
     439                            .dwattr $C$DW$26, DW_AT_location[DW_OP_addr angulo1aux]
     440                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$10)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    9

     441                            .dwattr $C$DW$26, DW_AT_external
     442                            .dwattr $C$DW$26, DW_AT_decl_file("../MAIN.c")
     443                            .dwattr $C$DW$26, DW_AT_decl_line(0x36)
     444                            .dwattr $C$DW$26, DW_AT_decl_column(0x13)
     445                    
     446                            .global primeira
     447 00000058                   .data
     448                            .align  4
     449                            .elfsym primeira,SYM_SIZE(4)
     450 00000058           primeira:
     451 00000058 00000001          .bits           0x1,32
     452                                            ; primeira @ 0
     453                    
     454                    $C$DW$27        .dwtag  DW_TAG_variable
     455                            .dwattr $C$DW$27, DW_AT_name("primeira")
     456                            .dwattr $C$DW$27, DW_AT_TI_symbol_name("primeira")
     457                            .dwattr $C$DW$27, DW_AT_location[DW_OP_addr primeira]
     458                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$10)
     459                            .dwattr $C$DW$27, DW_AT_external
     460                            .dwattr $C$DW$27, DW_AT_decl_file("../MAIN.c")
     461                            .dwattr $C$DW$27, DW_AT_decl_line(0x36)
     462                            .dwattr $C$DW$27, DW_AT_decl_column(0x21)
     463                    
     464                            .global i
     465 0000005c                   .data
     466                            .align  4
     467                            .elfsym i,SYM_SIZE(4)
     468 0000005c           i:
     469 0000005c 00000000          .bits           0,32
     470                                            ; i @ 0
     471                    
     472                    $C$DW$28        .dwtag  DW_TAG_variable
     473                            .dwattr $C$DW$28, DW_AT_name("i")
     474                            .dwattr $C$DW$28, DW_AT_TI_symbol_name("i")
     475                            .dwattr $C$DW$28, DW_AT_location[DW_OP_addr i]
     476                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$10)
     477                            .dwattr $C$DW$28, DW_AT_external
     478                            .dwattr $C$DW$28, DW_AT_decl_file("../MAIN.c")
     479                            .dwattr $C$DW$28, DW_AT_decl_line(0x36)
     480                            .dwattr $C$DW$28, DW_AT_decl_column(0x2d)
     481                    
     482                            .global ii
     483 00000060                   .data
     484                            .align  4
     485                            .elfsym ii,SYM_SIZE(4)
     486 00000060           ii:
     487 00000060 00000000          .bits           0,32
     488                                            ; ii @ 0
     489                    
     490                    $C$DW$29        .dwtag  DW_TAG_variable
     491                            .dwattr $C$DW$29, DW_AT_name("ii")
     492                            .dwattr $C$DW$29, DW_AT_TI_symbol_name("ii")
     493                            .dwattr $C$DW$29, DW_AT_location[DW_OP_addr ii]
     494                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$10)
     495                            .dwattr $C$DW$29, DW_AT_external
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   10

     496                            .dwattr $C$DW$29, DW_AT_decl_file("../MAIN.c")
     497                            .dwattr $C$DW$29, DW_AT_decl_line(0x36)
     498                            .dwattr $C$DW$29, DW_AT_decl_column(0x32)
     499                    
     500                            .global dado_a_ser_enviado
     501 00000064                   .data
     502                            .align  4
     503                            .elfsym dado_a_ser_enviado,SYM_SIZE(4)
     504 00000064           dado_a_ser_enviado:
     505 00000064 00000000          .bits           0,32
     506                                            ; dado_a_ser_enviado @ 0
     507                    
     508                    $C$DW$30        .dwtag  DW_TAG_variable
     509                            .dwattr $C$DW$30, DW_AT_name("dado_a_ser_enviado")
     510                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("dado_a_ser_enviado")
     511                            .dwattr $C$DW$30, DW_AT_location[DW_OP_addr dado_a_ser_enviado]
     512                            .dwattr $C$DW$30, DW_AT_type(*$C$DW$T$10)
     513                            .dwattr $C$DW$30, DW_AT_external
     514                            .dwattr $C$DW$30, DW_AT_decl_file("../MAIN.c")
     515                            .dwattr $C$DW$30, DW_AT_decl_line(0x36)
     516                            .dwattr $C$DW$30, DW_AT_decl_column(0x38)
     517                    
     518                            .global dado_a_ser_enviado2
     519 00000068                   .data
     520                            .align  4
     521                            .elfsym dado_a_ser_enviado2,SYM_SIZE(4)
     522 00000068           dado_a_ser_enviado2:
     523 00000068 00000000          .bits           0,32
     524                                            ; dado_a_ser_enviado2 @ 0
     525                    
     526                    $C$DW$31        .dwtag  DW_TAG_variable
     527                            .dwattr $C$DW$31, DW_AT_name("dado_a_ser_enviado2")
     528                            .dwattr $C$DW$31, DW_AT_TI_symbol_name("dado_a_ser_enviado2")
     529                            .dwattr $C$DW$31, DW_AT_location[DW_OP_addr dado_a_ser_enviado2]
     530                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$10)
     531                            .dwattr $C$DW$31, DW_AT_external
     532                            .dwattr $C$DW$31, DW_AT_decl_file("../MAIN.c")
     533                            .dwattr $C$DW$31, DW_AT_decl_line(0x36)
     534                            .dwattr $C$DW$31, DW_AT_decl_column(0x4d)
     535                    
     536                            .global comando_decimal
     537 0000006c                   .data
     538                            .align  4
     539                            .elfsym comando_decimal,SYM_SIZE(4)
     540 0000006c           comando_decimal:
     541 0000006c 00000000          .bits           0,32
     542                                            ; comando_decimal @ 0
     543                    
     544                    $C$DW$32        .dwtag  DW_TAG_variable
     545                            .dwattr $C$DW$32, DW_AT_name("comando_decimal")
     546                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("comando_decimal")
     547                            .dwattr $C$DW$32, DW_AT_location[DW_OP_addr comando_decimal]
     548                            .dwattr $C$DW$32, DW_AT_type(*$C$DW$T$10)
     549                            .dwattr $C$DW$32, DW_AT_external
     550                            .dwattr $C$DW$32, DW_AT_decl_file("../MAIN.c")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   11

     551                            .dwattr $C$DW$32, DW_AT_decl_line(0x36)
     552                            .dwattr $C$DW$32, DW_AT_decl_column(0x63)
     553                    
     554                            .global Vsaida_ant
     555 00000070                   .data
     556                            .align  4
     557                            .elfsym Vsaida_ant,SYM_SIZE(4)
     558 00000070           Vsaida_ant:
     559 00000070 00000000          .bits           0,32
     560                                            ; Vsaida_ant @ 0
     561                    
     562                    $C$DW$33        .dwtag  DW_TAG_variable
     563                            .dwattr $C$DW$33, DW_AT_name("Vsaida_ant")
     564                            .dwattr $C$DW$33, DW_AT_TI_symbol_name("Vsaida_ant")
     565                            .dwattr $C$DW$33, DW_AT_location[DW_OP_addr Vsaida_ant]
     566                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$10)
     567                            .dwattr $C$DW$33, DW_AT_external
     568                            .dwattr $C$DW$33, DW_AT_decl_file("../MAIN.c")
     569                            .dwattr $C$DW$33, DW_AT_decl_line(0x36)
     570                            .dwattr $C$DW$33, DW_AT_decl_column(0x76)
     571                    
     572                            .global vet1
     573                            .common vet1,16000,4
     574                    $C$DW$34        .dwtag  DW_TAG_variable
     575                            .dwattr $C$DW$34, DW_AT_name("vet1")
     576                            .dwattr $C$DW$34, DW_AT_TI_symbol_name("vet1")
     577                            .dwattr $C$DW$34, DW_AT_location[DW_OP_addr vet1]
     578                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$171)
     579                            .dwattr $C$DW$34, DW_AT_external
     580                            .dwattr $C$DW$34, DW_AT_decl_file("../MAIN.c")
     581                            .dwattr $C$DW$34, DW_AT_decl_line(0x37)
     582                            .dwattr $C$DW$34, DW_AT_decl_column(0x07)
     583                    
     584                            .global auxiliar
     585 00000074                   .data
     586                            .align  4
     587                            .elfsym auxiliar,SYM_SIZE(4)
     588 00000074           auxiliar:
     589 00000074 00000000          .bits           0,32
     590                                            ; auxiliar @ 0
     591                    
     592                    $C$DW$35        .dwtag  DW_TAG_variable
     593                            .dwattr $C$DW$35, DW_AT_name("auxiliar")
     594                            .dwattr $C$DW$35, DW_AT_TI_symbol_name("auxiliar")
     595                            .dwattr $C$DW$35, DW_AT_location[DW_OP_addr auxiliar]
     596                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$10)
     597                            .dwattr $C$DW$35, DW_AT_external
     598                            .dwattr $C$DW$35, DW_AT_decl_file("../MAIN.c")
     599                            .dwattr $C$DW$35, DW_AT_decl_line(0x38)
     600                            .dwattr $C$DW$35, DW_AT_decl_column(0x05)
     601                    
     602                            .global Kp
     603 00000078                   .data
     604                            .align  4
     605                            .elfsym Kp,SYM_SIZE(4)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   12

     606 00000078           Kp:
     607 00000078 3F59999A          .word   03f59999ah      ; Kp @ 0 (0.85000002384185791016)
     608                    
     609                    $C$DW$36        .dwtag  DW_TAG_variable
     610                            .dwattr $C$DW$36, DW_AT_name("Kp")
     611                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("Kp")
     612                            .dwattr $C$DW$36, DW_AT_location[DW_OP_addr Kp]
     613                            .dwattr $C$DW$36, DW_AT_type(*$C$DW$T$16)
     614                            .dwattr $C$DW$36, DW_AT_external
     615                            .dwattr $C$DW$36, DW_AT_decl_file("../MAIN.c")
     616                            .dwattr $C$DW$36, DW_AT_decl_line(0x39)
     617                            .dwattr $C$DW$36, DW_AT_decl_column(0x07)
     618                    
     619                            .global Ki
     620 0000007c                   .data
     621                            .align  4
     622                            .elfsym Ki,SYM_SIZE(4)
     623 0000007c           Ki:
     624 0000007c 00000000          .word   000000000h      ; Ki @ 0 (0)
     625                    
     626                    $C$DW$37        .dwtag  DW_TAG_variable
     627                            .dwattr $C$DW$37, DW_AT_name("Ki")
     628                            .dwattr $C$DW$37, DW_AT_TI_symbol_name("Ki")
     629                            .dwattr $C$DW$37, DW_AT_location[DW_OP_addr Ki]
     630                            .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$16)
     631                            .dwattr $C$DW$37, DW_AT_external
     632                            .dwattr $C$DW$37, DW_AT_decl_file("../MAIN.c")
     633                            .dwattr $C$DW$37, DW_AT_decl_line(0x3a)
     634                            .dwattr $C$DW$37, DW_AT_decl_column(0x07)
     635                    
     636                            .global Kd
     637 00000080                   .data
     638                            .align  4
     639                            .elfsym Kd,SYM_SIZE(4)
     640 00000080           Kd:
     641 00000080 00000000          .word   000000000h      ; Kd @ 0 (0)
     642                    
     643                    $C$DW$38        .dwtag  DW_TAG_variable
     644                            .dwattr $C$DW$38, DW_AT_name("Kd")
     645                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("Kd")
     646                            .dwattr $C$DW$38, DW_AT_location[DW_OP_addr Kd]
     647                            .dwattr $C$DW$38, DW_AT_type(*$C$DW$T$16)
     648                            .dwattr $C$DW$38, DW_AT_external
     649                            .dwattr $C$DW$38, DW_AT_decl_file("../MAIN.c")
     650                            .dwattr $C$DW$38, DW_AT_decl_line(0x3b)
     651                            .dwattr $C$DW$38, DW_AT_decl_column(0x07)
     652                    
     653                            .global Ti
     654 00000084                   .data
     655                            .align  4
     656                            .elfsym Ti,SYM_SIZE(4)
     657 00000084           Ti:
     658 00000084 3E99999A          .word   03e99999ah      ; Ti @ 0 (0.30000001192092895508)
     659                    
     660                    $C$DW$39        .dwtag  DW_TAG_variable
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   13

     661                            .dwattr $C$DW$39, DW_AT_name("Ti")
     662                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("Ti")
     663                            .dwattr $C$DW$39, DW_AT_location[DW_OP_addr Ti]
     664                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$16)
     665                            .dwattr $C$DW$39, DW_AT_external
     666                            .dwattr $C$DW$39, DW_AT_decl_file("../MAIN.c")
     667                            .dwattr $C$DW$39, DW_AT_decl_line(0x3d)
     668                            .dwattr $C$DW$39, DW_AT_decl_column(0x07)
     669                    
     670                            .global Td
     671 00000088                   .data
     672                            .align  4
     673                            .elfsym Td,SYM_SIZE(4)
     674 00000088           Td:
     675 00000088 3DE147AE          .word   03de147aeh      ; Td @ 0 (0.10999999940395355225)
     676                    
     677                    $C$DW$40        .dwtag  DW_TAG_variable
     678                            .dwattr $C$DW$40, DW_AT_name("Td")
     679                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("Td")
     680                            .dwattr $C$DW$40, DW_AT_location[DW_OP_addr Td]
     681                            .dwattr $C$DW$40, DW_AT_type(*$C$DW$T$16)
     682                            .dwattr $C$DW$40, DW_AT_external
     683                            .dwattr $C$DW$40, DW_AT_decl_file("../MAIN.c")
     684                            .dwattr $C$DW$40, DW_AT_decl_line(0x3e)
     685                            .dwattr $C$DW$40, DW_AT_decl_column(0x07)
     686                    
     687                            .global N
     688 0000008c                   .data
     689                            .align  4
     690                            .elfsym N,SYM_SIZE(4)
     691 0000008c           N:
     692 0000008c 41C80000          .word   041c80000h      ; N @ 0 (25)
     693                    
     694                    $C$DW$41        .dwtag  DW_TAG_variable
     695                            .dwattr $C$DW$41, DW_AT_name("N")
     696                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("N")
     697                            .dwattr $C$DW$41, DW_AT_location[DW_OP_addr N]
     698                            .dwattr $C$DW$41, DW_AT_type(*$C$DW$T$16)
     699                            .dwattr $C$DW$41, DW_AT_external
     700                            .dwattr $C$DW$41, DW_AT_decl_file("../MAIN.c")
     701                            .dwattr $C$DW$41, DW_AT_decl_line(0x3f)
     702                            .dwattr $C$DW$41, DW_AT_decl_column(0x07)
     703                    
     704                            .global e_aw
     705 00000090                   .data
     706                            .align  4
     707                            .elfsym e_aw,SYM_SIZE(4)
     708 00000090           e_aw:
     709 00000090 00000000          .word   000000000h      ; e_aw @ 0 (0)
     710                    
     711                    $C$DW$42        .dwtag  DW_TAG_variable
     712                            .dwattr $C$DW$42, DW_AT_name("e_aw")
     713                            .dwattr $C$DW$42, DW_AT_TI_symbol_name("e_aw")
     714                            .dwattr $C$DW$42, DW_AT_location[DW_OP_addr e_aw]
     715                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$16)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   14

     716                            .dwattr $C$DW$42, DW_AT_external
     717                            .dwattr $C$DW$42, DW_AT_decl_file("../MAIN.c")
     718                            .dwattr $C$DW$42, DW_AT_decl_line(0x40)
     719                            .dwattr $C$DW$42, DW_AT_decl_column(0x07)
     720                    
     721                            .global A
     722 00000094                   .data
     723                            .align  4
     724                            .elfsym A,SYM_SIZE(4)
     725 00000094           A:
     726 00000094 00000000          .word   000000000h      ; A @ 0 (0)
     727                    
     728                    $C$DW$43        .dwtag  DW_TAG_variable
     729                            .dwattr $C$DW$43, DW_AT_name("A")
     730                            .dwattr $C$DW$43, DW_AT_TI_symbol_name("A")
     731                            .dwattr $C$DW$43, DW_AT_location[DW_OP_addr A]
     732                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$16)
     733                            .dwattr $C$DW$43, DW_AT_external
     734                            .dwattr $C$DW$43, DW_AT_decl_file("../MAIN.c")
     735                            .dwattr $C$DW$43, DW_AT_decl_line(0x42)
     736                            .dwattr $C$DW$43, DW_AT_decl_column(0x07)
     737                    
     738                            .global B
     739 00000098                   .data
     740                            .align  4
     741                            .elfsym B,SYM_SIZE(4)
     742 00000098           B:
     743 00000098 00000000          .word   000000000h      ; B @ 0 (0)
     744                    
     745                    $C$DW$44        .dwtag  DW_TAG_variable
     746                            .dwattr $C$DW$44, DW_AT_name("B")
     747                            .dwattr $C$DW$44, DW_AT_TI_symbol_name("B")
     748                            .dwattr $C$DW$44, DW_AT_location[DW_OP_addr B]
     749                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$16)
     750                            .dwattr $C$DW$44, DW_AT_external
     751                            .dwattr $C$DW$44, DW_AT_decl_file("../MAIN.c")
     752                            .dwattr $C$DW$44, DW_AT_decl_line(0x42)
     753                            .dwattr $C$DW$44, DW_AT_decl_column(0x0c)
     754                    
     755                            .global a
     756 0000009c                   .data
     757                            .align  4
     758                            .elfsym a,SYM_SIZE(4)
     759 0000009c           a:
     760 0000009c 00000000          .word   000000000h      ; a @ 0 (0)
     761                    
     762                    $C$DW$45        .dwtag  DW_TAG_variable
     763                            .dwattr $C$DW$45, DW_AT_name("a")
     764                            .dwattr $C$DW$45, DW_AT_TI_symbol_name("a")
     765                            .dwattr $C$DW$45, DW_AT_location[DW_OP_addr a]
     766                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$16)
     767                            .dwattr $C$DW$45, DW_AT_external
     768                            .dwattr $C$DW$45, DW_AT_decl_file("../MAIN.c")
     769                            .dwattr $C$DW$45, DW_AT_decl_line(0x42)
     770                            .dwattr $C$DW$45, DW_AT_decl_column(0x11)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   15

     771                    
     772                            .global wc
     773 000000a0                   .data
     774                            .align  4
     775                            .elfsym wc,SYM_SIZE(4)
     776 000000a0           wc:
     777 000000a0 00000000          .word   000000000h      ; wc @ 0 (0)
     778                    
     779                    $C$DW$46        .dwtag  DW_TAG_variable
     780                            .dwattr $C$DW$46, DW_AT_name("wc")
     781                            .dwattr $C$DW$46, DW_AT_TI_symbol_name("wc")
     782                            .dwattr $C$DW$46, DW_AT_location[DW_OP_addr wc]
     783                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$16)
     784                            .dwattr $C$DW$46, DW_AT_external
     785                            .dwattr $C$DW$46, DW_AT_decl_file("../MAIN.c")
     786                            .dwattr $C$DW$46, DW_AT_decl_line(0x42)
     787                            .dwattr $C$DW$46, DW_AT_decl_column(0x16)
     788                    
     789                            .global pi
     790 000000a4                   .data
     791                            .align  4
     792                            .elfsym pi,SYM_SIZE(4)
     793 000000a4           pi:
     794 000000a4 40490FDB          .word   040490fdbh      ; pi @ 0 (3.14159274101257324219)
     795                    
     796                    $C$DW$47        .dwtag  DW_TAG_variable
     797                            .dwattr $C$DW$47, DW_AT_name("pi")
     798                            .dwattr $C$DW$47, DW_AT_TI_symbol_name("pi")
     799                            .dwattr $C$DW$47, DW_AT_location[DW_OP_addr pi]
     800                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$16)
     801                            .dwattr $C$DW$47, DW_AT_external
     802                            .dwattr $C$DW$47, DW_AT_decl_file("../MAIN.c")
     803                            .dwattr $C$DW$47, DW_AT_decl_line(0x42)
     804                            .dwattr $C$DW$47, DW_AT_decl_column(0x1c)
     805                    
     806                            .global Ud_ant
     807 000000a8                   .data
     808                            .align  4
     809                            .elfsym Ud_ant,SYM_SIZE(4)
     810 000000a8           Ud_ant:
     811 000000a8 00000000          .word   000000000h      ; Ud_ant @ 0 (0)
     812                    
     813                    $C$DW$48        .dwtag  DW_TAG_variable
     814                            .dwattr $C$DW$48, DW_AT_name("Ud_ant")
     815                            .dwattr $C$DW$48, DW_AT_TI_symbol_name("Ud_ant")
     816                            .dwattr $C$DW$48, DW_AT_location[DW_OP_addr Ud_ant]
     817                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$16)
     818                            .dwattr $C$DW$48, DW_AT_external
     819                            .dwattr $C$DW$48, DW_AT_decl_file("../MAIN.c")
     820                            .dwattr $C$DW$48, DW_AT_decl_line(0x44)
     821                            .dwattr $C$DW$48, DW_AT_decl_column(0x07)
     822                    
     823                            .global Ud
     824 000000ac                   .data
     825                            .align  4
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   16

     826                            .elfsym Ud,SYM_SIZE(4)
     827 000000ac           Ud:
     828 000000ac 00000000          .word   000000000h      ; Ud @ 0 (0)
     829                    
     830                    $C$DW$49        .dwtag  DW_TAG_variable
     831                            .dwattr $C$DW$49, DW_AT_name("Ud")
     832                            .dwattr $C$DW$49, DW_AT_TI_symbol_name("Ud")
     833                            .dwattr $C$DW$49, DW_AT_location[DW_OP_addr Ud]
     834                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$16)
     835                            .dwattr $C$DW$49, DW_AT_external
     836                            .dwattr $C$DW$49, DW_AT_decl_file("../MAIN.c")
     837                            .dwattr $C$DW$49, DW_AT_decl_line(0x44)
     838                            .dwattr $C$DW$49, DW_AT_decl_column(0x11)
     839                    
     840                            .global Ui
     841 000000b0                   .data
     842                            .align  4
     843                            .elfsym Ui,SYM_SIZE(4)
     844 000000b0           Ui:
     845 000000b0 00000000          .word   000000000h      ; Ui @ 0 (0)
     846                    
     847                    $C$DW$50        .dwtag  DW_TAG_variable
     848                            .dwattr $C$DW$50, DW_AT_name("Ui")
     849                            .dwattr $C$DW$50, DW_AT_TI_symbol_name("Ui")
     850                            .dwattr $C$DW$50, DW_AT_location[DW_OP_addr Ui]
     851                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$16)
     852                            .dwattr $C$DW$50, DW_AT_external
     853                            .dwattr $C$DW$50, DW_AT_decl_file("../MAIN.c")
     854                            .dwattr $C$DW$50, DW_AT_decl_line(0x44)
     855                            .dwattr $C$DW$50, DW_AT_decl_column(0x17)
     856                    
     857                            .global Ui_ant
     858 000000b4                   .data
     859                            .align  4
     860                            .elfsym Ui_ant,SYM_SIZE(4)
     861 000000b4           Ui_ant:
     862 000000b4 00000000          .word   000000000h      ; Ui_ant @ 0 (0)
     863                    
     864                    $C$DW$51        .dwtag  DW_TAG_variable
     865                            .dwattr $C$DW$51, DW_AT_name("Ui_ant")
     866                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("Ui_ant")
     867                            .dwattr $C$DW$51, DW_AT_location[DW_OP_addr Ui_ant]
     868                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$16)
     869                            .dwattr $C$DW$51, DW_AT_external
     870                            .dwattr $C$DW$51, DW_AT_decl_file("../MAIN.c")
     871                            .dwattr $C$DW$51, DW_AT_decl_line(0x44)
     872                            .dwattr $C$DW$51, DW_AT_decl_column(0x1d)
     873                    
     874                            .global angulo1_ant
     875 000000b8                   .data
     876                            .align  4
     877                            .elfsym angulo1_ant,SYM_SIZE(4)
     878 000000b8           angulo1_ant:
     879 000000b8 00000000          .word   000000000h      ; angulo1_ant @ 0 (0)
     880                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   17

     881                    $C$DW$52        .dwtag  DW_TAG_variable
     882                            .dwattr $C$DW$52, DW_AT_name("angulo1_ant")
     883                            .dwattr $C$DW$52, DW_AT_TI_symbol_name("angulo1_ant")
     884                            .dwattr $C$DW$52, DW_AT_location[DW_OP_addr angulo1_ant]
     885                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$16)
     886                            .dwattr $C$DW$52, DW_AT_external
     887                            .dwattr $C$DW$52, DW_AT_decl_file("../MAIN.c")
     888                            .dwattr $C$DW$52, DW_AT_decl_line(0x44)
     889                            .dwattr $C$DW$52, DW_AT_decl_column(0x27)
     890                    
     891                            .global Up
     892 000000bc                   .data
     893                            .align  4
     894                            .elfsym Up,SYM_SIZE(4)
     895 000000bc           Up:
     896 000000bc 00000000          .word   000000000h      ; Up @ 0 (0)
     897                    
     898                    $C$DW$53        .dwtag  DW_TAG_variable
     899                            .dwattr $C$DW$53, DW_AT_name("Up")
     900                            .dwattr $C$DW$53, DW_AT_TI_symbol_name("Up")
     901                            .dwattr $C$DW$53, DW_AT_location[DW_OP_addr Up]
     902                            .dwattr $C$DW$53, DW_AT_type(*$C$DW$T$16)
     903                            .dwattr $C$DW$53, DW_AT_external
     904                            .dwattr $C$DW$53, DW_AT_decl_file("../MAIN.c")
     905                            .dwattr $C$DW$53, DW_AT_decl_line(0x44)
     906                            .dwattr $C$DW$53, DW_AT_decl_column(0x36)
     907                    
     908                            .global angulo1
     909 000000c0                   .data
     910                            .align  4
     911                            .elfsym angulo1,SYM_SIZE(4)
     912 000000c0           angulo1:
     913 000000c0 00000000          .word   000000000h      ; angulo1 @ 0 (0)
     914                    
     915                    $C$DW$54        .dwtag  DW_TAG_variable
     916                            .dwattr $C$DW$54, DW_AT_name("angulo1")
     917                            .dwattr $C$DW$54, DW_AT_TI_symbol_name("angulo1")
     918                            .dwattr $C$DW$54, DW_AT_location[DW_OP_addr angulo1]
     919                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$16)
     920                            .dwattr $C$DW$54, DW_AT_external
     921                            .dwattr $C$DW$54, DW_AT_decl_file("../MAIN.c")
     922                            .dwattr $C$DW$54, DW_AT_decl_line(0x44)
     923                            .dwattr $C$DW$54, DW_AT_decl_column(0x3c)
     924                    
     925                            .global erro
     926 000000c4                   .data
     927                            .align  4
     928                            .elfsym erro,SYM_SIZE(4)
     929 000000c4           erro:
     930 000000c4 00000000          .word   000000000h      ; erro @ 0 (0)
     931                    
     932                    $C$DW$55        .dwtag  DW_TAG_variable
     933                            .dwattr $C$DW$55, DW_AT_name("erro")
     934                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("erro")
     935                            .dwattr $C$DW$55, DW_AT_location[DW_OP_addr erro]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   18

     936                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$16)
     937                            .dwattr $C$DW$55, DW_AT_external
     938                            .dwattr $C$DW$55, DW_AT_decl_file("../MAIN.c")
     939                            .dwattr $C$DW$55, DW_AT_decl_line(0x44)
     940                            .dwattr $C$DW$55, DW_AT_decl_column(0x47)
     941                    
     942                            .global erro_ant
     943 000000c8                   .data
     944                            .align  4
     945                            .elfsym erro_ant,SYM_SIZE(4)
     946 000000c8           erro_ant:
     947 000000c8 00000000          .word   000000000h      ; erro_ant @ 0 (0)
     948                    
     949                    $C$DW$56        .dwtag  DW_TAG_variable
     950                            .dwattr $C$DW$56, DW_AT_name("erro_ant")
     951                            .dwattr $C$DW$56, DW_AT_TI_symbol_name("erro_ant")
     952                            .dwattr $C$DW$56, DW_AT_location[DW_OP_addr erro_ant]
     953                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$16)
     954                            .dwattr $C$DW$56, DW_AT_external
     955                            .dwattr $C$DW$56, DW_AT_decl_file("../MAIN.c")
     956                            .dwattr $C$DW$56, DW_AT_decl_line(0x44)
     957                            .dwattr $C$DW$56, DW_AT_decl_column(0x4f)
     958                    
     959                            .global angulo1_ant_2
     960 000000cc                   .data
     961                            .align  4
     962                            .elfsym angulo1_ant_2,SYM_SIZE(4)
     963 000000cc           angulo1_ant_2:
     964 000000cc 00000000          .word   000000000h      ; angulo1_ant_2 @ 0 (0)
     965                    
     966                    $C$DW$57        .dwtag  DW_TAG_variable
     967                            .dwattr $C$DW$57, DW_AT_name("angulo1_ant_2")
     968                            .dwattr $C$DW$57, DW_AT_TI_symbol_name("angulo1_ant_2")
     969                            .dwattr $C$DW$57, DW_AT_location[DW_OP_addr angulo1_ant_2]
     970                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$16)
     971                            .dwattr $C$DW$57, DW_AT_external
     972                            .dwattr $C$DW$57, DW_AT_decl_file("../MAIN.c")
     973                            .dwattr $C$DW$57, DW_AT_decl_line(0x44)
     974                            .dwattr $C$DW$57, DW_AT_decl_column(0x5a)
     975                    
     976                            .global e_filtro
     977 000000d0                   .data
     978                            .align  4
     979                            .elfsym e_filtro,SYM_SIZE(4)
     980 000000d0           e_filtro:
     981 000000d0 00000000          .word   000000000h      ; e_filtro @ 0 (0)
     982                    
     983                    $C$DW$58        .dwtag  DW_TAG_variable
     984                            .dwattr $C$DW$58, DW_AT_name("e_filtro")
     985                            .dwattr $C$DW$58, DW_AT_TI_symbol_name("e_filtro")
     986                            .dwattr $C$DW$58, DW_AT_location[DW_OP_addr e_filtro]
     987                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$16)
     988                            .dwattr $C$DW$58, DW_AT_external
     989                            .dwattr $C$DW$58, DW_AT_decl_file("../MAIN.c")
     990                            .dwattr $C$DW$58, DW_AT_decl_line(0x44)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   19

     991                            .dwattr $C$DW$58, DW_AT_decl_column(0x6b)
     992                    
     993                            .global u_filtro
     994 000000d4                   .data
     995                            .align  4
     996                            .elfsym u_filtro,SYM_SIZE(4)
     997 000000d4           u_filtro:
     998 000000d4 00000000          .word   000000000h      ; u_filtro @ 0 (0)
     999                    
    1000                    $C$DW$59        .dwtag  DW_TAG_variable
    1001                            .dwattr $C$DW$59, DW_AT_name("u_filtro")
    1002                            .dwattr $C$DW$59, DW_AT_TI_symbol_name("u_filtro")
    1003                            .dwattr $C$DW$59, DW_AT_location[DW_OP_addr u_filtro]
    1004                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$16)
    1005                            .dwattr $C$DW$59, DW_AT_external
    1006                            .dwattr $C$DW$59, DW_AT_decl_file("../MAIN.c")
    1007                            .dwattr $C$DW$59, DW_AT_decl_line(0x44)
    1008                            .dwattr $C$DW$59, DW_AT_decl_column(0x77)
    1009                    
    1010                            .global u_filtro_ant
    1011 000000d8                   .data
    1012                            .align  4
    1013                            .elfsym u_filtro_ant,SYM_SIZE(4)
    1014 000000d8           u_filtro_ant:
    1015 000000d8 00000000          .word   000000000h      ; u_filtro_ant @ 0 (0)
    1016                    
    1017                    $C$DW$60        .dwtag  DW_TAG_variable
    1018                            .dwattr $C$DW$60, DW_AT_name("u_filtro_ant")
    1019                            .dwattr $C$DW$60, DW_AT_TI_symbol_name("u_filtro_ant")
    1020                            .dwattr $C$DW$60, DW_AT_location[DW_OP_addr u_filtro_ant]
    1021                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$16)
    1022                            .dwattr $C$DW$60, DW_AT_external
    1023                            .dwattr $C$DW$60, DW_AT_decl_file("../MAIN.c")
    1024                            .dwattr $C$DW$60, DW_AT_decl_line(0x44)
    1025                            .dwattr $C$DW$60, DW_AT_decl_column(0x83)
    1026                    
    1027                            .global e_filtro_ant
    1028 000000dc                   .data
    1029                            .align  4
    1030                            .elfsym e_filtro_ant,SYM_SIZE(4)
    1031 000000dc           e_filtro_ant:
    1032 000000dc 00000000          .word   000000000h      ; e_filtro_ant @ 0 (0)
    1033                    
    1034                    $C$DW$61        .dwtag  DW_TAG_variable
    1035                            .dwattr $C$DW$61, DW_AT_name("e_filtro_ant")
    1036                            .dwattr $C$DW$61, DW_AT_TI_symbol_name("e_filtro_ant")
    1037                            .dwattr $C$DW$61, DW_AT_location[DW_OP_addr e_filtro_ant]
    1038                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$16)
    1039                            .dwattr $C$DW$61, DW_AT_external
    1040                            .dwattr $C$DW$61, DW_AT_decl_file("../MAIN.c")
    1041                            .dwattr $C$DW$61, DW_AT_decl_line(0x44)
    1042                            .dwattr $C$DW$61, DW_AT_decl_column(0x93)
    1043                    
    1044                            .global DUTY
    1045 000000e0                   .data
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   20

    1046                            .align  4
    1047                            .elfsym DUTY,SYM_SIZE(4)
    1048 000000e0           DUTY:
    1049 000000e0 42480000          .word   042480000h      ; DUTY @ 0 (50)
    1050                    
    1051                    $C$DW$62        .dwtag  DW_TAG_variable
    1052                            .dwattr $C$DW$62, DW_AT_name("DUTY")
    1053                            .dwattr $C$DW$62, DW_AT_TI_symbol_name("DUTY")
    1054                            .dwattr $C$DW$62, DW_AT_location[DW_OP_addr DUTY]
    1055                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$16)
    1056                            .dwattr $C$DW$62, DW_AT_external
    1057                            .dwattr $C$DW$62, DW_AT_decl_file("../MAIN.c")
    1058                            .dwattr $C$DW$62, DW_AT_decl_line(0x46)
    1059                            .dwattr $C$DW$62, DW_AT_decl_column(0x07)
    1060                    
    1061                            .global Dado
    1062 000000e4                   .data
    1063                            .align  4
    1064                            .elfsym Dado,SYM_SIZE(4)
    1065 000000e4           Dado:
    1066 000000e4 00000000          .word   000000000h      ; Dado @ 0 (0)
    1067                    
    1068                    $C$DW$63        .dwtag  DW_TAG_variable
    1069                            .dwattr $C$DW$63, DW_AT_name("Dado")
    1070                            .dwattr $C$DW$63, DW_AT_TI_symbol_name("Dado")
    1071                            .dwattr $C$DW$63, DW_AT_location[DW_OP_addr Dado]
    1072                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$16)
    1073                            .dwattr $C$DW$63, DW_AT_external
    1074                            .dwattr $C$DW$63, DW_AT_decl_file("../MAIN.c")
    1075                            .dwattr $C$DW$63, DW_AT_decl_line(0x47)
    1076                            .dwattr $C$DW$63, DW_AT_decl_column(0x07)
    1077                    
    1078                            .global FREQ_AD
    1079 000000e8                   .data
    1080                            .align  4
    1081                            .elfsym FREQ_AD,SYM_SIZE(4)
    1082 000000e8           FREQ_AD:
    1083 000000e8 00002710          .bits           0x2710,32
    1084                                            ; FREQ_AD @ 0
    1085                    
    1086                    $C$DW$64        .dwtag  DW_TAG_variable
    1087                            .dwattr $C$DW$64, DW_AT_name("FREQ_AD")
    1088                            .dwattr $C$DW$64, DW_AT_TI_symbol_name("FREQ_AD")
    1089                            .dwattr $C$DW$64, DW_AT_location[DW_OP_addr FREQ_AD]
    1090                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$10)
    1091                            .dwattr $C$DW$64, DW_AT_external
    1092                            .dwattr $C$DW$64, DW_AT_decl_file("../MAIN.c")
    1093                            .dwattr $C$DW$64, DW_AT_decl_line(0x48)
    1094                            .dwattr $C$DW$64, DW_AT_decl_column(0x05)
    1095                    
    1096                            .global FREQ_PWM
    1097 000000ec                   .data
    1098                            .align  4
    1099                            .elfsym FREQ_PWM,SYM_SIZE(4)
    1100 000000ec           FREQ_PWM:
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   21

    1101 000000ec 00004E20          .bits           0x4e20,32
    1102                                            ; FREQ_PWM @ 0
    1103                    
    1104                    $C$DW$65        .dwtag  DW_TAG_variable
    1105                            .dwattr $C$DW$65, DW_AT_name("FREQ_PWM")
    1106                            .dwattr $C$DW$65, DW_AT_TI_symbol_name("FREQ_PWM")
    1107                            .dwattr $C$DW$65, DW_AT_location[DW_OP_addr FREQ_PWM]
    1108                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$10)
    1109                            .dwattr $C$DW$65, DW_AT_external
    1110                            .dwattr $C$DW$65, DW_AT_decl_file("../MAIN.c")
    1111                            .dwattr $C$DW$65, DW_AT_decl_line(0x49)
    1112                            .dwattr $C$DW$65, DW_AT_decl_column(0x05)
    1113                    
    1114                            .global ENEABLE
    1115 000000f0                   .data
    1116                            .align  1
    1117                            .elfsym ENEABLE,SYM_SIZE(1)
    1118 000000f0           ENEABLE:
    1119 000000f0 00000001          .bits           0x1,8
    1120                                            ; ENEABLE @ 0
    1121                    
    1122                    $C$DW$66        .dwtag  DW_TAG_variable
    1123                            .dwattr $C$DW$66, DW_AT_name("ENEABLE")
    1124                            .dwattr $C$DW$66, DW_AT_TI_symbol_name("ENEABLE")
    1125                            .dwattr $C$DW$66, DW_AT_location[DW_OP_addr ENEABLE]
    1126                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$55)
    1127                            .dwattr $C$DW$66, DW_AT_external
    1128                            .dwattr $C$DW$66, DW_AT_decl_file("../MAIN.c")
    1129                            .dwattr $C$DW$66, DW_AT_decl_line(0x4a)
    1130                            .dwattr $C$DW$66, DW_AT_decl_column(0x09)
    1131                    
    1132                            .global novas_constantes
    1133 000000f1                   .data
    1134                            .align  1
    1135                            .elfsym novas_constantes,SYM_SIZE(1)
    1136 000000f1           novas_constantes:
    1137 000000f0 00000001          .bits           0,8
    1138                                            ; novas_constantes @ 0
    1139                    
    1140                    $C$DW$67        .dwtag  DW_TAG_variable
    1141                            .dwattr $C$DW$67, DW_AT_name("novas_constantes")
    1142                            .dwattr $C$DW$67, DW_AT_TI_symbol_name("novas_constantes")
    1143                            .dwattr $C$DW$67, DW_AT_location[DW_OP_addr novas_constantes]
    1144                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$55)
    1145                            .dwattr $C$DW$67, DW_AT_external
    1146                            .dwattr $C$DW$67, DW_AT_decl_file("../MAIN.c")
    1147                            .dwattr $C$DW$67, DW_AT_decl_line(0x4a)
    1148                            .dwattr $C$DW$67, DW_AT_decl_column(0x14)
    1149                    
    1150                            .global Ts
    1151 000000f2                   .data
    1152                            .align  4
    1153                            .elfsym Ts,SYM_SIZE(4)
    1154 000000f4           Ts:
    1155 000000f4 38D1B717          .word   038d1b717h      ; Ts @ 0 (0.00009999999747378752)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   22

    1156                    
    1157                    $C$DW$68        .dwtag  DW_TAG_variable
    1158                            .dwattr $C$DW$68, DW_AT_name("Ts")
    1159                            .dwattr $C$DW$68, DW_AT_TI_symbol_name("Ts")
    1160                            .dwattr $C$DW$68, DW_AT_location[DW_OP_addr Ts]
    1161                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$16)
    1162                            .dwattr $C$DW$68, DW_AT_external
    1163                            .dwattr $C$DW$68, DW_AT_decl_file("../MAIN.c")
    1164                            .dwattr $C$DW$68, DW_AT_decl_line(0x4b)
    1165                            .dwattr $C$DW$68, DW_AT_decl_column(0x07)
    1166                    
    1167                            .global digit_to_binary
    1168 00000000                   .sect   ".const:.string:digit_to_binary"
    1169                            .align  1
    1170                            .elfsym digit_to_binary,SYM_SIZE(12)
    1171 00000000           digit_to_binary:
    1172 00000000 00000000          .bits           0,8
    1173                                            ; digit_to_binary[0] @ 0
    1174 00000000 00000100          .bits           0x1,8
    1175                                            ; digit_to_binary[1] @ 8
    1176 00000000 00020100          .bits           0x2,8
    1177                                            ; digit_to_binary[2] @ 16
    1178 00000000 03020100          .bits           0x3,8
    1179                                            ; digit_to_binary[3] @ 24
    1180 00000004 00000004          .bits           0x4,8
    1181                                            ; digit_to_binary[4] @ 32
    1182 00000004 00000504          .bits           0x5,8
    1183                                            ; digit_to_binary[5] @ 40
    1184 00000004 00060504          .bits           0x6,8
    1185                                            ; digit_to_binary[6] @ 48
    1186 00000004 07060504          .bits           0x7,8
    1187                                            ; digit_to_binary[7] @ 56
    1188 00000008 00000008          .bits           0x8,8
    1189                                            ; digit_to_binary[8] @ 64
    1190 00000008 00000908          .bits           0x9,8
    1191                                            ; digit_to_binary[9] @ 72
    1192                    
    1193                    $C$DW$69        .dwtag  DW_TAG_variable
    1194                            .dwattr $C$DW$69, DW_AT_name("digit_to_binary")
    1195                            .dwattr $C$DW$69, DW_AT_TI_symbol_name("digit_to_binary")
    1196                            .dwattr $C$DW$69, DW_AT_location[DW_OP_addr digit_to_binary]
    1197                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$59)
    1198                            .dwattr $C$DW$69, DW_AT_external
    1199                            .dwattr $C$DW$69, DW_AT_decl_file("../MAIN.c")
    1200                            .dwattr $C$DW$69, DW_AT_decl_line(0x63)
    1201                            .dwattr $C$DW$69, DW_AT_decl_column(0x0f)
    1202                    
    1203                    
    1204                    $C$DW$70        .dwtag  DW_TAG_subprogram
    1205                            .dwattr $C$DW$70, DW_AT_name("StartCritical")
    1206                            .dwattr $C$DW$70, DW_AT_TI_symbol_name("StartCritical")
    1207                            .dwattr $C$DW$70, DW_AT_declaration
    1208                            .dwattr $C$DW$70, DW_AT_external
    1209                            .dwattr $C$DW$70, DW_AT_decl_file("../MAIN.c")
    1210                            .dwattr $C$DW$70, DW_AT_decl_line(0x54)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   23

    1211                            .dwattr $C$DW$70, DW_AT_decl_column(0x06)
    1212                            .dwendtag $C$DW$70
    1213                    
    1214                    
    1215                    $C$DW$71        .dwtag  DW_TAG_subprogram
    1216                            .dwattr $C$DW$71, DW_AT_name("EnableInterrupts")
    1217                            .dwattr $C$DW$71, DW_AT_TI_symbol_name("EnableInterrupts")
    1218                            .dwattr $C$DW$71, DW_AT_declaration
    1219                            .dwattr $C$DW$71, DW_AT_external
    1220                            .dwattr $C$DW$71, DW_AT_decl_file("../MAIN.c")
    1221                            .dwattr $C$DW$71, DW_AT_decl_line(0x56)
    1222                            .dwattr $C$DW$71, DW_AT_decl_column(0x06)
    1223                            .dwendtag $C$DW$71
    1224                    
    1225                    
    1226                    $C$DW$72        .dwtag  DW_TAG_subprogram
    1227                            .dwattr $C$DW$72, DW_AT_name("EndCritical")
    1228                            .dwattr $C$DW$72, DW_AT_TI_symbol_name("EndCritical")
    1229                            .dwattr $C$DW$72, DW_AT_declaration
    1230                            .dwattr $C$DW$72, DW_AT_external
    1231                            .dwattr $C$DW$72, DW_AT_decl_file("../MAIN.c")
    1232                            .dwattr $C$DW$72, DW_AT_decl_line(0x55)
    1233                            .dwattr $C$DW$72, DW_AT_decl_column(0x06)
    1234                            .dwendtag $C$DW$72
    1235                    
    1236                    
    1237                    $C$DW$73        .dwtag  DW_TAG_subprogram
    1238                            .dwattr $C$DW$73, DW_AT_name("UART_InChar")
    1239                            .dwattr $C$DW$73, DW_AT_TI_symbol_name("UART_InChar")
    1240                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$6)
    1241                            .dwattr $C$DW$73, DW_AT_declaration
    1242                            .dwattr $C$DW$73, DW_AT_external
    1243                            .dwattr $C$DW$73, DW_AT_decl_file("..\UART.h")
    1244                            .dwattr $C$DW$73, DW_AT_decl_line(0x30)
    1245                            .dwattr $C$DW$73, DW_AT_decl_column(0x06)
    1246                            .dwendtag $C$DW$73
    1247                    
    1248 000000f8                   .data
    1249                            .align  1
    1250                            .elfsym current_digit$1,SYM_SIZE(1)
    1251 000000f8           current_digit$1:
    1252 000000f8 00000000          .bits           0,8
    1253                                            ; current_digit$1 @ 0
    1254                    
    1255                    ;       C:\ti\ccs1230\ccs\tools\compiler\ti-cgt-arm_20.2.7.LTS\bin\armacpia.exe -@C:\\Users\\dimit\\Ap
    1256 00000000                   .sect   ".text:__isfinite"
    1257                            .clink
    1258                            .thumbfunc __isfinite
    1259 00000000                   .thumb
    1260                            .global __isfinite
    1261                    
    1262                    $C$DW$74        .dwtag  DW_TAG_subprogram
    1263                            .dwattr $C$DW$74, DW_AT_name("__isfinite")
    1264                            .dwattr $C$DW$74, DW_AT_low_pc(__isfinite)
    1265                            .dwattr $C$DW$74, DW_AT_high_pc(0x00)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   24

    1266                            .dwattr $C$DW$74, DW_AT_TI_symbol_name("__isfinite")
    1267                            .dwattr $C$DW$74, DW_AT_external
    1268                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$10)
    1269                            .dwattr $C$DW$74, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1270                            .dwattr $C$DW$74, DW_AT_TI_begin_line(0x14e)
    1271                            .dwattr $C$DW$74, DW_AT_TI_begin_column(0x25)
    1272                            .dwattr $C$DW$74, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1273                            .dwattr $C$DW$74, DW_AT_decl_line(0x14e)
    1274                            .dwattr $C$DW$74, DW_AT_decl_column(0x25)
    1275                            .dwattr $C$DW$74, DW_AT_TI_max_frame_size(0x10)
    1276                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 335
    1277                    
    1278                            .dwfde $C$DW$CIE, __isfinite
    1279                    $C$DW$75        .dwtag  DW_TAG_formal_parameter
    1280                            .dwattr $C$DW$75, DW_AT_name("d")
    1281                            .dwattr $C$DW$75, DW_AT_TI_symbol_name("d")
    1282                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$17)
    1283                            .dwattr $C$DW$75, DW_AT_location[DW_OP_regx 0x40]
    1284                    
    1285                    ;----------------------------------------------------------------------
    1286                    ; 334 | _CODE_ACCESS _INLINE_DEFINITION int __isfinite(double d)               
    1287                    ;----------------------------------------------------------------------
    1288                    
    1289                    ;*****************************************************************************
    1290                    ;* FUNCTION NAME: __isfinite                                                 *
    1291                    ;*                                                                           *
    1292                    ;*   Regs Modified     : A1,A2,A3,A4,V4,SP,SR                                *
    1293                    ;*   Regs Used         : A1,A2,A3,A4,V4,SP,LR,SR,D0,D0_hi                    *
    1294                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    1295                    ;*****************************************************************************
    1296 00000000           __isfinite:
    1297                    ;* --------------------------------------------------------------------------*
    1298                            .dwcfi  cfa_offset, 0
    1299 00000000 B58C              PUSH      {A3, A4, V4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1300                            .dwcfi  cfa_offset, 16
    1301                            .dwcfi  save_reg_to_mem, 14, -4
    1302                            .dwcfi  save_reg_to_mem, 7, -8
    1303                            .dwcfi  save_reg_to_mem, 3, -12
    1304                            .dwcfi  save_reg_to_mem, 2, -16
    1305                    $C$DW$76        .dwtag  DW_TAG_variable
    1306                            .dwattr $C$DW$76, DW_AT_name("d")
    1307                            .dwattr $C$DW$76, DW_AT_TI_symbol_name("d")
    1308                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$17)
    1309                            .dwattr $C$DW$76, DW_AT_location[DW_OP_breg13 0]
    1310                    
    1311                    ;----------------------------------------------------------------------
    1312                    ; 335 | { return __DOUBLE_BIASED_EXP_IS_MAX(d) == 0; }                         
    1313                    ;----------------------------------------------------------------------
    1314 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |335|  ; [KEEP 32-BIT INS]
    1315 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
    1316                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 335
    1317 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
    1318 0000000e 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1319 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1320 00000012 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   25

    1321 00000014 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1322 00000016 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1323 00000018 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1324 0000001a 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1325 0000001c 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
    1326 00000020 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1327 00000022 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
    1328 00000026 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1329 00000028 D100              BNE       ||$C$L1||             ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1330                            ; BRANCHCC OCCURS {||$C$L1||}    ; [] |335| 
    1331                    ;* --------------------------------------------------------------------------*
    1332 0000002a 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1333                    ;* --------------------------------------------------------------------------*
    1334 0000002c           ||$C$L1||:    
    1335 0000002c B907              CBNZ      V4, ||$C$L2||         ; []  ; [ORIG 16-BIT INS]
    1336                            ; BRANCHCC OCCURS {||$C$L2||}    ; [] |335| 
    1337                    ;* --------------------------------------------------------------------------*
    1338 0000002e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1339                    ;* --------------------------------------------------------------------------*
    1340 00000030           ||$C$L2||:    
    1341                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 335
    1342                    $C$DW$77        .dwtag  DW_TAG_TI_branch
    1343                            .dwattr $C$DW$77, DW_AT_low_pc(0x00)
    1344                            .dwattr $C$DW$77, DW_AT_TI_return
    1345                    
    1346 00000030 BD8C              POP       {A3, A4, V4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1347                            .dwcfi  cfa_offset, 0
    1348                            .dwcfi  restore_reg, 7
    1349                            .dwcfi  restore_reg, 3
    1350                            .dwcfi  restore_reg, 2
    1351                            ; BRANCH OCCURS                  ; [] 
    1352                            .dwattr $C$DW$74, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1353                            .dwattr $C$DW$74, DW_AT_TI_end_line(0x14f)
    1354                            .dwattr $C$DW$74, DW_AT_TI_end_column(0x2e)
    1355                            .dwendentry
    1356                            .dwendtag $C$DW$74
    1357                    
    1358 00000000                   .sect   ".text:__isfinitef"
    1359                            .clink
    1360                            .thumbfunc __isfinitef
    1361 00000000                   .thumb
    1362                            .global __isfinitef
    1363                    
    1364                    $C$DW$78        .dwtag  DW_TAG_subprogram
    1365                            .dwattr $C$DW$78, DW_AT_name("__isfinitef")
    1366                            .dwattr $C$DW$78, DW_AT_low_pc(__isfinitef)
    1367                            .dwattr $C$DW$78, DW_AT_high_pc(0x00)
    1368                            .dwattr $C$DW$78, DW_AT_TI_symbol_name("__isfinitef")
    1369                            .dwattr $C$DW$78, DW_AT_external
    1370                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$10)
    1371                            .dwattr $C$DW$78, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1372                            .dwattr $C$DW$78, DW_AT_TI_begin_line(0x150)
    1373                            .dwattr $C$DW$78, DW_AT_TI_begin_column(0x25)
    1374                            .dwattr $C$DW$78, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1375                            .dwattr $C$DW$78, DW_AT_decl_line(0x150)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   26

    1376                            .dwattr $C$DW$78, DW_AT_decl_column(0x25)
    1377                            .dwattr $C$DW$78, DW_AT_TI_max_frame_size(0x08)
    1378                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 337
    1379                    
    1380                            .dwfde $C$DW$CIE, __isfinitef
    1381                    $C$DW$79        .dwtag  DW_TAG_formal_parameter
    1382                            .dwattr $C$DW$79, DW_AT_name("f")
    1383                            .dwattr $C$DW$79, DW_AT_TI_symbol_name("f")
    1384                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$16)
    1385                            .dwattr $C$DW$79, DW_AT_location[DW_OP_regx 0x40]
    1386                    
    1387                    ;----------------------------------------------------------------------
    1388                    ; 336 | _CODE_ACCESS _INLINE_DEFINITION int __isfinitef(float f)               
    1389                    ;----------------------------------------------------------------------
    1390                    
    1391                    ;*****************************************************************************
    1392                    ;* FUNCTION NAME: __isfinitef                                                *
    1393                    ;*                                                                           *
    1394                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1395                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR,D0                                *
    1396                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1397                    ;*****************************************************************************
    1398 00000000           __isfinitef:
    1399                    ;* --------------------------------------------------------------------------*
    1400                            .dwcfi  cfa_offset, 0
    1401 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1402                            .dwcfi  cfa_offset, 8
    1403                    $C$DW$80        .dwtag  DW_TAG_variable
    1404                            .dwattr $C$DW$80, DW_AT_name("f")
    1405                            .dwattr $C$DW$80, DW_AT_TI_symbol_name("f")
    1406                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$16)
    1407                            .dwattr $C$DW$80, DW_AT_location[DW_OP_breg13 0]
    1408                    
    1409                    ;----------------------------------------------------------------------
    1410                    ; 337 | { return __FLOAT_BIASED_EXP_IS_MAX(f) == 0; }                          
    1411                    ;----------------------------------------------------------------------
    1412 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |337|  ; [KEEP 32-BIT INS]
    1413                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 337
    1414 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1415 0000000a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1416 0000000c 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1417 0000000e 42FFF400          AND       A3, A1, #32640        ; [DPU_V7M3_PIPE] |337|  ; [KEEP 32-BIT INS]
    1418 00000012 4FFFF5B2          CMP       A3, #32640            ; [DPU_V7M3_PIPE] |337|  ; [KEEP 32-BIT INS]
    1419 00000016 0000F04F          MOV       A1, #0                ; [DPU_V7M3_PIPE] |337|  ; [KEEP 32-BIT INS]
    1420 0000001a D100              BNE       ||$C$L3||             ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1421                            ; BRANCHCC OCCURS {||$C$L3||}    ; [] |337| 
    1422                    ;* --------------------------------------------------------------------------*
    1423 0000001c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1424                    ;* --------------------------------------------------------------------------*
    1425 0000001e           ||$C$L3||:    
    1426 0000001e B901              CBNZ      A2, ||$C$L4||         ; []  ; [ORIG 16-BIT INS]
    1427                            ; BRANCHCC OCCURS {||$C$L4||}    ; [] |337| 
    1428                    ;* --------------------------------------------------------------------------*
    1429 00000020 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1430                    ;* --------------------------------------------------------------------------*
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   27

    1431 00000022           ||$C$L4||:    
    1432                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 337
    1433 00000022 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1434                            .dwcfi  cfa_offset, 0
    1435                    $C$DW$81        .dwtag  DW_TAG_TI_branch
    1436                            .dwattr $C$DW$81, DW_AT_low_pc(0x00)
    1437                            .dwattr $C$DW$81, DW_AT_TI_return
    1438                    
    1439 00000024 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1440                            ; BRANCH OCCURS                  ; [] 
    1441                            .dwattr $C$DW$78, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1442                            .dwattr $C$DW$78, DW_AT_TI_end_line(0x151)
    1443                            .dwattr $C$DW$78, DW_AT_TI_end_column(0x2d)
    1444                            .dwendentry
    1445                            .dwendtag $C$DW$78
    1446                    
    1447 00000000                   .sect   ".text:__isfinitel"
    1448                            .clink
    1449                            .thumbfunc __isfinitel
    1450 00000000                   .thumb
    1451                            .global __isfinitel
    1452                    
    1453                    $C$DW$82        .dwtag  DW_TAG_subprogram
    1454                            .dwattr $C$DW$82, DW_AT_name("__isfinitel")
    1455                            .dwattr $C$DW$82, DW_AT_low_pc(__isfinitel)
    1456                            .dwattr $C$DW$82, DW_AT_high_pc(0x00)
    1457                            .dwattr $C$DW$82, DW_AT_TI_symbol_name("__isfinitel")
    1458                            .dwattr $C$DW$82, DW_AT_external
    1459                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$10)
    1460                            .dwattr $C$DW$82, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1461                            .dwattr $C$DW$82, DW_AT_TI_begin_line(0x152)
    1462                            .dwattr $C$DW$82, DW_AT_TI_begin_column(0x25)
    1463                            .dwattr $C$DW$82, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1464                            .dwattr $C$DW$82, DW_AT_decl_line(0x152)
    1465                            .dwattr $C$DW$82, DW_AT_decl_column(0x25)
    1466                            .dwattr $C$DW$82, DW_AT_TI_max_frame_size(0x10)
    1467                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 339
    1468                    
    1469                            .dwfde $C$DW$CIE, __isfinitel
    1470                    $C$DW$83        .dwtag  DW_TAG_formal_parameter
    1471                            .dwattr $C$DW$83, DW_AT_name("e")
    1472                            .dwattr $C$DW$83, DW_AT_TI_symbol_name("e")
    1473                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$18)
    1474                            .dwattr $C$DW$83, DW_AT_location[DW_OP_regx 0x40]
    1475                    
    1476                    ;----------------------------------------------------------------------
    1477                    ; 338 | _CODE_ACCESS _INLINE_DEFINITION int __isfinitel(long double e)         
    1478                    ;----------------------------------------------------------------------
    1479                    
    1480                    ;*****************************************************************************
    1481                    ;* FUNCTION NAME: __isfinitel                                                *
    1482                    ;*                                                                           *
    1483                    ;*   Regs Modified     : A1,A2,A3,A4,V4,SP,SR                                *
    1484                    ;*   Regs Used         : A1,A2,A3,A4,V4,SP,LR,SR,D0,D0_hi                    *
    1485                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   28

    1486                    ;*****************************************************************************
    1487 00000000           __isfinitel:
    1488                    ;* --------------------------------------------------------------------------*
    1489                            .dwcfi  cfa_offset, 0
    1490 00000000 B58C              PUSH      {A3, A4, V4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1491                            .dwcfi  cfa_offset, 16
    1492                            .dwcfi  save_reg_to_mem, 14, -4
    1493                            .dwcfi  save_reg_to_mem, 7, -8
    1494                            .dwcfi  save_reg_to_mem, 3, -12
    1495                            .dwcfi  save_reg_to_mem, 2, -16
    1496                    $C$DW$84        .dwtag  DW_TAG_variable
    1497                            .dwattr $C$DW$84, DW_AT_name("e")
    1498                            .dwattr $C$DW$84, DW_AT_TI_symbol_name("e")
    1499                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$18)
    1500                            .dwattr $C$DW$84, DW_AT_location[DW_OP_breg13 0]
    1501                    
    1502                    ;----------------------------------------------------------------------
    1503                    ; 339 | { return __LDOUBLE_BIASED_EXP_IS_MAX(e) == 0; }                        
    1504                    ;----------------------------------------------------------------------
    1505 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |339|  ; [KEEP 32-BIT INS]
    1506 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1507                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 339
    1508 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1509 0000000e 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1510 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1511 00000012 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1512 00000014 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1513 00000016 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1514 00000018 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1515 0000001a 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1516 0000001c 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1517 00000020 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1518 00000022 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1519 00000026 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1520 00000028 D100              BNE       ||$C$L5||             ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1521                            ; BRANCHCC OCCURS {||$C$L5||}    ; [] |339| 
    1522                    ;* --------------------------------------------------------------------------*
    1523 0000002a 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1524                    ;* --------------------------------------------------------------------------*
    1525 0000002c           ||$C$L5||:    
    1526 0000002c B907              CBNZ      V4, ||$C$L6||         ; []  ; [ORIG 16-BIT INS]
    1527                            ; BRANCHCC OCCURS {||$C$L6||}    ; [] |339| 
    1528                    ;* --------------------------------------------------------------------------*
    1529 0000002e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1530                    ;* --------------------------------------------------------------------------*
    1531 00000030           ||$C$L6||:    
    1532                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 339
    1533                    $C$DW$85        .dwtag  DW_TAG_TI_branch
    1534                            .dwattr $C$DW$85, DW_AT_low_pc(0x00)
    1535                            .dwattr $C$DW$85, DW_AT_TI_return
    1536                    
    1537 00000030 BD8C              POP       {A3, A4, V4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1538                            .dwcfi  cfa_offset, 0
    1539                            .dwcfi  restore_reg, 7
    1540                            .dwcfi  restore_reg, 3
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   29

    1541                            .dwcfi  restore_reg, 2
    1542                            ; BRANCH OCCURS                  ; [] 
    1543                            .dwattr $C$DW$82, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1544                            .dwattr $C$DW$82, DW_AT_TI_end_line(0x153)
    1545                            .dwattr $C$DW$82, DW_AT_TI_end_column(0x2f)
    1546                            .dwendentry
    1547                            .dwendtag $C$DW$82
    1548                    
    1549 00000000                   .sect   ".text:__isnan"
    1550                            .clink
    1551                            .thumbfunc __isnan
    1552 00000000                   .thumb
    1553                            .global __isnan
    1554                    
    1555                    $C$DW$86        .dwtag  DW_TAG_subprogram
    1556                            .dwattr $C$DW$86, DW_AT_name("__isnan")
    1557                            .dwattr $C$DW$86, DW_AT_low_pc(__isnan)
    1558                            .dwattr $C$DW$86, DW_AT_high_pc(0x00)
    1559                            .dwattr $C$DW$86, DW_AT_TI_symbol_name("__isnan")
    1560                            .dwattr $C$DW$86, DW_AT_external
    1561                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$10)
    1562                            .dwattr $C$DW$86, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1563                            .dwattr $C$DW$86, DW_AT_TI_begin_line(0x155)
    1564                            .dwattr $C$DW$86, DW_AT_TI_begin_column(0x25)
    1565                            .dwattr $C$DW$86, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1566                            .dwattr $C$DW$86, DW_AT_decl_line(0x155)
    1567                            .dwattr $C$DW$86, DW_AT_decl_column(0x25)
    1568                            .dwattr $C$DW$86, DW_AT_TI_max_frame_size(0x20)
    1569                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 342
    1570                    
    1571                            .dwfde $C$DW$CIE, __isnan
    1572                    $C$DW$87        .dwtag  DW_TAG_formal_parameter
    1573                            .dwattr $C$DW$87, DW_AT_name("d")
    1574                            .dwattr $C$DW$87, DW_AT_TI_symbol_name("d")
    1575                            .dwattr $C$DW$87, DW_AT_type(*$C$DW$T$17)
    1576                            .dwattr $C$DW$87, DW_AT_location[DW_OP_regx 0x40]
    1577                    
    1578                    ;----------------------------------------------------------------------
    1579                    ; 341 | _CODE_ACCESS _INLINE_DEFINITION int __isnan(double d)                  
    1580                    ;----------------------------------------------------------------------
    1581                    
    1582                    ;*****************************************************************************
    1583                    ;* FUNCTION NAME: __isnan                                                    *
    1584                    ;*                                                                           *
    1585                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    1586                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR,D0,D0_hi           *
    1587                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    1588                    ;*****************************************************************************
    1589 00000000           __isnan:
    1590                    ;* --------------------------------------------------------------------------*
    1591                            .dwcfi  cfa_offset, 0
    1592 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1593                            .dwcfi  cfa_offset, 32
    1594                            .dwcfi  save_reg_to_mem, 14, -4
    1595                            .dwcfi  save_reg_to_mem, 7, -8
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   30

    1596                            .dwcfi  save_reg_to_mem, 6, -12
    1597                            .dwcfi  save_reg_to_mem, 5, -16
    1598                            .dwcfi  save_reg_to_mem, 4, -20
    1599                            .dwcfi  save_reg_to_mem, 3, -24
    1600                            .dwcfi  save_reg_to_mem, 2, -28
    1601                            .dwcfi  save_reg_to_mem, 1, -32
    1602                    $C$DW$88        .dwtag  DW_TAG_variable
    1603                            .dwattr $C$DW$88, DW_AT_name("d")
    1604                            .dwattr $C$DW$88, DW_AT_TI_symbol_name("d")
    1605                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$17)
    1606                            .dwattr $C$DW$88, DW_AT_location[DW_OP_breg13 0]
    1607                    
    1608                    ;----------------------------------------------------------------------
    1609                    ; 342 | { return __DOUBLE_BIASED_EXP_IS_MAX(d) &&                              
    1610                    ;----------------------------------------------------------------------
    1611 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |342|  ; [KEEP 32-BIT INS]
    1612 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1613                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 342
    1614 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1615 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1616 00000010 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1617 00000012 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1618 00000014 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1619 00000016 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1620 00000018 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1621 0000001a 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1622 0000001e 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1623 00000020 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1624 00000024 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1625 00000026 D115              BNE       ||$C$L9||             ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1626                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |342| 
    1627                    ;* --------------------------------------------------------------------------*
    1628 00000028 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1629 0000002c 4E0A              LDR       V3, $C$CON1           ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1630 0000002e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1631 00000030 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1632 00000034 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1633 00000036 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1634 00000038 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1635 0000003a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1636 0000003c 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1637 00000040 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1638 00000042 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1639 00000044 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1640 00000046 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1641 00000048 D100              BNE       ||$C$L7||             ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1642                            ; BRANCHCC OCCURS {||$C$L7||}    ; [] |342| 
    1643                    ;* --------------------------------------------------------------------------*
    1644 0000004a 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1645                    ;* --------------------------------------------------------------------------*
    1646 0000004c           ||$C$L7||:    
    1647 0000004c D100              BNE       ||$C$L8||             ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1648                            ; BRANCHCC OCCURS {||$C$L8||}    ; [] |342| 
    1649                    ;* --------------------------------------------------------------------------*
    1650 0000004e 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   31

    1651                    ;* --------------------------------------------------------------------------*
    1652 00000050           ||$C$L8||:    
    1653 00000050 B907              CBNZ      V4, ||$C$L9||         ; []  ; [ORIG 16-BIT INS]
    1654                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |342| 
    1655                    ;* --------------------------------------------------------------------------*
    1656 00000052 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1657                    ;* --------------------------------------------------------------------------*
    1658 00000054           ||$C$L9||:    
    1659                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 343
    1660                    ;----------------------------------------------------------------------
    1661                    ; 343 | (__DOUBLE_FRAC_PART_IS_ZERO(d) == 0); }                                
    1662                    ;----------------------------------------------------------------------
    1663                    $C$DW$89        .dwtag  DW_TAG_TI_branch
    1664                            .dwattr $C$DW$89, DW_AT_low_pc(0x00)
    1665                            .dwattr $C$DW$89, DW_AT_TI_return
    1666                    
    1667 00000054 BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1668                            .dwcfi  cfa_offset, 0
    1669                            .dwcfi  restore_reg, 7
    1670                            .dwcfi  restore_reg, 6
    1671                            .dwcfi  restore_reg, 5
    1672                            .dwcfi  restore_reg, 4
    1673                            .dwcfi  restore_reg, 3
    1674                            .dwcfi  restore_reg, 2
    1675                            .dwcfi  restore_reg, 1
    1676                            ; BRANCH OCCURS                  ; [] 
    1677                            .dwattr $C$DW$86, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1678                            .dwattr $C$DW$86, DW_AT_TI_end_line(0x157)
    1679                            .dwattr $C$DW$86, DW_AT_TI_end_column(0x2f)
    1680                            .dwendentry
    1681                            .dwendtag $C$DW$86
    1682                    
    1683 00000000                   .sect   ".text:__isnanf"
    1684                            .clink
    1685                            .thumbfunc __isnanf
    1686 00000000                   .thumb
    1687                            .global __isnanf
    1688                    
    1689                    $C$DW$90        .dwtag  DW_TAG_subprogram
    1690                            .dwattr $C$DW$90, DW_AT_name("__isnanf")
    1691                            .dwattr $C$DW$90, DW_AT_low_pc(__isnanf)
    1692                            .dwattr $C$DW$90, DW_AT_high_pc(0x00)
    1693                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("__isnanf")
    1694                            .dwattr $C$DW$90, DW_AT_external
    1695                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$10)
    1696                            .dwattr $C$DW$90, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1697                            .dwattr $C$DW$90, DW_AT_TI_begin_line(0x158)
    1698                            .dwattr $C$DW$90, DW_AT_TI_begin_column(0x25)
    1699                            .dwattr $C$DW$90, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1700                            .dwattr $C$DW$90, DW_AT_decl_line(0x158)
    1701                            .dwattr $C$DW$90, DW_AT_decl_column(0x25)
    1702                            .dwattr $C$DW$90, DW_AT_TI_max_frame_size(0x08)
    1703                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 345
    1704                    
    1705                            .dwfde $C$DW$CIE, __isnanf
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   32

    1706                    $C$DW$91        .dwtag  DW_TAG_formal_parameter
    1707                            .dwattr $C$DW$91, DW_AT_name("f")
    1708                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("f")
    1709                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$16)
    1710                            .dwattr $C$DW$91, DW_AT_location[DW_OP_regx 0x40]
    1711                    
    1712                    ;----------------------------------------------------------------------
    1713                    ; 344 | _CODE_ACCESS _INLINE_DEFINITION int __isnanf(float f)                  
    1714                    ;----------------------------------------------------------------------
    1715                    
    1716                    ;*****************************************************************************
    1717                    ;* FUNCTION NAME: __isnanf                                                   *
    1718                    ;*                                                                           *
    1719                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1720                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR,D0                                *
    1721                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1722                    ;*****************************************************************************
    1723 00000000           __isnanf:
    1724                    ;* --------------------------------------------------------------------------*
    1725                            .dwcfi  cfa_offset, 0
    1726 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1727                            .dwcfi  cfa_offset, 8
    1728                    $C$DW$92        .dwtag  DW_TAG_variable
    1729                            .dwattr $C$DW$92, DW_AT_name("f")
    1730                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("f")
    1731                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$16)
    1732                            .dwattr $C$DW$92, DW_AT_location[DW_OP_breg13 0]
    1733                    
    1734                    ;----------------------------------------------------------------------
    1735                    ; 345 | { return __FLOAT_BIASED_EXP_IS_MAX(f) &&                               
    1736                    ;----------------------------------------------------------------------
    1737 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |345|  ; [KEEP 32-BIT INS]
    1738                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 345
    1739 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1740 0000000a 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1741 0000000c 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1742 0000000e 40FFF400          AND       A1, A1, #32640        ; [DPU_V7M3_PIPE] |345|  ; [KEEP 32-BIT INS]
    1743 00000012 4FFFF5B0          CMP       A1, #32640            ; [DPU_V7M3_PIPE] |345|  ; [KEEP 32-BIT INS]
    1744 00000016 D108              BNE       ||$C$L11||            ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1745                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |345| 
    1746                    ;* --------------------------------------------------------------------------*
    1747 00000018 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1748 0000001a 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1749 0000001c 51DFF36F          BFC       A2, #23, #9           ; [DPU_V7M3_PIPE] |345|  ; [KEEP 32-BIT INS]
    1750 00000020 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1751 00000022 B901              CBNZ      A2, ||$C$L10||        ; []  ; [ORIG 16-BIT INS]
    1752                            ; BRANCHCC OCCURS {||$C$L10||}   ; [] |345| 
    1753                    ;* --------------------------------------------------------------------------*
    1754 00000024 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1755                    ;* --------------------------------------------------------------------------*
    1756 00000026           ||$C$L10||:    
    1757 00000026 B900              CBNZ      A1, ||$C$L11||        ; []  ; [ORIG 16-BIT INS]
    1758                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |345| 
    1759                    ;* --------------------------------------------------------------------------*
    1760 00000028 2201              MOVS      A3, #1                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   33

    1761                    ;* --------------------------------------------------------------------------*
    1762 0000002a           ||$C$L11||:    
    1763 0000002a 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1764                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 346
    1765                    ;----------------------------------------------------------------------
    1766                    ; 346 | (__FLOAT_FRAC_PART_IS_ZERO(f) == 0); }                                 
    1767                    ;----------------------------------------------------------------------
    1768 0000002c B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1769                            .dwcfi  cfa_offset, 0
    1770                    $C$DW$93        .dwtag  DW_TAG_TI_branch
    1771                            .dwattr $C$DW$93, DW_AT_low_pc(0x00)
    1772                            .dwattr $C$DW$93, DW_AT_TI_return
    1773                    
    1774 0000002e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1775                            ; BRANCH OCCURS                  ; [] 
    1776                            .dwattr $C$DW$90, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1777                            .dwattr $C$DW$90, DW_AT_TI_end_line(0x15a)
    1778                            .dwattr $C$DW$90, DW_AT_TI_end_column(0x2e)
    1779                            .dwendentry
    1780                            .dwendtag $C$DW$90
    1781                    
    1782 00000000                   .sect   ".text:__isnanl"
    1783                            .clink
    1784                            .thumbfunc __isnanl
    1785 00000000                   .thumb
    1786                            .global __isnanl
    1787                    
    1788                    $C$DW$94        .dwtag  DW_TAG_subprogram
    1789                            .dwattr $C$DW$94, DW_AT_name("__isnanl")
    1790                            .dwattr $C$DW$94, DW_AT_low_pc(__isnanl)
    1791                            .dwattr $C$DW$94, DW_AT_high_pc(0x00)
    1792                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("__isnanl")
    1793                            .dwattr $C$DW$94, DW_AT_external
    1794                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$10)
    1795                            .dwattr $C$DW$94, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1796                            .dwattr $C$DW$94, DW_AT_TI_begin_line(0x15b)
    1797                            .dwattr $C$DW$94, DW_AT_TI_begin_column(0x25)
    1798                            .dwattr $C$DW$94, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1799                            .dwattr $C$DW$94, DW_AT_decl_line(0x15b)
    1800                            .dwattr $C$DW$94, DW_AT_decl_column(0x25)
    1801                            .dwattr $C$DW$94, DW_AT_TI_max_frame_size(0x20)
    1802                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 348
    1803                    
    1804                            .dwfde $C$DW$CIE, __isnanl
    1805                    $C$DW$95        .dwtag  DW_TAG_formal_parameter
    1806                            .dwattr $C$DW$95, DW_AT_name("e")
    1807                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("e")
    1808                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$18)
    1809                            .dwattr $C$DW$95, DW_AT_location[DW_OP_regx 0x40]
    1810                    
    1811                    ;----------------------------------------------------------------------
    1812                    ; 347 | _CODE_ACCESS _INLINE_DEFINITION int __isnanl(long double e)            
    1813                    ;----------------------------------------------------------------------
    1814                    
    1815                    ;*****************************************************************************
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   34

    1816                    ;* FUNCTION NAME: __isnanl                                                   *
    1817                    ;*                                                                           *
    1818                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    1819                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR,D0,D0_hi           *
    1820                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    1821                    ;*****************************************************************************
    1822 00000000           __isnanl:
    1823                    ;* --------------------------------------------------------------------------*
    1824                            .dwcfi  cfa_offset, 0
    1825 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1826                            .dwcfi  cfa_offset, 32
    1827                            .dwcfi  save_reg_to_mem, 14, -4
    1828                            .dwcfi  save_reg_to_mem, 7, -8
    1829                            .dwcfi  save_reg_to_mem, 6, -12
    1830                            .dwcfi  save_reg_to_mem, 5, -16
    1831                            .dwcfi  save_reg_to_mem, 4, -20
    1832                            .dwcfi  save_reg_to_mem, 3, -24
    1833                            .dwcfi  save_reg_to_mem, 2, -28
    1834                            .dwcfi  save_reg_to_mem, 1, -32
    1835                    $C$DW$96        .dwtag  DW_TAG_variable
    1836                            .dwattr $C$DW$96, DW_AT_name("e")
    1837                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("e")
    1838                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$18)
    1839                            .dwattr $C$DW$96, DW_AT_location[DW_OP_breg13 0]
    1840                    
    1841                    ;----------------------------------------------------------------------
    1842                    ; 348 | { return __LDOUBLE_BIASED_EXP_IS_MAX(e) &&                             
    1843                    ;----------------------------------------------------------------------
    1844 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |348|  ; [KEEP 32-BIT INS]
    1845 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1846                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 348
    1847 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1848 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1849 00000010 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1850 00000012 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1851 00000014 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1852 00000016 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1853 00000018 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1854 0000001a 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1855 0000001e 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1856 00000020 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1857 00000024 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1858 00000026 D115              BNE       ||$C$L14||            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1859                            ; BRANCHCC OCCURS {||$C$L14||}   ; [] |348| 
    1860                    ;* --------------------------------------------------------------------------*
    1861 00000028 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1862 0000002c 4E0A              LDR       V3, $C$CON2           ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1863 0000002e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1864 00000030 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1865 00000034 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1866 00000036 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1867 00000038 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1868 0000003a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1869 0000003c 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1870 00000040 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   35

    1871 00000042 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1872 00000044 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1873 00000046 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1874 00000048 D100              BNE       ||$C$L12||            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1875                            ; BRANCHCC OCCURS {||$C$L12||}   ; [] |348| 
    1876                    ;* --------------------------------------------------------------------------*
    1877 0000004a 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1878                    ;* --------------------------------------------------------------------------*
    1879 0000004c           ||$C$L12||:    
    1880 0000004c D100              BNE       ||$C$L13||            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1881                            ; BRANCHCC OCCURS {||$C$L13||}   ; [] |348| 
    1882                    ;* --------------------------------------------------------------------------*
    1883 0000004e 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1884                    ;* --------------------------------------------------------------------------*
    1885 00000050           ||$C$L13||:    
    1886 00000050 B907              CBNZ      V4, ||$C$L14||        ; []  ; [ORIG 16-BIT INS]
    1887                            ; BRANCHCC OCCURS {||$C$L14||}   ; [] |348| 
    1888                    ;* --------------------------------------------------------------------------*
    1889 00000052 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1890                    ;* --------------------------------------------------------------------------*
    1891 00000054           ||$C$L14||:    
    1892                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 349
    1893                    ;----------------------------------------------------------------------
    1894                    ; 349 | (__LDOUBLE_FRAC_PART_IS_ZERO(e) == 0); }                               
    1895                    ;----------------------------------------------------------------------
    1896                    $C$DW$97        .dwtag  DW_TAG_TI_branch
    1897                            .dwattr $C$DW$97, DW_AT_low_pc(0x00)
    1898                            .dwattr $C$DW$97, DW_AT_TI_return
    1899                    
    1900 00000054 BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1901                            .dwcfi  cfa_offset, 0
    1902                            .dwcfi  restore_reg, 7
    1903                            .dwcfi  restore_reg, 6
    1904                            .dwcfi  restore_reg, 5
    1905                            .dwcfi  restore_reg, 4
    1906                            .dwcfi  restore_reg, 3
    1907                            .dwcfi  restore_reg, 2
    1908                            .dwcfi  restore_reg, 1
    1909                            ; BRANCH OCCURS                  ; [] 
    1910                            .dwattr $C$DW$94, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1911                            .dwattr $C$DW$94, DW_AT_TI_end_line(0x15d)
    1912                            .dwattr $C$DW$94, DW_AT_TI_end_column(0x30)
    1913                            .dwendentry
    1914                            .dwendtag $C$DW$94
    1915                    
    1916 00000000                   .sect   ".text:__isnormal"
    1917                            .clink
    1918                            .thumbfunc __isnormal
    1919 00000000                   .thumb
    1920                            .global __isnormal
    1921                    
    1922                    $C$DW$98        .dwtag  DW_TAG_subprogram
    1923                            .dwattr $C$DW$98, DW_AT_name("__isnormal")
    1924                            .dwattr $C$DW$98, DW_AT_low_pc(__isnormal)
    1925                            .dwattr $C$DW$98, DW_AT_high_pc(0x00)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   36

    1926                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("__isnormal")
    1927                            .dwattr $C$DW$98, DW_AT_external
    1928                            .dwattr $C$DW$98, DW_AT_type(*$C$DW$T$10)
    1929                            .dwattr $C$DW$98, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1930                            .dwattr $C$DW$98, DW_AT_TI_begin_line(0x15f)
    1931                            .dwattr $C$DW$98, DW_AT_TI_begin_column(0x25)
    1932                            .dwattr $C$DW$98, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1933                            .dwattr $C$DW$98, DW_AT_decl_line(0x15f)
    1934                            .dwattr $C$DW$98, DW_AT_decl_column(0x25)
    1935                            .dwattr $C$DW$98, DW_AT_TI_max_frame_size(0x18)
    1936                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 352
    1937                    
    1938                            .dwfde $C$DW$CIE, __isnormal
    1939                    $C$DW$99        .dwtag  DW_TAG_formal_parameter
    1940                            .dwattr $C$DW$99, DW_AT_name("d")
    1941                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("d")
    1942                            .dwattr $C$DW$99, DW_AT_type(*$C$DW$T$17)
    1943                            .dwattr $C$DW$99, DW_AT_location[DW_OP_regx 0x40]
    1944                    
    1945                    ;----------------------------------------------------------------------
    1946                    ; 351 | _CODE_ACCESS _INLINE_DEFINITION int __isnormal(double d)               
    1947                    ;----------------------------------------------------------------------
    1948                    
    1949                    ;*****************************************************************************
    1950                    ;* FUNCTION NAME: __isnormal                                                 *
    1951                    ;*                                                                           *
    1952                    ;*   Regs Modified     : A1,A2,A3,A4,V3,V4,SP,SR                             *
    1953                    ;*   Regs Used         : A1,A2,A3,A4,V3,V4,SP,LR,SR,D0,D0_hi                 *
    1954                    ;*   Local Frame Size  : 0 Args + 8 Auto + 12 Save = 20 byte                 *
    1955                    ;*****************************************************************************
    1956 00000000           __isnormal:
    1957                    ;* --------------------------------------------------------------------------*
    1958                            .dwcfi  cfa_offset, 0
    1959 00000000 B5CE              PUSH      {A2, A3, A4, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1960                            .dwcfi  cfa_offset, 24
    1961                            .dwcfi  save_reg_to_mem, 14, -4
    1962                            .dwcfi  save_reg_to_mem, 7, -8
    1963                            .dwcfi  save_reg_to_mem, 6, -12
    1964                            .dwcfi  save_reg_to_mem, 3, -16
    1965                            .dwcfi  save_reg_to_mem, 2, -20
    1966                            .dwcfi  save_reg_to_mem, 1, -24
    1967                    $C$DW$100       .dwtag  DW_TAG_variable
    1968                            .dwattr $C$DW$100, DW_AT_name("d")
    1969                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("d")
    1970                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$17)
    1971                            .dwattr $C$DW$100, DW_AT_location[DW_OP_breg13 0]
    1972                    
    1973                    ;----------------------------------------------------------------------
    1974                    ; 352 | { return (__DOUBLE_BIASED_EXP_IS_ZERO(d) == 0) &&                      
    1975                    ;----------------------------------------------------------------------
    1976 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |352|  ; [KEEP 32-BIT INS]
    1977 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1978                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 352
    1979 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1980 0000000e 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   37

    1981 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1982 00000012 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1983 00000014 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1984 00000016 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1985 00000018 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1986 0000001a 0D0B              LSRS      A4, A2, #20           ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1987 0000001c 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1988 0000001e 71FFF240          MOV       A2, #2047             ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1989 00000022 17CE              ASRS      V3, A2, #31           ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1990 00000024 4016              ANDS      V3, V3, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1991 00000026 0103EA01          AND       A2, A2, A4            ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1992 0000002a D100              BNE       ||$C$L15||            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1993                            ; BRANCHCC OCCURS {||$C$L15||}   ; [] |352| 
    1994                    ;* --------------------------------------------------------------------------*
    1995 0000002c 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1996                    ;* --------------------------------------------------------------------------*
    1997 0000002e           ||$C$L15||:    
    1998 0000002e D100              BNE       ||$C$L16||            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1999                            ; BRANCHCC OCCURS {||$C$L16||}   ; [] |352| 
    2000                    ;* --------------------------------------------------------------------------*
    2001 00000030 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2002                    ;* --------------------------------------------------------------------------*
    2003 00000032           ||$C$L16||:    
    2004 00000032 B98F              CBNZ      V4, ||$C$L18||        ; []  ; [ORIG 16-BIT INS]
    2005                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |352| 
    2006                    ;* --------------------------------------------------------------------------*
    2007 00000034 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    2008 00000038 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2009 0000003a 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2010 0000003c 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2011 0000003e 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2012 00000040 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2013 00000042 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2014 00000044 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    2015 00000048 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2016 0000004a 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    2017 0000004e 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2018 00000050 D100              BNE       ||$C$L17||            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2019                            ; BRANCHCC OCCURS {||$C$L17||}   ; [] |352| 
    2020                    ;* --------------------------------------------------------------------------*
    2021 00000052 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2022                    ;* --------------------------------------------------------------------------*
    2023 00000054           ||$C$L17||:    
    2024 00000054 B907              CBNZ      V4, ||$C$L18||        ; []  ; [ORIG 16-BIT INS]
    2025                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |352| 
    2026                    ;* --------------------------------------------------------------------------*
    2027 00000056 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    2028                    ;* --------------------------------------------------------------------------*
    2029 00000058           ||$C$L18||:    
    2030                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 353
    2031                    ;----------------------------------------------------------------------
    2032                    ; 353 | (__DOUBLE_BIASED_EXP_IS_MAX(d) == 0); }                                
    2033                    ;----------------------------------------------------------------------
    2034                    $C$DW$101       .dwtag  DW_TAG_TI_branch
    2035                            .dwattr $C$DW$101, DW_AT_low_pc(0x00)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   38

    2036                            .dwattr $C$DW$101, DW_AT_TI_return
    2037                    
    2038 00000058 BDCE              POP       {A2, A3, A4, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2039                            .dwcfi  cfa_offset, 0
    2040                            .dwcfi  restore_reg, 7
    2041                            .dwcfi  restore_reg, 6
    2042                            .dwcfi  restore_reg, 3
    2043                            .dwcfi  restore_reg, 2
    2044                            .dwcfi  restore_reg, 1
    2045                            ; BRANCH OCCURS                  ; [] 
    2046                            .dwattr $C$DW$98, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    2047                            .dwattr $C$DW$98, DW_AT_TI_end_line(0x161)
    2048                            .dwattr $C$DW$98, DW_AT_TI_end_column(0x30)
    2049                            .dwendentry
    2050                            .dwendtag $C$DW$98
    2051                    
    2052 00000000                   .sect   ".text:__isnormalf"
    2053                            .clink
    2054                            .thumbfunc __isnormalf
    2055 00000000                   .thumb
    2056                            .global __isnormalf
    2057                    
    2058                    $C$DW$102       .dwtag  DW_TAG_subprogram
    2059                            .dwattr $C$DW$102, DW_AT_name("__isnormalf")
    2060                            .dwattr $C$DW$102, DW_AT_low_pc(__isnormalf)
    2061                            .dwattr $C$DW$102, DW_AT_high_pc(0x00)
    2062                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("__isnormalf")
    2063                            .dwattr $C$DW$102, DW_AT_external
    2064                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$10)
    2065                            .dwattr $C$DW$102, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2066                            .dwattr $C$DW$102, DW_AT_TI_begin_line(0x163)
    2067                            .dwattr $C$DW$102, DW_AT_TI_begin_column(0x25)
    2068                            .dwattr $C$DW$102, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2069                            .dwattr $C$DW$102, DW_AT_decl_line(0x163)
    2070                            .dwattr $C$DW$102, DW_AT_decl_column(0x25)
    2071                            .dwattr $C$DW$102, DW_AT_TI_max_frame_size(0x08)
    2072                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 356
    2073                    
    2074                            .dwfde $C$DW$CIE, __isnormalf
    2075                    $C$DW$103       .dwtag  DW_TAG_formal_parameter
    2076                            .dwattr $C$DW$103, DW_AT_name("f")
    2077                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("f")
    2078                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$16)
    2079                            .dwattr $C$DW$103, DW_AT_location[DW_OP_regx 0x40]
    2080                    
    2081                    ;----------------------------------------------------------------------
    2082                    ; 355 | _CODE_ACCESS _INLINE_DEFINITION int __isnormalf(float f)               
    2083                    ;----------------------------------------------------------------------
    2084                    
    2085                    ;*****************************************************************************
    2086                    ;* FUNCTION NAME: __isnormalf                                                *
    2087                    ;*                                                                           *
    2088                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2089                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR,D0                                *
    2090                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   39

    2091                    ;*****************************************************************************
    2092 00000000           __isnormalf:
    2093                    ;* --------------------------------------------------------------------------*
    2094                            .dwcfi  cfa_offset, 0
    2095 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2096                            .dwcfi  cfa_offset, 8
    2097                    $C$DW$104       .dwtag  DW_TAG_variable
    2098                            .dwattr $C$DW$104, DW_AT_name("f")
    2099                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("f")
    2100                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$16)
    2101                            .dwattr $C$DW$104, DW_AT_location[DW_OP_breg13 0]
    2102                    
    2103                    ;----------------------------------------------------------------------
    2104                    ; 356 | { return (__FLOAT_BIASED_EXP_IS_ZERO(f) == 0) &&                       
    2105                    ;----------------------------------------------------------------------
    2106 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |356|  ; [KEEP 32-BIT INS]
    2107                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 356
    2108 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2109 0000000a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2110 0000000c 52C7F3C0          UBFX      A3, A1, #23, #8       ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    2111 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2112 00000012 B902              CBNZ      A3, ||$C$L19||        ; []  ; [ORIG 16-BIT INS]
    2113                            ; BRANCHCC OCCURS {||$C$L19||}   ; [] |356| 
    2114                    ;* --------------------------------------------------------------------------*
    2115 00000014 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2116                    ;* --------------------------------------------------------------------------*
    2117 00000016           ||$C$L19||:    
    2118 00000016 B959              CBNZ      A2, ||$C$L21||        ; []  ; [ORIG 16-BIT INS]
    2119                            ; BRANCHCC OCCURS {||$C$L21||}   ; [] |356| 
    2120                    ;* --------------------------------------------------------------------------*
    2121 00000018 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2122 0000001a 0C09              LSRS      A2, A2, #16           ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2123 0000001c 42FFF401          AND       A3, A2, #32640        ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    2124 00000020 4FFFF5B2          CMP       A3, #32640            ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    2125 00000024 0100F04F          MOV       A2, #0                ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    2126 00000028 D100              BNE       ||$C$L20||            ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2127                            ; BRANCHCC OCCURS {||$C$L20||}   ; [] |356| 
    2128                    ;* --------------------------------------------------------------------------*
    2129 0000002a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2130                    ;* --------------------------------------------------------------------------*
    2131 0000002c           ||$C$L20||:    
    2132 0000002c B901              CBNZ      A2, ||$C$L21||        ; []  ; [ORIG 16-BIT INS]
    2133                            ; BRANCHCC OCCURS {||$C$L21||}   ; [] |356| 
    2134                    ;* --------------------------------------------------------------------------*
    2135 0000002e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2136                    ;* --------------------------------------------------------------------------*
    2137 00000030           ||$C$L21||:    
    2138                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 357
    2139                    ;----------------------------------------------------------------------
    2140                    ; 357 | (__FLOAT_BIASED_EXP_IS_MAX(f) == 0); }                                 
    2141                    ;----------------------------------------------------------------------
    2142 00000030 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2143                            .dwcfi  cfa_offset, 0
    2144                    $C$DW$105       .dwtag  DW_TAG_TI_branch
    2145                            .dwattr $C$DW$105, DW_AT_low_pc(0x00)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   40

    2146                            .dwattr $C$DW$105, DW_AT_TI_return
    2147                    
    2148 00000032 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2149                            ; BRANCH OCCURS                  ; [] 
    2150                            .dwattr $C$DW$102, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2151                            .dwattr $C$DW$102, DW_AT_TI_end_line(0x165)
    2152                            .dwattr $C$DW$102, DW_AT_TI_end_column(0x2f)
    2153                            .dwendentry
    2154                            .dwendtag $C$DW$102
    2155                    
    2156 00000000                   .sect   ".text:__isnormall"
    2157                            .clink
    2158                            .thumbfunc __isnormall
    2159 00000000                   .thumb
    2160                            .global __isnormall
    2161                    
    2162                    $C$DW$106       .dwtag  DW_TAG_subprogram
    2163                            .dwattr $C$DW$106, DW_AT_name("__isnormall")
    2164                            .dwattr $C$DW$106, DW_AT_low_pc(__isnormall)
    2165                            .dwattr $C$DW$106, DW_AT_high_pc(0x00)
    2166                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("__isnormall")
    2167                            .dwattr $C$DW$106, DW_AT_external
    2168                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$10)
    2169                            .dwattr $C$DW$106, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2170                            .dwattr $C$DW$106, DW_AT_TI_begin_line(0x167)
    2171                            .dwattr $C$DW$106, DW_AT_TI_begin_column(0x25)
    2172                            .dwattr $C$DW$106, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2173                            .dwattr $C$DW$106, DW_AT_decl_line(0x167)
    2174                            .dwattr $C$DW$106, DW_AT_decl_column(0x25)
    2175                            .dwattr $C$DW$106, DW_AT_TI_max_frame_size(0x18)
    2176                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 360
    2177                    
    2178                            .dwfde $C$DW$CIE, __isnormall
    2179                    $C$DW$107       .dwtag  DW_TAG_formal_parameter
    2180                            .dwattr $C$DW$107, DW_AT_name("e")
    2181                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("e")
    2182                            .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$18)
    2183                            .dwattr $C$DW$107, DW_AT_location[DW_OP_regx 0x40]
    2184                    
    2185                    ;----------------------------------------------------------------------
    2186                    ; 359 | _CODE_ACCESS _INLINE_DEFINITION int __isnormall(long double e)         
    2187                    ;----------------------------------------------------------------------
    2188                    
    2189                    ;*****************************************************************************
    2190                    ;* FUNCTION NAME: __isnormall                                                *
    2191                    ;*                                                                           *
    2192                    ;*   Regs Modified     : A1,A2,A3,A4,V3,V4,SP,SR                             *
    2193                    ;*   Regs Used         : A1,A2,A3,A4,V3,V4,SP,LR,SR,D0,D0_hi                 *
    2194                    ;*   Local Frame Size  : 0 Args + 8 Auto + 12 Save = 20 byte                 *
    2195                    ;*****************************************************************************
    2196 00000000           __isnormall:
    2197                    ;* --------------------------------------------------------------------------*
    2198                            .dwcfi  cfa_offset, 0
    2199 00000000 B5CE              PUSH      {A2, A3, A4, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2200                            .dwcfi  cfa_offset, 24
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   41

    2201                            .dwcfi  save_reg_to_mem, 14, -4
    2202                            .dwcfi  save_reg_to_mem, 7, -8
    2203                            .dwcfi  save_reg_to_mem, 6, -12
    2204                            .dwcfi  save_reg_to_mem, 3, -16
    2205                            .dwcfi  save_reg_to_mem, 2, -20
    2206                            .dwcfi  save_reg_to_mem, 1, -24
    2207                    $C$DW$108       .dwtag  DW_TAG_variable
    2208                            .dwattr $C$DW$108, DW_AT_name("e")
    2209                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("e")
    2210                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$18)
    2211                            .dwattr $C$DW$108, DW_AT_location[DW_OP_breg13 0]
    2212                    
    2213                    ;----------------------------------------------------------------------
    2214                    ; 360 | { return (__LDOUBLE_BIASED_EXP_IS_ZERO(e) == 0) &&                     
    2215                    ;----------------------------------------------------------------------
    2216 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |360|  ; [KEEP 32-BIT INS]
    2217 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2218                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 360
    2219 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2220 0000000e 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2221 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2222 00000012 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2223 00000014 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2224 00000016 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2225 00000018 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2226 0000001a 0D0B              LSRS      A4, A2, #20           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2227 0000001c 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2228 0000001e 71FFF240          MOV       A2, #2047             ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2229 00000022 17CE              ASRS      V3, A2, #31           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2230 00000024 4016              ANDS      V3, V3, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2231 00000026 0103EA01          AND       A2, A2, A4            ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2232 0000002a D100              BNE       ||$C$L22||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2233                            ; BRANCHCC OCCURS {||$C$L22||}   ; [] |360| 
    2234                    ;* --------------------------------------------------------------------------*
    2235 0000002c 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2236                    ;* --------------------------------------------------------------------------*
    2237 0000002e           ||$C$L22||:    
    2238 0000002e D100              BNE       ||$C$L23||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2239                            ; BRANCHCC OCCURS {||$C$L23||}   ; [] |360| 
    2240                    ;* --------------------------------------------------------------------------*
    2241 00000030 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2242                    ;* --------------------------------------------------------------------------*
    2243 00000032           ||$C$L23||:    
    2244 00000032 B98F              CBNZ      V4, ||$C$L25||        ; []  ; [ORIG 16-BIT INS]
    2245                            ; BRANCHCC OCCURS {||$C$L25||}   ; [] |360| 
    2246                    ;* --------------------------------------------------------------------------*
    2247 00000034 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2248 00000038 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2249 0000003a 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2250 0000003c 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2251 0000003e 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2252 00000040 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2253 00000042 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2254 00000044 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2255 00000048 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   42

    2256 0000004a 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2257 0000004e 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2258 00000050 D100              BNE       ||$C$L24||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2259                            ; BRANCHCC OCCURS {||$C$L24||}   ; [] |360| 
    2260                    ;* --------------------------------------------------------------------------*
    2261 00000052 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2262                    ;* --------------------------------------------------------------------------*
    2263 00000054           ||$C$L24||:    
    2264 00000054 B907              CBNZ      V4, ||$C$L25||        ; []  ; [ORIG 16-BIT INS]
    2265                            ; BRANCHCC OCCURS {||$C$L25||}   ; [] |360| 
    2266                    ;* --------------------------------------------------------------------------*
    2267 00000056 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2268                    ;* --------------------------------------------------------------------------*
    2269 00000058           ||$C$L25||:    
    2270                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 361
    2271                    ;----------------------------------------------------------------------
    2272                    ; 361 | (__LDOUBLE_BIASED_EXP_IS_MAX(e) == 0); }                               
    2273                    ;----------------------------------------------------------------------
    2274                    $C$DW$109       .dwtag  DW_TAG_TI_branch
    2275                            .dwattr $C$DW$109, DW_AT_low_pc(0x00)
    2276                            .dwattr $C$DW$109, DW_AT_TI_return
    2277                    
    2278 00000058 BDCE              POP       {A2, A3, A4, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2279                            .dwcfi  cfa_offset, 0
    2280                            .dwcfi  restore_reg, 7
    2281                            .dwcfi  restore_reg, 6
    2282                            .dwcfi  restore_reg, 3
    2283                            .dwcfi  restore_reg, 2
    2284                            .dwcfi  restore_reg, 1
    2285                            ; BRANCH OCCURS                  ; [] 
    2286                            .dwattr $C$DW$106, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2287                            .dwattr $C$DW$106, DW_AT_TI_end_line(0x169)
    2288                            .dwattr $C$DW$106, DW_AT_TI_end_column(0x31)
    2289                            .dwendentry
    2290                            .dwendtag $C$DW$106
    2291                    
    2292 00000000                   .sect   ".text:__signbit"
    2293                            .clink
    2294                            .thumbfunc __signbit
    2295 00000000                   .thumb
    2296                            .global __signbit
    2297                    
    2298                    $C$DW$110       .dwtag  DW_TAG_subprogram
    2299                            .dwattr $C$DW$110, DW_AT_name("__signbit")
    2300                            .dwattr $C$DW$110, DW_AT_low_pc(__signbit)
    2301                            .dwattr $C$DW$110, DW_AT_high_pc(0x00)
    2302                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("__signbit")
    2303                            .dwattr $C$DW$110, DW_AT_external
    2304                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$10)
    2305                            .dwattr $C$DW$110, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2306                            .dwattr $C$DW$110, DW_AT_TI_begin_line(0x16b)
    2307                            .dwattr $C$DW$110, DW_AT_TI_begin_column(0x25)
    2308                            .dwattr $C$DW$110, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2309                            .dwattr $C$DW$110, DW_AT_decl_line(0x16b)
    2310                            .dwattr $C$DW$110, DW_AT_decl_column(0x25)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   43

    2311                            .dwattr $C$DW$110, DW_AT_TI_max_frame_size(0x20)
    2312                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 364
    2313                    
    2314                            .dwfde $C$DW$CIE, __signbit
    2315                    $C$DW$111       .dwtag  DW_TAG_formal_parameter
    2316                            .dwattr $C$DW$111, DW_AT_name("d")
    2317                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("d")
    2318                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$17)
    2319                            .dwattr $C$DW$111, DW_AT_location[DW_OP_regx 0x40]
    2320                    
    2321                    ;----------------------------------------------------------------------
    2322                    ; 363 | _CODE_ACCESS _INLINE_DEFINITION int __signbit(double d)                
    2323                    ;----------------------------------------------------------------------
    2324                    
    2325                    ;*****************************************************************************
    2326                    ;* FUNCTION NAME: __signbit                                                  *
    2327                    ;*                                                                           *
    2328                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    2329                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR,D0,D0_hi           *
    2330                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    2331                    ;*****************************************************************************
    2332 00000000           __signbit:
    2333                    ;* --------------------------------------------------------------------------*
    2334                            .dwcfi  cfa_offset, 0
    2335 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2336                            .dwcfi  cfa_offset, 32
    2337                            .dwcfi  save_reg_to_mem, 14, -4
    2338                            .dwcfi  save_reg_to_mem, 7, -8
    2339                            .dwcfi  save_reg_to_mem, 6, -12
    2340                            .dwcfi  save_reg_to_mem, 5, -16
    2341                            .dwcfi  save_reg_to_mem, 4, -20
    2342                            .dwcfi  save_reg_to_mem, 3, -24
    2343                            .dwcfi  save_reg_to_mem, 2, -28
    2344                            .dwcfi  save_reg_to_mem, 1, -32
    2345                    $C$DW$112       .dwtag  DW_TAG_variable
    2346                            .dwattr $C$DW$112, DW_AT_name("d")
    2347                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("d")
    2348                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$17)
    2349                            .dwattr $C$DW$112, DW_AT_location[DW_OP_breg13 0]
    2350                    
    2351                    ;----------------------------------------------------------------------
    2352                    ; 364 | { return __DOUBLE_SIGN_BIT_ZERO(d) == 0; }                             
    2353                    ;----------------------------------------------------------------------
    2354 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |364|  ; [KEEP 32-BIT INS]
    2355 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2356                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 364
    2357 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2358 0000000e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2359 00000010 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2360 00000014 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2361 00000016 4600F04F          MOV       V3, #-2147483648      ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2362 0000001a 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2363 0000001c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2364 0000001e 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2365 00000020 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   44

    2366 00000022 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2367 00000024 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2368 00000026 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2369 00000028 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2370 0000002a 0302EA03          AND       A4, A4, A3            ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2371 0000002e D100              BNE       ||$C$L26||            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2372                            ; BRANCHCC OCCURS {||$C$L26||}   ; [] |364| 
    2373                    ;* --------------------------------------------------------------------------*
    2374 00000030 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2375                    ;* --------------------------------------------------------------------------*
    2376 00000032           ||$C$L26||:    
    2377 00000032 D100              BNE       ||$C$L27||            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2378                            ; BRANCHCC OCCURS {||$C$L27||}   ; [] |364| 
    2379                    ;* --------------------------------------------------------------------------*
    2380 00000034 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2381                    ;* --------------------------------------------------------------------------*
    2382 00000036           ||$C$L27||:    
    2383 00000036 B907              CBNZ      V4, ||$C$L28||        ; []  ; [ORIG 16-BIT INS]
    2384                            ; BRANCHCC OCCURS {||$C$L28||}   ; [] |364| 
    2385                    ;* --------------------------------------------------------------------------*
    2386 00000038 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2387                    ;* --------------------------------------------------------------------------*
    2388 0000003a           ||$C$L28||:    
    2389                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 364
    2390                    $C$DW$113       .dwtag  DW_TAG_TI_branch
    2391                            .dwattr $C$DW$113, DW_AT_low_pc(0x00)
    2392                            .dwattr $C$DW$113, DW_AT_TI_return
    2393                    
    2394 0000003a BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2395                            .dwcfi  cfa_offset, 0
    2396                            .dwcfi  restore_reg, 7
    2397                            .dwcfi  restore_reg, 6
    2398                            .dwcfi  restore_reg, 5
    2399                            .dwcfi  restore_reg, 4
    2400                            .dwcfi  restore_reg, 3
    2401                            .dwcfi  restore_reg, 2
    2402                            .dwcfi  restore_reg, 1
    2403                            ; BRANCH OCCURS                  ; [] 
    2404                            .dwattr $C$DW$110, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2405                            .dwattr $C$DW$110, DW_AT_TI_end_line(0x16c)
    2406                            .dwattr $C$DW$110, DW_AT_TI_end_column(0x2a)
    2407                            .dwendentry
    2408                            .dwendtag $C$DW$110
    2409                    
    2410 00000000                   .sect   ".text:__signbitf"
    2411                            .clink
    2412                            .thumbfunc __signbitf
    2413 00000000                   .thumb
    2414                            .global __signbitf
    2415                    
    2416                    $C$DW$114       .dwtag  DW_TAG_subprogram
    2417                            .dwattr $C$DW$114, DW_AT_name("__signbitf")
    2418                            .dwattr $C$DW$114, DW_AT_low_pc(__signbitf)
    2419                            .dwattr $C$DW$114, DW_AT_high_pc(0x00)
    2420                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("__signbitf")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   45

    2421                            .dwattr $C$DW$114, DW_AT_external
    2422                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$10)
    2423                            .dwattr $C$DW$114, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2424                            .dwattr $C$DW$114, DW_AT_TI_begin_line(0x16d)
    2425                            .dwattr $C$DW$114, DW_AT_TI_begin_column(0x25)
    2426                            .dwattr $C$DW$114, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2427                            .dwattr $C$DW$114, DW_AT_decl_line(0x16d)
    2428                            .dwattr $C$DW$114, DW_AT_decl_column(0x25)
    2429                            .dwattr $C$DW$114, DW_AT_TI_max_frame_size(0x08)
    2430                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 366
    2431                    
    2432                            .dwfde $C$DW$CIE, __signbitf
    2433                    $C$DW$115       .dwtag  DW_TAG_formal_parameter
    2434                            .dwattr $C$DW$115, DW_AT_name("f")
    2435                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("f")
    2436                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$16)
    2437                            .dwattr $C$DW$115, DW_AT_location[DW_OP_regx 0x40]
    2438                    
    2439                    ;----------------------------------------------------------------------
    2440                    ; 365 | _CODE_ACCESS _INLINE_DEFINITION int __signbitf(float f)                
    2441                    ;----------------------------------------------------------------------
    2442                    
    2443                    ;*****************************************************************************
    2444                    ;* FUNCTION NAME: __signbitf                                                 *
    2445                    ;*                                                                           *
    2446                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2447                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR,D0                                *
    2448                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2449                    ;*****************************************************************************
    2450 00000000           __signbitf:
    2451                    ;* --------------------------------------------------------------------------*
    2452                            .dwcfi  cfa_offset, 0
    2453 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2454                            .dwcfi  cfa_offset, 8
    2455                    $C$DW$116       .dwtag  DW_TAG_variable
    2456                            .dwattr $C$DW$116, DW_AT_name("f")
    2457                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("f")
    2458                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$16)
    2459                            .dwattr $C$DW$116, DW_AT_location[DW_OP_breg13 0]
    2460                    
    2461                    ;----------------------------------------------------------------------
    2462                    ; 366 | { return __FLOAT_SIGN_BIT_ZERO(f) == 0; }                              
    2463                    ;----------------------------------------------------------------------
    2464 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |366|  ; [KEEP 32-BIT INS]
    2465                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 366
    2466 00000008 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2467 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2468 0000000c 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2469 0000000e 0812              LSRS      A3, A3, #32           ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2470 00000010 D200              BCS       ||$C$L29||            ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2471                            ; BRANCHCC OCCURS {||$C$L29||}   ; [] |366| 
    2472                    ;* --------------------------------------------------------------------------*
    2473 00000012 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2474                    ;* --------------------------------------------------------------------------*
    2475 00000014           ||$C$L29||:    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   46

    2476 00000014 B901              CBNZ      A2, ||$C$L30||        ; []  ; [ORIG 16-BIT INS]
    2477                            ; BRANCHCC OCCURS {||$C$L30||}   ; [] |366| 
    2478                    ;* --------------------------------------------------------------------------*
    2479 00000016 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2480                    ;* --------------------------------------------------------------------------*
    2481 00000018           ||$C$L30||:    
    2482                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 366
    2483 00000018 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2484                            .dwcfi  cfa_offset, 0
    2485                    $C$DW$117       .dwtag  DW_TAG_TI_branch
    2486                            .dwattr $C$DW$117, DW_AT_low_pc(0x00)
    2487                            .dwattr $C$DW$117, DW_AT_TI_return
    2488                    
    2489 0000001a 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2490                            ; BRANCH OCCURS                  ; [] 
    2491                            .dwattr $C$DW$114, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2492                            .dwattr $C$DW$114, DW_AT_TI_end_line(0x16e)
    2493                            .dwattr $C$DW$114, DW_AT_TI_end_column(0x29)
    2494                            .dwendentry
    2495                            .dwendtag $C$DW$114
    2496                    
    2497 00000000                   .sect   ".text:__signbitl"
    2498                            .clink
    2499                            .thumbfunc __signbitl
    2500 00000000                   .thumb
    2501                            .global __signbitl
    2502                    
    2503                    $C$DW$118       .dwtag  DW_TAG_subprogram
    2504                            .dwattr $C$DW$118, DW_AT_name("__signbitl")
    2505                            .dwattr $C$DW$118, DW_AT_low_pc(__signbitl)
    2506                            .dwattr $C$DW$118, DW_AT_high_pc(0x00)
    2507                            .dwattr $C$DW$118, DW_AT_TI_symbol_name("__signbitl")
    2508                            .dwattr $C$DW$118, DW_AT_external
    2509                            .dwattr $C$DW$118, DW_AT_type(*$C$DW$T$10)
    2510                            .dwattr $C$DW$118, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2511                            .dwattr $C$DW$118, DW_AT_TI_begin_line(0x16f)
    2512                            .dwattr $C$DW$118, DW_AT_TI_begin_column(0x25)
    2513                            .dwattr $C$DW$118, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2514                            .dwattr $C$DW$118, DW_AT_decl_line(0x16f)
    2515                            .dwattr $C$DW$118, DW_AT_decl_column(0x25)
    2516                            .dwattr $C$DW$118, DW_AT_TI_max_frame_size(0x20)
    2517                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 368
    2518                    
    2519                            .dwfde $C$DW$CIE, __signbitl
    2520                    $C$DW$119       .dwtag  DW_TAG_formal_parameter
    2521                            .dwattr $C$DW$119, DW_AT_name("e")
    2522                            .dwattr $C$DW$119, DW_AT_TI_symbol_name("e")
    2523                            .dwattr $C$DW$119, DW_AT_type(*$C$DW$T$18)
    2524                            .dwattr $C$DW$119, DW_AT_location[DW_OP_regx 0x40]
    2525                    
    2526                    ;----------------------------------------------------------------------
    2527                    ; 367 | _CODE_ACCESS _INLINE_DEFINITION int __signbitl(long double e)          
    2528                    ;----------------------------------------------------------------------
    2529                    
    2530                    ;*****************************************************************************
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   47

    2531                    ;* FUNCTION NAME: __signbitl                                                 *
    2532                    ;*                                                                           *
    2533                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    2534                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR,D0,D0_hi           *
    2535                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    2536                    ;*****************************************************************************
    2537 00000000           __signbitl:
    2538                    ;* --------------------------------------------------------------------------*
    2539                            .dwcfi  cfa_offset, 0
    2540 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2541                            .dwcfi  cfa_offset, 32
    2542                            .dwcfi  save_reg_to_mem, 14, -4
    2543                            .dwcfi  save_reg_to_mem, 7, -8
    2544                            .dwcfi  save_reg_to_mem, 6, -12
    2545                            .dwcfi  save_reg_to_mem, 5, -16
    2546                            .dwcfi  save_reg_to_mem, 4, -20
    2547                            .dwcfi  save_reg_to_mem, 3, -24
    2548                            .dwcfi  save_reg_to_mem, 2, -28
    2549                            .dwcfi  save_reg_to_mem, 1, -32
    2550                    $C$DW$120       .dwtag  DW_TAG_variable
    2551                            .dwattr $C$DW$120, DW_AT_name("e")
    2552                            .dwattr $C$DW$120, DW_AT_TI_symbol_name("e")
    2553                            .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$18)
    2554                            .dwattr $C$DW$120, DW_AT_location[DW_OP_breg13 0]
    2555                    
    2556                    ;----------------------------------------------------------------------
    2557                    ; 368 | { return __LDOUBLE_SIGN_BIT_ZERO(e) == 0; }                            
    2558                    ;----------------------------------------------------------------------
    2559 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |368|  ; [KEEP 32-BIT INS]
    2560 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2561                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 368
    2562 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2563 0000000e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2564 00000010 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2565 00000014 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2566 00000016 4600F04F          MOV       V3, #-2147483648      ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2567 0000001a 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2568 0000001c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2569 0000001e 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2570 00000020 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2571 00000022 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2572 00000024 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2573 00000026 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2574 00000028 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2575 0000002a 0302EA03          AND       A4, A4, A3            ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2576 0000002e D100              BNE       ||$C$L31||            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2577                            ; BRANCHCC OCCURS {||$C$L31||}   ; [] |368| 
    2578                    ;* --------------------------------------------------------------------------*
    2579 00000030 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2580                    ;* --------------------------------------------------------------------------*
    2581 00000032           ||$C$L31||:    
    2582 00000032 D100              BNE       ||$C$L32||            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2583                            ; BRANCHCC OCCURS {||$C$L32||}   ; [] |368| 
    2584                    ;* --------------------------------------------------------------------------*
    2585 00000034 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   48

    2586                    ;* --------------------------------------------------------------------------*
    2587 00000036           ||$C$L32||:    
    2588 00000036 B907              CBNZ      V4, ||$C$L33||        ; []  ; [ORIG 16-BIT INS]
    2589                            ; BRANCHCC OCCURS {||$C$L33||}   ; [] |368| 
    2590                    ;* --------------------------------------------------------------------------*
    2591 00000038 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2592                    ;* --------------------------------------------------------------------------*
    2593 0000003a           ||$C$L33||:    
    2594                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 368
    2595                    $C$DW$121       .dwtag  DW_TAG_TI_branch
    2596                            .dwattr $C$DW$121, DW_AT_low_pc(0x00)
    2597                            .dwattr $C$DW$121, DW_AT_TI_return
    2598                    
    2599 0000003a BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2600                            .dwcfi  cfa_offset, 0
    2601                            .dwcfi  restore_reg, 7
    2602                            .dwcfi  restore_reg, 6
    2603                            .dwcfi  restore_reg, 5
    2604                            .dwcfi  restore_reg, 4
    2605                            .dwcfi  restore_reg, 3
    2606                            .dwcfi  restore_reg, 2
    2607                            .dwcfi  restore_reg, 1
    2608                            ; BRANCH OCCURS                  ; [] 
    2609                            .dwattr $C$DW$118, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2610                            .dwattr $C$DW$118, DW_AT_TI_end_line(0x170)
    2611                            .dwattr $C$DW$118, DW_AT_TI_end_column(0x2b)
    2612                            .dwendentry
    2613                            .dwendtag $C$DW$118
    2614                    
    2615 00000000                   .sect   ".text:__isinff"
    2616                            .clink
    2617                            .thumbfunc __isinff
    2618 00000000                   .thumb
    2619                            .global __isinff
    2620                    
    2621                    $C$DW$122       .dwtag  DW_TAG_subprogram
    2622                            .dwattr $C$DW$122, DW_AT_name("__isinff")
    2623                            .dwattr $C$DW$122, DW_AT_low_pc(__isinff)
    2624                            .dwattr $C$DW$122, DW_AT_high_pc(0x00)
    2625                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("__isinff")
    2626                            .dwattr $C$DW$122, DW_AT_external
    2627                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$10)
    2628                            .dwattr $C$DW$122, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2629                            .dwattr $C$DW$122, DW_AT_TI_begin_line(0x176)
    2630                            .dwattr $C$DW$122, DW_AT_TI_begin_column(0x25)
    2631                            .dwattr $C$DW$122, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2632                            .dwattr $C$DW$122, DW_AT_decl_line(0x176)
    2633                            .dwattr $C$DW$122, DW_AT_decl_column(0x25)
    2634                            .dwattr $C$DW$122, DW_AT_TI_max_frame_size(0x08)
    2635                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 375
    2636                    
    2637                            .dwfde $C$DW$CIE, __isinff
    2638                    $C$DW$123       .dwtag  DW_TAG_formal_parameter
    2639                            .dwattr $C$DW$123, DW_AT_name("f")
    2640                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("f")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   49

    2641                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$16)
    2642                            .dwattr $C$DW$123, DW_AT_location[DW_OP_regx 0x40]
    2643                    
    2644                    ;----------------------------------------------------------------------
    2645                    ; 374 | _CODE_ACCESS _INLINE_DEFINITION int __isinff(float f)                  
    2646                    ;----------------------------------------------------------------------
    2647                    
    2648                    ;*****************************************************************************
    2649                    ;* FUNCTION NAME: __isinff                                                   *
    2650                    ;*                                                                           *
    2651                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    2652                    ;*   Regs Used         : A1,A2,SP,LR,SR,D0                                   *
    2653                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2654                    ;*****************************************************************************
    2655 00000000           __isinff:
    2656                    ;* --------------------------------------------------------------------------*
    2657                            .dwcfi  cfa_offset, 0
    2658 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2659                            .dwcfi  cfa_offset, 8
    2660                    $C$DW$124       .dwtag  DW_TAG_variable
    2661                            .dwattr $C$DW$124, DW_AT_name("f")
    2662                            .dwattr $C$DW$124, DW_AT_TI_symbol_name("f")
    2663                            .dwattr $C$DW$124, DW_AT_type(*$C$DW$T$16)
    2664                            .dwattr $C$DW$124, DW_AT_location[DW_OP_breg13 0]
    2665                    
    2666                    ;----------------------------------------------------------------------
    2667                    ; 375 | { return __FLOAT_BIASED_EXP_IS_MAX(f) && __FLOAT_FRAC_PART_IS_ZERO(f);
    2668                    ;     | }                                                                      
    2669                    ;----------------------------------------------------------------------
    2670 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |375|  ; [KEEP 32-BIT INS]
    2671                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 375
    2672 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2673 0000000a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2674 0000000c 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2675 0000000e 40FFF400          AND       A1, A1, #32640        ; [DPU_V7M3_PIPE] |375|  ; [KEEP 32-BIT INS]
    2676 00000012 4FFFF5B0          CMP       A1, #32640            ; [DPU_V7M3_PIPE] |375|  ; [KEEP 32-BIT INS]
    2677 00000016 D104              BNE       ||$C$L34||            ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2678                            ; BRANCHCC OCCURS {||$C$L34||}   ; [] |375| 
    2679                    ;* --------------------------------------------------------------------------*
    2680 00000018 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2681 0000001a 50DFF36F          BFC       A1, #23, #9           ; [DPU_V7M3_PIPE] |375|  ; [KEEP 32-BIT INS]
    2682 0000001e B900              CBNZ      A1, ||$C$L34||        ; []  ; [ORIG 16-BIT INS]
    2683                            ; BRANCHCC OCCURS {||$C$L34||}   ; [] |375| 
    2684                    ;* --------------------------------------------------------------------------*
    2685 00000020 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2686                    ;* --------------------------------------------------------------------------*
    2687 00000022           ||$C$L34||:    
    2688 00000022 4608              MOV       A1, A2                ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2689                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 375
    2690 00000024 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2691                            .dwcfi  cfa_offset, 0
    2692                    $C$DW$125       .dwtag  DW_TAG_TI_branch
    2693                            .dwattr $C$DW$125, DW_AT_low_pc(0x00)
    2694                            .dwattr $C$DW$125, DW_AT_TI_return
    2695                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   50

    2696 00000026 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2697                            ; BRANCH OCCURS                  ; [] 
    2698                            .dwattr $C$DW$122, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2699                            .dwattr $C$DW$122, DW_AT_TI_end_line(0x177)
    2700                            .dwattr $C$DW$122, DW_AT_TI_end_column(0x48)
    2701                            .dwendentry
    2702                            .dwendtag $C$DW$122
    2703                    
    2704 00000000                   .sect   ".text:__isinf"
    2705                            .clink
    2706                            .thumbfunc __isinf
    2707 00000000                   .thumb
    2708                            .global __isinf
    2709                    
    2710                    $C$DW$126       .dwtag  DW_TAG_subprogram
    2711                            .dwattr $C$DW$126, DW_AT_name("__isinf")
    2712                            .dwattr $C$DW$126, DW_AT_low_pc(__isinf)
    2713                            .dwattr $C$DW$126, DW_AT_high_pc(0x00)
    2714                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("__isinf")
    2715                            .dwattr $C$DW$126, DW_AT_external
    2716                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$10)
    2717                            .dwattr $C$DW$126, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2718                            .dwattr $C$DW$126, DW_AT_TI_begin_line(0x178)
    2719                            .dwattr $C$DW$126, DW_AT_TI_begin_column(0x25)
    2720                            .dwattr $C$DW$126, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2721                            .dwattr $C$DW$126, DW_AT_decl_line(0x178)
    2722                            .dwattr $C$DW$126, DW_AT_decl_column(0x25)
    2723                            .dwattr $C$DW$126, DW_AT_TI_max_frame_size(0x18)
    2724                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 377
    2725                    
    2726                            .dwfde $C$DW$CIE, __isinf
    2727                    $C$DW$127       .dwtag  DW_TAG_formal_parameter
    2728                            .dwattr $C$DW$127, DW_AT_name("d")
    2729                            .dwattr $C$DW$127, DW_AT_TI_symbol_name("d")
    2730                            .dwattr $C$DW$127, DW_AT_type(*$C$DW$T$17)
    2731                            .dwattr $C$DW$127, DW_AT_location[DW_OP_regx 0x40]
    2732                    
    2733                    ;----------------------------------------------------------------------
    2734                    ; 376 | _CODE_ACCESS _INLINE_DEFINITION int __isinf (double d)                 
    2735                    ;----------------------------------------------------------------------
    2736                    
    2737                    ;*****************************************************************************
    2738                    ;* FUNCTION NAME: __isinf                                                    *
    2739                    ;*                                                                           *
    2740                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V4,SP,SR                          *
    2741                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V4,SP,LR,SR,D0,D0_hi              *
    2742                    ;*   Local Frame Size  : 0 Args + 8 Auto + 16 Save = 24 byte                 *
    2743                    ;*****************************************************************************
    2744 00000000           __isinf:
    2745                    ;* --------------------------------------------------------------------------*
    2746                            .dwcfi  cfa_offset, 0
    2747 00000000 B5BC              PUSH      {A3, A4, V1, V2, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2748                            .dwcfi  cfa_offset, 24
    2749                            .dwcfi  save_reg_to_mem, 14, -4
    2750                            .dwcfi  save_reg_to_mem, 7, -8
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   51

    2751                            .dwcfi  save_reg_to_mem, 5, -12
    2752                            .dwcfi  save_reg_to_mem, 4, -16
    2753                            .dwcfi  save_reg_to_mem, 3, -20
    2754                            .dwcfi  save_reg_to_mem, 2, -24
    2755                    $C$DW$128       .dwtag  DW_TAG_variable
    2756                            .dwattr $C$DW$128, DW_AT_name("d")
    2757                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("d")
    2758                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$17)
    2759                            .dwattr $C$DW$128, DW_AT_location[DW_OP_breg13 0]
    2760                    
    2761                    ;----------------------------------------------------------------------
    2762                    ; 377 | { return __DOUBLE_BIASED_EXP_IS_MAX(d) && __DOUBLE_FRAC_PART_IS_ZERO(d)
    2763                    ;     | ; }                                                                    
    2764                    ;----------------------------------------------------------------------
    2765 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |377|  ; [KEEP 32-BIT INS]
    2766 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2767                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 377
    2768 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2769 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2770 00000010 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2771 00000012 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2772 00000014 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2773 00000016 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2774 00000018 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2775 0000001a 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2776 0000001e 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2777 00000020 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2778 00000024 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2779 00000026 D112              BNE       ||$C$L36||            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2780                            ; BRANCHCC OCCURS {||$C$L36||}   ; [] |377| 
    2781                    ;* --------------------------------------------------------------------------*
    2782 00000028 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2783 0000002c 4F08              LDR       V4, $C$CON3           ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2784 0000002e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2785 00000030 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2786 00000034 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2787 00000036 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2788 00000038 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2789 0000003a 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2790 0000003e 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2791 00000040 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2792 00000042 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2793 00000044 400F              ANDS      V4, V4, A2            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2794 00000046 D100              BNE       ||$C$L35||            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2795                            ; BRANCHCC OCCURS {||$C$L35||}   ; [] |377| 
    2796                    ;* --------------------------------------------------------------------------*
    2797 00000048 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2798                    ;* --------------------------------------------------------------------------*
    2799 0000004a           ||$C$L35||:    
    2800 0000004a D100              BNE       ||$C$L36||            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2801                            ; BRANCHCC OCCURS {||$C$L36||}   ; [] |377| 
    2802                    ;* --------------------------------------------------------------------------*
    2803 0000004c 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2804                    ;* --------------------------------------------------------------------------*
    2805 0000004e           ||$C$L36||:    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   52

    2806                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 377
    2807                    $C$DW$129       .dwtag  DW_TAG_TI_branch
    2808                            .dwattr $C$DW$129, DW_AT_low_pc(0x00)
    2809                            .dwattr $C$DW$129, DW_AT_TI_return
    2810                    
    2811 0000004e BDBC              POP       {A3, A4, V1, V2, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2812                            .dwcfi  cfa_offset, 0
    2813                            .dwcfi  restore_reg, 7
    2814                            .dwcfi  restore_reg, 5
    2815                            .dwcfi  restore_reg, 4
    2816                            .dwcfi  restore_reg, 3
    2817                            .dwcfi  restore_reg, 2
    2818                            ; BRANCH OCCURS                  ; [] 
    2819                            .dwattr $C$DW$126, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2820                            .dwattr $C$DW$126, DW_AT_TI_end_line(0x179)
    2821                            .dwattr $C$DW$126, DW_AT_TI_end_column(0x4a)
    2822                            .dwendentry
    2823                            .dwendtag $C$DW$126
    2824                    
    2825 00000000                   .sect   ".text:__isinfl"
    2826                            .clink
    2827                            .thumbfunc __isinfl
    2828 00000000                   .thumb
    2829                            .global __isinfl
    2830                    
    2831                    $C$DW$130       .dwtag  DW_TAG_subprogram
    2832                            .dwattr $C$DW$130, DW_AT_name("__isinfl")
    2833                            .dwattr $C$DW$130, DW_AT_low_pc(__isinfl)
    2834                            .dwattr $C$DW$130, DW_AT_high_pc(0x00)
    2835                            .dwattr $C$DW$130, DW_AT_TI_symbol_name("__isinfl")
    2836                            .dwattr $C$DW$130, DW_AT_external
    2837                            .dwattr $C$DW$130, DW_AT_type(*$C$DW$T$10)
    2838                            .dwattr $C$DW$130, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2839                            .dwattr $C$DW$130, DW_AT_TI_begin_line(0x17a)
    2840                            .dwattr $C$DW$130, DW_AT_TI_begin_column(0x25)
    2841                            .dwattr $C$DW$130, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2842                            .dwattr $C$DW$130, DW_AT_decl_line(0x17a)
    2843                            .dwattr $C$DW$130, DW_AT_decl_column(0x25)
    2844                            .dwattr $C$DW$130, DW_AT_TI_max_frame_size(0x18)
    2845                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 379
    2846                    
    2847                            .dwfde $C$DW$CIE, __isinfl
    2848                    $C$DW$131       .dwtag  DW_TAG_formal_parameter
    2849                            .dwattr $C$DW$131, DW_AT_name("e")
    2850                            .dwattr $C$DW$131, DW_AT_TI_symbol_name("e")
    2851                            .dwattr $C$DW$131, DW_AT_type(*$C$DW$T$18)
    2852                            .dwattr $C$DW$131, DW_AT_location[DW_OP_regx 0x40]
    2853                    
    2854                    ;----------------------------------------------------------------------
    2855                    ; 378 | _CODE_ACCESS _INLINE_DEFINITION int __isinfl(long double e)            
    2856                    ;----------------------------------------------------------------------
    2857                    
    2858                    ;*****************************************************************************
    2859                    ;* FUNCTION NAME: __isinfl                                                   *
    2860                    ;*                                                                           *
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   53

    2861                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V4,SP,SR                          *
    2862                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V4,SP,LR,SR,D0,D0_hi              *
    2863                    ;*   Local Frame Size  : 0 Args + 8 Auto + 16 Save = 24 byte                 *
    2864                    ;*****************************************************************************
    2865 00000000           __isinfl:
    2866                    ;* --------------------------------------------------------------------------*
    2867                            .dwcfi  cfa_offset, 0
    2868 00000000 B5BC              PUSH      {A3, A4, V1, V2, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2869                            .dwcfi  cfa_offset, 24
    2870                            .dwcfi  save_reg_to_mem, 14, -4
    2871                            .dwcfi  save_reg_to_mem, 7, -8
    2872                            .dwcfi  save_reg_to_mem, 5, -12
    2873                            .dwcfi  save_reg_to_mem, 4, -16
    2874                            .dwcfi  save_reg_to_mem, 3, -20
    2875                            .dwcfi  save_reg_to_mem, 2, -24
    2876                    $C$DW$132       .dwtag  DW_TAG_variable
    2877                            .dwattr $C$DW$132, DW_AT_name("e")
    2878                            .dwattr $C$DW$132, DW_AT_TI_symbol_name("e")
    2879                            .dwattr $C$DW$132, DW_AT_type(*$C$DW$T$18)
    2880                            .dwattr $C$DW$132, DW_AT_location[DW_OP_breg13 0]
    2881                    
    2882                    ;----------------------------------------------------------------------
    2883                    ; 379 | { return __LDOUBLE_BIASED_EXP_IS_MAX(e) && __LDOUBLE_FRAC_PART_IS_ZERO(
    2884                    ;     | e); }                                                                  
    2885                    ;----------------------------------------------------------------------
    2886 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |379|  ; [KEEP 32-BIT INS]
    2887 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2888                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 379
    2889 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2890 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2891 00000010 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2892 00000012 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2893 00000014 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2894 00000016 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2895 00000018 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2896 0000001a 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2897 0000001e 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2898 00000020 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2899 00000024 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2900 00000026 D112              BNE       ||$C$L38||            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2901                            ; BRANCHCC OCCURS {||$C$L38||}   ; [] |379| 
    2902                    ;* --------------------------------------------------------------------------*
    2903 00000028 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2904 0000002c 4F08              LDR       V4, $C$CON4           ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2905 0000002e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2906 00000030 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2907 00000034 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2908 00000036 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2909 00000038 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2910 0000003a 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2911 0000003e 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2912 00000040 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2913 00000042 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2914 00000044 400F              ANDS      V4, V4, A2            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2915 00000046 D100              BNE       ||$C$L37||            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   54

    2916                            ; BRANCHCC OCCURS {||$C$L37||}   ; [] |379| 
    2917                    ;* --------------------------------------------------------------------------*
    2918 00000048 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2919                    ;* --------------------------------------------------------------------------*
    2920 0000004a           ||$C$L37||:    
    2921 0000004a D100              BNE       ||$C$L38||            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2922                            ; BRANCHCC OCCURS {||$C$L38||}   ; [] |379| 
    2923                    ;* --------------------------------------------------------------------------*
    2924 0000004c 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2925                    ;* --------------------------------------------------------------------------*
    2926 0000004e           ||$C$L38||:    
    2927                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 379
    2928                    $C$DW$133       .dwtag  DW_TAG_TI_branch
    2929                            .dwattr $C$DW$133, DW_AT_low_pc(0x00)
    2930                            .dwattr $C$DW$133, DW_AT_TI_return
    2931                    
    2932 0000004e BDBC              POP       {A3, A4, V1, V2, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2933                            .dwcfi  cfa_offset, 0
    2934                            .dwcfi  restore_reg, 7
    2935                            .dwcfi  restore_reg, 5
    2936                            .dwcfi  restore_reg, 4
    2937                            .dwcfi  restore_reg, 3
    2938                            .dwcfi  restore_reg, 2
    2939                            ; BRANCH OCCURS                  ; [] 
    2940                            .dwattr $C$DW$130, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2941                            .dwattr $C$DW$130, DW_AT_TI_end_line(0x17b)
    2942                            .dwattr $C$DW$130, DW_AT_TI_end_column(0x4c)
    2943                            .dwendentry
    2944                            .dwendtag $C$DW$130
    2945                    
    2946 00000000                   .sect   ".text:__fpclassifyf"
    2947                            .clink
    2948                            .thumbfunc __fpclassifyf
    2949 00000000                   .thumb
    2950                            .global __fpclassifyf
    2951                    
    2952                    $C$DW$134       .dwtag  DW_TAG_subprogram
    2953                            .dwattr $C$DW$134, DW_AT_name("__fpclassifyf")
    2954                            .dwattr $C$DW$134, DW_AT_low_pc(__fpclassifyf)
    2955                            .dwattr $C$DW$134, DW_AT_high_pc(0x00)
    2956                            .dwattr $C$DW$134, DW_AT_TI_symbol_name("__fpclassifyf")
    2957                            .dwattr $C$DW$134, DW_AT_external
    2958                            .dwattr $C$DW$134, DW_AT_type(*$C$DW$T$10)
    2959                            .dwattr $C$DW$134, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2960                            .dwattr $C$DW$134, DW_AT_TI_begin_line(0x18c)
    2961                            .dwattr $C$DW$134, DW_AT_TI_begin_column(0x25)
    2962                            .dwattr $C$DW$134, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2963                            .dwattr $C$DW$134, DW_AT_decl_line(0x18c)
    2964                            .dwattr $C$DW$134, DW_AT_decl_column(0x25)
    2965                            .dwattr $C$DW$134, DW_AT_TI_max_frame_size(0x08)
    2966                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 397
    2967                    
    2968                            .dwfde $C$DW$CIE, __fpclassifyf
    2969                    $C$DW$135       .dwtag  DW_TAG_formal_parameter
    2970                            .dwattr $C$DW$135, DW_AT_name("f")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   55

    2971                            .dwattr $C$DW$135, DW_AT_TI_symbol_name("f")
    2972                            .dwattr $C$DW$135, DW_AT_type(*$C$DW$T$16)
    2973                            .dwattr $C$DW$135, DW_AT_location[DW_OP_regx 0x40]
    2974                    
    2975                    ;----------------------------------------------------------------------
    2976                    ; 396 | _CODE_ACCESS _INLINE_DEFINITION int __fpclassifyf(float f)             
    2977                    ;----------------------------------------------------------------------
    2978                    
    2979                    ;*****************************************************************************
    2980                    ;* FUNCTION NAME: __fpclassifyf                                              *
    2981                    ;*                                                                           *
    2982                    ;*   Regs Modified     : A1,SP,SR                                            *
    2983                    ;*   Regs Used         : A1,SP,LR,SR,D0                                      *
    2984                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2985                    ;*****************************************************************************
    2986 00000000           __fpclassifyf:
    2987                    ;* --------------------------------------------------------------------------*
    2988                            .dwcfi  cfa_offset, 0
    2989 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2990                            .dwcfi  cfa_offset, 8
    2991                    $C$DW$136       .dwtag  DW_TAG_variable
    2992                            .dwattr $C$DW$136, DW_AT_name("f")
    2993                            .dwattr $C$DW$136, DW_AT_TI_symbol_name("f")
    2994                            .dwattr $C$DW$136, DW_AT_type(*$C$DW$T$16)
    2995                            .dwattr $C$DW$136, DW_AT_location[DW_OP_breg13 0]
    2996                    
    2997 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |397|  ; [KEEP 32-BIT INS]
    2998                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 398
    2999                    ;----------------------------------------------------------------------
    3000                    ; 398 | if (__FLOAT_BIASED_EXP_IS_MAX(f))                                      
    3001                    ;----------------------------------------------------------------------
    3002 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    3003 0000000a 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    3004 0000000c 40FFF400          AND       A1, A1, #32640        ; [DPU_V7M3_PIPE] |398|  ; [KEEP 32-BIT INS]
    3005 00000010 4FFFF5B0          CMP       A1, #32640            ; [DPU_V7M3_PIPE] |398|  ; [KEEP 32-BIT INS]
    3006 00000014 D107              BNE       ||$C$L40||            ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    3007                            ; BRANCHCC OCCURS {||$C$L40||}   ; [] |398| 
    3008                    ;* --------------------------------------------------------------------------*
    3009                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 400
    3010                    ;----------------------------------------------------------------------
    3011                    ; 400 | if (__FLOAT_FRAC_PART_IS_ZERO(f))                                      
    3012                    ;----------------------------------------------------------------------
    3013 00000016 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    3014 00000018 50DFF36F          BFC       A1, #23, #9           ; [DPU_V7M3_PIPE] |400|  ; [KEEP 32-BIT INS]
    3015 0000001c B908              CBNZ      A1, ||$C$L39||        ; []  ; [ORIG 16-BIT INS]
    3016                            ; BRANCHCC OCCURS {||$C$L39||}   ; [] |400| 
    3017                    ;* --------------------------------------------------------------------------*
    3018                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 401
    3019                    ;----------------------------------------------------------------------
    3020                    ; 401 | return __FP_INFINITE;                                                  
    3021                    ;----------------------------------------------------------------------
    3022 0000001e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    3023 00000020 E010              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    3024                            ; BRANCH OCCURS {||$C$L43||}     ; [] |401| 
    3025                    ;* --------------------------------------------------------------------------*
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   56

    3026 00000022           ||$C$L39||:    
    3027                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 402
    3028                    ;----------------------------------------------------------------------
    3029                    ; 402 | else return __FP_NAN;                                                  
    3030                    ;----------------------------------------------------------------------
    3031 00000022 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    3032 00000024 E00E              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    3033                            ; BRANCH OCCURS {||$C$L43||}     ; [] |402| 
    3034                    ;* --------------------------------------------------------------------------*
    3035 00000026           ||$C$L40||:    
    3036                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 404
    3037                    ;----------------------------------------------------------------------
    3038                    ; 404 | if (__FLOAT_BIASED_EXP_IS_ZERO(f))                                     
    3039                    ;----------------------------------------------------------------------
    3040 00000026 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |404|  ; [ORIG 16-BIT INS]
    3041 00000028 50C7F3C0          UBFX      A1, A1, #23, #8       ; [DPU_V7M3_PIPE] |404|  ; [KEEP 32-BIT INS]
    3042 0000002c B940              CBNZ      A1, ||$C$L42||        ; []  ; [ORIG 16-BIT INS]
    3043                            ; BRANCHCC OCCURS {||$C$L42||}   ; [] |404| 
    3044                    ;* --------------------------------------------------------------------------*
    3045                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 406
    3046                    ;----------------------------------------------------------------------
    3047                    ; 406 | if (__FLOAT_FRAC_PART_IS_ZERO(f))                                      
    3048                    ;----------------------------------------------------------------------
    3049 0000002e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |406|  ; [ORIG 16-BIT INS]
    3050 00000030 50DFF36F          BFC       A1, #23, #9           ; [DPU_V7M3_PIPE] |406|  ; [KEEP 32-BIT INS]
    3051 00000034 B908              CBNZ      A1, ||$C$L41||        ; []  ; [ORIG 16-BIT INS]
    3052                            ; BRANCHCC OCCURS {||$C$L41||}   ; [] |406| 
    3053                    ;* --------------------------------------------------------------------------*
    3054                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 407
    3055                    ;----------------------------------------------------------------------
    3056                    ; 407 | return __FP_ZERO;                                                      
    3057                    ;----------------------------------------------------------------------
    3058 00000036 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    3059 00000038 E004              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    3060                            ; BRANCH OCCURS {||$C$L43||}     ; [] |407| 
    3061                    ;* --------------------------------------------------------------------------*
    3062 0000003a           ||$C$L41||:    
    3063                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 408
    3064                    ;----------------------------------------------------------------------
    3065                    ; 408 | else return __FP_SUBNORMAL;                                            
    3066                    ;----------------------------------------------------------------------
    3067 0000003a 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |408|  ; [KEEP 32-BIT INS]
    3068 0000003e E001              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |408|  ; [ORIG 16-BIT INS]
    3069                            ; BRANCH OCCURS {||$C$L43||}     ; [] |408| 
    3070                    ;* --------------------------------------------------------------------------*
    3071 00000040           ||$C$L42||:    
    3072                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 410
    3073                    ;----------------------------------------------------------------------
    3074                    ; 410 | return __FP_NORMAL;                                                    
    3075                    ;----------------------------------------------------------------------
    3076 00000040 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |410|  ; [KEEP 32-BIT INS]
    3077                    ;* --------------------------------------------------------------------------*
    3078 00000044           ||$C$L43||:    
    3079                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 411
    3080 00000044 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   57

    3081                            .dwcfi  cfa_offset, 0
    3082                    $C$DW$137       .dwtag  DW_TAG_TI_branch
    3083                            .dwattr $C$DW$137, DW_AT_low_pc(0x00)
    3084                            .dwattr $C$DW$137, DW_AT_TI_return
    3085                    
    3086 00000046 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3087                            ; BRANCH OCCURS                  ; [] 
    3088                            .dwattr $C$DW$134, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    3089                            .dwattr $C$DW$134, DW_AT_TI_end_line(0x19b)
    3090                            .dwattr $C$DW$134, DW_AT_TI_end_column(0x01)
    3091                            .dwendentry
    3092                            .dwendtag $C$DW$134
    3093                    
    3094 00000000                   .sect   ".text:__fpclassify"
    3095                            .clink
    3096                            .thumbfunc __fpclassify
    3097 00000000                   .thumb
    3098                            .global __fpclassify
    3099                    
    3100                    $C$DW$138       .dwtag  DW_TAG_subprogram
    3101                            .dwattr $C$DW$138, DW_AT_name("__fpclassify")
    3102                            .dwattr $C$DW$138, DW_AT_low_pc(__fpclassify)
    3103                            .dwattr $C$DW$138, DW_AT_high_pc(0x00)
    3104                            .dwattr $C$DW$138, DW_AT_TI_symbol_name("__fpclassify")
    3105                            .dwattr $C$DW$138, DW_AT_external
    3106                            .dwattr $C$DW$138, DW_AT_type(*$C$DW$T$10)
    3107                            .dwattr $C$DW$138, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    3108                            .dwattr $C$DW$138, DW_AT_TI_begin_line(0x19d)
    3109                            .dwattr $C$DW$138, DW_AT_TI_begin_column(0x25)
    3110                            .dwattr $C$DW$138, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    3111                            .dwattr $C$DW$138, DW_AT_decl_line(0x19d)
    3112                            .dwattr $C$DW$138, DW_AT_decl_column(0x25)
    3113                            .dwattr $C$DW$138, DW_AT_TI_max_frame_size(0x10)
    3114                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 414
    3115                    
    3116                            .dwfde $C$DW$CIE, __fpclassify
    3117                    $C$DW$139       .dwtag  DW_TAG_formal_parameter
    3118                            .dwattr $C$DW$139, DW_AT_name("d")
    3119                            .dwattr $C$DW$139, DW_AT_TI_symbol_name("d")
    3120                            .dwattr $C$DW$139, DW_AT_type(*$C$DW$T$17)
    3121                            .dwattr $C$DW$139, DW_AT_location[DW_OP_regx 0x40]
    3122                    
    3123                    ;----------------------------------------------------------------------
    3124                    ; 413 | _CODE_ACCESS _INLINE_DEFINITION int __fpclassify (double d)            
    3125                    ;----------------------------------------------------------------------
    3126                    
    3127                    ;*****************************************************************************
    3128                    ;* FUNCTION NAME: __fpclassify                                               *
    3129                    ;*                                                                           *
    3130                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
    3131                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR,D0,D0_hi                    *
    3132                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    3133                    ;*****************************************************************************
    3134 00000000           __fpclassify:
    3135                    ;* --------------------------------------------------------------------------*
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   58

    3136                            .dwcfi  cfa_offset, 0
    3137 00000000 B51C              PUSH      {A3, A4, V1, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3138                            .dwcfi  cfa_offset, 16
    3139                            .dwcfi  save_reg_to_mem, 14, -4
    3140                            .dwcfi  save_reg_to_mem, 4, -8
    3141                            .dwcfi  save_reg_to_mem, 3, -12
    3142                            .dwcfi  save_reg_to_mem, 2, -16
    3143                    $C$DW$140       .dwtag  DW_TAG_variable
    3144                            .dwattr $C$DW$140, DW_AT_name("d")
    3145                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("d")
    3146                            .dwattr $C$DW$140, DW_AT_type(*$C$DW$T$17)
    3147                            .dwattr $C$DW$140, DW_AT_location[DW_OP_breg13 0]
    3148                    
    3149 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |414|  ; [KEEP 32-BIT INS]
    3150 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |414|  ; [KEEP 32-BIT INS]
    3151                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 415
    3152                    ;----------------------------------------------------------------------
    3153                    ; 415 | if (__DOUBLE_BIASED_EXP_IS_MAX(d))                                     
    3154                    ;----------------------------------------------------------------------
    3155 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |415|  ; [KEEP 32-BIT INS]
    3156 0000000e 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3157 00000010 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3158 00000012 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3159 00000014 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3160 00000016 0C01              LSRS      A2, A1, #16           ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3161 00000018 70F0F647          MOV       A1, #32752            ; [DPU_V7M3_PIPE] |415|  ; [KEEP 32-BIT INS]
    3162 0000001c 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3163 0000001e 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |415|  ; [KEEP 32-BIT INS]
    3164 00000022 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3165 00000024 D115              BNE       ||$C$L46||            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3166                            ; BRANCHCC OCCURS {||$C$L46||}   ; [] |415| 
    3167                    ;* --------------------------------------------------------------------------*
    3168                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 417
    3169                    ;----------------------------------------------------------------------
    3170                    ; 417 | if (__DOUBLE_FRAC_PART_IS_ZERO(d))                                     
    3171                    ;----------------------------------------------------------------------
    3172 00000026 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |417|  ; [KEEP 32-BIT INS]
    3173 0000002a 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3174 0000002c 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |417|  ; [KEEP 32-BIT INS]
    3175 00000030 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3176 00000032 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3177 00000034 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3178 00000036 481C              LDR       A1, $C$CON5           ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3179 00000038 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3180 0000003a 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |417|  ; [KEEP 32-BIT INS]
    3181 0000003e 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3182 00000040 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3183 00000042 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3184 00000044 D100              BNE       ||$C$L44||            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3185                            ; BRANCHCC OCCURS {||$C$L44||}   ; [] |417| 
    3186                    ;* --------------------------------------------------------------------------*
    3187 00000046 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3188                    ;* --------------------------------------------------------------------------*
    3189 00000048           ||$C$L44||:    
    3190 00000048 D101              BNE       ||$C$L45||            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   59

    3191                            ; BRANCHCC OCCURS {||$C$L45||}   ; [] |417| 
    3192                    ;* --------------------------------------------------------------------------*
    3193                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 418
    3194                    ;----------------------------------------------------------------------
    3195                    ; 418 | return __FP_INFINITE;                                                  
    3196                    ;----------------------------------------------------------------------
    3197 0000004a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    3198 0000004c E02B              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    3199                            ; BRANCH OCCURS {||$C$L51||}     ; [] |418| 
    3200                    ;* --------------------------------------------------------------------------*
    3201 0000004e           ||$C$L45||:    
    3202                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 419
    3203                    ;----------------------------------------------------------------------
    3204                    ; 419 | else return __FP_NAN;                                                  
    3205                    ;----------------------------------------------------------------------
    3206 0000004e 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    3207 00000050 E029              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    3208                            ; BRANCH OCCURS {||$C$L51||}     ; [] |419| 
    3209                    ;* --------------------------------------------------------------------------*
    3210 00000052           ||$C$L46||:    
    3211                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 421
    3212                    ;----------------------------------------------------------------------
    3213                    ; 421 | if (__DOUBLE_BIASED_EXP_IS_ZERO(d))                                    
    3214                    ;----------------------------------------------------------------------
    3215 00000052 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |421|  ; [KEEP 32-BIT INS]
    3216 00000056 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3217 00000058 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3218 0000005a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3219 0000005c 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3220 0000005e 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3221 00000060 0D03              LSRS      A4, A1, #20           ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3222 00000062 70FFF240          MOV       A1, #2047             ; [DPU_V7M3_PIPE] |421|  ; [KEEP 32-BIT INS]
    3223 00000066 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3224 00000068 17C0              ASRS      A1, A1, #31           ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3225 0000006a 4019              ANDS      A2, A2, A4            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3226 0000006c 4010              ANDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3227 0000006e D100              BNE       ||$C$L47||            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3228                            ; BRANCHCC OCCURS {||$C$L47||}   ; [] |421| 
    3229                    ;* --------------------------------------------------------------------------*
    3230 00000070 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3231                    ;* --------------------------------------------------------------------------*
    3232 00000072           ||$C$L47||:    
    3233 00000072 D116              BNE       ||$C$L50||            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3234                            ; BRANCHCC OCCURS {||$C$L50||}   ; [] |421| 
    3235                    ;* --------------------------------------------------------------------------*
    3236                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 423
    3237                    ;----------------------------------------------------------------------
    3238                    ; 423 | if (__DOUBLE_FRAC_PART_IS_ZERO(d))                                     
    3239                    ;----------------------------------------------------------------------
    3240 00000074 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |423|  ; [KEEP 32-BIT INS]
    3241 00000078 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3242 0000007a 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |423|  ; [KEEP 32-BIT INS]
    3243 0000007e 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3244 00000080 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3245 00000082 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   60

    3246 00000084 4808              LDR       A1, $C$CON5           ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3247 00000086 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3248 00000088 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |423|  ; [KEEP 32-BIT INS]
    3249 0000008c 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3250 0000008e 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3251 00000090 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3252 00000092 D100              BNE       ||$C$L48||            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3253                            ; BRANCHCC OCCURS {||$C$L48||}   ; [] |423| 
    3254                    ;* --------------------------------------------------------------------------*
    3255 00000094 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3256                    ;* --------------------------------------------------------------------------*
    3257 00000096           ||$C$L48||:    
    3258 00000096 D101              BNE       ||$C$L49||            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3259                            ; BRANCHCC OCCURS {||$C$L49||}   ; [] |423| 
    3260                    ;* --------------------------------------------------------------------------*
    3261                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 424
    3262                    ;----------------------------------------------------------------------
    3263                    ; 424 | return __FP_ZERO;                                                      
    3264                    ;----------------------------------------------------------------------
    3265 00000098 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    3266 0000009a E004              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    3267                            ; BRANCH OCCURS {||$C$L51||}     ; [] |424| 
    3268                    ;* --------------------------------------------------------------------------*
    3269 0000009c           ||$C$L49||:    
    3270                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 425
    3271                    ;----------------------------------------------------------------------
    3272                    ; 425 | else return __FP_SUBNORMAL;                                            
    3273                    ;----------------------------------------------------------------------
    3274 0000009c 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |425|  ; [KEEP 32-BIT INS]
    3275 000000a0 E001              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |425|  ; [ORIG 16-BIT INS]
    3276                            ; BRANCH OCCURS {||$C$L51||}     ; [] |425| 
    3277                    ;* --------------------------------------------------------------------------*
    3278 000000a2           ||$C$L50||:    
    3279                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 427
    3280                    ;----------------------------------------------------------------------
    3281                    ; 427 | return __FP_NORMAL;                                                    
    3282                    ;----------------------------------------------------------------------
    3283 000000a2 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |427|  ; [KEEP 32-BIT INS]
    3284                    ;* --------------------------------------------------------------------------*
    3285 000000a6           ||$C$L51||:    
    3286                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 428
    3287                    $C$DW$141       .dwtag  DW_TAG_TI_branch
    3288                            .dwattr $C$DW$141, DW_AT_low_pc(0x00)
    3289                            .dwattr $C$DW$141, DW_AT_TI_return
    3290                    
    3291 000000a6 BD1C              POP       {A3, A4, V1, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3292                            .dwcfi  cfa_offset, 0
    3293                            .dwcfi  restore_reg, 4
    3294                            .dwcfi  restore_reg, 3
    3295                            .dwcfi  restore_reg, 2
    3296                            ; BRANCH OCCURS                  ; [] 
    3297                            .dwattr $C$DW$138, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    3298                            .dwattr $C$DW$138, DW_AT_TI_end_line(0x1ac)
    3299                            .dwattr $C$DW$138, DW_AT_TI_end_column(0x01)
    3300                            .dwendentry
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   61

    3301                            .dwendtag $C$DW$138
    3302                    
    3303 00000000                   .sect   ".text:__fpclassifyl"
    3304                            .clink
    3305                            .thumbfunc __fpclassifyl
    3306 00000000                   .thumb
    3307                            .global __fpclassifyl
    3308                    
    3309                    $C$DW$142       .dwtag  DW_TAG_subprogram
    3310                            .dwattr $C$DW$142, DW_AT_name("__fpclassifyl")
    3311                            .dwattr $C$DW$142, DW_AT_low_pc(__fpclassifyl)
    3312                            .dwattr $C$DW$142, DW_AT_high_pc(0x00)
    3313                            .dwattr $C$DW$142, DW_AT_TI_symbol_name("__fpclassifyl")
    3314                            .dwattr $C$DW$142, DW_AT_external
    3315                            .dwattr $C$DW$142, DW_AT_type(*$C$DW$T$10)
    3316                            .dwattr $C$DW$142, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    3317                            .dwattr $C$DW$142, DW_AT_TI_begin_line(0x1ae)
    3318                            .dwattr $C$DW$142, DW_AT_TI_begin_column(0x25)
    3319                            .dwattr $C$DW$142, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    3320                            .dwattr $C$DW$142, DW_AT_decl_line(0x1ae)
    3321                            .dwattr $C$DW$142, DW_AT_decl_column(0x25)
    3322                            .dwattr $C$DW$142, DW_AT_TI_max_frame_size(0x10)
    3323                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 431
    3324                    
    3325                            .dwfde $C$DW$CIE, __fpclassifyl
    3326                    $C$DW$143       .dwtag  DW_TAG_formal_parameter
    3327                            .dwattr $C$DW$143, DW_AT_name("e")
    3328                            .dwattr $C$DW$143, DW_AT_TI_symbol_name("e")
    3329                            .dwattr $C$DW$143, DW_AT_type(*$C$DW$T$18)
    3330                            .dwattr $C$DW$143, DW_AT_location[DW_OP_regx 0x40]
    3331                    
    3332                    ;----------------------------------------------------------------------
    3333                    ; 430 | _CODE_ACCESS _INLINE_DEFINITION int __fpclassifyl(long double e)       
    3334                    ;----------------------------------------------------------------------
    3335                    
    3336                    ;*****************************************************************************
    3337                    ;* FUNCTION NAME: __fpclassifyl                                              *
    3338                    ;*                                                                           *
    3339                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
    3340                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR,D0,D0_hi                    *
    3341                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    3342                    ;*****************************************************************************
    3343 00000000           __fpclassifyl:
    3344                    ;* --------------------------------------------------------------------------*
    3345                            .dwcfi  cfa_offset, 0
    3346 00000000 B51C              PUSH      {A3, A4, V1, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3347                            .dwcfi  cfa_offset, 16
    3348                            .dwcfi  save_reg_to_mem, 14, -4
    3349                            .dwcfi  save_reg_to_mem, 4, -8
    3350                            .dwcfi  save_reg_to_mem, 3, -12
    3351                            .dwcfi  save_reg_to_mem, 2, -16
    3352                    $C$DW$144       .dwtag  DW_TAG_variable
    3353                            .dwattr $C$DW$144, DW_AT_name("e")
    3354                            .dwattr $C$DW$144, DW_AT_TI_symbol_name("e")
    3355                            .dwattr $C$DW$144, DW_AT_type(*$C$DW$T$18)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   62

    3356                            .dwattr $C$DW$144, DW_AT_location[DW_OP_breg13 0]
    3357                    
    3358 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |431|  ; [KEEP 32-BIT INS]
    3359 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |431|  ; [KEEP 32-BIT INS]
    3360                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 432
    3361                    ;----------------------------------------------------------------------
    3362                    ; 432 | if (__LDOUBLE_BIASED_EXP_IS_MAX(e))                                    
    3363                    ;----------------------------------------------------------------------
    3364 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    3365 0000000e 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3366 00000010 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3367 00000012 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3368 00000014 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3369 00000016 0C01              LSRS      A2, A1, #16           ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3370 00000018 70F0F647          MOV       A1, #32752            ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    3371 0000001c 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3372 0000001e 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    3373 00000022 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3374 00000024 D115              BNE       ||$C$L54||            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3375                            ; BRANCHCC OCCURS {||$C$L54||}   ; [] |432| 
    3376                    ;* --------------------------------------------------------------------------*
    3377                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 434
    3378                    ;----------------------------------------------------------------------
    3379                    ; 434 | if (__LDOUBLE_FRAC_PART_IS_ZERO(e))                                    
    3380                    ;----------------------------------------------------------------------
    3381 00000026 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |434|  ; [KEEP 32-BIT INS]
    3382 0000002a 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3383 0000002c 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |434|  ; [KEEP 32-BIT INS]
    3384 00000030 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3385 00000032 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3386 00000034 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3387 00000036 481C              LDR       A1, $C$CON6           ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3388 00000038 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3389 0000003a 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |434|  ; [KEEP 32-BIT INS]
    3390 0000003e 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3391 00000040 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3392 00000042 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3393 00000044 D100              BNE       ||$C$L52||            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3394                            ; BRANCHCC OCCURS {||$C$L52||}   ; [] |434| 
    3395                    ;* --------------------------------------------------------------------------*
    3396 00000046 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3397                    ;* --------------------------------------------------------------------------*
    3398 00000048           ||$C$L52||:    
    3399 00000048 D101              BNE       ||$C$L53||            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3400                            ; BRANCHCC OCCURS {||$C$L53||}   ; [] |434| 
    3401                    ;* --------------------------------------------------------------------------*
    3402                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 435
    3403                    ;----------------------------------------------------------------------
    3404                    ; 435 | return __FP_INFINITE;                                                  
    3405                    ;----------------------------------------------------------------------
    3406 0000004a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    3407 0000004c E02B              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    3408                            ; BRANCH OCCURS {||$C$L59||}     ; [] |435| 
    3409                    ;* --------------------------------------------------------------------------*
    3410 0000004e           ||$C$L53||:    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   63

    3411                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 436
    3412                    ;----------------------------------------------------------------------
    3413                    ; 436 | else return __FP_NAN;                                                  
    3414                    ;----------------------------------------------------------------------
    3415 0000004e 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    3416 00000050 E029              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    3417                            ; BRANCH OCCURS {||$C$L59||}     ; [] |436| 
    3418                    ;* --------------------------------------------------------------------------*
    3419 00000052           ||$C$L54||:    
    3420                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 438
    3421                    ;----------------------------------------------------------------------
    3422                    ; 438 | if (__LDOUBLE_BIASED_EXP_IS_ZERO(e))                                   
    3423                    ;----------------------------------------------------------------------
    3424 00000052 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |438|  ; [KEEP 32-BIT INS]
    3425 00000056 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3426 00000058 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3427 0000005a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3428 0000005c 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3429 0000005e 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3430 00000060 0D03              LSRS      A4, A1, #20           ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3431 00000062 70FFF240          MOV       A1, #2047             ; [DPU_V7M3_PIPE] |438|  ; [KEEP 32-BIT INS]
    3432 00000066 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3433 00000068 17C0              ASRS      A1, A1, #31           ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3434 0000006a 4019              ANDS      A2, A2, A4            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3435 0000006c 4010              ANDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3436 0000006e D100              BNE       ||$C$L55||            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3437                            ; BRANCHCC OCCURS {||$C$L55||}   ; [] |438| 
    3438                    ;* --------------------------------------------------------------------------*
    3439 00000070 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3440                    ;* --------------------------------------------------------------------------*
    3441 00000072           ||$C$L55||:    
    3442 00000072 D116              BNE       ||$C$L58||            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3443                            ; BRANCHCC OCCURS {||$C$L58||}   ; [] |438| 
    3444                    ;* --------------------------------------------------------------------------*
    3445                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 440
    3446                    ;----------------------------------------------------------------------
    3447                    ; 440 | if (__LDOUBLE_FRAC_PART_IS_ZERO(e))                                    
    3448                    ;----------------------------------------------------------------------
    3449 00000074 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |440|  ; [KEEP 32-BIT INS]
    3450 00000078 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3451 0000007a 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |440|  ; [KEEP 32-BIT INS]
    3452 0000007e 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3453 00000080 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3454 00000082 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3455 00000084 4808              LDR       A1, $C$CON6           ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3456 00000086 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3457 00000088 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |440|  ; [KEEP 32-BIT INS]
    3458 0000008c 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3459 0000008e 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3460 00000090 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3461 00000092 D100              BNE       ||$C$L56||            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3462                            ; BRANCHCC OCCURS {||$C$L56||}   ; [] |440| 
    3463                    ;* --------------------------------------------------------------------------*
    3464 00000094 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3465                    ;* --------------------------------------------------------------------------*
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   64

    3466 00000096           ||$C$L56||:    
    3467 00000096 D101              BNE       ||$C$L57||            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3468                            ; BRANCHCC OCCURS {||$C$L57||}   ; [] |440| 
    3469                    ;* --------------------------------------------------------------------------*
    3470                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 441
    3471                    ;----------------------------------------------------------------------
    3472                    ; 441 | return __FP_ZERO;                                                      
    3473                    ;----------------------------------------------------------------------
    3474 00000098 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |441|  ; [ORIG 16-BIT INS]
    3475 0000009a E004              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |441|  ; [ORIG 16-BIT INS]
    3476                            ; BRANCH OCCURS {||$C$L59||}     ; [] |441| 
    3477                    ;* --------------------------------------------------------------------------*
    3478 0000009c           ||$C$L57||:    
    3479                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 442
    3480                    ;----------------------------------------------------------------------
    3481                    ; 442 | else return __FP_SUBNORMAL;                                            
    3482                    ;----------------------------------------------------------------------
    3483 0000009c 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |442|  ; [KEEP 32-BIT INS]
    3484 000000a0 E001              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    3485                            ; BRANCH OCCURS {||$C$L59||}     ; [] |442| 
    3486                    ;* --------------------------------------------------------------------------*
    3487 000000a2           ||$C$L58||:    
    3488                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 444
    3489                    ;----------------------------------------------------------------------
    3490                    ; 444 | return __FP_NORMAL;                                                    
    3491                    ;----------------------------------------------------------------------
    3492 000000a2 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |444|  ; [KEEP 32-BIT INS]
    3493                    ;* --------------------------------------------------------------------------*
    3494 000000a6           ||$C$L59||:    
    3495                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 445
    3496                    $C$DW$145       .dwtag  DW_TAG_TI_branch
    3497                            .dwattr $C$DW$145, DW_AT_low_pc(0x00)
    3498                            .dwattr $C$DW$145, DW_AT_TI_return
    3499                    
    3500 000000a6 BD1C              POP       {A3, A4, V1, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3501                            .dwcfi  cfa_offset, 0
    3502                            .dwcfi  restore_reg, 4
    3503                            .dwcfi  restore_reg, 3
    3504                            .dwcfi  restore_reg, 2
    3505                            ; BRANCH OCCURS                  ; [] 
    3506                            .dwattr $C$DW$142, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    3507                            .dwattr $C$DW$142, DW_AT_TI_end_line(0x1bd)
    3508                            .dwattr $C$DW$142, DW_AT_TI_end_column(0x01)
    3509                            .dwendentry
    3510                            .dwendtag $C$DW$142
    3511                    
    3512 00000000                   .sect   ".text"
    3513                            .clink
    3514                            .thumbfunc main
    3515 00000000                   .thumb
    3516                            .global main
    3517                    
    3518                    $C$DW$146       .dwtag  DW_TAG_subprogram
    3519                            .dwattr $C$DW$146, DW_AT_name("main")
    3520                            .dwattr $C$DW$146, DW_AT_low_pc(main)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   65

    3521                            .dwattr $C$DW$146, DW_AT_high_pc(0x00)
    3522                            .dwattr $C$DW$146, DW_AT_TI_symbol_name("main")
    3523                            .dwattr $C$DW$146, DW_AT_external
    3524                            .dwattr $C$DW$146, DW_AT_type(*$C$DW$T$10)
    3525                            .dwattr $C$DW$146, DW_AT_TI_begin_file("../MAIN.c")
    3526                            .dwattr $C$DW$146, DW_AT_TI_begin_line(0x7d)
    3527                            .dwattr $C$DW$146, DW_AT_TI_begin_column(0x05)
    3528                            .dwattr $C$DW$146, DW_AT_decl_file("../MAIN.c")
    3529                            .dwattr $C$DW$146, DW_AT_decl_line(0x7d)
    3530                            .dwattr $C$DW$146, DW_AT_decl_column(0x05)
    3531                            .dwattr $C$DW$146, DW_AT_TI_max_frame_size(0x08)
    3532                            .dwpsn  file "../MAIN.c",line 125,column 15,is_stmt,address main,isa 1
    3533                    
    3534                            .dwfde $C$DW$CIE, main
    3535                    ;----------------------------------------------------------------------
    3536                    ; 125 | int main(void){                                                        
    3537                    ;----------------------------------------------------------------------
    3538                    
    3539                    ;*****************************************************************************
    3540                    ;* FUNCTION NAME: main                                                       *
    3541                    ;*                                                                           *
    3542                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    3543                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    3544                    ;*                           FPEXC,FPSCR                                     *
    3545                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    3546                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    3547                    ;*                           FPEXC,FPSCR                                     *
    3548                    ;*   Local Frame Size  : 0 Args + 0 Auto + 4 Save = 4 byte                   *
    3549                    ;*****************************************************************************
    3550 00000000           main:
    3551                    ;* --------------------------------------------------------------------------*
    3552                            .dwcfi  cfa_offset, 0
    3553 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3554                            .dwcfi  cfa_offset, 8
    3555                            .dwcfi  save_reg_to_mem, 14, -4
    3556                            .dwcfi  save_reg_to_mem, 3, -8
    3557                            .dwpsn  file "../MAIN.c",line 127,column 5,is_stmt,isa 1
    3558                    ;----------------------------------------------------------------------
    3559                    ; 127 | StartCritical();                                                       
    3560                    ;----------------------------------------------------------------------
    3561                    $C$DW$147       .dwtag  DW_TAG_TI_branch
    3562                            .dwattr $C$DW$147, DW_AT_low_pc(0x00)
    3563                            .dwattr $C$DW$147, DW_AT_name("StartCritical")
    3564                            .dwattr $C$DW$147, DW_AT_TI_call
    3565                    
    3566 00000002 FFFEF7FF!         BL        StartCritical         ; [DPU_V7M3_PIPE] |127|  ; [KEEP 32-BIT INS]
    3567                            ; CALL OCCURS {StartCritical }   ; [] |127| 
    3568                            .dwpsn  file "../MAIN.c",line 129,column 5,is_stmt,isa 1
    3569                    ;----------------------------------------------------------------------
    3570                    ; 129 | Clock_Init(4); //80M                                                   
    3571                    ;----------------------------------------------------------------------
    3572 00000006 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |129|  ; [ORIG 16-BIT INS]
    3573                    $C$DW$148       .dwtag  DW_TAG_TI_branch
    3574                            .dwattr $C$DW$148, DW_AT_low_pc(0x00)
    3575                            .dwattr $C$DW$148, DW_AT_name("Clock_Init")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   66

    3576                            .dwattr $C$DW$148, DW_AT_TI_call
    3577                    
    3578 00000008 FFFEF7FF!         BL        Clock_Init            ; [DPU_V7M3_PIPE] |129|  ; [KEEP 32-BIT INS]
    3579                            ; CALL OCCURS {Clock_Init }      ; [] |129| 
    3580                            .dwpsn  file "../MAIN.c",line 130,column 5,is_stmt,isa 1
    3581                    ;----------------------------------------------------------------------
    3582                    ; 130 | SYSCTL_RCGCQEI_R   = 0x03;            // ativa os 2 modulos QEI (envio
    3583                    ;     | clock para cada um)                                                    
    3584                    ;----------------------------------------------------------------------
    3585 0000000c 4969              LDR       A2, $C$CON7           ; [DPU_V7M3_PIPE] |130|  ; [ORIG 16-BIT INS]
    3586 0000000e 2003              MOVS      A1, #3                ; [DPU_V7M3_PIPE] |130|  ; [ORIG 16-BIT INS]
    3587 00000010 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |130|  ; [ORIG 16-BIT INS]
    3588                            .dwpsn  file "../MAIN.c",line 131,column 5,is_stmt,isa 1
    3589                    ;----------------------------------------------------------------------
    3590                    ; 131 | SYSCTL_RCGCGPIO_R  = 0x0E;            // clock para port D e C e B     
    3591                    ;----------------------------------------------------------------------
    3592 00000012 4969              LDR       A2, $C$CON8           ; [DPU_V7M3_PIPE] |131|  ; [ORIG 16-BIT INS]
    3593 00000014 200E              MOVS      A1, #14               ; [DPU_V7M3_PIPE] |131|  ; [ORIG 16-BIT INS]
    3594 00000016 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |131|  ; [ORIG 16-BIT INS]
    3595                            .dwpsn  file "../MAIN.c",line 132,column 5,is_stmt,isa 1
    3596                    ;----------------------------------------------------------------------
    3597                    ; 132 | PORTB_INIT();                                                          
    3598                    ;----------------------------------------------------------------------
    3599                    $C$DW$149       .dwtag  DW_TAG_TI_branch
    3600                            .dwattr $C$DW$149, DW_AT_low_pc(0x00)
    3601                            .dwattr $C$DW$149, DW_AT_name("PORTB_INIT")
    3602                            .dwattr $C$DW$149, DW_AT_TI_call
    3603                    
    3604 00000018 FFFEF7FF!         BL        PORTB_INIT            ; [DPU_V7M3_PIPE] |132|  ; [KEEP 32-BIT INS]
    3605                            ; CALL OCCURS {PORTB_INIT }      ; [] |132| 
    3606                            .dwpsn  file "../MAIN.c",line 133,column 5,is_stmt,isa 1
    3607                    ;----------------------------------------------------------------------
    3608                    ; 133 | QEI_INIT();                                                            
    3609                    ;----------------------------------------------------------------------
    3610                    $C$DW$150       .dwtag  DW_TAG_TI_branch
    3611                            .dwattr $C$DW$150, DW_AT_low_pc(0x00)
    3612                            .dwattr $C$DW$150, DW_AT_name("QEI_INIT")
    3613                            .dwattr $C$DW$150, DW_AT_TI_call
    3614                    
    3615 0000001c FFFEF7FF!         BL        QEI_INIT              ; [DPU_V7M3_PIPE] |133|  ; [KEEP 32-BIT INS]
    3616                            ; CALL OCCURS {QEI_INIT }        ; [] |133| 
    3617                            .dwpsn  file "../MAIN.c",line 134,column 5,is_stmt,isa 1
    3618                    ;----------------------------------------------------------------------
    3619                    ; 134 | PORTC_INIT();                                                          
    3620                    ;----------------------------------------------------------------------
    3621                    $C$DW$151       .dwtag  DW_TAG_TI_branch
    3622                            .dwattr $C$DW$151, DW_AT_low_pc(0x00)
    3623                            .dwattr $C$DW$151, DW_AT_name("PORTC_INIT")
    3624                            .dwattr $C$DW$151, DW_AT_TI_call
    3625                    
    3626 00000020 FFFEF7FF!         BL        PORTC_INIT            ; [DPU_V7M3_PIPE] |134|  ; [KEEP 32-BIT INS]
    3627                            ; CALL OCCURS {PORTC_INIT }      ; [] |134| 
    3628                            .dwpsn  file "../MAIN.c",line 135,column 5,is_stmt,isa 1
    3629                    ;----------------------------------------------------------------------
    3630                    ; 135 | PORTD_INIT();                                                          
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   67

    3631                    ;----------------------------------------------------------------------
    3632                    $C$DW$152       .dwtag  DW_TAG_TI_branch
    3633                            .dwattr $C$DW$152, DW_AT_low_pc(0x00)
    3634                            .dwattr $C$DW$152, DW_AT_name("PORTD_INIT")
    3635                            .dwattr $C$DW$152, DW_AT_TI_call
    3636                    
    3637 00000024 FFFEF7FF!         BL        PORTD_INIT            ; [DPU_V7M3_PIPE] |135|  ; [KEEP 32-BIT INS]
    3638                            ; CALL OCCURS {PORTD_INIT }      ; [] |135| 
    3639                            .dwpsn  file "../MAIN.c",line 136,column 5,is_stmt,isa 1
    3640                    ;----------------------------------------------------------------------
    3641                    ; 136 | PortE_Init();                                                          
    3642                    ;----------------------------------------------------------------------
    3643                    $C$DW$153       .dwtag  DW_TAG_TI_branch
    3644                            .dwattr $C$DW$153, DW_AT_low_pc(0x00)
    3645                            .dwattr $C$DW$153, DW_AT_name("PortE_Init")
    3646                            .dwattr $C$DW$153, DW_AT_TI_call
    3647                    
    3648 00000028 FFFEF7FF!         BL        PortE_Init            ; [DPU_V7M3_PIPE] |136|  ; [KEEP 32-BIT INS]
    3649                            ; CALL OCCURS {PortE_Init }      ; [] |136| 
    3650                    ;* --------------------------------------------------------------------------*
    3651                            .dwpsn  file "../MAIN.c",line 137,column 5,is_stmt,isa 1
    3652                    ;----------------------------------------------------------------------
    3653                    ; 137 | PORTF_INIT();                                                          
    3654                    ;----------------------------------------------------------------------
    3655                    $C$DW$154       .dwtag  DW_TAG_TI_branch
    3656                            .dwattr $C$DW$154, DW_AT_low_pc(0x00)
    3657                            .dwattr $C$DW$154, DW_AT_name("PORTF_INIT")
    3658                            .dwattr $C$DW$154, DW_AT_TI_call
    3659                    
    3660 0000002c FFFEF7FF!         BL        PORTF_INIT            ; [DPU_V7M3_PIPE] |137|  ; [KEEP 32-BIT INS]
    3661                            ; CALL OCCURS {PORTF_INIT }      ; [] |137| 
    3662                            .dwpsn  file "../MAIN.c",line 138,column 5,is_stmt,isa 1
    3663                    ;----------------------------------------------------------------------
    3664                    ; 138 | UART_Init();                                                           
    3665                    ;----------------------------------------------------------------------
    3666                    $C$DW$155       .dwtag  DW_TAG_TI_branch
    3667                            .dwattr $C$DW$155, DW_AT_low_pc(0x00)
    3668                            .dwattr $C$DW$155, DW_AT_name("UART_Init")
    3669                            .dwattr $C$DW$155, DW_AT_TI_call
    3670                    
    3671 00000030 FFFEF7FF!         BL        UART_Init             ; [DPU_V7M3_PIPE] |138|  ; [KEEP 32-BIT INS]
    3672                            ; CALL OCCURS {UART_Init }       ; [] |138| 
    3673                            .dwpsn  file "../MAIN.c",line 139,column 5,is_stmt,isa 1
    3674                    ;----------------------------------------------------------------------
    3675                    ; 139 | ADC_Init();                                                            
    3676                    ;----------------------------------------------------------------------
    3677                    $C$DW$156       .dwtag  DW_TAG_TI_branch
    3678                            .dwattr $C$DW$156, DW_AT_low_pc(0x00)
    3679                            .dwattr $C$DW$156, DW_AT_name("ADC_Init")
    3680                            .dwattr $C$DW$156, DW_AT_TI_call
    3681                    
    3682 00000034 FFFEF7FF!         BL        ADC_Init              ; [DPU_V7M3_PIPE] |139|  ; [KEEP 32-BIT INS]
    3683                            ; CALL OCCURS {ADC_Init }        ; [] |139| 
    3684                            .dwpsn  file "../MAIN.c",line 140,column 5,is_stmt,isa 1
    3685                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   68

    3686                    ; 140 | PWM1_1_Init(80000000/FREQ_PWM,(800000/FREQ_PWM)*(DUTY)-1);             
    3687                    ;----------------------------------------------------------------------
    3688 00000038 4861              LDR       A1, $C$CON10          ; [DPU_V7M3_PIPE] |140|  ; [ORIG 16-BIT INS]
    3689 0000003a 4962              LDR       A2, $C$CON12          ; [DPU_V7M3_PIPE] |140|  ; [ORIG 16-BIT INS]
    3690 0000003c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |140|  ; [ORIG 16-BIT INS]
    3691 0000003e F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |140|  ; [KEEP 32-BIT INS]
    3692 00000042 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |140|  ; [KEEP 32-BIT INS]
    3693 00000046 48BC              LDR       A1, $C$CON11          ; [DPU_V7M3_PIPE] |140|  ; [ORIG 16-BIT INS]
    3694 00000048 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |140|  ; [KEEP 32-BIT INS]
    3695 0000004c 1AC0EEB8          VCVT.F32.S32 S2, S0             ; [DPU_MERLIN_PIPE] |140|  ; [KEEP 32-BIT INS]
    3696 00000050 0A00EEB7          VMOV.F32  S0, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |140|  ; [KEEP 32-BIT INS]
    3697 00000054 0A81EE10          VNMLS.F32 S0, S1, S2            ; [DPU_MERLIN_PIPE] |140|  ; [KEEP 32-BIT INS]
    3698 00000058 4859              LDR       A1, $C$CON10          ; [DPU_V7M3_PIPE] |140|  ; [ORIG 16-BIT INS]
    3699 0000005a 4958              LDR       A2, $C$CON9           ; [DPU_V7M3_PIPE] |140|  ; [ORIG 16-BIT INS]
    3700 0000005c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |140|  ; [ORIG 16-BIT INS]
    3701 0000005e 0AC0EEBD          VCVT.S32.F32 S0, S0             ; [DPU_MERLIN_PIPE] |140|  ; [KEEP 32-BIT INS]
    3702 00000062 F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |140|  ; [KEEP 32-BIT INS]
    3703 00000066 1A10EE10          VMOV      A2, S0                ; [DPU_MERLIN_PIPE] |140|  ; [KEEP 32-BIT INS]
    3704 0000006a B280              UXTH      A1, A1                ; [DPU_V7M3_PIPE] |140|  ; [ORIG 16-BIT INS]
    3705 0000006c B289              UXTH      A2, A2                ; [DPU_V7M3_PIPE] |140|  ; [ORIG 16-BIT INS]
    3706                    $C$DW$157       .dwtag  DW_TAG_TI_branch
    3707                            .dwattr $C$DW$157, DW_AT_low_pc(0x00)
    3708                            .dwattr $C$DW$157, DW_AT_name("PWM1_1_Init")
    3709                            .dwattr $C$DW$157, DW_AT_TI_call
    3710                    
    3711 0000006e FFFEF7FF!         BL        PWM1_1_Init           ; [DPU_V7M3_PIPE] |140|  ; [KEEP 32-BIT INS]
    3712                            ; CALL OCCURS {PWM1_1_Init }     ; [] |140| 
    3713                            .dwpsn  file "../MAIN.c",line 141,column 5,is_stmt,isa 1
    3714                    ;----------------------------------------------------------------------
    3715                    ; 141 | Timer0A_Init(80000000/FREQ_AD);                                        
    3716                    ;----------------------------------------------------------------------
    3717 00000072 4855              LDR       A1, $C$CON13          ; [DPU_V7M3_PIPE] |141|  ; [ORIG 16-BIT INS]
    3718 00000074 4951              LDR       A2, $C$CON9           ; [DPU_V7M3_PIPE] |141|  ; [ORIG 16-BIT INS]
    3719 00000076 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |141|  ; [ORIG 16-BIT INS]
    3720 00000078 F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |141|  ; [KEEP 32-BIT INS]
    3721                    $C$DW$158       .dwtag  DW_TAG_TI_branch
    3722                            .dwattr $C$DW$158, DW_AT_low_pc(0x00)
    3723                            .dwattr $C$DW$158, DW_AT_name("Timer0A_Init")
    3724                            .dwattr $C$DW$158, DW_AT_TI_call
    3725                    
    3726 0000007c FFFEF7FF!         BL        Timer0A_Init          ; [DPU_V7M3_PIPE] |141|  ; [KEEP 32-BIT INS]
    3727                            ; CALL OCCURS {Timer0A_Init }    ; [] |141| 
    3728                            .dwpsn  file "../MAIN.c",line 143,column 5,is_stmt,isa 1
    3729                    ;----------------------------------------------------------------------
    3730                    ; 143 | comando='0';                                                           
    3731                    ;----------------------------------------------------------------------
    3732 00000080 4952              LDR       A2, $C$CON14          ; [DPU_V7M3_PIPE] |143|  ; [ORIG 16-BIT INS]
    3733 00000082 2030              MOVS      A1, #48               ; [DPU_V7M3_PIPE] |143|  ; [ORIG 16-BIT INS]
    3734 00000084 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |143|  ; [ORIG 16-BIT INS]
    3735                            .dwpsn  file "../MAIN.c",line 144,column 5,is_stmt,isa 1
    3736                    ;----------------------------------------------------------------------
    3737                    ; 144 | PWM1_1_CTL_R  |= 0x01;           //  start PWM1_GEN1                   
    3738                    ;----------------------------------------------------------------------
    3739 00000086 4952              LDR       A2, $C$CON15          ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3740 00000088 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   69

    3741 0000008a 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |144|  ; [KEEP 32-BIT INS]
    3742 0000008e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3743                            .dwpsn  file "../MAIN.c",line 145,column 5,is_stmt,isa 1
    3744                    ;----------------------------------------------------------------------
    3745                    ; 145 | TIMER0_CTL_R   = 0x01;                                                 
    3746                    ;----------------------------------------------------------------------
    3747 00000090 4950              LDR       A2, $C$CON16          ; [DPU_V7M3_PIPE] |145|  ; [ORIG 16-BIT INS]
    3748 00000092 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |145|  ; [ORIG 16-BIT INS]
    3749 00000094 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |145|  ; [ORIG 16-BIT INS]
    3750                            .dwpsn  file "../MAIN.c",line 146,column 5,is_stmt,isa 1
    3751                    ;----------------------------------------------------------------------
    3752                    ; 146 | QEI0_CTL_R    |= 0x1;                                                  
    3753                    ;----------------------------------------------------------------------
    3754 00000096 4950              LDR       A2, $C$CON17          ; [DPU_V7M3_PIPE] |146|  ; [ORIG 16-BIT INS]
    3755 00000098 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |146|  ; [ORIG 16-BIT INS]
    3756 0000009a 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |146|  ; [KEEP 32-BIT INS]
    3757 0000009e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |146|  ; [ORIG 16-BIT INS]
    3758                            .dwpsn  file "../MAIN.c",line 147,column 5,is_stmt,isa 1
    3759                    ;----------------------------------------------------------------------
    3760                    ; 147 | QEI1_CTL_R    |= 0x1;                                                  
    3761                    ;----------------------------------------------------------------------
    3762 000000a0 494E              LDR       A2, $C$CON18          ; [DPU_V7M3_PIPE] |147|  ; [ORIG 16-BIT INS]
    3763 000000a2 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |147|  ; [ORIG 16-BIT INS]
    3764 000000a4 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |147|  ; [KEEP 32-BIT INS]
    3765 000000a8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |147|  ; [ORIG 16-BIT INS]
    3766                            .dwpsn  file "../MAIN.c",line 148,column 5,is_stmt,isa 1
    3767                    ;----------------------------------------------------------------------
    3768                    ; 148 | QEI1_POS_R     = 32000;       // 1seg                                  
    3769                    ;----------------------------------------------------------------------
    3770 000000aa 49A4              LDR       A2, $C$CON19          ; [DPU_V7M3_PIPE] |148|  ; [ORIG 16-BIT INS]
    3771 000000ac 40FAF44F          MOV       A1, #32000            ; [DPU_V7M3_PIPE] |148|  ; [KEEP 32-BIT INS]
    3772 000000b0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |148|  ; [ORIG 16-BIT INS]
    3773                            .dwpsn  file "../MAIN.c",line 149,column 5,is_stmt,isa 1
    3774                    ;----------------------------------------------------------------------
    3775                    ; 149 | QEI0_POS_R     =(80-1)*4.5*3;                                          
    3776                    ;----------------------------------------------------------------------
    3777 000000b2 494B              LDR       A2, $C$CON20          ; [DPU_V7M3_PIPE] |149|  ; [ORIG 16-BIT INS]
    3778 000000b4 402AF240          MOV       A1, #1066             ; [DPU_V7M3_PIPE] |149|  ; [KEEP 32-BIT INS]
    3779 000000b8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |149|  ; [ORIG 16-BIT INS]
    3780                            .dwpsn  file "../MAIN.c",line 150,column 5,is_stmt,isa 1
    3781                    ;----------------------------------------------------------------------
    3782                    ; 150 | PWM1_ENABLE_R |= 0xC;                                                  
    3783                    ;----------------------------------------------------------------------
    3784 000000ba 49A1              LDR       A2, $C$CON21          ; [DPU_V7M3_PIPE] |150|  ; [ORIG 16-BIT INS]
    3785 000000bc 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |150|  ; [ORIG 16-BIT INS]
    3786 000000be 000CF040          ORR       A1, A1, #12           ; [DPU_V7M3_PIPE] |150|  ; [KEEP 32-BIT INS]
    3787 000000c2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |150|  ; [ORIG 16-BIT INS]
    3788                            .dwpsn  file "../MAIN.c",line 153,column 5,is_stmt,isa 1
    3789                    ;----------------------------------------------------------------------
    3790                    ; 153 | EnableInterrupts();                                                    
    3791                    ;----------------------------------------------------------------------
    3792                    $C$DW$159       .dwtag  DW_TAG_TI_branch
    3793                            .dwattr $C$DW$159, DW_AT_low_pc(0x00)
    3794                            .dwattr $C$DW$159, DW_AT_name("EnableInterrupts")
    3795                            .dwattr $C$DW$159, DW_AT_TI_call
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   70

    3796                    
    3797 000000c4 FFFEF7FF!         BL        EnableInterrupts      ; [DPU_V7M3_PIPE] |153|  ; [KEEP 32-BIT INS]
    3798                            ; CALL OCCURS {EnableInterrupts }  ; [] |153| 
    3799                            .dwpsn  file "../MAIN.c",line 154,column 5,is_stmt,isa 1
    3800                    ;----------------------------------------------------------------------
    3801                    ; 154 | EndCritical();                                                         
    3802                    ;----------------------------------------------------------------------
    3803                    $C$DW$160       .dwtag  DW_TAG_TI_branch
    3804                            .dwattr $C$DW$160, DW_AT_low_pc(0x00)
    3805                            .dwattr $C$DW$160, DW_AT_name("EndCritical")
    3806                            .dwattr $C$DW$160, DW_AT_TI_call
    3807                    
    3808 000000c8 FFFEF7FF!         BL        EndCritical           ; [DPU_V7M3_PIPE] |154|  ; [KEEP 32-BIT INS]
    3809                            ; CALL OCCURS {EndCritical }     ; [] |154| 
    3810                            .dwpsn  file "../MAIN.c",line 157,column 9,is_stmt,isa 1
    3811                    ;----------------------------------------------------------------------
    3812                    ; 157 | wc=400;                                                                
    3813                    ;----------------------------------------------------------------------
    3814 000000cc 4835              LDR       A1, $C$FL1            ; [DPU_V7M3_PIPE] |157|  ; [ORIG 16-BIT INS]
    3815 000000ce 4945              LDR       A2, $C$CON22          ; [DPU_V7M3_PIPE] |157|  ; [ORIG 16-BIT INS]
    3816 000000d0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |157|  ; [ORIG 16-BIT INS]
    3817                            .dwpsn  file "../MAIN.c",line 158,column 9,is_stmt,isa 1
    3818                    ;----------------------------------------------------------------------
    3819                    ; 158 | a = wc*Ts*0.5;                                                         
    3820                    ;----------------------------------------------------------------------
    3821 000000d2 48CA              LDR       A1, $C$CON24          ; [DPU_V7M3_PIPE] |158|  ; [ORIG 16-BIT INS]
    3822 000000d4 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |158|  ; [KEEP 32-BIT INS]
    3823 000000d8 4842              LDR       A1, $C$CON22          ; [DPU_V7M3_PIPE] |158|  ; [ORIG 16-BIT INS]
    3824 000000da 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |158|  ; [KEEP 32-BIT INS]
    3825 000000de 4842              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |158|  ; [ORIG 16-BIT INS]
    3826 000000e0 0A20EE20          VMUL.F32  S0, S0, S1            ; [DPU_MERLIN_PIPE] |158|  ; [KEEP 32-BIT INS]
    3827 000000e4 0A00EEF6          VMOV.F32  S1, #5.00000000000000000000e-01 ; [DPU_MERLIN_PIPE] |158|  ; [KEEP 32-BIT INS]
    3828 000000e8 0A80EE20          VMUL.F32  S0, S1, S0            ; [DPU_MERLIN_PIPE] |158|  ; [KEEP 32-BIT INS]
    3829 000000ec 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |158|  ; [KEEP 32-BIT INS]
    3830                            .dwpsn  file "../MAIN.c",line 159,column 9,is_stmt,isa 1
    3831                    ;----------------------------------------------------------------------
    3832                    ; 159 | A = a/(1+a);                                                           
    3833                    ;----------------------------------------------------------------------
    3834 000000f0 483D              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |159|  ; [ORIG 16-BIT INS]
    3835 000000f2 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |159|  ; [KEEP 32-BIT INS]
    3836 000000f6 483C              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |159|  ; [ORIG 16-BIT INS]
    3837 000000f8 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |159|  ; [KEEP 32-BIT INS]
    3838 000000fc 1A00EEB7          VMOV.F32  S2, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |159|  ; [KEEP 32-BIT INS]
    3839 00000100 0A01EE30          VADD.F32  S0, S0, S2            ; [DPU_MERLIN_PIPE] |159|  ; [KEEP 32-BIT INS]
    3840 00000104 0A80EE80          VDIV.F32  S0, S1, S0            ; [DPU_MERLIN_PIPE] |159|  ; [KEEP 32-BIT INS]
    3841 00000108 48C6              LDR       A1, $C$CON25          ; [DPU_V7M3_PIPE] |159|  ; [ORIG 16-BIT INS]
    3842 0000010a 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |159|  ; [KEEP 32-BIT INS]
    3843                            .dwpsn  file "../MAIN.c",line 160,column 9,is_stmt,isa 1
    3844                    ;----------------------------------------------------------------------
    3845                    ; 160 | B = (a-1)/(1+a);                                                       
    3846                    ;----------------------------------------------------------------------
    3847 0000010e 4836              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |160|  ; [ORIG 16-BIT INS]
    3848 00000110 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |160|  ; [KEEP 32-BIT INS]
    3849 00000114 4834              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |160|  ; [ORIG 16-BIT INS]
    3850 00000116 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |160|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   71

    3851 0000011a 1A00EEB7          VMOV.F32  S2, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |160|  ; [KEEP 32-BIT INS]
    3852 0000011e 1A00EEF7          VMOV.F32  S3, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |160|  ; [KEEP 32-BIT INS]
    3853 00000122 0A01EE30          VADD.F32  S0, S0, S2            ; [DPU_MERLIN_PIPE] |160|  ; [KEEP 32-BIT INS]
    3854 00000126 0AE1EE70          VSUB.F32  S1, S1, S3            ; [DPU_MERLIN_PIPE] |160|  ; [KEEP 32-BIT INS]
    3855 0000012a 0A80EE80          VDIV.F32  S0, S1, S0            ; [DPU_MERLIN_PIPE] |160|  ; [KEEP 32-BIT INS]
    3856 0000012e 48CA              LDR       A1, $C$CON26          ; [DPU_V7M3_PIPE] |160|  ; [ORIG 16-BIT INS]
    3857 00000130 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |160|  ; [KEEP 32-BIT INS]
    3858                            .dwpsn  file "../MAIN.c",line 164,column 11,is_stmt,isa 1
    3859                    ;----------------------------------------------------------------------
    3860                    ; 164 | while(1){                                                              
    3861                    ;----------------------------------------------------------------------
    3862                    ;* --------------------------------------------------------------------------*
    3863                    ;*   BEGIN LOOP ||$C$L60||
    3864                    ;*
    3865                    ;*   Loop source line                : 164
    3866                    ;*   Loop closing brace source line  : 172
    3867                    ;*   Known Minimum Trip Count        : 1
    3868                    ;*   Known Maximum Trip Count        : 4294967295
    3869                    ;*   Known Max Trip Count Factor     : 1
    3870                    ;* --------------------------------------------------------------------------*
    3871 00000134           ||$C$L60||:    
    3872                            .dwpsn  file "../MAIN.c",line 165,column 9,is_stmt,isa 1
    3873                    ;----------------------------------------------------------------------
    3874                    ; 165 | angulo0 = ((QEI0_POS_R)-((80-1)*4.5*3)); // graus                      
    3875                    ;----------------------------------------------------------------------
    3876 00000134 482A              LDR       A1, $C$CON20          ; [DPU_V7M3_PIPE] |165|  ; [ORIG 16-BIT INS]
    3877 00000136 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |165|  ; [ORIG 16-BIT INS]
    3878                    $C$DW$161       .dwtag  DW_TAG_TI_branch
    3879                            .dwattr $C$DW$161, DW_AT_low_pc(0x00)
    3880                            .dwattr $C$DW$161, DW_AT_name("__aeabi_ui2d")
    3881                            .dwattr $C$DW$161, DW_AT_TI_call
    3882                    
    3883 00000138 FFFEF7FF!         BL        __aeabi_ui2d          ; [DPU_V7M3_PIPE] |165|  ; [KEEP 32-BIT INS]
    3884                            ; CALL OCCURS {__aeabi_ui2d }    ; [] |165| 
    3885 0000013c A21A              ADR       A3, $C$FL2            ; [DPU_V7M3_PIPE] |165|  ; [ORIG 16-BIT INS]
    3886 0000013e CA0C              LDMIA     A3, {A3,A4}           ; [DPU_V7M3_PIPE] |165|  ; [ORIG 16-BIT INS]
    3887                    $C$DW$162       .dwtag  DW_TAG_TI_branch
    3888                            .dwattr $C$DW$162, DW_AT_low_pc(0x00)
    3889                            .dwattr $C$DW$162, DW_AT_name("__aeabi_dsub")
    3890                            .dwattr $C$DW$162, DW_AT_TI_call
    3891                    
    3892 00000140 FFFEF7FF!         BL        __aeabi_dsub          ; [DPU_V7M3_PIPE] |165|  ; [KEEP 32-BIT INS]
    3893                            ; CALL OCCURS {__aeabi_dsub }    ; [] |165| 
    3894                    $C$DW$163       .dwtag  DW_TAG_TI_branch
    3895                            .dwattr $C$DW$163, DW_AT_low_pc(0x00)
    3896                            .dwattr $C$DW$163, DW_AT_name("__aeabi_d2iz")
    3897                            .dwattr $C$DW$163, DW_AT_TI_call
    3898                    
    3899 00000144 FFFEF7FF!         BL        __aeabi_d2iz          ; [DPU_V7M3_PIPE] |165|  ; [KEEP 32-BIT INS]
    3900                            ; CALL OCCURS {__aeabi_d2iz }    ; [] |165| 
    3901 00000148 4928              LDR       A2, $C$CON27          ; [DPU_V7M3_PIPE] |165|  ; [ORIG 16-BIT INS]
    3902 0000014a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |165|  ; [ORIG 16-BIT INS]
    3903                            .dwpsn  file "../MAIN.c",line 166,column 9,is_stmt,isa 1
    3904                    ;----------------------------------------------------------------------
    3905                    ; 166 | PWM1_1_CMPA_R = (800000/FREQ_PWM)*(DUTY)-1;                            
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   72

    3906                    ; 167 | // REF=angulo0;                                                        
    3907                    ;----------------------------------------------------------------------
    3908 0000014c 481C              LDR       A1, $C$CON10          ; [DPU_V7M3_PIPE] |166|  ; [ORIG 16-BIT INS]
    3909 0000014e 491D              LDR       A2, $C$CON12          ; [DPU_V7M3_PIPE] |166|  ; [ORIG 16-BIT INS]
    3910 00000150 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |166|  ; [ORIG 16-BIT INS]
    3911 00000152 F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |166|  ; [KEEP 32-BIT INS]
    3912 00000156 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |166|  ; [KEEP 32-BIT INS]
    3913 0000015a 4877              LDR       A1, $C$CON11          ; [DPU_V7M3_PIPE] |166|  ; [ORIG 16-BIT INS]
    3914 0000015c 1A00ED90          VLDR.32   S2, [A1, #0]          ; [DPU_MERLIN_PIPE] |166|  ; [KEEP 32-BIT INS]
    3915 00000160 0AC0EEB8          VCVT.F32.S32 S0, S0             ; [DPU_MERLIN_PIPE] |166|  ; [KEEP 32-BIT INS]
    3916 00000164 0A00EEF7          VMOV.F32  S1, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |166|  ; [KEEP 32-BIT INS]
    3917 00000168 0A00EE51          VNMLS.F32 S1, S2, S0            ; [DPU_MERLIN_PIPE] |166|  ; [KEEP 32-BIT INS]
    3918 0000016c 0AE0EEBC          VCVT.U32.F32 S0, S1             ; [DPU_MERLIN_PIPE] |166|  ; [KEEP 32-BIT INS]
    3919 00000170 491F              LDR       A2, $C$CON28          ; [DPU_V7M3_PIPE] |166|  ; [ORIG 16-BIT INS]
    3920 00000172 0A10EE10          VMOV      A1, S0                ; [DPU_MERLIN_PIPE] |166|  ; [KEEP 32-BIT INS]
    3921 00000176 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |166|  ; [ORIG 16-BIT INS]
    3922                            .dwpsn  file "../MAIN.c",line 168,column 9,is_stmt,isa 1
    3923                    ;----------------------------------------------------------------------
    3924                    ; 168 | REF=180;                                                               
    3925                    ;----------------------------------------------------------------------
    3926 00000178 480D              LDR       A1, $C$FL3            ; [DPU_V7M3_PIPE] |168|  ; [ORIG 16-BIT INS]
    3927 0000017a 49B8              LDR       A2, $C$CON29          ; [DPU_V7M3_PIPE] |168|  ; [ORIG 16-BIT INS]
    3928 0000017c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |168|  ; [ORIG 16-BIT INS]
    3929                            .dwpsn  file "../MAIN.c",line 169,column 9,is_stmt,isa 1
    3930                    ;----------------------------------------------------------------------
    3931                    ; 169 | if(ENEABLE == 1){GPIO_PORTE_DATA_R |= 0x02;}                           
    3932                    ;----------------------------------------------------------------------
    3933 0000017e 481D              LDR       A1, $C$CON30          ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3934 00000180 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3935 00000182 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3936 00000184 D104              BNE       ||$C$L61||            ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3937                            ; BRANCHCC OCCURS {||$C$L61||}   ; [] |169| 
    3938                    ;* --------------------------------------------------------------------------*
    3939                            .dwpsn  file "../MAIN.c",line 169,column 26,is_stmt,isa 1
    3940 00000186 49B6              LDR       A2, $C$CON31          ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3941 00000188 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3942 0000018a 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |169|  ; [KEEP 32-BIT INS]
    3943 0000018e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3944                    ;* --------------------------------------------------------------------------*
    3945 00000190           ||$C$L61||:    
    3946                            .dwpsn  file "../MAIN.c",line 170,column 9,is_stmt,isa 1
    3947                    ;----------------------------------------------------------------------
    3948                    ; 170 | if(ENEABLE == 0){GPIO_PORTE_DATA_R &= ~0x02;}                          
    3949                    ;----------------------------------------------------------------------
    3950 00000190 4818              LDR       A1, $C$CON30          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3951 00000192 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3952 00000194 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3953 00000196 D1CD              BNE       ||$C$L60||            ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3954                            ; BRANCHCC OCCURS {||$C$L60||}   ; [] |170| 
    3955                    ;* --------------------------------------------------------------------------*
    3956                            .dwpsn  file "../MAIN.c",line 170,column 26,is_stmt,isa 1
    3957                    ;----------------------------------------------------------------------
    3958                    ; 171 | //RPM=QEI1_SPEED_R*1.5;                                                
    3959                    ;----------------------------------------------------------------------
    3960 00000198 49B1              LDR       A2, $C$CON31          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   73

    3961 0000019a 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3962 0000019c 0002F020          BIC       A1, A1, #2            ; [DPU_V7M3_PIPE] |170|  ; [KEEP 32-BIT INS]
    3963 000001a0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3964                            .dwpsn  file "../MAIN.c",line 164,column 11,is_stmt,isa 1
    3965 000001a2 E7C7              B         ||$C$L60||            ; [DPU_V7M3_PIPE] |164|  ; [ORIG 16-BIT INS]
    3966                            ; BRANCH OCCURS {||$C$L60||}     ; [] |164| 
    3967                    ;* --------------------------------------------------------------------------*
    3968                            .dwattr $C$DW$146, DW_AT_TI_end_file("../MAIN.c")
    3969                            .dwattr $C$DW$146, DW_AT_TI_end_line(0xad)
    3970                            .dwattr $C$DW$146, DW_AT_TI_end_column(0x01)
    3971                            .dwendentry
    3972                            .dwendtag $C$DW$146
    3973                    
    3974                    ;******************************************************************************
    3975                    ;* FLOATING-POINT CONSTANTS                                                   *
    3976                    ;******************************************************************************
    3977 000001a4                   .sect   ".text"
    3978                            .align  4
    3979 000001a4 43C80000  ||$C$FL1||:     .word   043c80000h      ; 400
    3980                            .align  4
    3981 000001a8 00000000  ||$C$FL2||:     .word   000000000h
    3982 000001ac 4090AA00          .word   04090aa00h      ; 1066.5
    3983                            .align  4
    3984 000001b0 43340000  ||$C$FL3||:     .word   043340000h      ; 180
    3985                    ;******************************************************************************
    3986                    ;* CONSTANT TABLE                                                             *
    3987                    ;******************************************************************************
    3988 000001b4                   .sect   ".text"
    3989                            .align  4
    3990 000001b4 400FE644  ||$C$CON7||:    .bits           0x400fe644,32
    3991                    
    3992                            .align  4
    3993 000001b8 400FE608  ||$C$CON8||:    .bits           0x400fe608,32
    3994                    
    3995                            .align  4
    3996 000001bc 04C4B400  ||$C$CON9||:    .bits           0x4c4b400,32
    3997                    
    3998                            .align  4
    3999 000001c0 00000000! ||$C$CON10||:   .bits   FREQ_PWM,32
    4000                            .align  4
    4001 000001c4 000C3500  ||$C$CON12||:   .bits           0xc3500,32
    4002                    
    4003                            .align  4
    4004 000001c8 00000000! ||$C$CON13||:   .bits   FREQ_AD,32
    4005                            .align  4
    4006 000001cc 00000000! ||$C$CON14||:   .bits   comando,32
    4007                            .align  4
    4008 000001d0 40029080  ||$C$CON15||:   .bits           0x40029080,32
    4009                    
    4010                            .align  4
    4011 000001d4 4003000C  ||$C$CON16||:   .bits           0x4003000c,32
    4012                    
    4013                            .align  4
    4014 000001d8 4002C000  ||$C$CON17||:   .bits           0x4002c000,32
    4015                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   74

    4016                            .align  4
    4017 000001dc 4002D000  ||$C$CON18||:   .bits           0x4002d000,32
    4018                    
    4019                            .align  4
    4020 000001e0 4002C008  ||$C$CON20||:   .bits           0x4002c008,32
    4021                    
    4022                            .align  4
    4023 000001e4 00000000! ||$C$CON22||:   .bits   wc,32
    4024                            .align  4
    4025 000001e8 00000000! ||$C$CON23||:   .bits   a,32
    4026                            .align  4
    4027 000001ec 00000000! ||$C$CON27||:   .bits   angulo0,32
    4028                            .align  4
    4029 000001f0 40029098  ||$C$CON28||:   .bits           0x40029098,32
    4030                    
    4031                            .align  4
    4032 000001f4 00000000! ||$C$CON30||:   .bits   ENEABLE,32
    4033 000001f8                   .sect   ".text"
    4034                            .clink
    4035                            .thumbfunc Timer0A_Handler
    4036 000001f8                   .thumb
    4037                            .global Timer0A_Handler
    4038                    
    4039                    $C$DW$164       .dwtag  DW_TAG_subprogram
    4040                            .dwattr $C$DW$164, DW_AT_name("Timer0A_Handler")
    4041                            .dwattr $C$DW$164, DW_AT_low_pc(Timer0A_Handler)
    4042                            .dwattr $C$DW$164, DW_AT_high_pc(0x00)
    4043                            .dwattr $C$DW$164, DW_AT_TI_symbol_name("Timer0A_Handler")
    4044                            .dwattr $C$DW$164, DW_AT_external
    4045                            .dwattr $C$DW$164, DW_AT_TI_begin_file("../MAIN.c")
    4046                            .dwattr $C$DW$164, DW_AT_TI_begin_line(0xaf)
    4047                            .dwattr $C$DW$164, DW_AT_TI_begin_column(0x06)
    4048                            .dwattr $C$DW$164, DW_AT_decl_file("../MAIN.c")
    4049                            .dwattr $C$DW$164, DW_AT_decl_line(0xaf)
    4050                            .dwattr $C$DW$164, DW_AT_decl_column(0x06)
    4051                            .dwattr $C$DW$164, DW_AT_TI_max_frame_size(0x08)
    4052                            .dwpsn  file "../MAIN.c",line 175,column 27,is_stmt,address Timer0A_Handler,isa 1
    4053                    
    4054                            .dwfde $C$DW$CIE, Timer0A_Handler
    4055                    ;----------------------------------------------------------------------
    4056                    ; 175 | void Timer0A_Handler(void){                                            
    4057                    ;----------------------------------------------------------------------
    4058                    
    4059                    ;*****************************************************************************
    4060                    ;* FUNCTION NAME: Timer0A_Handler                                            *
    4061                    ;*                                                                           *
    4062                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    4063                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    4064                    ;*                           FPEXC,FPSCR                                     *
    4065                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    4066                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    4067                    ;*                           FPEXC,FPSCR                                     *
    4068                    ;*   Local Frame Size  : 0 Args + 0 Auto + 4 Save = 4 byte                   *
    4069                    ;*****************************************************************************
    4070 000001f8           Timer0A_Handler:
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   75

    4071                    ;* --------------------------------------------------------------------------*
    4072                            .dwcfi  cfa_offset, 0
    4073 000001f8 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4074                            .dwcfi  cfa_offset, 8
    4075                            .dwcfi  save_reg_to_mem, 14, -4
    4076                            .dwcfi  save_reg_to_mem, 3, -8
    4077                            .dwpsn  file "../MAIN.c",line 176,column 5,is_stmt,isa 1
    4078                    ;----------------------------------------------------------------------
    4079                    ; 176 | ADC0_PSSI_R=0x8;                                                       
    4080                    ; 177 | // ADC1_PSSI_R=0x8;                                                    
    4081                    ;----------------------------------------------------------------------
    4082 000001fa 499A              LDR       A2, $C$CON32          ; [DPU_V7M3_PIPE] |176|  ; [ORIG 16-BIT INS]
    4083 000001fc 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |176|  ; [ORIG 16-BIT INS]
    4084 000001fe 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |176|  ; [ORIG 16-BIT INS]
    4085                            .dwpsn  file "../MAIN.c",line 179,column 5,is_stmt,isa 1
    4086                    ;----------------------------------------------------------------------
    4087                    ; 179 | while(ADC0_RIS_R==0 && ADC1_RIS_R==0){}                                
    4088                    ;----------------------------------------------------------------------
    4089                    ;* --------------------------------------------------------------------------*
    4090                    ;*   BEGIN LOOP ||$C$L62||
    4091                    ;*
    4092                    ;*   Loop source line                : 179
    4093                    ;*   Loop closing brace source line  : 179
    4094                    ;*   Known Minimum Trip Count        : 1
    4095                    ;*   Known Maximum Trip Count        : 4294967295
    4096                    ;*   Known Max Trip Count Factor     : 1
    4097                    ;* --------------------------------------------------------------------------*
    4098 00000200           ||$C$L62||:    
    4099                            .dwpsn  file "../MAIN.c",line 179,column 11,is_stmt,isa 1
    4100 00000200 4899              LDR       A1, $C$CON33          ; [DPU_V7M3_PIPE] |179|  ; [ORIG 16-BIT INS]
    4101 00000202 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |179|  ; [ORIG 16-BIT INS]
    4102 00000204 B918              CBNZ      A1, ||$C$L63||        ; []  ; [ORIG 16-BIT INS]
    4103                            ; BRANCHCC OCCURS {||$C$L63||}   ; [] |179| 
    4104                    ;* --------------------------------------------------------------------------*
    4105 00000206 4899              LDR       A1, $C$CON34          ; [DPU_V7M3_PIPE] |179|  ; [ORIG 16-BIT INS]
    4106 00000208 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |179|  ; [ORIG 16-BIT INS]
    4107 0000020a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |179|  ; [ORIG 16-BIT INS]
    4108 0000020c D0F8              BEQ       ||$C$L62||            ; [DPU_V7M3_PIPE] |179|  ; [ORIG 16-BIT INS]
    4109                            ; BRANCHCC OCCURS {||$C$L62||}   ; [] |179| 
    4110                    ;* --------------------------------------------------------------------------*
    4111 0000020e           ||$C$L63||:    
    4112                            .dwpsn  file "../MAIN.c",line 180,column 5,is_stmt,isa 1
    4113                    ;----------------------------------------------------------------------
    4114                    ; 180 | V0=(ADC0_SSFIFO3_R*(float)0.001)-2;                                    
    4115                    ; 181 | // V1=ADC1_SSFIFO3_R;//)*3.3/4096;                                     
    4116                    ;----------------------------------------------------------------------
    4117 0000020e 4898              LDR       A1, $C$CON36          ; [DPU_V7M3_PIPE] |180|  ; [ORIG 16-BIT INS]
    4118 00000210 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |180|  ; [ORIG 16-BIT INS]
    4119 00000212 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |180|  ; [KEEP 32-BIT INS]
    4120 00000216 48C6              LDR       A1, $C$FL4            ; [DPU_V7M3_PIPE] |180|  ; [ORIG 16-BIT INS]
    4121 00000218 0A10EE01          VMOV      S2, A1                ; [DPU_MERLIN_PIPE] |180|  ; [KEEP 32-BIT INS]
    4122 0000021c 0A40EEF8          VCVT.F32.U32 S1, S0             ; [DPU_MERLIN_PIPE] |180|  ; [KEEP 32-BIT INS]
    4123 00000220 0A00EEB0          VMOV.F32  S0, #2.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |180|  ; [KEEP 32-BIT INS]
    4124 00000224 0A20EE11          VNMLS.F32 S0, S2, S1            ; [DPU_MERLIN_PIPE] |180|  ; [KEEP 32-BIT INS]
    4125 00000228 48C5              LDR       A1, $C$CON35          ; [DPU_V7M3_PIPE] |180|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   76

    4126 0000022a 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |180|  ; [KEEP 32-BIT INS]
    4127                            .dwpsn  file "../MAIN.c",line 183,column 5,is_stmt,isa 1
    4128                    ;----------------------------------------------------------------------
    4129                    ; 183 | angulo1aux = (QEI1_POS_R-32000);  // graus                             
    4130                    ;----------------------------------------------------------------------
    4131 0000022e 4843              LDR       A1, $C$CON19          ; [DPU_V7M3_PIPE] |183|  ; [ORIG 16-BIT INS]
    4132 00000230 49C4              LDR       A2, $C$CON37          ; [DPU_V7M3_PIPE] |183|  ; [ORIG 16-BIT INS]
    4133 00000232 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |183|  ; [ORIG 16-BIT INS]
    4134 00000234 40FAF5A0          SUB       A1, A1, #32000        ; [DPU_V7M3_PIPE] |183|  ; [KEEP 32-BIT INS]
    4135 00000238 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |183|  ; [ORIG 16-BIT INS]
    4136                            .dwpsn  file "../MAIN.c",line 184,column 5,is_stmt,isa 1
    4137                    ;----------------------------------------------------------------------
    4138                    ; 184 | angulo1 = (angulo1aux*0.045);  // graus                                
    4139                    ;----------------------------------------------------------------------
    4140 0000023a 48C2              LDR       A1, $C$CON37          ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
    4141 0000023c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
    4142                    $C$DW$165       .dwtag  DW_TAG_TI_branch
    4143                            .dwattr $C$DW$165, DW_AT_low_pc(0x00)
    4144                            .dwattr $C$DW$165, DW_AT_name("__aeabi_i2d")
    4145                            .dwattr $C$DW$165, DW_AT_TI_call
    4146                    
    4147 0000023e FFFEF7FF!         BL        __aeabi_i2d           ; [DPU_V7M3_PIPE] |184|  ; [KEEP 32-BIT INS]
    4148                            ; CALL OCCURS {__aeabi_i2d }     ; [] |184| 
    4149 00000242 A2C4              ADR       A3, $C$FL5            ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
    4150 00000244 CA0C              LDMIA     A3, {A3,A4}           ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
    4151                    $C$DW$166       .dwtag  DW_TAG_TI_branch
    4152                            .dwattr $C$DW$166, DW_AT_low_pc(0x00)
    4153                            .dwattr $C$DW$166, DW_AT_name("__aeabi_dmul")
    4154                            .dwattr $C$DW$166, DW_AT_TI_call
    4155                    
    4156 00000246 FFFEF7FF!         BL        __aeabi_dmul          ; [DPU_V7M3_PIPE] |184|  ; [KEEP 32-BIT INS]
    4157                            ; CALL OCCURS {__aeabi_dmul }    ; [] |184| 
    4158                    $C$DW$167       .dwtag  DW_TAG_TI_branch
    4159                            .dwattr $C$DW$167, DW_AT_low_pc(0x00)
    4160                            .dwattr $C$DW$167, DW_AT_name("__aeabi_d2f")
    4161                            .dwattr $C$DW$167, DW_AT_TI_call
    4162                    
    4163 0000024a FFFEF7FF!         BL        __aeabi_d2f           ; [DPU_V7M3_PIPE] |184|  ; [KEEP 32-BIT INS]
    4164                            ; CALL OCCURS {__aeabi_d2f }     ; [] |184| 
    4165 0000024e 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |184|  ; [KEEP 32-BIT INS]
    4166 00000252 48C5              LDR       A1, $C$CON38          ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
    4167 00000254 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |184|  ; [KEEP 32-BIT INS]
    4168                            .dwpsn  file "../MAIN.c",line 187,column 5,is_stmt,isa 1
    4169                    ;----------------------------------------------------------------------
    4170                    ; 187 | switch(CONTROLE_ON){                                                   
    4171                    ; 188 | case 0:                                                                
    4172                    ;----------------------------------------------------------------------
    4173 00000258 E24C              B         ||$C$L90||            ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    4174                            ; BRANCH OCCURS {||$C$L90||}     ; [] |187| 
    4175                    ;* --------------------------------------------------------------------------*
    4176 0000025a           ||$C$L64||:    
    4177                            .dwpsn  file "../MAIN.c",line 189,column 9,is_stmt,isa 1
    4178                    ;----------------------------------------------------------------------
    4179                    ; 189 | GPIO_PORTE_DATA_R &= ~0x02;                                            
    4180                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   77

    4181 0000025a 4981              LDR       A2, $C$CON31          ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
    4182 0000025c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
    4183 0000025e 0002F020          BIC       A1, A1, #2            ; [DPU_V7M3_PIPE] |189|  ; [KEEP 32-BIT INS]
    4184 00000262 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |189|  ; [ORIG 16-BIT INS]
    4185                            .dwpsn  file "../MAIN.c",line 190,column 9,is_stmt,isa 1
    4186                    ;----------------------------------------------------------------------
    4187                    ; 190 | PWM1_ENABLE_R &= ~0xC;                                                 
    4188                    ;----------------------------------------------------------------------
    4189 00000264 4936              LDR       A2, $C$CON21          ; [DPU_V7M3_PIPE] |190|  ; [ORIG 16-BIT INS]
    4190 00000266 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |190|  ; [ORIG 16-BIT INS]
    4191 00000268 000CF020          BIC       A1, A1, #12           ; [DPU_V7M3_PIPE] |190|  ; [KEEP 32-BIT INS]
    4192 0000026c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |190|  ; [ORIG 16-BIT INS]
    4193                            .dwpsn  file "../MAIN.c",line 191,column 9,is_stmt,isa 1
    4194                    ;----------------------------------------------------------------------
    4195                    ; 191 | primeira=1;                                                            
    4196                    ;----------------------------------------------------------------------
    4197 0000026e 49C2              LDR       A2, $C$CON39          ; [DPU_V7M3_PIPE] |191|  ; [ORIG 16-BIT INS]
    4198 00000270 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |191|  ; [ORIG 16-BIT INS]
    4199 00000272 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |191|  ; [ORIG 16-BIT INS]
    4200                            .dwpsn  file "../MAIN.c",line 192,column 9,is_stmt,isa 1
    4201                    ;----------------------------------------------------------------------
    4202                    ; 192 | ii=0;                                                                  
    4203                    ;----------------------------------------------------------------------
    4204 00000274 49C1              LDR       A2, $C$CON40          ; [DPU_V7M3_PIPE] |192|  ; [ORIG 16-BIT INS]
    4205 00000276 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |192|  ; [ORIG 16-BIT INS]
    4206 00000278 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |192|  ; [ORIG 16-BIT INS]
    4207                            .dwpsn  file "../MAIN.c",line 193,column 9,is_stmt,isa 1
    4208                    ;----------------------------------------------------------------------
    4209                    ; 193 | i=0;                                                                   
    4210                    ;----------------------------------------------------------------------
    4211 0000027a 49C1              LDR       A2, $C$CON41          ; [DPU_V7M3_PIPE] |193|  ; [ORIG 16-BIT INS]
    4212 0000027c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |193|  ; [ORIG 16-BIT INS]
    4213 0000027e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |193|  ; [ORIG 16-BIT INS]
    4214                            .dwpsn  file "../MAIN.c",line 194,column 9,is_stmt,isa 1
    4215                    ;----------------------------------------------------------------------
    4216                    ; 194 | REF_controle=0;                                                        
    4217                    ;----------------------------------------------------------------------
    4218 00000280 48C3              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |194|  ; [ORIG 16-BIT INS]
    4219 00000282 49C5              LDR       A2, $C$CON42          ; [DPU_V7M3_PIPE] |194|  ; [ORIG 16-BIT INS]
    4220 00000284 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |194|  ; [ORIG 16-BIT INS]
    4221                            .dwpsn  file "../MAIN.c",line 195,column 9,is_stmt,isa 1
    4222                    ;----------------------------------------------------------------------
    4223                    ; 195 | INICIO=0;                                                              
    4224                    ;----------------------------------------------------------------------
    4225 00000286 49C5              LDR       A2, $C$CON43          ; [DPU_V7M3_PIPE] |195|  ; [ORIG 16-BIT INS]
    4226 00000288 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |195|  ; [ORIG 16-BIT INS]
    4227 0000028a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |195|  ; [ORIG 16-BIT INS]
    4228                            .dwpsn  file "../MAIN.c",line 196,column 9,is_stmt,isa 1
    4229                    ;----------------------------------------------------------------------
    4230                    ; 196 | DUTY=50;                                                               
    4231                    ;----------------------------------------------------------------------
    4232 0000028c 48C1              LDR       A1, $C$FL7            ; [DPU_V7M3_PIPE] |196|  ; [ORIG 16-BIT INS]
    4233 0000028e 492A              LDR       A2, $C$CON11          ; [DPU_V7M3_PIPE] |196|  ; [ORIG 16-BIT INS]
    4234 00000290 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |196|  ; [ORIG 16-BIT INS]
    4235                            .dwpsn  file "../MAIN.c",line 197,column 9,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   78

    4236                    ;----------------------------------------------------------------------
    4237                    ; 197 | angulo1_ant=angulo1;                                                   
    4238                    ;----------------------------------------------------------------------
    4239 00000292 48B5              LDR       A1, $C$CON38          ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
    4240 00000294 49C2              LDR       A2, $C$CON44          ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
    4241 00000296 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
    4242 00000298 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
    4243                            .dwpsn  file "../MAIN.c",line 199,column 9,is_stmt,isa 1
    4244                    ;----------------------------------------------------------------------
    4245                    ; 199 | break;                                                                 
    4246                    ; 201 | case 1:                                                                
    4247                    ;----------------------------------------------------------------------
    4248 0000029a E235              B         ||$C$L91||            ; [DPU_V7M3_PIPE] |199|  ; [ORIG 16-BIT INS]
    4249                            ; BRANCH OCCURS {||$C$L91||}     ; [] |199| 
    4250                    ;* --------------------------------------------------------------------------*
    4251 0000029c           ||$C$L65||:    
    4252                            .dwpsn  file "../MAIN.c",line 203,column 9,is_stmt,isa 1
    4253                    ;----------------------------------------------------------------------
    4254                    ; 203 | if(primeira==1){                                                       
    4255                    ;----------------------------------------------------------------------
    4256 0000029c 48B6              LDR       A1, $C$CON39          ; [DPU_V7M3_PIPE] |203|  ; [ORIG 16-BIT INS]
    4257 0000029e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |203|  ; [ORIG 16-BIT INS]
    4258 000002a0 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |203|  ; [ORIG 16-BIT INS]
    4259 000002a2 D12D              BNE       ||$C$L66||            ; [DPU_V7M3_PIPE] |203|  ; [ORIG 16-BIT INS]
    4260                            ; BRANCHCC OCCURS {||$C$L66||}   ; [] |203| 
    4261                    ;* --------------------------------------------------------------------------*
    4262                            .dwpsn  file "../MAIN.c",line 204,column 13,is_stmt,isa 1
    4263                    ;----------------------------------------------------------------------
    4264                    ; 204 | GPIO_PORTE_DATA_R |= 0x02;                                             
    4265                    ;----------------------------------------------------------------------
    4266 000002a4 496E              LDR       A2, $C$CON31          ; [DPU_V7M3_PIPE] |204|  ; [ORIG 16-BIT INS]
    4267 000002a6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |204|  ; [ORIG 16-BIT INS]
    4268 000002a8 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |204|  ; [KEEP 32-BIT INS]
    4269 000002ac 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |204|  ; [ORIG 16-BIT INS]
    4270                            .dwpsn  file "../MAIN.c",line 205,column 13,is_stmt,isa 1
    4271                    ;----------------------------------------------------------------------
    4272                    ; 205 | PWM1_ENABLE_R |= 0xC;                                                  
    4273                    ;----------------------------------------------------------------------
    4274 000002ae 4924              LDR       A2, $C$CON21          ; [DPU_V7M3_PIPE] |205|  ; [ORIG 16-BIT INS]
    4275 000002b0 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |205|  ; [ORIG 16-BIT INS]
    4276 000002b2 000CF040          ORR       A1, A1, #12           ; [DPU_V7M3_PIPE] |205|  ; [KEEP 32-BIT INS]
    4277 000002b6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |205|  ; [ORIG 16-BIT INS]
    4278                            .dwpsn  file "../MAIN.c",line 206,column 13,is_stmt,isa 1
    4279                    ;----------------------------------------------------------------------
    4280                    ; 206 | Ui=0;                                                                  
    4281                    ;----------------------------------------------------------------------
    4282 000002b8 48B5              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |206|  ; [ORIG 16-BIT INS]
    4283 000002ba 49C2              LDR       A2, $C$CON45          ; [DPU_V7M3_PIPE] |206|  ; [ORIG 16-BIT INS]
    4284 000002bc 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |206|  ; [ORIG 16-BIT INS]
    4285                            .dwpsn  file "../MAIN.c",line 207,column 13,is_stmt,isa 1
    4286                    ;----------------------------------------------------------------------
    4287                    ; 207 | Ud=0;                                                                  
    4288                    ;----------------------------------------------------------------------
    4289 000002be 48B4              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
    4290 000002c0 49C1              LDR       A2, $C$CON46          ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   79

    4291 000002c2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
    4292                            .dwpsn  file "../MAIN.c",line 208,column 13,is_stmt,isa 1
    4293                    ;----------------------------------------------------------------------
    4294                    ; 208 | Up=0;                                                                  
    4295                    ;----------------------------------------------------------------------
    4296 000002c4 48B2              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |208|  ; [ORIG 16-BIT INS]
    4297 000002c6 49C1              LDR       A2, $C$CON47          ; [DPU_V7M3_PIPE] |208|  ; [ORIG 16-BIT INS]
    4298 000002c8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |208|  ; [ORIG 16-BIT INS]
    4299                            .dwpsn  file "../MAIN.c",line 209,column 13,is_stmt,isa 1
    4300                    ;----------------------------------------------------------------------
    4301                    ; 209 | Ui_ant = 0;                                                            
    4302                    ;----------------------------------------------------------------------
    4303 000002ca 48B1              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |209|  ; [ORIG 16-BIT INS]
    4304 000002cc 49C0              LDR       A2, $C$CON48          ; [DPU_V7M3_PIPE] |209|  ; [ORIG 16-BIT INS]
    4305 000002ce 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |209|  ; [ORIG 16-BIT INS]
    4306                            .dwpsn  file "../MAIN.c",line 210,column 13,is_stmt,isa 1
    4307                    ;----------------------------------------------------------------------
    4308                    ; 210 | Ud_ant = 0;                                                            
    4309                    ;----------------------------------------------------------------------
    4310 000002d0 48AF              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |210|  ; [ORIG 16-BIT INS]
    4311 000002d2 49C0              LDR       A2, $C$CON49          ; [DPU_V7M3_PIPE] |210|  ; [ORIG 16-BIT INS]
    4312 000002d4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |210|  ; [ORIG 16-BIT INS]
    4313                            .dwpsn  file "../MAIN.c",line 211,column 13,is_stmt,isa 1
    4314                    ;----------------------------------------------------------------------
    4315                    ; 211 | erro_ant=0;                                                            
    4316                    ;----------------------------------------------------------------------
    4317 000002d6 48AE              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |211|  ; [ORIG 16-BIT INS]
    4318 000002d8 49BF              LDR       A2, $C$CON50          ; [DPU_V7M3_PIPE] |211|  ; [ORIG 16-BIT INS]
    4319 000002da 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |211|  ; [ORIG 16-BIT INS]
    4320                            .dwpsn  file "../MAIN.c",line 212,column 13,is_stmt,isa 1
    4321                    ;----------------------------------------------------------------------
    4322                    ; 212 | primeira=0;                                                            
    4323                    ;----------------------------------------------------------------------
    4324 000002dc 49A6              LDR       A2, $C$CON39          ; [DPU_V7M3_PIPE] |212|  ; [ORIG 16-BIT INS]
    4325 000002de 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |212|  ; [ORIG 16-BIT INS]
    4326 000002e0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |212|  ; [ORIG 16-BIT INS]
    4327                            .dwpsn  file "../MAIN.c",line 213,column 13,is_stmt,isa 1
    4328                    ;----------------------------------------------------------------------
    4329                    ; 213 | Vsaida_ant=0;                                                          
    4330                    ;----------------------------------------------------------------------
    4331 000002e2 49BE              LDR       A2, $C$CON51          ; [DPU_V7M3_PIPE] |213|  ; [ORIG 16-BIT INS]
    4332 000002e4 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |213|  ; [ORIG 16-BIT INS]
    4333 000002e6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |213|  ; [ORIG 16-BIT INS]
    4334                            .dwpsn  file "../MAIN.c",line 214,column 13,is_stmt,isa 1
    4335                    ;----------------------------------------------------------------------
    4336                    ; 214 | e_aw=0;                                                                
    4337                    ;----------------------------------------------------------------------
    4338 000002e8 48A9              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |214|  ; [ORIG 16-BIT INS]
    4339 000002ea 49BD              LDR       A2, $C$CON52          ; [DPU_V7M3_PIPE] |214|  ; [ORIG 16-BIT INS]
    4340 000002ec 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |214|  ; [ORIG 16-BIT INS]
    4341                            .dwpsn  file "../MAIN.c",line 215,column 13,is_stmt,isa 1
    4342                    ;----------------------------------------------------------------------
    4343                    ; 215 | erro=0;                                                                
    4344                    ;----------------------------------------------------------------------
    4345 000002ee 48A8              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |215|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   80

    4346 000002f0 49BC              LDR       A2, $C$CON53          ; [DPU_V7M3_PIPE] |215|  ; [ORIG 16-BIT INS]
    4347 000002f2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |215|  ; [ORIG 16-BIT INS]
    4348                            .dwpsn  file "../MAIN.c",line 216,column 13,is_stmt,isa 1
    4349                    ;----------------------------------------------------------------------
    4350                    ; 216 | DUTY=50;                                                               
    4351                    ;----------------------------------------------------------------------
    4352 000002f4 48A7              LDR       A1, $C$FL7            ; [DPU_V7M3_PIPE] |216|  ; [ORIG 16-BIT INS]
    4353 000002f6 4910              LDR       A2, $C$CON11          ; [DPU_V7M3_PIPE] |216|  ; [ORIG 16-BIT INS]
    4354 000002f8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |216|  ; [ORIG 16-BIT INS]
    4355                            .dwpsn  file "../MAIN.c",line 217,column 13,is_stmt,isa 1
    4356                    ;----------------------------------------------------------------------
    4357                    ; 217 | Vsaida=0;                                                              
    4358                    ;----------------------------------------------------------------------
    4359 000002fa 48A5              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
    4360 000002fc 49C7              LDR       A2, $C$CON54          ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
    4361 000002fe 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
    4362                    ;* --------------------------------------------------------------------------*
    4363 00000300           ||$C$L66||:    
    4364                            .dwpsn  file "../MAIN.c",line 220,column 9,is_stmt,isa 1
    4365                    ;----------------------------------------------------------------------
    4366                    ; 220 | REF_controle=REF;                                                      
    4367                    ;----------------------------------------------------------------------
    4368 00000300 4856              LDR       A1, $C$CON29          ; [DPU_V7M3_PIPE] |220|  ; [ORIG 16-BIT INS]
    4369 00000302 49A5              LDR       A2, $C$CON42          ; [DPU_V7M3_PIPE] |220|  ; [ORIG 16-BIT INS]
    4370 00000304 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |220|  ; [ORIG 16-BIT INS]
    4371 00000306 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |220|  ; [ORIG 16-BIT INS]
    4372                            .dwpsn  file "../MAIN.c",line 221,column 9,is_stmt,isa 1
    4373                    ;----------------------------------------------------------------------
    4374                    ; 221 | erro=REF-angulo1;                                                      
    4375                    ;----------------------------------------------------------------------
    4376 00000308 4897              LDR       A1, $C$CON38          ; [DPU_V7M3_PIPE] |221|  ; [ORIG 16-BIT INS]
    4377 0000030a 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |221|  ; [KEEP 32-BIT INS]
    4378 0000030e 4853              LDR       A1, $C$CON29          ; [DPU_V7M3_PIPE] |221|  ; [ORIG 16-BIT INS]
    4379 00000310 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |221|  ; [KEEP 32-BIT INS]
    4380 00000314 48B3              LDR       A1, $C$CON53          ; [DPU_V7M3_PIPE] |221|  ; [ORIG 16-BIT INS]
    4381 00000316 0AC0EE30          VSUB.F32  S0, S1, S0            ; [DPU_MERLIN_PIPE] |221|  ; [KEEP 32-BIT INS]
    4382 0000031a 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |221|  ; [KEEP 32-BIT INS]
    4383                            .dwpsn  file "../MAIN.c",line 223,column 9,is_stmt,isa 1
    4384                    ;----------------------------------------------------------------------
    4385                    ; 223 | if (Vsaida_ant >= 12 || Vsaida_ant <= -12){e_aw = 0;}                  
    4386                    ;----------------------------------------------------------------------
    4387 0000031e 48AF              LDR       A1, $C$CON51          ; [DPU_V7M3_PIPE] |223|  ; [ORIG 16-BIT INS]
    4388 00000320 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |223|  ; [ORIG 16-BIT INS]
    4389 00000322 280C              CMP       A1, #12               ; [DPU_V7M3_PIPE] |223|  ; [ORIG 16-BIT INS]
    4390 00000324 DA04              BGE       ||$C$L67||            ; [DPU_V7M3_PIPE] |223|  ; [ORIG 16-BIT INS]
    4391                            ; BRANCHCC OCCURS {||$C$L67||}   ; [] |223| 
    4392                    ;* --------------------------------------------------------------------------*
    4393 00000326 48AD              LDR       A1, $C$CON51          ; [DPU_V7M3_PIPE] |223|  ; [ORIG 16-BIT INS]
    4394 00000328 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |223|  ; [ORIG 16-BIT INS]
    4395 0000032a 0F0CF110          CMN       A1, #12               ; [DPU_V7M3_PIPE] |223|  ; [KEEP 32-BIT INS]
    4396 0000032e DC09              BGT       ||$C$L68||            ; [DPU_V7M3_PIPE] |223|  ; [ORIG 16-BIT INS]
    4397                            ; BRANCHCC OCCURS {||$C$L68||}   ; [] |223| 
    4398                    ;* --------------------------------------------------------------------------*
    4399 00000330           ||$C$L67||:    
    4400                            .dwpsn  file "../MAIN.c",line 223,column 52,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   81

    4401 00000330 4897              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |223|  ; [ORIG 16-BIT INS]
    4402 00000332 49AB              LDR       A2, $C$CON52          ; [DPU_V7M3_PIPE] |223|  ; [ORIG 16-BIT INS]
    4403 00000334 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |223|  ; [ORIG 16-BIT INS]
    4404 00000336 E009              B         ||$C$L69||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4405                            ; BRANCH OCCURS {||$C$L69||}     ; [] 
    4406                    ;******************************************************************************
    4407                    ;* CONSTANT TABLE                                                             *
    4408                    ;******************************************************************************
    4409 00000338                   .sect   ".text"
    4410                            .align  4
    4411 00000338 00000000! ||$C$CON11||:   .bits   DUTY,32
    4412                            .align  4
    4413 0000033c 4002D008  ||$C$CON19||:   .bits           0x4002d008,32
    4414                    
    4415                            .align  4
    4416 00000340 40029008  ||$C$CON21||:   .bits           0x40029008,32
    4417                    
    4418                    ;* --------------------------------------------------------------------------*
    4419 00000344           ||$C$L68||:    
    4420                            .dwpsn  file "../MAIN.c",line 224,column 14,is_stmt,isa 1
    4421                    ;----------------------------------------------------------------------
    4422                    ; 224 | else{e_aw = erro;}                                                     
    4423                    ;----------------------------------------------------------------------
    4424 00000344 48A7              LDR       A1, $C$CON53          ; [DPU_V7M3_PIPE] |224|  ; [ORIG 16-BIT INS]
    4425 00000346 49A6              LDR       A2, $C$CON52          ; [DPU_V7M3_PIPE] |224|  ; [ORIG 16-BIT INS]
    4426 00000348 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |224|  ; [ORIG 16-BIT INS]
    4427 0000034a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |224|  ; [ORIG 16-BIT INS]
    4428                    ;* --------------------------------------------------------------------------*
    4429 0000034c           ||$C$L69||:    
    4430                            .dwpsn  file "../MAIN.c",line 226,column 9,is_stmt,isa 1
    4431                    ;----------------------------------------------------------------------
    4432                    ; 226 | Up = Kp * e_aw;                                                        
    4433                    ;----------------------------------------------------------------------
    4434 0000034c 48C6              LDR       A1, $C$CON55          ; [] |226|  ; [ORIG 16-BIT INS]
    4435 0000034e 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |226|  ; [KEEP 32-BIT INS]
    4436 00000352 48A3              LDR       A1, $C$CON52          ; [] |226|  ; [ORIG 16-BIT INS]
    4437 00000354 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |226|  ; [KEEP 32-BIT INS]
    4438 00000358 489C              LDR       A1, $C$CON47          ; [] |226|  ; [ORIG 16-BIT INS]
    4439 0000035a 0A80EE20          VMUL.F32  S0, S1, S0            ; [] |226|  ; [KEEP 32-BIT INS]
    4440 0000035e 0A00ED80          VSTR.32   S0, [A1, #0]          ; [] |226|  ; [KEEP 32-BIT INS]
    4441                            .dwpsn  file "../MAIN.c",line 227,column 9,is_stmt,isa 1
    4442                    ;----------------------------------------------------------------------
    4443                    ; 227 | Ui = Ui_ant + (Kp*Ts/Ti)*e_aw;                                         
    4444                    ;----------------------------------------------------------------------
    4445 00000362 48C1              LDR       A1, $C$CON55          ; [] |227|  ; [ORIG 16-BIT INS]
    4446 00000364 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |227|  ; [KEEP 32-BIT INS]
    4447 00000368 4824              LDR       A1, $C$CON24          ; [] |227|  ; [ORIG 16-BIT INS]
    4448 0000036a 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |227|  ; [KEEP 32-BIT INS]
    4449 0000036e 48BF              LDR       A1, $C$CON56          ; [] |227|  ; [ORIG 16-BIT INS]
    4450 00000370 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |227|  ; [KEEP 32-BIT INS]
    4451 00000374 0A80EE20          VMUL.F32  S0, S1, S0            ; [] |227|  ; [KEEP 32-BIT INS]
    4452 00000378 0A01EE80          VDIV.F32  S0, S0, S2            ; [] |227|  ; [KEEP 32-BIT INS]
    4453 0000037c 4898              LDR       A1, $C$CON52          ; [] |227|  ; [ORIG 16-BIT INS]
    4454 0000037e 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |227|  ; [KEEP 32-BIT INS]
    4455 00000382 4893              LDR       A1, $C$CON48          ; [] |227|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   82

    4456 00000384 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |227|  ; [KEEP 32-BIT INS]
    4457 00000388 0A00EE41          VMLA.F32  S1, S2, S0            ; [] |227|  ; [KEEP 32-BIT INS]
    4458 0000038c 488D              LDR       A1, $C$CON45          ; [] |227|  ; [ORIG 16-BIT INS]
    4459 0000038e 0A00EDC0          VSTR.32   S1, [A1, #0]          ; [] |227|  ; [KEEP 32-BIT INS]
    4460                            .dwpsn  file "../MAIN.c",line 228,column 9,is_stmt,isa 1
    4461                    ;----------------------------------------------------------------------
    4462                    ; 228 | Ud = (Td / (Td + N * Ts)) * Ud_ant-(Kp*Td*N) / ((Td + N * Ts)) * (angul
    4463                    ;     | o1-angulo1_ant);                                                       
    4464                    ;----------------------------------------------------------------------
    4465 00000392 48B8              LDR       A1, $C$CON58          ; [] |228|  ; [ORIG 16-BIT INS]
    4466 00000394 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4467 00000398 4818              LDR       A1, $C$CON24          ; [] |228|  ; [ORIG 16-BIT INS]
    4468 0000039a 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4469 0000039e 48B4              LDR       A1, $C$CON57          ; [] |228|  ; [ORIG 16-BIT INS]
    4470 000003a0 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4471 000003a4 0A20EE01          VMLA.F32  S0, S2, S1            ; [] |228|  ; [KEEP 32-BIT INS]
    4472 000003a8 48AF              LDR       A1, $C$CON55          ; [] |228|  ; [ORIG 16-BIT INS]
    4473 000003aa 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4474 000003ae 48B0              LDR       A1, $C$CON57          ; [] |228|  ; [ORIG 16-BIT INS]
    4475 000003b0 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4476 000003b4 48AF              LDR       A1, $C$CON58          ; [] |228|  ; [ORIG 16-BIT INS]
    4477 000003b6 1A00EDD0          VLDR.32   S3, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4478 000003ba 0A20EE61          VMUL.F32  S1, S2, S1            ; [] |228|  ; [KEEP 32-BIT INS]
    4479 000003be 0AA0EE61          VMUL.F32  S1, S3, S1            ; [] |228|  ; [KEEP 32-BIT INS]
    4480 000003c2 0A80EE80          VDIV.F32  S0, S1, S0            ; [] |228|  ; [KEEP 32-BIT INS]
    4481 000003c6 48AB              LDR       A1, $C$CON58          ; [] |228|  ; [ORIG 16-BIT INS]
    4482 000003c8 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4483 000003cc 480B              LDR       A1, $C$CON24          ; [] |228|  ; [ORIG 16-BIT INS]
    4484 000003ce 1A00EDD0          VLDR.32   S3, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4485 000003d2 48A7              LDR       A1, $C$CON57          ; [] |228|  ; [ORIG 16-BIT INS]
    4486 000003d4 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4487 000003d8 1AA0EE01          VMLA.F32  S2, S3, S1            ; [] |228|  ; [KEEP 32-BIT INS]
    4488 000003dc 48A4              LDR       A1, $C$CON57          ; [] |228|  ; [ORIG 16-BIT INS]
    4489 000003de 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4490 000003e2 0A81EEC0          VDIV.F32  S1, S1, S2            ; [] |228|  ; [KEEP 32-BIT INS]
    4491 000003e6 486E              LDR       A1, $C$CON44          ; [] |228|  ; [ORIG 16-BIT INS]
    4492 000003e8 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4493 000003ec 485E              LDR       A1, $C$CON38          ; [] |228|  ; [ORIG 16-BIT INS]
    4494 000003ee 1A00EDD0          VLDR.32   S3, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4495 000003f2 4878              LDR       A1, $C$CON49          ; [] |228|  ; [ORIG 16-BIT INS]
    4496 000003f4 2A00ED90          VLDR.32   S4, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4497 000003f8 E002              B         ||$C$L70||            ; []  ; [ORIG 16-BIT INS]
    4498                            ; BRANCH OCCURS {||$C$L70||}     ; [] 
    4499                    ;******************************************************************************
    4500                    ;* CONSTANT TABLE                                                             *
    4501                    ;******************************************************************************
    4502 000003fa                   .sect   ".text"
    4503                            .align  4
    4504 000003fa 000046C0! ||$C$CON24||:   .bits   Ts,32
         000003fe 00000000 
    4505                    ;* --------------------------------------------------------------------------*
    4506 00000400           ||$C$L70||:    
    4507 00000400 1AC1EE31          VSUB.F32  S2, S3, S2            ; [] |228|  ; [KEEP 32-BIT INS]
    4508 00000404 0A00EE21          VMUL.F32  S0, S2, S0            ; [] |228|  ; [KEEP 32-BIT INS]
    4509 00000408 0A20EE12          VNMLS.F32 S0, S4, S1            ; [] |228|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   83

    4510 0000040c 486E              LDR       A1, $C$CON46          ; [] |228|  ; [ORIG 16-BIT INS]
    4511 0000040e 0A00ED80          VSTR.32   S0, [A1, #0]          ; [] |228|  ; [KEEP 32-BIT INS]
    4512                            .dwpsn  file "../MAIN.c",line 230,column 9,is_stmt,isa 1
    4513                    ;----------------------------------------------------------------------
    4514                    ; 230 | e_filtro = Ud;                                                         
    4515                    ;----------------------------------------------------------------------
    4516 00000412 486D              LDR       A1, $C$CON46          ; [] |230|  ; [ORIG 16-BIT INS]
    4517 00000414 49B2              LDR       A2, $C$CON59          ; [] |230|  ; [ORIG 16-BIT INS]
    4518 00000416 6800              LDR       A1, [A1, #0]          ; [] |230|  ; [ORIG 16-BIT INS]
    4519 00000418 6008              STR       A1, [A2, #0]          ; [] |230|  ; [ORIG 16-BIT INS]
    4520                            .dwpsn  file "../MAIN.c",line 231,column 9,is_stmt,isa 1
    4521                    ;----------------------------------------------------------------------
    4522                    ; 231 | u_filtro = e_filtro_ant*A + e_filtro*A - B*u_filtro_ant;               
    4523                    ;----------------------------------------------------------------------
    4524 0000041a 48B4              LDR       A1, $C$CON77          ; [] |231|  ; [ORIG 16-BIT INS]
    4525 0000041c 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4526 00000420 48AF              LDR       A1, $C$CON59          ; [] |231|  ; [ORIG 16-BIT INS]
    4527 00000422 E001              B         ||$C$L71||            ; []  ; [ORIG 16-BIT INS]
    4528                            ; BRANCH OCCURS {||$C$L71||}     ; [] 
    4529                    ;******************************************************************************
    4530                    ;* CONSTANT TABLE                                                             *
    4531                    ;******************************************************************************
    4532 00000424                   .sect   ".text"
    4533                            .align  4
    4534 00000424 00000000! ||$C$CON25||:   .bits   A,32
    4535                    ;* --------------------------------------------------------------------------*
    4536 00000428           ||$C$L71||:    
    4537 00000428 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4538 0000042c 48AD              LDR       A1, $C$CON61          ; [] |231|  ; [ORIG 16-BIT INS]
    4539 0000042e 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4540 00000432 48AE              LDR       A1, $C$CON77          ; [] |231|  ; [ORIG 16-BIT INS]
    4541 00000434 1A00EDD0          VLDR.32   S3, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4542 00000438 0A20EE20          VMUL.F32  S0, S0, S1            ; [] |231|  ; [KEEP 32-BIT INS]
    4543 0000043c 0A81EE01          VMLA.F32  S0, S3, S2            ; [] |231|  ; [KEEP 32-BIT INS]
    4544 00000440 48AB              LDR       A1, $C$CON78          ; [] |231|  ; [ORIG 16-BIT INS]
    4545 00000442 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4546 00000446 48A8              LDR       A1, $C$CON62          ; [] |231|  ; [ORIG 16-BIT INS]
    4547 00000448 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4548 0000044c 0A60EE01          VMLS.F32  S0, S2, S1            ; [] |231|  ; [KEEP 32-BIT INS]
    4549 00000450 48CA              LDR       A1, $C$CON60          ; [] |231|  ; [ORIG 16-BIT INS]
    4550 00000452 0A00ED80          VSTR.32   S0, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4551 00000456 E00D              B         ||$C$L72||            ; []  ; [ORIG 16-BIT INS]
    4552                            ; BRANCH OCCURS {||$C$L72||}     ; [] 
    4553                            .dwpsn  file "../MAIN.c",line 232,column 9,is_stmt,isa 1
    4554                    ;----------------------------------------------------------------------
    4555                    ; 232 | e_filtro_ant = e_filtro;                                               
    4556                    ;----------------------------------------------------------------------
    4557                    ;******************************************************************************
    4558                    ;* CONSTANT TABLE                                                             *
    4559                    ;******************************************************************************
    4560 00000458                   .sect   ".text"
    4561                            .align  4
    4562 00000458 00000000! ||$C$CON26||:   .bits   B,32
    4563                            .align  4
    4564 0000045c 00000000! ||$C$CON29||:   .bits   REF,32
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   84

    4565                            .align  4
    4566 00000460 400243FC  ||$C$CON31||:   .bits           0x400243fc,32
    4567                    
    4568                            .align  4
    4569 00000464 40038028  ||$C$CON32||:   .bits           0x40038028,32
    4570                    
    4571                            .align  4
    4572 00000468 40038004  ||$C$CON33||:   .bits           0x40038004,32
    4573                    
    4574                            .align  4
    4575 0000046c 40039004  ||$C$CON34||:   .bits           0x40039004,32
    4576                    
    4577                            .align  4
    4578 00000470 400380A8  ||$C$CON36||:   .bits           0x400380a8,32
    4579                    
    4580                    ;* --------------------------------------------------------------------------*
    4581 00000474           ||$C$L72||:    
    4582 00000474 489A              LDR       A1, $C$CON59          ; [] |232|  ; [ORIG 16-BIT INS]
    4583 00000476 499B              LDR       A2, $C$CON61          ; [] |232|  ; [ORIG 16-BIT INS]
    4584 00000478 6800              LDR       A1, [A1, #0]          ; [] |232|  ; [ORIG 16-BIT INS]
    4585 0000047a 6008              STR       A1, [A2, #0]          ; [] |232|  ; [ORIG 16-BIT INS]
    4586                            .dwpsn  file "../MAIN.c",line 233,column 9,is_stmt,isa 1
    4587                    ;----------------------------------------------------------------------
    4588                    ; 233 | u_filtro_ant = u_filtro;                                               
    4589                    ;----------------------------------------------------------------------
    4590 0000047c 48BF              LDR       A1, $C$CON60          ; [] |233|  ; [ORIG 16-BIT INS]
    4591 0000047e 499A              LDR       A2, $C$CON62          ; [] |233|  ; [ORIG 16-BIT INS]
    4592 00000480 6800              LDR       A1, [A1, #0]          ; [] |233|  ; [ORIG 16-BIT INS]
    4593 00000482 6008              STR       A1, [A2, #0]          ; [] |233|  ; [ORIG 16-BIT INS]
    4594                            .dwpsn  file "../MAIN.c",line 236,column 9,is_stmt,isa 1
    4595                    ;----------------------------------------------------------------------
    4596                    ; 236 | Vsaida = Up+Ui+u_filtro;                                               
    4597                    ; 237 | // Vsaida=erro;                                                        
    4598                    ;----------------------------------------------------------------------
    4599 00000484 4851              LDR       A1, $C$CON47          ; [] |236|  ; [ORIG 16-BIT INS]
    4600 00000486 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |236|  ; [KEEP 32-BIT INS]
    4601 0000048a 484E              LDR       A1, $C$CON45          ; [] |236|  ; [ORIG 16-BIT INS]
    4602 0000048c 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |236|  ; [KEEP 32-BIT INS]
    4603 00000490 48BA              LDR       A1, $C$CON60          ; [] |236|  ; [ORIG 16-BIT INS]
    4604 00000492 0A80EE30          VADD.F32  S0, S1, S0            ; [] |236|  ; [KEEP 32-BIT INS]
    4605 00000496 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |236|  ; [KEEP 32-BIT INS]
    4606 0000049a 4860              LDR       A1, $C$CON54          ; [] |236|  ; [ORIG 16-BIT INS]
    4607 0000049c 0A00EE31          VADD.F32  S0, S2, S0            ; [] |236|  ; [KEEP 32-BIT INS]
    4608 000004a0 0A00ED80          VSTR.32   S0, [A1, #0]          ; [] |236|  ; [KEEP 32-BIT INS]
    4609                            .dwpsn  file "../MAIN.c",line 239,column 9,is_stmt,isa 1
    4610                    ;----------------------------------------------------------------------
    4611                    ; 239 | Ui_ant = Ui;                                                           
    4612                    ;----------------------------------------------------------------------
    4613 000004a4 4847              LDR       A1, $C$CON45          ; [] |239|  ; [ORIG 16-BIT INS]
    4614 000004a6 494A              LDR       A2, $C$CON48          ; [] |239|  ; [ORIG 16-BIT INS]
    4615 000004a8 6800              LDR       A1, [A1, #0]          ; [] |239|  ; [ORIG 16-BIT INS]
    4616 000004aa 6008              STR       A1, [A2, #0]          ; [] |239|  ; [ORIG 16-BIT INS]
    4617                            .dwpsn  file "../MAIN.c",line 240,column 9,is_stmt,isa 1
    4618                    ;----------------------------------------------------------------------
    4619                    ; 240 | Ud_ant = Ud;                                                           
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   85

    4620                    ;----------------------------------------------------------------------
    4621 000004ac 4846              LDR       A1, $C$CON46          ; [] |240|  ; [ORIG 16-BIT INS]
    4622 000004ae 4949              LDR       A2, $C$CON49          ; [] |240|  ; [ORIG 16-BIT INS]
    4623 000004b0 6800              LDR       A1, [A1, #0]          ; [] |240|  ; [ORIG 16-BIT INS]
    4624 000004b2 6008              STR       A1, [A2, #0]          ; [] |240|  ; [ORIG 16-BIT INS]
    4625                            .dwpsn  file "../MAIN.c",line 241,column 9,is_stmt,isa 1
    4626                    ;----------------------------------------------------------------------
    4627                    ; 241 | Vsaida_ant=Vsaida;                                                     
    4628                    ;----------------------------------------------------------------------
    4629 000004b4 4859              LDR       A1, $C$CON54          ; [] |241|  ; [ORIG 16-BIT INS]
    4630 000004b6 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |241|  ; [KEEP 32-BIT INS]
    4631 000004ba 0AC0EEBD          VCVT.S32.F32 S0, S0             ; [] |241|  ; [KEEP 32-BIT INS]
    4632 000004be 4947              LDR       A2, $C$CON51          ; [] |241|  ; [ORIG 16-BIT INS]
    4633 000004c0 0A10EE10          VMOV      A1, S0                ; [] |241|  ; [KEEP 32-BIT INS]
    4634 000004c4 6008              STR       A1, [A2, #0]          ; [] |241|  ; [ORIG 16-BIT INS]
    4635                            .dwpsn  file "../MAIN.c",line 242,column 9,is_stmt,isa 1
    4636                    ;----------------------------------------------------------------------
    4637                    ; 242 | erro_ant=erro;                                                         
    4638                    ;----------------------------------------------------------------------
    4639 000004c6 4847              LDR       A1, $C$CON53          ; [] |242|  ; [ORIG 16-BIT INS]
    4640 000004c8 4943              LDR       A2, $C$CON50          ; [] |242|  ; [ORIG 16-BIT INS]
    4641 000004ca 6800              LDR       A1, [A1, #0]          ; [] |242|  ; [ORIG 16-BIT INS]
    4642 000004cc 6008              STR       A1, [A2, #0]          ; [] |242|  ; [ORIG 16-BIT INS]
    4643                            .dwpsn  file "../MAIN.c",line 243,column 9,is_stmt,isa 1
    4644                    ;----------------------------------------------------------------------
    4645                    ; 243 | angulo1_ant=angulo1;                                                   
    4646                    ;----------------------------------------------------------------------
    4647 000004ce 4826              LDR       A1, $C$CON38          ; [] |243|  ; [ORIG 16-BIT INS]
    4648 000004d0 4933              LDR       A2, $C$CON44          ; [] |243|  ; [ORIG 16-BIT INS]
    4649 000004d2 6800              LDR       A1, [A1, #0]          ; [] |243|  ; [ORIG 16-BIT INS]
    4650 000004d4 6008              STR       A1, [A2, #0]          ; [] |243|  ; [ORIG 16-BIT INS]
    4651                            .dwpsn  file "../MAIN.c",line 245,column 9,is_stmt,isa 1
    4652                    ;----------------------------------------------------------------------
    4653                    ; 245 | if(Vsaida > 12){Vsaida=12;}  //saturador                               
    4654                    ;----------------------------------------------------------------------
    4655 000004d6 4851              LDR       A1, $C$CON54          ; [] |245|  ; [ORIG 16-BIT INS]
    4656 000004d8 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |245|  ; [KEEP 32-BIT INS]
    4657 000004dc 0A08EEF2          VMOV.F32  S1, #1.20000000000000000000e+01 ; [] |245|  ; [KEEP 32-BIT INS]
    4658 000004e0 0AE0EEB4          VCMPE.F32 S0, S1                ; [] |245|  ; [KEEP 32-BIT INS]
    4659 000004e4 FA10EEF1          VMRS APSR_nzcv, FPSCR ; [] |245|  ; [KEEP 32-BIT INS]
    4660 000004e8 DD04              BLE       ||$C$L73||            ; [] |245|  ; [ORIG 16-BIT INS]
    4661                            ; BRANCHCC OCCURS {||$C$L73||}   ; [] |245| 
    4662                    ;* --------------------------------------------------------------------------*
    4663                            .dwpsn  file "../MAIN.c",line 245,column 25,is_stmt,isa 1
    4664 000004ea 484C              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |245|  ; [ORIG 16-BIT INS]
    4665 000004ec 0A08EEB2          VMOV.F32  S0, #1.20000000000000000000e+01 ; [DPU_MERLIN_PIPE] |245|  ; [KEEP 32-BIT INS]
    4666 000004f0 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |245|  ; [KEEP 32-BIT INS]
    4667                    ;* --------------------------------------------------------------------------*
    4668 000004f4           ||$C$L73||:    
    4669                            .dwpsn  file "../MAIN.c",line 246,column 9,is_stmt,isa 1
    4670                    ;----------------------------------------------------------------------
    4671                    ; 246 | if(Vsaida < -12){Vsaida= -12;}  //saturador                            
    4672                    ;----------------------------------------------------------------------
    4673 000004f4 4849              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |246|  ; [ORIG 16-BIT INS]
    4674 000004f6 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |246|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   86

    4675 000004fa 0A08EEFA          VMOV.F32  S1, #-1.20000000000000000000e+01 ; [DPU_MERLIN_PIPE] |246|  ; [KEEP 32-BIT INS]
    4676 000004fe 0AE0EEB4          VCMPE.F32 S0, S1                ; [DPU_MERLIN_PIPE] |246|  ; [KEEP 32-BIT INS]
    4677 00000502 FA10EEF1          VMRS APSR_nzcv, FPSCR ; [DPU_MERLIN_PIPE] |246|  ; [KEEP 32-BIT INS]
    4678 00000506 D204              BCS       ||$C$L74||            ; [DPU_V7M3_PIPE] |246|  ; [ORIG 16-BIT INS]
    4679                            ; BRANCHCC OCCURS {||$C$L74||}   ; [] |246| 
    4680                    ;* --------------------------------------------------------------------------*
    4681                            .dwpsn  file "../MAIN.c",line 246,column 26,is_stmt,isa 1
    4682 00000508 4844              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |246|  ; [ORIG 16-BIT INS]
    4683 0000050a 0A08EEBA          VMOV.F32  S0, #-1.20000000000000000000e+01 ; [DPU_MERLIN_PIPE] |246|  ; [KEEP 32-BIT INS]
    4684 0000050e 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |246|  ; [KEEP 32-BIT INS]
    4685                    ;* --------------------------------------------------------------------------*
    4686 00000512           ||$C$L74||:    
    4687                            .dwpsn  file "../MAIN.c",line 248,column 9,is_stmt,isa 1
    4688                    ;----------------------------------------------------------------------
    4689                    ; 248 | DUTY=(Vsaida*(float)4.1666666666666666666)+50; //4.1666 = 50/12        
    4690                    ;----------------------------------------------------------------------
    4691 00000512 4842              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |248|  ; [ORIG 16-BIT INS]
    4692 00000514 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |248|  ; [KEEP 32-BIT INS]
    4693 00000518 48CE              LDR       A1, $C$FL8            ; [DPU_V7M3_PIPE] |248|  ; [ORIG 16-BIT INS]
    4694 0000051a 0A10EE01          VMOV      S2, A1                ; [DPU_MERLIN_PIPE] |248|  ; [KEEP 32-BIT INS]
    4695 0000051e 481D              LDR       A1, $C$FL7            ; [DPU_V7M3_PIPE] |248|  ; [ORIG 16-BIT INS]
    4696 00000520 0A90EE00          VMOV      S1, A1                ; [DPU_MERLIN_PIPE] |248|  ; [KEEP 32-BIT INS]
    4697 00000524 0A00EE41          VMLA.F32  S1, S2, S0            ; [DPU_MERLIN_PIPE] |248|  ; [KEEP 32-BIT INS]
    4698 00000528 48BD              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |248|  ; [ORIG 16-BIT INS]
    4699 0000052a 0A00EDC0          VSTR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |248|  ; [KEEP 32-BIT INS]
    4700                            .dwpsn  file "../MAIN.c",line 250,column 9,is_stmt,isa 1
    4701                    ;----------------------------------------------------------------------
    4702                    ; 250 | switch(dado_escolhido){                                                
    4703                    ; 251 | case 1:                                                                
    4704                    ;----------------------------------------------------------------------
    4705 0000052e E05B              B         ||$C$L83||            ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4706                            ; BRANCH OCCURS {||$C$L83||}     ; [] |250| 
    4707                    ;******************************************************************************
    4708                    ;* FLOATING-POINT CONSTANTS                                                   *
    4709                    ;******************************************************************************
    4710 00000530                   .sect   ".text"
    4711                            .align  4
    4712 00000530 3A83126F  ||$C$FL4||:     .word   03a83126fh      ; 0.00100000004749745131
    4713                    ;* --------------------------------------------------------------------------*
    4714 00000534           ||$C$L75||:    
    4715                            .dwpsn  file "../MAIN.c",line 252,column 9,is_stmt,isa 1
    4716                    ;----------------------------------------------------------------------
    4717                    ; 252 | DADOOO=angulo1;                                                        
    4718                    ;----------------------------------------------------------------------
    4719 00000534 480C              LDR       A1, $C$CON38          ; [DPU_V7M3_PIPE] |252|  ; [ORIG 16-BIT INS]
    4720 00000536 49C8              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |252|  ; [ORIG 16-BIT INS]
    4721 00000538 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |252|  ; [ORIG 16-BIT INS]
    4722 0000053a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |252|  ; [ORIG 16-BIT INS]
    4723                            .dwpsn  file "../MAIN.c",line 253,column 9,is_stmt,isa 1
    4724                    ;----------------------------------------------------------------------
    4725                    ; 253 | break;                                                                 
    4726                    ; 254 | case 2:                                                                
    4727                    ;----------------------------------------------------------------------
    4728 0000053c E070              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |253|  ; [ORIG 16-BIT INS]
    4729                            ; BRANCH OCCURS {||$C$L84||}     ; [] |253| 
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   87

    4730                    ;******************************************************************************
    4731                    ;* CONSTANT TABLE                                                             *
    4732                    ;******************************************************************************
    4733 0000053e                   .sect   ".text"
    4734                            .align  4
    4735 0000053e 000046C0! ||$C$CON35||:   .bits   ||V0||,32
         00000542 00000000 
    4736                            .align  4
    4737 00000542 00000000! ||$C$CON37||:   .bits   angulo1aux,32
         00000546 00000000 
    4738                    ;* --------------------------------------------------------------------------*
    4739 00000548           ||$C$L76||:    
    4740                            .dwpsn  file "../MAIN.c",line 255,column 9,is_stmt,isa 1
    4741                    ;----------------------------------------------------------------------
    4742                    ; 255 | DADOOO=Vsaida;                                                         
    4743                    ;----------------------------------------------------------------------
    4744 00000548 4834              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |255|  ; [ORIG 16-BIT INS]
    4745 0000054a 49C3              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |255|  ; [ORIG 16-BIT INS]
    4746 0000054c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |255|  ; [ORIG 16-BIT INS]
    4747 0000054e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |255|  ; [ORIG 16-BIT INS]
    4748                            .dwpsn  file "../MAIN.c",line 256,column 9,is_stmt,isa 1
    4749                    ;----------------------------------------------------------------------
    4750                    ; 256 | break;                                                                 
    4751                    ; 257 | case 3:                                                                
    4752                    ;----------------------------------------------------------------------
    4753 00000550 E066              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |256|  ; [ORIG 16-BIT INS]
    4754                            ; BRANCH OCCURS {||$C$L84||}     ; [] |256| 
    4755                    ;******************************************************************************
    4756                    ;* FLOATING-POINT CONSTANTS                                                   *
    4757                    ;******************************************************************************
    4758 00000552                   .sect   ".text"
    4759                            .align  4
    4760 00000554 70A3D70A  ||$C$FL5||:     .word   070a3d70ah
    4761 00000558 3FA70A3D          .word   03fa70a3dh      ; 0.04499999999999999833
    4762                    ;* --------------------------------------------------------------------------*
    4763 0000055c           ||$C$L77||:    
    4764                            .dwpsn  file "../MAIN.c",line 258,column 9,is_stmt,isa 1
    4765                    ;----------------------------------------------------------------------
    4766                    ; 258 | DADOOO=e_aw;                                                           
    4767                    ;----------------------------------------------------------------------
    4768 0000055c 4820              LDR       A1, $C$CON52          ; [DPU_V7M3_PIPE] |258|  ; [ORIG 16-BIT INS]
    4769 0000055e 49BE              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |258|  ; [ORIG 16-BIT INS]
    4770 00000560 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |258|  ; [ORIG 16-BIT INS]
    4771 00000562 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |258|  ; [ORIG 16-BIT INS]
    4772                            .dwpsn  file "../MAIN.c",line 259,column 9,is_stmt,isa 1
    4773                    ;----------------------------------------------------------------------
    4774                    ; 259 | break;                                                                 
    4775                    ; 260 | case 4:                                                                
    4776                    ;----------------------------------------------------------------------
    4777 00000564 E05C              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |259|  ; [ORIG 16-BIT INS]
    4778                            ; BRANCH OCCURS {||$C$L84||}     ; [] |259| 
    4779                    ;******************************************************************************
    4780                    ;* CONSTANT TABLE                                                             *
    4781                    ;******************************************************************************
    4782 00000566                   .sect   ".text"
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   88

    4783                            .align  4
    4784 00000566 000046C0! ||$C$CON38||:   .bits   angulo1,32
         0000056a 00000000 
    4785                    ;* --------------------------------------------------------------------------*
    4786 0000056c           ||$C$L78||:    
    4787                            .dwpsn  file "../MAIN.c",line 261,column 9,is_stmt,isa 1
    4788                    ;----------------------------------------------------------------------
    4789                    ; 261 | DADOOO=Up;                                                             
    4790                    ;----------------------------------------------------------------------
    4791 0000056c 4817              LDR       A1, $C$CON47          ; [DPU_V7M3_PIPE] |261|  ; [ORIG 16-BIT INS]
    4792 0000056e 49BA              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |261|  ; [ORIG 16-BIT INS]
    4793 00000570 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |261|  ; [ORIG 16-BIT INS]
    4794 00000572 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |261|  ; [ORIG 16-BIT INS]
    4795                            .dwpsn  file "../MAIN.c",line 262,column 9,is_stmt,isa 1
    4796                    ;----------------------------------------------------------------------
    4797                    ; 262 | break;                                                                 
    4798                    ; 263 | case 5:                                                                
    4799                    ;----------------------------------------------------------------------
    4800 00000574 E054              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |262|  ; [ORIG 16-BIT INS]
    4801                            ; BRANCH OCCURS {||$C$L84||}     ; [] |262| 
    4802                    ;******************************************************************************
    4803                    ;* CONSTANT TABLE                                                             *
    4804                    ;******************************************************************************
    4805 00000576                   .sect   ".text"
    4806                            .align  4
    4807 00000576 000046C0! ||$C$CON39||:   .bits   primeira,32
         0000057a 00000000 
    4808                            .align  4
    4809 0000057a 00000000! ||$C$CON40||:   .bits   ii,32
         0000057e 00000000 
    4810                            .align  4
    4811 0000057e 00000000! ||$C$CON41||:   .bits   i,32
         00000582 00000000 
    4812                    ;* --------------------------------------------------------------------------*
    4813 00000584           ||$C$L79||:    
    4814                            .dwpsn  file "../MAIN.c",line 264,column 9,is_stmt,isa 1
    4815                    ;----------------------------------------------------------------------
    4816                    ; 264 | DADOOO=Ud;                                                             
    4817                    ;----------------------------------------------------------------------
    4818 00000584 4810              LDR       A1, $C$CON46          ; [DPU_V7M3_PIPE] |264|  ; [ORIG 16-BIT INS]
    4819 00000586 49B4              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |264|  ; [ORIG 16-BIT INS]
    4820 00000588 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |264|  ; [ORIG 16-BIT INS]
    4821 0000058a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |264|  ; [ORIG 16-BIT INS]
    4822                            .dwpsn  file "../MAIN.c",line 265,column 9,is_stmt,isa 1
    4823                    ;----------------------------------------------------------------------
    4824                    ; 265 | break;                                                                 
    4825                    ; 266 | case 6:                                                                
    4826                    ;----------------------------------------------------------------------
    4827 0000058c E048              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |265|  ; [ORIG 16-BIT INS]
    4828                            ; BRANCH OCCURS {||$C$L84||}     ; [] |265| 
    4829                    ;******************************************************************************
    4830                    ;* FLOATING-POINT CONSTANTS                                                   *
    4831                    ;******************************************************************************
    4832 0000058e                   .sect   ".text"
    4833                            .align  4
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   89

    4834 00000590 00000000  ||$C$FL6||:     .word   000000000h      ; 0
    4835                            .align  4
    4836 00000594 42480000  ||$C$FL7||:     .word   042480000h      ; 50
    4837                    ;******************************************************************************
    4838                    ;* CONSTANT TABLE                                                             *
    4839                    ;******************************************************************************
    4840 00000598                   .sect   ".text"
    4841                            .align  4
    4842 00000596 00004248! ||$C$CON42||:   .bits   REF_controle,32
         0000059a 00000000 
    4843                            .align  4
    4844 0000059a 00000000! ||$C$CON43||:   .bits   INICIO,32
         0000059e 00000000 
    4845                            .align  4
    4846 0000059e 00000000! ||$C$CON44||:   .bits   angulo1_ant,32
         000005a2 00000000 
    4847                    ;* --------------------------------------------------------------------------*
    4848 000005a4           ||$C$L80||:    
    4849                            .dwpsn  file "../MAIN.c",line 267,column 9,is_stmt,isa 1
    4850                    ;----------------------------------------------------------------------
    4851                    ; 267 | DADOOO=Ui;                                                             
    4852                    ;----------------------------------------------------------------------
    4853 000005a4 4807              LDR       A1, $C$CON45          ; [DPU_V7M3_PIPE] |267|  ; [ORIG 16-BIT INS]
    4854 000005a6 49AC              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |267|  ; [ORIG 16-BIT INS]
    4855 000005a8 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |267|  ; [ORIG 16-BIT INS]
    4856 000005aa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |267|  ; [ORIG 16-BIT INS]
    4857                            .dwpsn  file "../MAIN.c",line 268,column 9,is_stmt,isa 1
    4858                    ;----------------------------------------------------------------------
    4859                    ; 268 | break;                                                                 
    4860                    ; 269 | case 7:                                                                
    4861                    ;----------------------------------------------------------------------
    4862 000005ac E038              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |268|  ; [ORIG 16-BIT INS]
    4863                            ; BRANCH OCCURS {||$C$L84||}     ; [] |268| 
    4864                    ;* --------------------------------------------------------------------------*
    4865 000005ae           ||$C$L81||:    
    4866                            .dwpsn  file "../MAIN.c",line 270,column 9,is_stmt,isa 1
    4867                    ;----------------------------------------------------------------------
    4868                    ; 270 | DADOOO=V0;                                                             
    4869                    ;----------------------------------------------------------------------
    4870 000005ae 48C0              LDR       A1, $C$CON71          ; [DPU_V7M3_PIPE] |270|  ; [ORIG 16-BIT INS]
    4871 000005b0 49A9              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |270|  ; [ORIG 16-BIT INS]
    4872 000005b2 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |270|  ; [ORIG 16-BIT INS]
    4873 000005b4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |270|  ; [ORIG 16-BIT INS]
    4874                            .dwpsn  file "../MAIN.c",line 271,column 9,is_stmt,isa 1
    4875                    ;----------------------------------------------------------------------
    4876                    ; 271 | break;                                                                 
    4877                    ; 272 | case 8:                                                                
    4878                    ;----------------------------------------------------------------------
    4879 000005b6 E033              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |271|  ; [ORIG 16-BIT INS]
    4880                            ; BRANCH OCCURS {||$C$L84||}     ; [] |271| 
    4881                    ;* --------------------------------------------------------------------------*
    4882 000005b8           ||$C$L82||:    
    4883                            .dwpsn  file "../MAIN.c",line 273,column 9,is_stmt,isa 1
    4884                    ;----------------------------------------------------------------------
    4885                    ; 273 | DADOOO=u_filtro;                                                       
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   90

    4886                    ;----------------------------------------------------------------------
    4887 000005b8 4870              LDR       A1, $C$CON60          ; [DPU_V7M3_PIPE] |273|  ; [ORIG 16-BIT INS]
    4888 000005ba 49A7              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |273|  ; [ORIG 16-BIT INS]
    4889 000005bc 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |273|  ; [ORIG 16-BIT INS]
    4890 000005be 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |273|  ; [ORIG 16-BIT INS]
    4891                            .dwpsn  file "../MAIN.c",line 274,column 9,is_stmt,isa 1
    4892                    ;----------------------------------------------------------------------
    4893                    ; 274 | break;                                                                 
    4894                    ;----------------------------------------------------------------------
    4895 000005c0 E02E              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
    4896                            ; BRANCH OCCURS {||$C$L84||}     ; [] |274| 
    4897                    ;******************************************************************************
    4898                    ;* CONSTANT TABLE                                                             *
    4899                    ;******************************************************************************
    4900 000005c2                   .sect   ".text"
    4901                            .align  4
    4902 000005c2 000046C0! ||$C$CON45||:   .bits   Ui,32
         000005c6 00000000 
    4903                            .align  4
    4904 000005c6 00000000! ||$C$CON46||:   .bits   Ud,32
         000005ca 00000000 
    4905                            .align  4
    4906 000005ca 00000000! ||$C$CON47||:   .bits   Up,32
         000005ce 00000000 
    4907                            .align  4
    4908 000005ce 00000000! ||$C$CON48||:   .bits   Ui_ant,32
         000005d2 00000000 
    4909                            .align  4
    4910 000005d2 00000000! ||$C$CON49||:   .bits   Ud_ant,32
         000005d6 00000000 
    4911                            .align  4
    4912 000005d6 00000000! ||$C$CON50||:   .bits   erro_ant,32
         000005da 00000000 
    4913                            .align  4
    4914 000005da 00000000! ||$C$CON51||:   .bits   Vsaida_ant,32
         000005de 00000000 
    4915                            .align  4
    4916 000005de 00000000! ||$C$CON52||:   .bits   e_aw,32
         000005e2 00000000 
    4917                            .align  4
    4918 000005e2 00000000! ||$C$CON53||:   .bits   erro,32
         000005e6 00000000 
    4919                    ;* --------------------------------------------------------------------------*
    4920                    ;* --------------------------------------------------------------------------*
    4921 000005e8           ||$C$L83||:    
    4922                            .dwpsn  file "../MAIN.c",line 250,column 9,is_stmt,isa 1
    4923 000005e8 48C7              LDR       A1, $C$CON64          ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4924 000005ea 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4925 000005ec 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4926 000005ee 2807              CMP       A1, #7                ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4927 000005f0 D816              BHI       ||$C$L84||            ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4928                            ; BRANCHCC OCCURS {||$C$L84||}   ; [] |250| 
    4929                    ;* --------------------------------------------------------------------------*
    4930 000005f2 A102              ADR       A2, ||$C$SW1||        ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4931 000005f4 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |250|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   91

    4932 000005f8 4687              MOV       PC, A1                ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4933                            ; BRANCH OCCURS                  ; [] |250| 
    4934 000005fc 00000000! ||$C$SW1||:     .word   ||$C$L75||      ; 1
    4935 00000600 00000000!         .word   ||$C$L76||      ; 2
    4936 00000604 00000000!         .word   ||$C$L77||      ; 3
    4937 00000608 00000000!         .word   ||$C$L78||      ; 4
    4938 0000060c 00000000!         .word   ||$C$L79||      ; 5
    4939 00000610 00000000!         .word   ||$C$L80||      ; 6
    4940 00000614 00000000!         .word   ||$C$L81||      ; 7
    4941 00000618 00000000!         .word   ||$C$L82||      ; 8
    4942                    ;******************************************************************************
    4943                    ;* CONSTANT TABLE                                                             *
    4944                    ;******************************************************************************
    4945 0000061c                   .sect   ".text"
    4946                            .align  4
    4947 0000061a 00000000! ||$C$CON54||:   .bits   Vsaida,32
         0000061e 00000000 
    4948                    ;* --------------------------------------------------------------------------*
    4949 00000620           ||$C$L84||:    
    4950                            .dwpsn  file "../MAIN.c",line 276,column 16,is_stmt,isa 1
    4951                    ;----------------------------------------------------------------------
    4952                    ; 276 | if(i==10 & ii<4001){                                                   
    4953                    ;----------------------------------------------------------------------
    4954 00000620 48CD              LDR       A1, $C$CON72          ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4955 00000622 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4956 00000624 72A1F640          MOV       A3, #4001             ; [DPU_V7M3_PIPE] |276|  ; [KEEP 32-BIT INS]
    4957 00000628 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4958 0000062a 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4959 0000062c DD00              BLE       ||$C$L85||            ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4960                            ; BRANCHCC OCCURS {||$C$L85||}   ; [] |276| 
    4961                    ;* --------------------------------------------------------------------------*
    4962 0000062e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4963                    ;* --------------------------------------------------------------------------*
    4964 00000630           ||$C$L85||:    
    4965 00000630 49CA              LDR       A2, $C$CON73          ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4966 00000632 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4967 00000634 2A0A              CMP       A3, #10               ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4968 00000636 0100F04F          MOV       A2, #0                ; [DPU_V7M3_PIPE] |276|  ; [KEEP 32-BIT INS]
    4969 0000063a D100              BNE       ||$C$L86||            ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4970                            ; BRANCHCC OCCURS {||$C$L86||}   ; [] |276| 
    4971                    ;* --------------------------------------------------------------------------*
    4972 0000063c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4973                    ;* --------------------------------------------------------------------------*
    4974 0000063e           ||$C$L86||:    
    4975 0000063e 4208              TST       A1, A2                ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4976 00000640 D00D              BEQ       ||$C$L87||            ; [DPU_V7M3_PIPE] |276|  ; [ORIG 16-BIT INS]
    4977                            ; BRANCHCC OCCURS {||$C$L87||}   ; [] |276| 
    4978                    ;* --------------------------------------------------------------------------*
    4979                            .dwpsn  file "../MAIN.c",line 277,column 20,is_stmt,isa 1
    4980                    ;----------------------------------------------------------------------
    4981                    ; 277 | vet1[ii]=DADOOO;                                                       
    4982                    ;----------------------------------------------------------------------
    4983 00000642 49C5              LDR       A2, $C$CON72          ; [DPU_V7M3_PIPE] |277|  ; [ORIG 16-BIT INS]
    4984 00000644 4884              LDR       A1, $C$CON63          ; [DPU_V7M3_PIPE] |277|  ; [ORIG 16-BIT INS]
    4985 00000646 4AC3              LDR       A3, $C$CON65          ; [DPU_V7M3_PIPE] |277|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   92

    4986 00000648 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |277|  ; [ORIG 16-BIT INS]
    4987 0000064a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |277|  ; [ORIG 16-BIT INS]
    4988 0000064c 0021F842          STR       A1, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |277|  ; [KEEP 32-BIT INS]
    4989                            .dwpsn  file "../MAIN.c",line 278,column 20,is_stmt,isa 1
    4990                    ;----------------------------------------------------------------------
    4991                    ; 278 | ii++;                                                                  
    4992                    ;----------------------------------------------------------------------
    4993 00000650 49C1              LDR       A2, $C$CON72          ; [DPU_V7M3_PIPE] |278|  ; [ORIG 16-BIT INS]
    4994 00000652 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |278|  ; [ORIG 16-BIT INS]
    4995 00000654 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |278|  ; [ORIG 16-BIT INS]
    4996 00000656 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |278|  ; [ORIG 16-BIT INS]
    4997                            .dwpsn  file "../MAIN.c",line 279,column 20,is_stmt,isa 1
    4998                    ;----------------------------------------------------------------------
    4999                    ; 279 | i=0;                                                                   
    5000                    ;----------------------------------------------------------------------
    5001 00000658 49C0              LDR       A2, $C$CON73          ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
    5002 0000065a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
    5003 0000065c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
    5004                    ;* --------------------------------------------------------------------------*
    5005 0000065e           ||$C$L87||:    
    5006                            .dwpsn  file "../MAIN.c",line 281,column 16,is_stmt,isa 1
    5007                    ;----------------------------------------------------------------------
    5008                    ; 281 | i++;                                                                   
    5009                    ;----------------------------------------------------------------------
    5010 0000065e 49BF              LDR       A2, $C$CON73          ; [DPU_V7M3_PIPE] |281|  ; [ORIG 16-BIT INS]
    5011 00000660 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |281|  ; [ORIG 16-BIT INS]
    5012 00000662 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |281|  ; [ORIG 16-BIT INS]
    5013 00000664 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |281|  ; [ORIG 16-BIT INS]
    5014                            .dwpsn  file "../MAIN.c",line 283,column 9,is_stmt,isa 1
    5015                    ;----------------------------------------------------------------------
    5016                    ; 283 | break;                                                                 
    5017                    ; 285 | case 2:                                                                
    5018                    ;----------------------------------------------------------------------
    5019 00000666 E04F              B         ||$C$L91||            ; [DPU_V7M3_PIPE] |283|  ; [ORIG 16-BIT INS]
    5020                            ; BRANCH OCCURS {||$C$L91||}     ; [] |283| 
    5021                    ;******************************************************************************
    5022                    ;* CONSTANT TABLE                                                             *
    5023                    ;******************************************************************************
    5024 00000668                   .sect   ".text"
    5025                            .align  4
    5026 00000668 00000000! ||$C$CON55||:   .bits   Kp,32
    5027                            .align  4
    5028 0000066c 00000000! ||$C$CON56||:   .bits   Ti,32
    5029                            .align  4
    5030 00000670 00000000! ||$C$CON57||:   .bits   Td,32
    5031                            .align  4
    5032 00000674 00000000! ||$C$CON58||:   .bits   N,32
    5033                    ;* --------------------------------------------------------------------------*
    5034 00000678           ||$C$L88||:    
    5035                            .dwpsn  file "../MAIN.c",line 286,column 9,is_stmt,isa 1
    5036                    ;----------------------------------------------------------------------
    5037                    ; 286 | angulo1_ant=angulo1;                                                   
    5038                    ;----------------------------------------------------------------------
    5039 00000678 48B9              LDR       A1, $C$CON74          ; [DPU_V7M3_PIPE] |286|  ; [ORIG 16-BIT INS]
    5040 0000067a 49BA              LDR       A2, $C$CON75          ; [DPU_V7M3_PIPE] |286|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   93

    5041 0000067c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |286|  ; [ORIG 16-BIT INS]
    5042 0000067e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |286|  ; [ORIG 16-BIT INS]
    5043                            .dwpsn  file "../MAIN.c",line 287,column 9,is_stmt,isa 1
    5044                    ;----------------------------------------------------------------------
    5045                    ; 287 | if(INICIO>800 && DUTY < 92){                                           
    5046                    ;----------------------------------------------------------------------
    5047 00000680 48B9              LDR       A1, $C$CON76          ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
    5048 00000682 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
    5049 00000684 7F48F5B0          CMP       A1, #800              ; [DPU_V7M3_PIPE] |287|  ; [KEEP 32-BIT INS]
    5050 00000688 DD16              BLE       ||$C$L89||            ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
    5051                            ; BRANCHCC OCCURS {||$C$L89||}   ; [] |287| 
    5052                    ;* --------------------------------------------------------------------------*
    5053 0000068a 48DC              LDR       A1, $C$FL9            ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
    5054 0000068c 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |287|  ; [KEEP 32-BIT INS]
    5055 00000690 4863              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
    5056 00000692 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |287|  ; [KEEP 32-BIT INS]
    5057 00000696 0AC0EEF4          VCMPE.F32 S1, S0                ; [DPU_MERLIN_PIPE] |287|  ; [KEEP 32-BIT INS]
    5058 0000069a FA10EEF1          VMRS APSR_nzcv, FPSCR ; [DPU_MERLIN_PIPE] |287|  ; [KEEP 32-BIT INS]
    5059 0000069e D20B              BCS       ||$C$L89||            ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
    5060                            ; BRANCHCC OCCURS {||$C$L89||}   ; [] |287| 
    5061                    ;* --------------------------------------------------------------------------*
    5062                            .dwpsn  file "../MAIN.c",line 288,column 13,is_stmt,isa 1
    5063                    ;----------------------------------------------------------------------
    5064                    ; 288 | DUTY++;                                                                
    5065                    ;----------------------------------------------------------------------
    5066 000006a0 485F              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |288|  ; [ORIG 16-BIT INS]
    5067 000006a2 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |288|  ; [KEEP 32-BIT INS]
    5068 000006a6 0A00EEF7          VMOV.F32  S1, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |288|  ; [KEEP 32-BIT INS]
    5069 000006aa 0A80EE30          VADD.F32  S0, S1, S0            ; [DPU_MERLIN_PIPE] |288|  ; [KEEP 32-BIT INS]
    5070 000006ae 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |288|  ; [KEEP 32-BIT INS]
    5071                            .dwpsn  file "../MAIN.c",line 289,column 13,is_stmt,isa 1
    5072                    ;----------------------------------------------------------------------
    5073                    ; 289 | INICIO=0;                                                              
    5074                    ;----------------------------------------------------------------------
    5075 000006b2 49AD              LDR       A2, $C$CON76          ; [DPU_V7M3_PIPE] |289|  ; [ORIG 16-BIT INS]
    5076 000006b4 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |289|  ; [ORIG 16-BIT INS]
    5077 000006b6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |289|  ; [ORIG 16-BIT INS]
    5078                    ;* --------------------------------------------------------------------------*
    5079 000006b8           ||$C$L89||:    
    5080                            .dwpsn  file "../MAIN.c",line 291,column 9,is_stmt,isa 1
    5081                    ;----------------------------------------------------------------------
    5082                    ; 291 | INICIO++;                                                              
    5083                    ;----------------------------------------------------------------------
    5084 000006b8 49AB              LDR       A2, $C$CON76          ; [DPU_V7M3_PIPE] |291|  ; [ORIG 16-BIT INS]
    5085 000006ba 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |291|  ; [ORIG 16-BIT INS]
    5086 000006bc 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |291|  ; [ORIG 16-BIT INS]
    5087 000006be 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |291|  ; [ORIG 16-BIT INS]
    5088                            .dwpsn  file "../MAIN.c",line 292,column 9,is_stmt,isa 1
    5089                    ;----------------------------------------------------------------------
    5090                    ; 292 | if(angulo1>160){CONTROLE_ON=1;}                                        
    5091                    ;----------------------------------------------------------------------
    5092 000006c0 48CF              LDR       A1, $C$FL10           ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
    5093 000006c2 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |292|  ; [KEEP 32-BIT INS]
    5094 000006c6 48A6              LDR       A1, $C$CON74          ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
    5095 000006c8 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |292|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   94

    5096 000006cc 0AC0EEF4          VCMPE.F32 S1, S0                ; [DPU_MERLIN_PIPE] |292|  ; [KEEP 32-BIT INS]
    5097 000006d0 FA10EEF1          VMRS APSR_nzcv, FPSCR ; [DPU_MERLIN_PIPE] |292|  ; [KEEP 32-BIT INS]
    5098 000006d4 DD18              BLE       ||$C$L91||            ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
    5099                            ; BRANCHCC OCCURS {||$C$L91||}   ; [] |292| 
    5100                    ;* --------------------------------------------------------------------------*
    5101                            .dwpsn  file "../MAIN.c",line 292,column 25,is_stmt,isa 1
    5102 000006d6 49E2              LDR       A2, $C$CON66          ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
    5103 000006d8 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
    5104 000006da 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
    5105                            .dwpsn  file "../MAIN.c",line 294,column 9,is_stmt,isa 1
    5106                    ;----------------------------------------------------------------------
    5107                    ; 294 | break;                                                                 
    5108                    ;----------------------------------------------------------------------
    5109 000006dc E014              B         ||$C$L91||            ; [DPU_V7M3_PIPE] |294|  ; [ORIG 16-BIT INS]
    5110                            ; BRANCH OCCURS {||$C$L91||}     ; [] |294| 
    5111                    ;******************************************************************************
    5112                    ;* CONSTANT TABLE                                                             *
    5113                    ;******************************************************************************
    5114 000006de                   .sect   ".text"
    5115                            .align  4
    5116 000006de 000046C0! ||$C$CON59||:   .bits   e_filtro,32
         000006e2 00000000 
    5117                            .align  4
    5118 000006e2 00000000! ||$C$CON61||:   .bits   e_filtro_ant,32
         000006e6 00000000 
    5119                            .align  4
    5120 000006e6 00000000! ||$C$CON62||:   .bits   u_filtro_ant,32
         000006ea 00000000 
    5121                            .align  4
    5122 000006ea 00000000! ||$C$CON77||:   .bits   A,32
         000006ee 00000000 
    5123                            .align  4
    5124 000006ee 00000000! ||$C$CON78||:   .bits   B,32
         000006f2 00000000 
    5125                    ;* --------------------------------------------------------------------------*
    5126                    ;* --------------------------------------------------------------------------*
    5127 000006f4           ||$C$L90||:    
    5128                            .dwpsn  file "../MAIN.c",line 187,column 5,is_stmt,isa 1
    5129 000006f4 48DA              LDR       A1, $C$CON66          ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    5130 000006f6 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    5131 000006f8 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    5132 000006fa AFFEF43F!         BEQ       ||$C$L64||            ; [DPU_V7M3_PIPE] |187|  ; [KEEP 32-BIT INS]
    5133                            ; BRANCHCC OCCURS {||$C$L64||}   ; [] |187| 
    5134                    ;* --------------------------------------------------------------------------*
    5135 000006fe 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    5136 00000700 AFFEF43F!         BEQ       ||$C$L65||            ; [DPU_V7M3_PIPE] |187|  ; [KEEP 32-BIT INS]
    5137                            ; BRANCHCC OCCURS {||$C$L65||}   ; [] |187| 
    5138                    ;* --------------------------------------------------------------------------*
    5139 00000704 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    5140 00000706 D0B7              BEQ       ||$C$L88||            ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    5141                            ; BRANCHCC OCCURS {||$C$L88||}   ; [] |187| 
    5142                    ;* --------------------------------------------------------------------------*
    5143 00000708           ||$C$L91||:    
    5144                            .dwpsn  file "../MAIN.c",line 298,column 5,is_stmt,isa 1
    5145                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   95

    5146                    ; 298 | if(DUTY > 99){DUTY=99;}  //saturador                                   
    5147                    ;----------------------------------------------------------------------
    5148 00000708 48D4              LDR       A1, $C$FL11           ; [DPU_V7M3_PIPE] |298|  ; [ORIG 16-BIT INS]
    5149 0000070a 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |298|  ; [KEEP 32-BIT INS]
    5150 0000070e 4844              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |298|  ; [ORIG 16-BIT INS]
    5151 00000710 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |298|  ; [KEEP 32-BIT INS]
    5152 00000714 0AC0EEF4          VCMPE.F32 S1, S0                ; [DPU_MERLIN_PIPE] |298|  ; [KEEP 32-BIT INS]
    5153 00000718 FA10EEF1          VMRS APSR_nzcv, FPSCR ; [DPU_MERLIN_PIPE] |298|  ; [KEEP 32-BIT INS]
    5154 0000071c DD02              BLE       ||$C$L92||            ; [DPU_V7M3_PIPE] |298|  ; [ORIG 16-BIT INS]
    5155                            ; BRANCHCC OCCURS {||$C$L92||}   ; [] |298| 
    5156                    ;* --------------------------------------------------------------------------*
    5157                            .dwpsn  file "../MAIN.c",line 298,column 19,is_stmt,isa 1
    5158 0000071e 48CF              LDR       A1, $C$FL11           ; [DPU_V7M3_PIPE] |298|  ; [ORIG 16-BIT INS]
    5159 00000720 493F              LDR       A2, $C$CON70          ; [DPU_V7M3_PIPE] |298|  ; [ORIG 16-BIT INS]
    5160 00000722 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |298|  ; [ORIG 16-BIT INS]
    5161                    ;* --------------------------------------------------------------------------*
    5162 00000724           ||$C$L92||:    
    5163                            .dwpsn  file "../MAIN.c",line 299,column 5,is_stmt,isa 1
    5164                    ;----------------------------------------------------------------------
    5165                    ; 299 | if(DUTY < 1){DUTY=1;}  //saturador                                     
    5166                    ;----------------------------------------------------------------------
    5167 00000724 483E              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |299|  ; [ORIG 16-BIT INS]
    5168 00000726 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |299|  ; [KEEP 32-BIT INS]
    5169 0000072a 0A00EEF7          VMOV.F32  S1, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |299|  ; [KEEP 32-BIT INS]
    5170 0000072e 0AE0EEB4          VCMPE.F32 S0, S1                ; [DPU_MERLIN_PIPE] |299|  ; [KEEP 32-BIT INS]
    5171 00000732 FA10EEF1          VMRS APSR_nzcv, FPSCR ; [DPU_MERLIN_PIPE] |299|  ; [KEEP 32-BIT INS]
    5172 00000736 D204              BCS       ||$C$L93||            ; [DPU_V7M3_PIPE] |299|  ; [ORIG 16-BIT INS]
    5173                            ; BRANCHCC OCCURS {||$C$L93||}   ; [] |299| 
    5174                    ;* --------------------------------------------------------------------------*
    5175                            .dwpsn  file "../MAIN.c",line 299,column 18,is_stmt,isa 1
    5176                    ;----------------------------------------------------------------------
    5177                    ; 301 | //    if(comando == '0'){comando_decimal=0;}                           
    5178                    ; 302 | //    if(comando == '1'){comando_decimal=1;}                           
    5179                    ; 303 | //    if(comando == '2'){comando_decimal=2;}                           
    5180                    ; 304 | //    if(comando == '3'){comando_decimal=3;}                           
    5181                    ; 305 | //    if(comando == '4'){comando_decimal=4;}                           
    5182                    ; 306 | //                                                                     
    5183                    ; 307 | //    switch(comando_decimal){                                         
    5184                    ; 308 | //    case 0:                                                          
    5185                    ; 309 | //        dado_a_ser_enviado=(angulo1+500)*(100);                      
    5186                    ; 310 | //        dado_a_ser_enviado2=(REF_controle+500)*(100);                
    5187                    ; 311 | //    break;                                                           
    5188                    ; 312 | //    case 1:                                                          
    5189                    ; 313 | //        dado_a_ser_enviado=(DUTY+500)*(100);                         
    5190                    ; 314 | //        dado_a_ser_enviado2=(REF_controle+500)*(100);                
    5191                    ; 315 | //    break;                                                           
    5192                    ; 316 | //                                                                     
    5193                    ; 317 | //    case 2:                                                          
    5194                    ; 318 | //       dado_a_ser_enviado=(erro+500)*(100);                          
    5195                    ; 319 | //       dado_a_ser_enviado2=(REF_controle+500)*(100);                 
    5196                    ; 320 | //    break;                                                           
    5197                    ; 321 | //    case 3:                                                          
    5198                    ; 322 | //        dado_a_ser_enviado=(V0+500)*(100);                           
    5199                    ; 323 | //        dado_a_ser_enviado2=(REF_controle+500)*(100);                
    5200                    ; 324 | //    case 4:                                                          
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   96

    5201                    ; 325 | //        if(CONTROLE_ON == 0){CONTROLE_ON=1;}                         
    5202                    ; 326 | //        else{CONTROLE_ON=0;}                                         
    5203                    ; 327 | //        comando='0';                                                 
    5204                    ; 328 | //                                                                     
    5205                    ; 329 | //    break;                                                           
    5206                    ; 330 | //    }                                                                
    5207                    ; 331 | //                                                                     
    5208                    ; 332 | //    UART_OutUDec(dado_a_ser_enviado);                                
    5209                    ; 333 | //    UART_OutChar(':');                                               
    5210                    ; 334 | //    UART_OutUDec(dado_a_ser_enviado2);                               
    5211                    ; 335 | //    UART_OutChar(';');                                               
    5212                    ;----------------------------------------------------------------------
    5213 00000738 4839              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |299|  ; [ORIG 16-BIT INS]
    5214 0000073a 0A00EEB7          VMOV.F32  S0, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |299|  ; [KEEP 32-BIT INS]
    5215 0000073e 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |299|  ; [KEEP 32-BIT INS]
    5216                    ;* --------------------------------------------------------------------------*
    5217 00000742           ||$C$L93||:    
    5218                            .dwpsn  file "../MAIN.c",line 337,column 5,is_stmt,isa 1
    5219                    ;----------------------------------------------------------------------
    5220                    ; 337 | if(count_display==4){                                                  
    5221                    ;----------------------------------------------------------------------
    5222 00000742 48DB              LDR       A1, $C$CON67          ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    5223 00000744 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    5224 00000746 2804              CMP       A1, #4                ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    5225 00000748 D10F              BNE       ||$C$L94||            ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    5226                            ; BRANCHCC OCCURS {||$C$L94||}   ; [] |337| 
    5227                    ;* --------------------------------------------------------------------------*
    5228                            .dwpsn  file "../MAIN.c",line 338,column 9,is_stmt,isa 1
    5229                    ;----------------------------------------------------------------------
    5230                    ; 338 | angulo1_aux=angulo1;                                                   
    5231                    ;----------------------------------------------------------------------
    5232 0000074a 4885              LDR       A1, $C$CON74          ; [DPU_V7M3_PIPE] |338|  ; [ORIG 16-BIT INS]
    5233 0000074c 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |338|  ; [KEEP 32-BIT INS]
    5234 00000750 0AC0EEBD          VCVT.S32.F32 S0, S0             ; [DPU_MERLIN_PIPE] |338|  ; [KEEP 32-BIT INS]
    5235 00000754 49D7              LDR       A2, $C$CON68          ; [DPU_V7M3_PIPE] |338|  ; [ORIG 16-BIT INS]
    5236 00000756 0A10EE10          VMOV      A1, S0                ; [DPU_MERLIN_PIPE] |338|  ; [KEEP 32-BIT INS]
    5237 0000075a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |338|  ; [ORIG 16-BIT INS]
    5238                            .dwpsn  file "../MAIN.c",line 339,column 9,is_stmt,isa 1
    5239                    ;----------------------------------------------------------------------
    5240                    ; 339 | update_display(angulo1_aux);                                           
    5241                    ;----------------------------------------------------------------------
    5242 0000075c 48D5              LDR       A1, $C$CON68          ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    5243 0000075e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    5244                    $C$DW$168       .dwtag  DW_TAG_TI_branch
    5245                            .dwattr $C$DW$168, DW_AT_low_pc(0x00)
    5246                            .dwattr $C$DW$168, DW_AT_name("update_display")
    5247                            .dwattr $C$DW$168, DW_AT_TI_call
    5248                    
    5249 00000760 FFFEF7FF!         BL        update_display        ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    5250                            ; CALL OCCURS {update_display }  ; [] |339| 
    5251                            .dwpsn  file "../MAIN.c",line 340,column 9,is_stmt,isa 1
    5252                    ;----------------------------------------------------------------------
    5253                    ; 340 | count_display=0;                                                       
    5254                    ;----------------------------------------------------------------------
    5255 00000764 49D2              LDR       A2, $C$CON67          ; [DPU_V7M3_PIPE] |340|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   97

    5256 00000766 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |340|  ; [ORIG 16-BIT INS]
    5257 00000768 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |340|  ; [ORIG 16-BIT INS]
    5258                    ;* --------------------------------------------------------------------------*
    5259 0000076a           ||$C$L94||:    
    5260                            .dwpsn  file "../MAIN.c",line 342,column 5,is_stmt,isa 1
    5261                    ;----------------------------------------------------------------------
    5262                    ; 342 | count_display++;                                                       
    5263                    ;----------------------------------------------------------------------
    5264 0000076a 49D1              LDR       A2, $C$CON67          ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    5265 0000076c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    5266 0000076e 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    5267 00000770 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    5268                            .dwpsn  file "../MAIN.c",line 344,column 5,is_stmt,isa 1
    5269                    ;----------------------------------------------------------------------
    5270                    ; 344 | TIMER0_ICR_R = 0x01;    //Sair da interrupcao                          
    5271                    ;----------------------------------------------------------------------
    5272 00000772 49D1              LDR       A2, $C$CON69          ; [DPU_V7M3_PIPE] |344|  ; [ORIG 16-BIT INS]
    5273 00000774 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |344|  ; [ORIG 16-BIT INS]
    5274 00000776 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |344|  ; [ORIG 16-BIT INS]
    5275                            .dwpsn  file "../MAIN.c",line 345,column 1,is_stmt,isa 1
    5276                    $C$DW$169       .dwtag  DW_TAG_TI_branch
    5277                            .dwattr $C$DW$169, DW_AT_low_pc(0x00)
    5278                            .dwattr $C$DW$169, DW_AT_TI_return
    5279                    
    5280 00000778 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5281                            .dwcfi  cfa_offset, 0
    5282                            .dwcfi  restore_reg, 3
    5283                            ; BRANCH OCCURS                  ; [] 
    5284                    ;******************************************************************************
    5285                    ;* CONSTANT TABLE                                                             *
    5286                    ;******************************************************************************
    5287 0000077a                   .sect   ".text"
    5288                            .align  4
    5289 0000077a 000046C0! ||$C$CON60||:   .bits   u_filtro,32
         0000077e 00000000 
    5290                            .dwattr $C$DW$164, DW_AT_TI_end_file("../MAIN.c")
    5291                            .dwattr $C$DW$164, DW_AT_TI_end_line(0x159)
    5292                            .dwattr $C$DW$164, DW_AT_TI_end_column(0x01)
    5293                            .dwendentry
    5294                            .dwendtag $C$DW$164
    5295                    
    5296 00000780                   .sect   ".text"
    5297                            .clink
    5298                            .thumbfunc UART0_Handler
    5299 00000780                   .thumb
    5300                            .global UART0_Handler
    5301                    
    5302                    $C$DW$170       .dwtag  DW_TAG_subprogram
    5303                            .dwattr $C$DW$170, DW_AT_name("UART0_Handler")
    5304                            .dwattr $C$DW$170, DW_AT_low_pc(UART0_Handler)
    5305                            .dwattr $C$DW$170, DW_AT_high_pc(0x00)
    5306                            .dwattr $C$DW$170, DW_AT_TI_symbol_name("UART0_Handler")
    5307                            .dwattr $C$DW$170, DW_AT_external
    5308                            .dwattr $C$DW$170, DW_AT_TI_begin_file("../MAIN.c")
    5309                            .dwattr $C$DW$170, DW_AT_TI_begin_line(0x15b)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   98

    5310                            .dwattr $C$DW$170, DW_AT_TI_begin_column(0x06)
    5311                            .dwattr $C$DW$170, DW_AT_decl_file("../MAIN.c")
    5312                            .dwattr $C$DW$170, DW_AT_decl_line(0x15b)
    5313                            .dwattr $C$DW$170, DW_AT_decl_column(0x06)
    5314                            .dwattr $C$DW$170, DW_AT_TI_max_frame_size(0x00)
    5315                            .dwpsn  file "../MAIN.c",line 347,column 25,is_stmt,address UART0_Handler,isa 1
    5316                    
    5317                            .dwfde $C$DW$CIE, UART0_Handler
    5318                    ;----------------------------------------------------------------------
    5319                    ; 347 | void UART0_Handler(void){                                              
    5320                    ; 348 | // comando=UART_InChar();  // 1 posicao // 2 corrente // 3 acao control
    5321                    ;     | e                                                                      
    5322                    ;----------------------------------------------------------------------
    5323                    
    5324                    ;*****************************************************************************
    5325                    ;* FUNCTION NAME: UART0_Handler                                              *
    5326                    ;*                                                                           *
    5327                    ;*   Regs Modified     : A1,A2,SR                                            *
    5328                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    5329                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5330                    ;*****************************************************************************
    5331 00000780           UART0_Handler:
    5332                    ;* --------------------------------------------------------------------------*
    5333                            .dwcfi  cfa_offset, 0
    5334                            .dwpsn  file "../MAIN.c",line 349,column 5,is_stmt,isa 1
    5335                    ;----------------------------------------------------------------------
    5336                    ; 349 | UART0_ICR_R=0x10;      //Reciver interrupt clear                       
    5337                    ;----------------------------------------------------------------------
    5338 00000780 49CE              LDR       A2, $C$CON79          ; [DPU_V7M3_PIPE] |349|  ; [ORIG 16-BIT INS]
    5339 00000782 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |349|  ; [ORIG 16-BIT INS]
    5340 00000784 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |349|  ; [ORIG 16-BIT INS]
    5341                            .dwpsn  file "../MAIN.c",line 350,column 1,is_stmt,isa 1
    5342                    $C$DW$171       .dwtag  DW_TAG_TI_branch
    5343                            .dwattr $C$DW$171, DW_AT_low_pc(0x00)
    5344                            .dwattr $C$DW$171, DW_AT_TI_return
    5345                    
    5346 00000786 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5347                            ; BRANCH OCCURS                  ; [] 
    5348                            .dwattr $C$DW$170, DW_AT_TI_end_file("../MAIN.c")
    5349                            .dwattr $C$DW$170, DW_AT_TI_end_line(0x15e)
    5350                            .dwattr $C$DW$170, DW_AT_TI_end_column(0x01)
    5351                            .dwendentry
    5352                            .dwendtag $C$DW$170
    5353                    
    5354 00000788                   .sect   ".text"
    5355                            .clink
    5356                            .thumbfunc GPIOPortF_Handler
    5357 00000788                   .thumb
    5358                            .global GPIOPortF_Handler
    5359                    
    5360                    $C$DW$172       .dwtag  DW_TAG_subprogram
    5361                            .dwattr $C$DW$172, DW_AT_name("GPIOPortF_Handler")
    5362                            .dwattr $C$DW$172, DW_AT_low_pc(GPIOPortF_Handler)
    5363                            .dwattr $C$DW$172, DW_AT_high_pc(0x00)
    5364                            .dwattr $C$DW$172, DW_AT_TI_symbol_name("GPIOPortF_Handler")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   99

    5365                            .dwattr $C$DW$172, DW_AT_external
    5366                            .dwattr $C$DW$172, DW_AT_TI_begin_file("../MAIN.c")
    5367                            .dwattr $C$DW$172, DW_AT_TI_begin_line(0x160)
    5368                            .dwattr $C$DW$172, DW_AT_TI_begin_column(0x06)
    5369                            .dwattr $C$DW$172, DW_AT_decl_file("../MAIN.c")
    5370                            .dwattr $C$DW$172, DW_AT_decl_line(0x160)
    5371                            .dwattr $C$DW$172, DW_AT_decl_column(0x06)
    5372                            .dwattr $C$DW$172, DW_AT_TI_max_frame_size(0x08)
    5373                            .dwpsn  file "../MAIN.c",line 352,column 29,is_stmt,address GPIOPortF_Handler,isa 1
    5374                    
    5375                            .dwfde $C$DW$CIE, GPIOPortF_Handler
    5376                    ;----------------------------------------------------------------------
    5377                    ; 352 | void GPIOPortF_Handler(void){                                          
    5378                    ;----------------------------------------------------------------------
    5379                    
    5380                    ;*****************************************************************************
    5381                    ;* FUNCTION NAME: GPIOPortF_Handler                                          *
    5382                    ;*                                                                           *
    5383                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,FPEXC,FPSCR                 *
    5384                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,FPEXC,FPSCR                 *
    5385                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    5386                    ;*****************************************************************************
    5387 00000788           GPIOPortF_Handler:
    5388                    ;* --------------------------------------------------------------------------*
    5389                            .dwcfi  cfa_offset, 0
    5390 00000788 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5391                            .dwcfi  cfa_offset, 8
    5392                            .dwcfi  save_reg_to_mem, 14, -4
    5393                            .dwcfi  save_reg_to_mem, 3, -8
    5394                    $C$DW$173       .dwtag  DW_TAG_variable
    5395                            .dwattr $C$DW$173, DW_AT_name("delay")
    5396                            .dwattr $C$DW$173, DW_AT_TI_symbol_name("delay")
    5397                            .dwattr $C$DW$173, DW_AT_type(*$C$DW$T$10)
    5398                            .dwattr $C$DW$173, DW_AT_location[DW_OP_breg13 0]
    5399                    
    5400                            .dwpsn  file "../MAIN.c",line 353,column 14,is_stmt,isa 1
    5401                    ;----------------------------------------------------------------------
    5402                    ; 353 | int delay=0; //delay para nao entrar nessa interrupao toda hora       
    5403                    ;----------------------------------------------------------------------
    5404 0000078a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |353|  ; [ORIG 16-BIT INS]
    5405 0000078c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |353|  ; [ORIG 16-BIT INS]
    5406                            .dwpsn  file "../MAIN.c",line 354,column 5,is_stmt,isa 1
    5407                    ;----------------------------------------------------------------------
    5408                    ; 354 | if(CONTROLE_ON == 0){CONTROLE_ON=2;PWM1_ENABLE_R |= 0xC;}              
    5409                    ;----------------------------------------------------------------------
    5410 0000078e 48B4              LDR       A1, $C$CON66          ; [DPU_V7M3_PIPE] |354|  ; [ORIG 16-BIT INS]
    5411 00000790 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |354|  ; [ORIG 16-BIT INS]
    5412 00000792 B940              CBNZ      A1, ||$C$L95||        ; []  ; [ORIG 16-BIT INS]
    5413                            ; BRANCHCC OCCURS {||$C$L95||}   ; [] |354| 
    5414                    ;* --------------------------------------------------------------------------*
    5415                            .dwpsn  file "../MAIN.c",line 354,column 26,is_stmt,isa 1
    5416 00000794 49B2              LDR       A2, $C$CON66          ; [DPU_V7M3_PIPE] |354|  ; [ORIG 16-BIT INS]
    5417 00000796 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |354|  ; [ORIG 16-BIT INS]
    5418 00000798 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |354|  ; [ORIG 16-BIT INS]
    5419                            .dwpsn  file "../MAIN.c",line 354,column 40,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  100

    5420 0000079a 49C9              LDR       A2, $C$CON81          ; [DPU_V7M3_PIPE] |354|  ; [ORIG 16-BIT INS]
    5421 0000079c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |354|  ; [ORIG 16-BIT INS]
    5422 0000079e 000CF040          ORR       A1, A1, #12           ; [DPU_V7M3_PIPE] |354|  ; [KEEP 32-BIT INS]
    5423 000007a2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |354|  ; [ORIG 16-BIT INS]
    5424 000007a4 E007              B         ||$C$L96||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5425                            ; BRANCH OCCURS {||$C$L96||}     ; [] 
    5426                    ;* --------------------------------------------------------------------------*
    5427 000007a6           ||$C$L95||:    
    5428                            .dwpsn  file "../MAIN.c",line 355,column 10,is_stmt,isa 1
    5429                    ;----------------------------------------------------------------------
    5430                    ; 355 | else{CONTROLE_ON=0; PWM1_ENABLE_R &= ~0xC;}                            
    5431                    ;----------------------------------------------------------------------
    5432 000007a6 49AE              LDR       A2, $C$CON66          ; [DPU_V7M3_PIPE] |355|  ; [ORIG 16-BIT INS]
    5433 000007a8 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |355|  ; [ORIG 16-BIT INS]
    5434 000007aa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |355|  ; [ORIG 16-BIT INS]
    5435                            .dwpsn  file "../MAIN.c",line 355,column 25,is_stmt,isa 1
    5436 000007ac 49C4              LDR       A2, $C$CON81          ; [DPU_V7M3_PIPE] |355|  ; [ORIG 16-BIT INS]
    5437 000007ae 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |355|  ; [ORIG 16-BIT INS]
    5438 000007b0 000CF020          BIC       A1, A1, #12           ; [DPU_V7M3_PIPE] |355|  ; [KEEP 32-BIT INS]
    5439 000007b4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |355|  ; [ORIG 16-BIT INS]
    5440                    ;* --------------------------------------------------------------------------*
    5441 000007b6           ||$C$L96||:    
    5442                            .dwpsn  file "../MAIN.c",line 356,column 11,is_stmt,isa 1
    5443                    ;----------------------------------------------------------------------
    5444                    ; 356 | while(delay<12e4){delay++;}                                            
    5445                    ;----------------------------------------------------------------------
    5446 000007b6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5447                    $C$DW$174       .dwtag  DW_TAG_TI_branch
    5448                            .dwattr $C$DW$174, DW_AT_low_pc(0x00)
    5449                            .dwattr $C$DW$174, DW_AT_name("__aeabi_i2d")
    5450                            .dwattr $C$DW$174, DW_AT_TI_call
    5451                    
    5452 000007b8 FFFEF7FF!         BL        __aeabi_i2d           ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    5453                            ; CALL OCCURS {__aeabi_i2d }     ; [] |356| 
    5454 000007bc A2EC              ADR       A3, $C$FL12           ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5455 000007be CA0C              LDMIA     A3, {A3,A4}           ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5456                    $C$DW$175       .dwtag  DW_TAG_TI_branch
    5457                            .dwattr $C$DW$175, DW_AT_low_pc(0x00)
    5458                            .dwattr $C$DW$175, DW_AT_name("__aeabi_cdcmple")
    5459                            .dwattr $C$DW$175, DW_AT_TI_call
    5460                    
    5461 000007c0 FFFEF7FF!         BL        __aeabi_cdcmple       ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    5462                            ; CALL OCCURS {__aeabi_cdcmple }  ; [] |356| 
    5463 000007c4 D20A              BCS       ||$C$L98||            ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5464                            ; BRANCHCC OCCURS {||$C$L98||}   ; [] |356| 
    5465                    ;* --------------------------------------------------------------------------*
    5466                    ;*   BEGIN LOOP ||$C$L97||
    5467                    ;*
    5468                    ;*   Loop source line                : 356
    5469                    ;*   Loop closing brace source line  : 356
    5470                    ;*   Known Minimum Trip Count        : 1
    5471                    ;*   Known Maximum Trip Count        : 4294967295
    5472                    ;*   Known Max Trip Count Factor     : 1
    5473                    ;* --------------------------------------------------------------------------*
    5474 000007c6           ||$C$L97||:    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  101

    5475                            .dwpsn  file "../MAIN.c",line 356,column 23,is_stmt,isa 1
    5476 000007c6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5477 000007c8 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5478 000007ca 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5479                            .dwpsn  file "../MAIN.c",line 356,column 11,is_stmt,isa 1
    5480 000007cc 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5481                    $C$DW$176       .dwtag  DW_TAG_TI_branch
    5482                            .dwattr $C$DW$176, DW_AT_low_pc(0x00)
    5483                            .dwattr $C$DW$176, DW_AT_name("__aeabi_i2d")
    5484                            .dwattr $C$DW$176, DW_AT_TI_call
    5485                    
    5486 000007ce FFFEF7FF!         BL        __aeabi_i2d           ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    5487                            ; CALL OCCURS {__aeabi_i2d }     ; [] |356| 
    5488 000007d2 A2E7              ADR       A3, $C$FL12           ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5489 000007d4 CA0C              LDMIA     A3, {A3,A4}           ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5490                    $C$DW$177       .dwtag  DW_TAG_TI_branch
    5491                            .dwattr $C$DW$177, DW_AT_low_pc(0x00)
    5492                            .dwattr $C$DW$177, DW_AT_name("__aeabi_cdcmple")
    5493                            .dwattr $C$DW$177, DW_AT_TI_call
    5494                    
    5495 000007d6 FFFEF7FF!         BL        __aeabi_cdcmple       ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    5496                            ; CALL OCCURS {__aeabi_cdcmple }  ; [] |356| 
    5497 000007da D3F4              BCC       ||$C$L97||            ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    5498                            ; BRANCHCC OCCURS {||$C$L97||}   ; [] |356| 
    5499                    ;* --------------------------------------------------------------------------*
    5500 000007dc           ||$C$L98||:    
    5501                            .dwpsn  file "../MAIN.c",line 357,column 5,is_stmt,isa 1
    5502                    ;----------------------------------------------------------------------
    5503                    ; 357 | GPIO_PORTF_ICR_R=0x0FF;                                                
    5504                    ;----------------------------------------------------------------------
    5505 000007dc 49E6              LDR       A2, $C$CON80          ; [DPU_V7M3_PIPE] |357|  ; [ORIG 16-BIT INS]
    5506 000007de 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |357|  ; [ORIG 16-BIT INS]
    5507 000007e0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |357|  ; [ORIG 16-BIT INS]
    5508                            .dwpsn  file "../MAIN.c",line 358,column 1,is_stmt,isa 1
    5509                    $C$DW$178       .dwtag  DW_TAG_TI_branch
    5510                            .dwattr $C$DW$178, DW_AT_low_pc(0x00)
    5511                            .dwattr $C$DW$178, DW_AT_TI_return
    5512                    
    5513 000007e2 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5514                            .dwcfi  cfa_offset, 0
    5515                            .dwcfi  restore_reg, 3
    5516                            ; BRANCH OCCURS                  ; [] 
    5517                            .dwattr $C$DW$172, DW_AT_TI_end_file("../MAIN.c")
    5518                            .dwattr $C$DW$172, DW_AT_TI_end_line(0x166)
    5519                            .dwattr $C$DW$172, DW_AT_TI_end_column(0x01)
    5520                            .dwendentry
    5521                            .dwendtag $C$DW$172
    5522                    
    5523 000007e4                   .sect   ".text"
    5524                            .clink
    5525                            .thumbfunc PORTD_INIT
    5526 000007e4                   .thumb
    5527                            .global PORTD_INIT
    5528                    
    5529                    $C$DW$179       .dwtag  DW_TAG_subprogram
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  102

    5530                            .dwattr $C$DW$179, DW_AT_name("PORTD_INIT")
    5531                            .dwattr $C$DW$179, DW_AT_low_pc(PORTD_INIT)
    5532                            .dwattr $C$DW$179, DW_AT_high_pc(0x00)
    5533                            .dwattr $C$DW$179, DW_AT_TI_symbol_name("PORTD_INIT")
    5534                            .dwattr $C$DW$179, DW_AT_external
    5535                            .dwattr $C$DW$179, DW_AT_TI_begin_file("../MAIN.c")
    5536                            .dwattr $C$DW$179, DW_AT_TI_begin_line(0x168)
    5537                            .dwattr $C$DW$179, DW_AT_TI_begin_column(0x06)
    5538                            .dwattr $C$DW$179, DW_AT_decl_file("../MAIN.c")
    5539                            .dwattr $C$DW$179, DW_AT_decl_line(0x168)
    5540                            .dwattr $C$DW$179, DW_AT_decl_column(0x06)
    5541                            .dwattr $C$DW$179, DW_AT_TI_max_frame_size(0x00)
    5542                            .dwpsn  file "../MAIN.c",line 360,column 22,is_stmt,address PORTD_INIT,isa 1
    5543                    
    5544                            .dwfde $C$DW$CIE, PORTD_INIT
    5545                    ;----------------------------------------------------------------------
    5546                    ; 360 | void PORTD_INIT(void){                                                 
    5547                    ;----------------------------------------------------------------------
    5548                    
    5549                    ;*****************************************************************************
    5550                    ;* FUNCTION NAME: PORTD_INIT                                                 *
    5551                    ;*                                                                           *
    5552                    ;*   Regs Modified     : A1,A2,SR                                            *
    5553                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    5554                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5555                    ;*****************************************************************************
    5556 000007e4           PORTD_INIT:
    5557                    ;* --------------------------------------------------------------------------*
    5558                            .dwcfi  cfa_offset, 0
    5559                            .dwpsn  file "../MAIN.c",line 361,column 5,is_stmt,isa 1
    5560                    ;----------------------------------------------------------------------
    5561                    ; 361 | SYSCTL_RCGC2_R    |= 0x08;                                             
    5562                    ;----------------------------------------------------------------------
    5563 000007e4 49E5              LDR       A2, $C$CON82          ; [DPU_V7M3_PIPE] |361|  ; [ORIG 16-BIT INS]
    5564 000007e6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |361|  ; [ORIG 16-BIT INS]
    5565 000007e8 0008F040          ORR       A1, A1, #8            ; [DPU_V7M3_PIPE] |361|  ; [KEEP 32-BIT INS]
    5566 000007ec 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |361|  ; [ORIG 16-BIT INS]
    5567                            .dwpsn  file "../MAIN.c",line 362,column 5,is_stmt,isa 1
    5568                    ;----------------------------------------------------------------------
    5569                    ; 362 | GPIO_PORTD_LOCK_R  = 0x4C4F434B;                                       
    5570                    ;----------------------------------------------------------------------
    5571 000007ee 48E5              LDR       A1, $C$CON84          ; [DPU_V7M3_PIPE] |362|  ; [ORIG 16-BIT INS]
    5572 000007f0 49E3              LDR       A2, $C$CON83          ; [DPU_V7M3_PIPE] |362|  ; [ORIG 16-BIT INS]
    5573 000007f2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |362|  ; [ORIG 16-BIT INS]
    5574                            .dwpsn  file "../MAIN.c",line 363,column 5,is_stmt,isa 1
    5575                    ;----------------------------------------------------------------------
    5576                    ; 363 | GPIO_PORTD_CR_R    = 0xC0;                                             
    5577                    ;----------------------------------------------------------------------
    5578 000007f4 49E4              LDR       A2, $C$CON85          ; [DPU_V7M3_PIPE] |363|  ; [ORIG 16-BIT INS]
    5579 000007f6 20C0              MOVS      A1, #192              ; [DPU_V7M3_PIPE] |363|  ; [ORIG 16-BIT INS]
    5580 000007f8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |363|  ; [ORIG 16-BIT INS]
    5581                            .dwpsn  file "../MAIN.c",line 364,column 5,is_stmt,isa 1
    5582                    ;----------------------------------------------------------------------
    5583                    ; 364 | GPIO_PORTD_PCTL_R |= 0x00006000;  // PD 3 6 7 To QEI0                  
    5584                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  103

    5585 000007fa 49E4              LDR       A2, $C$CON86          ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    5586 000007fc 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    5587 000007fe 40C0F440          ORR       A1, A1, #24576        ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    5588 00000802 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    5589                            .dwpsn  file "../MAIN.c",line 365,column 5,is_stmt,isa 1
    5590                    ;----------------------------------------------------------------------
    5591                    ; 365 | GPIO_PORTD_DIR_R   = 0x00;        // ALLINPUT                          
    5592                    ;----------------------------------------------------------------------
    5593 00000804 49E2              LDR       A2, $C$CON87          ; [DPU_V7M3_PIPE] |365|  ; [ORIG 16-BIT INS]
    5594 00000806 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |365|  ; [ORIG 16-BIT INS]
    5595 00000808 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |365|  ; [ORIG 16-BIT INS]
    5596                            .dwpsn  file "../MAIN.c",line 366,column 5,is_stmt,isa 1
    5597                    ;----------------------------------------------------------------------
    5598                    ; 366 | GPIO_PORTD_AFSEL_R = 0x08;        // habilitando pinos para perifericos
    5599                    ;     |  conforme tabela do datasheet  // A PIN 6 // B PIN 7 // IDX PIN 3      
    5600                    ;----------------------------------------------------------------------
    5601 0000080a 49E2              LDR       A2, $C$CON88          ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    5602 0000080c 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    5603 0000080e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    5604                            .dwpsn  file "../MAIN.c",line 367,column 5,is_stmt,isa 1
    5605                    ;----------------------------------------------------------------------
    5606                    ; 367 | GPIO_PORTD_PUR_R   = 0x08;        // PULL-UP                           
    5607                    ;----------------------------------------------------------------------
    5608 00000810 49E1              LDR       A2, $C$CON89          ; [DPU_V7M3_PIPE] |367|  ; [ORIG 16-BIT INS]
    5609 00000812 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |367|  ; [ORIG 16-BIT INS]
    5610 00000814 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |367|  ; [ORIG 16-BIT INS]
    5611                            .dwpsn  file "../MAIN.c",line 368,column 5,is_stmt,isa 1
    5612                    ;----------------------------------------------------------------------
    5613                    ; 368 | GPIO_PORTD_DEN_R   = 0x08;        // DIGITAL ENEABLE                   
    5614                    ;----------------------------------------------------------------------
    5615 00000816 49E1              LDR       A2, $C$CON90          ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    5616 00000818 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    5617 0000081a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    5618                            .dwpsn  file "../MAIN.c",line 369,column 1,is_stmt,isa 1
    5619                    $C$DW$180       .dwtag  DW_TAG_TI_branch
    5620                            .dwattr $C$DW$180, DW_AT_low_pc(0x00)
    5621                            .dwattr $C$DW$180, DW_AT_TI_return
    5622                    
    5623 0000081c 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5624                            ; BRANCH OCCURS                  ; [] 
    5625                            .dwattr $C$DW$179, DW_AT_TI_end_file("../MAIN.c")
    5626                            .dwattr $C$DW$179, DW_AT_TI_end_line(0x171)
    5627                            .dwattr $C$DW$179, DW_AT_TI_end_column(0x01)
    5628                            .dwendentry
    5629                            .dwendtag $C$DW$179
    5630                    
    5631                    ;******************************************************************************
    5632                    ;* CONSTANT TABLE                                                             *
    5633                    ;******************************************************************************
    5634 0000081e                   .sect   ".text"
    5635                            .align  4
    5636 0000081e 000046C0! ||$C$CON70||:   .bits   DUTY,32
         00000822 00000000 
    5637 00000824                   .sect   ".text"
    5638                            .clink
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  104

    5639                            .thumbfunc PORTC_INIT
    5640 00000824                   .thumb
    5641                            .global PORTC_INIT
    5642                    
    5643                    $C$DW$181       .dwtag  DW_TAG_subprogram
    5644                            .dwattr $C$DW$181, DW_AT_name("PORTC_INIT")
    5645                            .dwattr $C$DW$181, DW_AT_low_pc(PORTC_INIT)
    5646                            .dwattr $C$DW$181, DW_AT_high_pc(0x00)
    5647                            .dwattr $C$DW$181, DW_AT_TI_symbol_name("PORTC_INIT")
    5648                            .dwattr $C$DW$181, DW_AT_external
    5649                            .dwattr $C$DW$181, DW_AT_TI_begin_file("../MAIN.c")
    5650                            .dwattr $C$DW$181, DW_AT_TI_begin_line(0x172)
    5651                            .dwattr $C$DW$181, DW_AT_TI_begin_column(0x06)
    5652                            .dwattr $C$DW$181, DW_AT_decl_file("../MAIN.c")
    5653                            .dwattr $C$DW$181, DW_AT_decl_line(0x172)
    5654                            .dwattr $C$DW$181, DW_AT_decl_column(0x06)
    5655                            .dwattr $C$DW$181, DW_AT_TI_max_frame_size(0x00)
    5656                            .dwpsn  file "../MAIN.c",line 370,column 22,is_stmt,address PORTC_INIT,isa 1
    5657                    
    5658                            .dwfde $C$DW$CIE, PORTC_INIT
    5659                    ;----------------------------------------------------------------------
    5660                    ; 370 | void PORTC_INIT(void){                                                 
    5661                    ;----------------------------------------------------------------------
    5662                    
    5663                    ;*****************************************************************************
    5664                    ;* FUNCTION NAME: PORTC_INIT                                                 *
    5665                    ;*                                                                           *
    5666                    ;*   Regs Modified     : A1,A2,A3,SR                                         *
    5667                    ;*   Regs Used         : A1,A2,A3,LR,SR                                      *
    5668                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5669                    ;*****************************************************************************
    5670 00000824           PORTC_INIT:
    5671                    ;* --------------------------------------------------------------------------*
    5672                            .dwcfi  cfa_offset, 0
    5673                            .dwpsn  file "../MAIN.c",line 371,column 5,is_stmt,isa 1
    5674                    ;----------------------------------------------------------------------
    5675                    ; 371 | SYSCTL_RCGC2_R    |= 0x04;                                             
    5676                    ;----------------------------------------------------------------------
    5677 00000824 49D5              LDR       A2, $C$CON82          ; [DPU_V7M3_PIPE] |371|  ; [ORIG 16-BIT INS]
    5678 00000826 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |371|  ; [ORIG 16-BIT INS]
    5679 00000828 0004F040          ORR       A1, A1, #4            ; [DPU_V7M3_PIPE] |371|  ; [KEEP 32-BIT INS]
    5680 0000082c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |371|  ; [ORIG 16-BIT INS]
    5681                            .dwpsn  file "../MAIN.c",line 372,column 5,is_stmt,isa 1
    5682                    ;----------------------------------------------------------------------
    5683                    ; 372 | GPIO_PORTC_PCTL_R |= 0x6660000;   // PC 4 5 6 TO QEI 1                 
    5684                    ;----------------------------------------------------------------------
    5685 0000082e 49DC              LDR       A2, $C$CON91          ; [DPU_V7M3_PIPE] |372|  ; [ORIG 16-BIT INS]
    5686 00000830 48DC              LDR       A1, $C$CON92          ; [DPU_V7M3_PIPE] |372|  ; [ORIG 16-BIT INS]
    5687 00000832 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |372|  ; [ORIG 16-BIT INS]
    5688 00000834 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |372|  ; [ORIG 16-BIT INS]
    5689 00000836 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |372|  ; [ORIG 16-BIT INS]
    5690                            .dwpsn  file "../MAIN.c",line 373,column 5,is_stmt,isa 1
    5691                    ;----------------------------------------------------------------------
    5692                    ; 373 | GPIO_PORTC_DIR_R   = 0x00;        // ALLINPUT                          
    5693                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  105

    5694 00000838 49DB              LDR       A2, $C$CON93          ; [DPU_V7M3_PIPE] |373|  ; [ORIG 16-BIT INS]
    5695 0000083a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |373|  ; [ORIG 16-BIT INS]
    5696 0000083c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |373|  ; [ORIG 16-BIT INS]
    5697                            .dwpsn  file "../MAIN.c",line 374,column 5,is_stmt,isa 1
    5698                    ;----------------------------------------------------------------------
    5699                    ; 374 | GPIO_PORTC_AFSEL_R = 0x70;        // A PIN 5 // B PIN 6  // IDX PIN 4 /
    5700                    ;     | / habilitando pinos para perifericos conforme tabela do datasheet      
    5701                    ;----------------------------------------------------------------------
    5702 0000083e 49DB              LDR       A2, $C$CON94          ; [DPU_V7M3_PIPE] |374|  ; [ORIG 16-BIT INS]
    5703 00000840 2070              MOVS      A1, #112              ; [DPU_V7M3_PIPE] |374|  ; [ORIG 16-BIT INS]
    5704 00000842 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |374|  ; [ORIG 16-BIT INS]
    5705                            .dwpsn  file "../MAIN.c",line 375,column 5,is_stmt,isa 1
    5706                    ;----------------------------------------------------------------------
    5707                    ; 375 | GPIO_PORTC_PUR_R   = 0x70;        // PULL-UP                           
    5708                    ;----------------------------------------------------------------------
    5709 00000844 49DA              LDR       A2, $C$CON95          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    5710 00000846 2070              MOVS      A1, #112              ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    5711 00000848 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    5712                            .dwpsn  file "../MAIN.c",line 376,column 5,is_stmt,isa 1
    5713                    ;----------------------------------------------------------------------
    5714                    ; 376 | GPIO_PORTC_DEN_R   = 0x70;        // DIGITAL ENEABLE                   
    5715                    ;----------------------------------------------------------------------
    5716 0000084a 49DA              LDR       A2, $C$CON96          ; [DPU_V7M3_PIPE] |376|  ; [ORIG 16-BIT INS]
    5717 0000084c 2070              MOVS      A1, #112              ; [DPU_V7M3_PIPE] |376|  ; [ORIG 16-BIT INS]
    5718 0000084e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |376|  ; [ORIG 16-BIT INS]
    5719                            .dwpsn  file "../MAIN.c",line 377,column 1,is_stmt,isa 1
    5720                    $C$DW$182       .dwtag  DW_TAG_TI_branch
    5721                            .dwattr $C$DW$182, DW_AT_low_pc(0x00)
    5722                            .dwattr $C$DW$182, DW_AT_TI_return
    5723                    
    5724 00000850 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5725                            ; BRANCH OCCURS                  ; [] 
    5726                            .dwattr $C$DW$181, DW_AT_TI_end_file("../MAIN.c")
    5727                            .dwattr $C$DW$181, DW_AT_TI_end_line(0x179)
    5728                            .dwattr $C$DW$181, DW_AT_TI_end_column(0x01)
    5729                            .dwendentry
    5730                            .dwendtag $C$DW$181
    5731                    
    5732                    ;******************************************************************************
    5733                    ;* FLOATING-POINT CONSTANTS                                                   *
    5734                    ;******************************************************************************
    5735 00000852                   .sect   ".text"
    5736                            .align  4
    5737 00000854 40855555  ||$C$FL8||:     .word   040855555h      ; 4.16666650772094726563
    5738                    ;******************************************************************************
    5739                    ;* CONSTANT TABLE                                                             *
    5740                    ;******************************************************************************
    5741 00000858                   .sect   ".text"
    5742                            .align  4
    5743 00000856 00004085! ||$C$CON63||:   .bits   DADOOO,32
         0000085a 00000000 
    5744 0000085c                   .sect   ".text"
    5745                            .clink
    5746                            .thumbfunc QEI_INIT
    5747 0000085c                   .thumb
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  106

    5748                            .global QEI_INIT
    5749                    
    5750                    $C$DW$183       .dwtag  DW_TAG_subprogram
    5751                            .dwattr $C$DW$183, DW_AT_name("QEI_INIT")
    5752                            .dwattr $C$DW$183, DW_AT_low_pc(QEI_INIT)
    5753                            .dwattr $C$DW$183, DW_AT_high_pc(0x00)
    5754                            .dwattr $C$DW$183, DW_AT_TI_symbol_name("QEI_INIT")
    5755                            .dwattr $C$DW$183, DW_AT_external
    5756                            .dwattr $C$DW$183, DW_AT_TI_begin_file("../MAIN.c")
    5757                            .dwattr $C$DW$183, DW_AT_TI_begin_line(0x17a)
    5758                            .dwattr $C$DW$183, DW_AT_TI_begin_column(0x06)
    5759                            .dwattr $C$DW$183, DW_AT_decl_file("../MAIN.c")
    5760                            .dwattr $C$DW$183, DW_AT_decl_line(0x17a)
    5761                            .dwattr $C$DW$183, DW_AT_decl_column(0x06)
    5762                            .dwattr $C$DW$183, DW_AT_TI_max_frame_size(0x00)
    5763                            .dwpsn  file "../MAIN.c",line 378,column 20,is_stmt,address QEI_INIT,isa 1
    5764                    
    5765                            .dwfde $C$DW$CIE, QEI_INIT
    5766                    ;----------------------------------------------------------------------
    5767                    ; 378 | void QEI_INIT(void){                                                   
    5768                    ;----------------------------------------------------------------------
    5769                    
    5770                    ;*****************************************************************************
    5771                    ;* FUNCTION NAME: QEI_INIT                                                   *
    5772                    ;*                                                                           *
    5773                    ;*   Regs Modified     : A1,A2,SR                                            *
    5774                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    5775                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5776                    ;*****************************************************************************
    5777 0000085c           QEI_INIT:
    5778                    ;* --------------------------------------------------------------------------*
    5779                            .dwcfi  cfa_offset, 0
    5780                            .dwpsn  file "../MAIN.c",line 379,column 5,is_stmt,isa 1
    5781                    ;----------------------------------------------------------------------
    5782                    ; 379 | QEI0_CTL_R         = 0x0008;          // USUARIO                       
    5783                    ;----------------------------------------------------------------------
    5784 0000085c 49DC              LDR       A2, $C$CON103         ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    5785 0000085e 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    5786 00000860 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    5787                            .dwpsn  file "../MAIN.c",line 380,column 5,is_stmt,isa 1
    5788                    ;----------------------------------------------------------------------
    5789                    ; 380 | QEI1_CTL_R         = 0x0028;          // CONTROLE   (ANTERIORMENTE 0X00
    5790                    ;     | 8)                                                                     
    5791                    ;----------------------------------------------------------------------
    5792 00000862 49DC              LDR       A2, $C$CON104         ; [DPU_V7M3_PIPE] |380|  ; [ORIG 16-BIT INS]
    5793 00000864 2028              MOVS      A1, #40               ; [DPU_V7M3_PIPE] |380|  ; [ORIG 16-BIT INS]
    5794 00000866 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |380|  ; [ORIG 16-BIT INS]
    5795                            .dwpsn  file "../MAIN.c",line 381,column 5,is_stmt,isa 1
    5796                    ;----------------------------------------------------------------------
    5797                    ; 381 | QEI0_MAXPOS_R      = (80-1)*4.5*6;          // 2000*4-1 2000ppr 4 da en
    5798                    ;     | quadratura e 5000 voltas para os 2 lados                               
    5799                    ;----------------------------------------------------------------------
    5800 00000868 49D3              LDR       A2, $C$CON97          ; [DPU_V7M3_PIPE] |381|  ; [ORIG 16-BIT INS]
    5801 0000086a 0055F640          MOV       A1, #2133             ; [DPU_V7M3_PIPE] |381|  ; [KEEP 32-BIT INS]
    5802 0000086e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |381|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  107

    5803                            .dwpsn  file "../MAIN.c",line 382,column 5,is_stmt,isa 1
    5804                    ;----------------------------------------------------------------------
    5805                    ; 382 | QEI1_MAXPOS_R      = (70000-1);       // 20*4-1                        
    5806                    ;----------------------------------------------------------------------
    5807 00000870 48D3              LDR       A1, $C$CON99          ; [DPU_V7M3_PIPE] |382|  ; [ORIG 16-BIT INS]
    5808 00000872 49D2              LDR       A2, $C$CON98          ; [DPU_V7M3_PIPE] |382|  ; [ORIG 16-BIT INS]
    5809 00000874 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |382|  ; [ORIG 16-BIT INS]
    5810                            .dwpsn  file "../MAIN.c",line 383,column 5,is_stmt,isa 1
    5811                    ;----------------------------------------------------------------------
    5812                    ; 383 | QEI0_LOAD_R        = 400000;       //                                  
    5813                    ;----------------------------------------------------------------------
    5814 00000876 48D4              LDR       A1, $C$CON101         ; [DPU_V7M3_PIPE] |383|  ; [ORIG 16-BIT INS]
    5815 00000878 49D2              LDR       A2, $C$CON100         ; [DPU_V7M3_PIPE] |383|  ; [ORIG 16-BIT INS]
    5816 0000087a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |383|  ; [ORIG 16-BIT INS]
    5817                            .dwpsn  file "../MAIN.c",line 384,column 5,is_stmt,isa 1
    5818                    ;----------------------------------------------------------------------
    5819                    ; 384 | QEI1_LOAD_R        = 400000;       //                                  
    5820                    ;----------------------------------------------------------------------
    5821 0000087c 48D2              LDR       A1, $C$CON101         ; [DPU_V7M3_PIPE] |384|  ; [ORIG 16-BIT INS]
    5822 0000087e 49D3              LDR       A2, $C$CON102         ; [DPU_V7M3_PIPE] |384|  ; [ORIG 16-BIT INS]
    5823 00000880 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |384|  ; [ORIG 16-BIT INS]
    5824                            .dwpsn  file "../MAIN.c",line 386,column 1,is_stmt,isa 1
    5825                    $C$DW$184       .dwtag  DW_TAG_TI_branch
    5826                            .dwattr $C$DW$184, DW_AT_low_pc(0x00)
    5827                            .dwattr $C$DW$184, DW_AT_TI_return
    5828                    
    5829 00000882 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5830                            ; BRANCH OCCURS                  ; [] 
    5831                            .dwattr $C$DW$183, DW_AT_TI_end_file("../MAIN.c")
    5832                            .dwattr $C$DW$183, DW_AT_TI_end_line(0x182)
    5833                            .dwattr $C$DW$183, DW_AT_TI_end_column(0x01)
    5834                            .dwendentry
    5835                            .dwendtag $C$DW$183
    5836                    
    5837 00000884                   .sect   ".text"
    5838                            .clink
    5839                            .thumbfunc PORTB_INIT
    5840 00000884                   .thumb
    5841                            .global PORTB_INIT
    5842                    
    5843                    $C$DW$185       .dwtag  DW_TAG_subprogram
    5844                            .dwattr $C$DW$185, DW_AT_name("PORTB_INIT")
    5845                            .dwattr $C$DW$185, DW_AT_low_pc(PORTB_INIT)
    5846                            .dwattr $C$DW$185, DW_AT_high_pc(0x00)
    5847                            .dwattr $C$DW$185, DW_AT_TI_symbol_name("PORTB_INIT")
    5848                            .dwattr $C$DW$185, DW_AT_external
    5849                            .dwattr $C$DW$185, DW_AT_TI_begin_file("../MAIN.c")
    5850                            .dwattr $C$DW$185, DW_AT_TI_begin_line(0x183)
    5851                            .dwattr $C$DW$185, DW_AT_TI_begin_column(0x06)
    5852                            .dwattr $C$DW$185, DW_AT_decl_file("../MAIN.c")
    5853                            .dwattr $C$DW$185, DW_AT_decl_line(0x183)
    5854                            .dwattr $C$DW$185, DW_AT_decl_column(0x06)
    5855                            .dwattr $C$DW$185, DW_AT_TI_max_frame_size(0x00)
    5856                            .dwpsn  file "../MAIN.c",line 387,column 22,is_stmt,address PORTB_INIT,isa 1
    5857                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  108

    5858                            .dwfde $C$DW$CIE, PORTB_INIT
    5859                    ;----------------------------------------------------------------------
    5860                    ; 387 | void PORTB_INIT(void){                                                 
    5861                    ;----------------------------------------------------------------------
    5862                    
    5863                    ;*****************************************************************************
    5864                    ;* FUNCTION NAME: PORTB_INIT                                                 *
    5865                    ;*                                                                           *
    5866                    ;*   Regs Modified     : A1,A2,SR                                            *
    5867                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    5868                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5869                    ;*****************************************************************************
    5870 00000884           PORTB_INIT:
    5871                    ;* --------------------------------------------------------------------------*
    5872                            .dwcfi  cfa_offset, 0
    5873                            .dwpsn  file "../MAIN.c",line 388,column 5,is_stmt,isa 1
    5874                    ;----------------------------------------------------------------------
    5875                    ; 388 | SYSCTL_RCGC2_R    |= 0x02;                                             
    5876                    ;----------------------------------------------------------------------
    5877 00000884 49BD              LDR       A2, $C$CON82          ; [DPU_V7M3_PIPE] |388|  ; [ORIG 16-BIT INS]
    5878 00000886 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |388|  ; [ORIG 16-BIT INS]
    5879 00000888 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |388|  ; [KEEP 32-BIT INS]
    5880 0000088c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |388|  ; [ORIG 16-BIT INS]
    5881                            .dwpsn  file "../MAIN.c",line 389,column 5,is_stmt,isa 1
    5882                    ;----------------------------------------------------------------------
    5883                    ; 389 | GPIO_PORTB_PCTL_R  = 0x00;                                             
    5884                    ;----------------------------------------------------------------------
    5885 0000088e 49D2              LDR       A2, $C$CON105         ; [DPU_V7M3_PIPE] |389|  ; [ORIG 16-BIT INS]
    5886 00000890 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |389|  ; [ORIG 16-BIT INS]
    5887 00000892 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |389|  ; [ORIG 16-BIT INS]
    5888                            .dwpsn  file "../MAIN.c",line 390,column 5,is_stmt,isa 1
    5889                    ;----------------------------------------------------------------------
    5890                    ; 390 | GPIO_PORTB_DIR_R   = 0xF3;        // PB 0 1 4 5 6 7 OUTPUT             
    5891                    ;----------------------------------------------------------------------
    5892 00000894 49D1              LDR       A2, $C$CON106         ; [DPU_V7M3_PIPE] |390|  ; [ORIG 16-BIT INS]
    5893 00000896 20F3              MOVS      A1, #243              ; [DPU_V7M3_PIPE] |390|  ; [ORIG 16-BIT INS]
    5894 00000898 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |390|  ; [ORIG 16-BIT INS]
    5895                            .dwpsn  file "../MAIN.c",line 391,column 5,is_stmt,isa 1
    5896                    ;----------------------------------------------------------------------
    5897                    ; 391 | GPIO_PORTB_AFSEL_R = 0x00;                                             
    5898                    ;----------------------------------------------------------------------
    5899 0000089a 49F4              LDR       A2, $C$CON107         ; [DPU_V7M3_PIPE] |391|  ; [ORIG 16-BIT INS]
    5900 0000089c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |391|  ; [ORIG 16-BIT INS]
    5901 0000089e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |391|  ; [ORIG 16-BIT INS]
    5902                            .dwpsn  file "../MAIN.c",line 392,column 5,is_stmt,isa 1
    5903                    ;----------------------------------------------------------------------
    5904                    ; 392 | GPIO_PORTB_PUR_R   = 0x00;        // PULL-UP PRECISA?                  
    5905                    ;----------------------------------------------------------------------
    5906 000008a0 49F3              LDR       A2, $C$CON108         ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    5907 000008a2 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    5908 000008a4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    5909                            .dwpsn  file "../MAIN.c",line 393,column 5,is_stmt,isa 1
    5910                    ;----------------------------------------------------------------------
    5911                    ; 393 | GPIO_PORTB_DEN_R   = 0xF3;        // DIGITAL ENEABLE PB 0 1 4 5 6 7 (PB
    5912                    ;     | 2 E 3 FUNAO ESPECIAL, MEDO DE ESTRAGAR A PLACA :D)                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  109

    5913                    ;----------------------------------------------------------------------
    5914 000008a6 49F3              LDR       A2, $C$CON109         ; [DPU_V7M3_PIPE] |393|  ; [ORIG 16-BIT INS]
    5915 000008a8 20F3              MOVS      A1, #243              ; [DPU_V7M3_PIPE] |393|  ; [ORIG 16-BIT INS]
    5916 000008aa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |393|  ; [ORIG 16-BIT INS]
    5917                            .dwpsn  file "../MAIN.c",line 394,column 1,is_stmt,isa 1
    5918                    $C$DW$186       .dwtag  DW_TAG_TI_branch
    5919                            .dwattr $C$DW$186, DW_AT_low_pc(0x00)
    5920                            .dwattr $C$DW$186, DW_AT_TI_return
    5921                    
    5922 000008ac 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5923                            ; BRANCH OCCURS                  ; [] 
    5924                            .dwattr $C$DW$185, DW_AT_TI_end_file("../MAIN.c")
    5925                            .dwattr $C$DW$185, DW_AT_TI_end_line(0x18a)
    5926                            .dwattr $C$DW$185, DW_AT_TI_end_column(0x01)
    5927                            .dwendentry
    5928                            .dwendtag $C$DW$185
    5929                    
    5930                    ;******************************************************************************
    5931                    ;* CONSTANT TABLE                                                             *
    5932                    ;******************************************************************************
    5933 000008ae                   .sect   ".text"
    5934                            .align  4
    5935 000008ae 000046C0! ||$C$CON71||:   .bits   ||V0||,32
         000008b2 00000000 
    5936 000008b4                   .sect   ".text"
    5937                            .clink
    5938                            .thumbfunc PORTF_INIT
    5939 000008b4                   .thumb
    5940                            .global PORTF_INIT
    5941                    
    5942                    $C$DW$187       .dwtag  DW_TAG_subprogram
    5943                            .dwattr $C$DW$187, DW_AT_name("PORTF_INIT")
    5944                            .dwattr $C$DW$187, DW_AT_low_pc(PORTF_INIT)
    5945                            .dwattr $C$DW$187, DW_AT_high_pc(0x00)
    5946                            .dwattr $C$DW$187, DW_AT_TI_symbol_name("PORTF_INIT")
    5947                            .dwattr $C$DW$187, DW_AT_external
    5948                            .dwattr $C$DW$187, DW_AT_TI_begin_file("../MAIN.c")
    5949                            .dwattr $C$DW$187, DW_AT_TI_begin_line(0x18b)
    5950                            .dwattr $C$DW$187, DW_AT_TI_begin_column(0x06)
    5951                            .dwattr $C$DW$187, DW_AT_decl_file("../MAIN.c")
    5952                            .dwattr $C$DW$187, DW_AT_decl_line(0x18b)
    5953                            .dwattr $C$DW$187, DW_AT_decl_column(0x06)
    5954                            .dwattr $C$DW$187, DW_AT_TI_max_frame_size(0x00)
    5955                            .dwpsn  file "../MAIN.c",line 395,column 22,is_stmt,address PORTF_INIT,isa 1
    5956                    
    5957                            .dwfde $C$DW$CIE, PORTF_INIT
    5958                    ;----------------------------------------------------------------------
    5959                    ; 395 | void PORTF_INIT(void){                                                 
    5960                    ;----------------------------------------------------------------------
    5961                    
    5962                    ;*****************************************************************************
    5963                    ;* FUNCTION NAME: PORTF_INIT                                                 *
    5964                    ;*                                                                           *
    5965                    ;*   Regs Modified     : A1,A2,SR                                            *
    5966                    ;*   Regs Used         : A1,A2,LR,SR                                         *
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  110

    5967                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5968                    ;*****************************************************************************
    5969 000008b4           PORTF_INIT:
    5970                    ;* --------------------------------------------------------------------------*
    5971                            .dwcfi  cfa_offset, 0
    5972                            .dwpsn  file "../MAIN.c",line 396,column 5,is_stmt,isa 1
    5973                    ;----------------------------------------------------------------------
    5974                    ; 396 | SYSCTL_RCGC2_R    |= 0x020;       // F clock                           
    5975                    ;----------------------------------------------------------------------
    5976 000008b4 49B1              LDR       A2, $C$CON82          ; [DPU_V7M3_PIPE] |396|  ; [ORIG 16-BIT INS]
    5977 000008b6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |396|  ; [ORIG 16-BIT INS]
    5978 000008b8 0020F040          ORR       A1, A1, #32           ; [DPU_V7M3_PIPE] |396|  ; [KEEP 32-BIT INS]
    5979 000008bc 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |396|  ; [ORIG 16-BIT INS]
    5980                            .dwpsn  file "../MAIN.c",line 397,column 5,is_stmt,isa 1
    5981                    ;----------------------------------------------------------------------
    5982                    ; 397 | GPIO_PORTF_LOCK_R  = 0x4C4F434B;  // unlock PortF PF0                  
    5983                    ;----------------------------------------------------------------------
    5984 000008be 48B1              LDR       A1, $C$CON84          ; [DPU_V7M3_PIPE] |397|  ; [ORIG 16-BIT INS]
    5985 000008c0 49ED              LDR       A2, $C$CON110         ; [DPU_V7M3_PIPE] |397|  ; [ORIG 16-BIT INS]
    5986 000008c2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |397|  ; [ORIG 16-BIT INS]
    5987                            .dwpsn  file "../MAIN.c",line 398,column 5,is_stmt,isa 1
    5988                    ;----------------------------------------------------------------------
    5989                    ; 398 | GPIO_PORTF_CR_R    = 0x01;        // allow changes to PF0              
    5990                    ;----------------------------------------------------------------------
    5991 000008c4 49ED              LDR       A2, $C$CON111         ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    5992 000008c6 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    5993 000008c8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    5994                            .dwpsn  file "../MAIN.c",line 399,column 5,is_stmt,isa 1
    5995                    ;----------------------------------------------------------------------
    5996                    ; 399 | GPIO_PORTF_PCTL_R  = 0x66;        // GPIO clear bit PCTL Port Control  
    5997                    ;----------------------------------------------------------------------
    5998 000008ca 49ED              LDR       A2, $C$CON112         ; [DPU_V7M3_PIPE] |399|  ; [ORIG 16-BIT INS]
    5999 000008cc 2066              MOVS      A1, #102              ; [DPU_V7M3_PIPE] |399|  ; [ORIG 16-BIT INS]
    6000 000008ce 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |399|  ; [ORIG 16-BIT INS]
    6001                            .dwpsn  file "../MAIN.c",line 400,column 5,is_stmt,isa 1
    6002                    ;----------------------------------------------------------------------
    6003                    ; 400 | GPIO_PORTF_DIR_R   = 0x0D;        //                                   
    6004                    ;----------------------------------------------------------------------
    6005 000008d0 49EC              LDR       A2, $C$CON113         ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    6006 000008d2 200D              MOVS      A1, #13               ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    6007 000008d4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    6008                            .dwpsn  file "../MAIN.c",line 401,column 5,is_stmt,isa 1
    6009                    ;----------------------------------------------------------------------
    6010                    ; 401 | GPIO_PORTF_AFSEL_R = 0x03;        //                                   
    6011                    ;----------------------------------------------------------------------
    6012 000008d6 49EC              LDR       A2, $C$CON114         ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    6013 000008d8 2003              MOVS      A1, #3                ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    6014 000008da 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    6015                            .dwpsn  file "../MAIN.c",line 402,column 5,is_stmt,isa 1
    6016                    ;----------------------------------------------------------------------
    6017                    ; 402 | GPIO_PORTF_PUR_R   = 0x13;        // enable pullup resistors on PF4,PF0
    6018                    ;----------------------------------------------------------------------
    6019 000008dc 49EB              LDR       A2, $C$CON115         ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    6020 000008de 2013              MOVS      A1, #19               ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    6021 000008e0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  111

    6022                            .dwpsn  file "../MAIN.c",line 403,column 5,is_stmt,isa 1
    6023                    ;----------------------------------------------------------------------
    6024                    ; 403 | GPIO_PORTF_DEN_R   = 0x01F;       // enable digital pins PF4-PF0       
    6025                    ;----------------------------------------------------------------------
    6026 000008e2 49EB              LDR       A2, $C$CON116         ; [DPU_V7M3_PIPE] |403|  ; [ORIG 16-BIT INS]
    6027 000008e4 201F              MOVS      A1, #31               ; [DPU_V7M3_PIPE] |403|  ; [ORIG 16-BIT INS]
    6028 000008e6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |403|  ; [ORIG 16-BIT INS]
    6029                            .dwpsn  file "../MAIN.c",line 404,column 5,is_stmt,isa 1
    6030                    ;----------------------------------------------------------------------
    6031                    ; 404 | GPIO_PORTF_IM_R    = 0x010;       // Mask PF4 (boto SW2)              
    6032                    ;----------------------------------------------------------------------
    6033 000008e8 49EA              LDR       A2, $C$CON117         ; [DPU_V7M3_PIPE] |404|  ; [ORIG 16-BIT INS]
    6034 000008ea 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |404|  ; [ORIG 16-BIT INS]
    6035 000008ec 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |404|  ; [ORIG 16-BIT INS]
    6036                            .dwpsn  file "../MAIN.c",line 405,column 5,is_stmt,isa 1
    6037                    ;----------------------------------------------------------------------
    6038                    ; 405 | GPIO_PORTF_IEV_R   = 0x00;        // Fallin\\g edge PF0                
    6039                    ;----------------------------------------------------------------------
    6040 000008ee 49EA              LDR       A2, $C$CON118         ; [DPU_V7M3_PIPE] |405|  ; [ORIG 16-BIT INS]
    6041 000008f0 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |405|  ; [ORIG 16-BIT INS]
    6042 000008f2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |405|  ; [ORIG 16-BIT INS]
    6043                            .dwpsn  file "../MAIN.c",line 406,column 5,is_stmt,isa 1
    6044                    ;----------------------------------------------------------------------
    6045                    ; 406 | NVIC_PRI7_R        = 0x600000;    // Prioridade 3                      
    6046                    ;----------------------------------------------------------------------
    6047 000008f4 49E9              LDR       A2, $C$CON119         ; [DPU_V7M3_PIPE] |406|  ; [ORIG 16-BIT INS]
    6048 000008f6 00C0F44F          MOV       A1, #6291456          ; [DPU_V7M3_PIPE] |406|  ; [KEEP 32-BIT INS]
    6049 000008fa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |406|  ; [ORIG 16-BIT INS]
    6050                            .dwpsn  file "../MAIN.c",line 407,column 5,is_stmt,isa 1
    6051                    ;----------------------------------------------------------------------
    6052                    ; 407 | NVIC_EN0_R         = 0x40000000;  // BIT 30                            
    6053                    ;----------------------------------------------------------------------
    6054 000008fc 49E8              LDR       A2, $C$CON120         ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    6055 000008fe 4080F04F          MOV       A1, #1073741824       ; [DPU_V7M3_PIPE] |407|  ; [KEEP 32-BIT INS]
    6056 00000902 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    6057                            .dwpsn  file "../MAIN.c",line 408,column 1,is_stmt,isa 1
    6058                    $C$DW$188       .dwtag  DW_TAG_TI_branch
    6059                            .dwattr $C$DW$188, DW_AT_low_pc(0x00)
    6060                            .dwattr $C$DW$188, DW_AT_TI_return
    6061                    
    6062 00000904 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6063                            ; BRANCH OCCURS                  ; [] 
    6064                            .dwattr $C$DW$187, DW_AT_TI_end_file("../MAIN.c")
    6065                            .dwattr $C$DW$187, DW_AT_TI_end_line(0x198)
    6066                            .dwattr $C$DW$187, DW_AT_TI_end_column(0x01)
    6067                            .dwendentry
    6068                            .dwendtag $C$DW$187
    6069                    
    6070                    ;******************************************************************************
    6071                    ;* CONSTANT TABLE                                                             *
    6072                    ;******************************************************************************
    6073 00000906                   .sect   ".text"
    6074                            .align  4
    6075 00000906 000046C0! ||$C$CON64||:   .bits   dado_escolhido,32
         0000090a 00000000 
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  112

    6076 0000090c                   .sect   ".text"
    6077                            .clink
    6078                            .thumbfunc PortE_Init
    6079 0000090c                   .thumb
    6080                            .global PortE_Init
    6081                    
    6082                    $C$DW$189       .dwtag  DW_TAG_subprogram
    6083                            .dwattr $C$DW$189, DW_AT_name("PortE_Init")
    6084                            .dwattr $C$DW$189, DW_AT_low_pc(PortE_Init)
    6085                            .dwattr $C$DW$189, DW_AT_high_pc(0x00)
    6086                            .dwattr $C$DW$189, DW_AT_TI_symbol_name("PortE_Init")
    6087                            .dwattr $C$DW$189, DW_AT_external
    6088                            .dwattr $C$DW$189, DW_AT_TI_begin_file("../MAIN.c")
    6089                            .dwattr $C$DW$189, DW_AT_TI_begin_line(0x19a)
    6090                            .dwattr $C$DW$189, DW_AT_TI_begin_column(0x06)
    6091                            .dwattr $C$DW$189, DW_AT_decl_file("../MAIN.c")
    6092                            .dwattr $C$DW$189, DW_AT_decl_line(0x19a)
    6093                            .dwattr $C$DW$189, DW_AT_decl_column(0x06)
    6094                            .dwattr $C$DW$189, DW_AT_TI_max_frame_size(0x08)
    6095                            .dwpsn  file "../MAIN.c",line 410,column 22,is_stmt,address PortE_Init,isa 1
    6096                    
    6097                            .dwfde $C$DW$CIE, PortE_Init
    6098                    ;----------------------------------------------------------------------
    6099                    ; 410 | void PortE_Init(void){                                                 
    6100                    ; 411 | volatile unsigned long delay;                                          
    6101                    ;----------------------------------------------------------------------
    6102                    
    6103                    ;*****************************************************************************
    6104                    ;* FUNCTION NAME: PortE_Init                                                 *
    6105                    ;*                                                                           *
    6106                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    6107                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    6108                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    6109                    ;*****************************************************************************
    6110 0000090c           PortE_Init:
    6111                    ;* --------------------------------------------------------------------------*
    6112                            .dwcfi  cfa_offset, 0
    6113 0000090c 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6114                            .dwcfi  cfa_offset, 8
    6115                    $C$DW$190       .dwtag  DW_TAG_variable
    6116                            .dwattr $C$DW$190, DW_AT_name("delay")
    6117                            .dwattr $C$DW$190, DW_AT_TI_symbol_name("delay")
    6118                            .dwattr $C$DW$190, DW_AT_type(*$C$DW$T$144)
    6119                            .dwattr $C$DW$190, DW_AT_location[DW_OP_breg13 0]
    6120                    
    6121                            .dwpsn  file "../MAIN.c",line 412,column 5,is_stmt,isa 1
    6122                    ;----------------------------------------------------------------------
    6123                    ; 412 | SYSCTL_RCGC2_R |= 0x00000010;      //  activate PORTE                  
    6124                    ;----------------------------------------------------------------------
    6125 00000910 499A              LDR       A2, $C$CON82          ; [DPU_V7M3_PIPE] |412|  ; [ORIG 16-BIT INS]
    6126 00000912 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |412|  ; [ORIG 16-BIT INS]
    6127 00000914 0010F040          ORR       A1, A1, #16           ; [DPU_V7M3_PIPE] |412|  ; [KEEP 32-BIT INS]
    6128 00000918 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |412|  ; [ORIG 16-BIT INS]
    6129                            .dwpsn  file "../MAIN.c",line 413,column 5,is_stmt,isa 1
    6130                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  113

    6131                    ; 413 | delay = SYSCTL_RCGC2_R;                                                
    6132                    ;----------------------------------------------------------------------
    6133 0000091a 4898              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |413|  ; [ORIG 16-BIT INS]
    6134 0000091c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |413|  ; [ORIG 16-BIT INS]
    6135 0000091e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |413|  ; [ORIG 16-BIT INS]
    6136                            .dwpsn  file "../MAIN.c",line 414,column 5,is_stmt,isa 1
    6137                    ;----------------------------------------------------------------------
    6138                    ; 414 | delay = SYSCTL_RCGC2_R;                                                
    6139                    ;----------------------------------------------------------------------
    6140 00000920 4896              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |414|  ; [ORIG 16-BIT INS]
    6141 00000922 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |414|  ; [ORIG 16-BIT INS]
    6142 00000924 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |414|  ; [ORIG 16-BIT INS]
    6143                            .dwpsn  file "../MAIN.c",line 415,column 5,is_stmt,isa 1
    6144                    ;----------------------------------------------------------------------
    6145                    ; 415 | delay = SYSCTL_RCGC2_R;                                                
    6146                    ;----------------------------------------------------------------------
    6147 00000926 4895              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    6148 00000928 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    6149 0000092a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    6150                            .dwpsn  file "../MAIN.c",line 416,column 5,is_stmt,isa 1
    6151                    ;----------------------------------------------------------------------
    6152                    ; 416 | GPIO_PORTE_DIR_R = 0x0F3;          //  make PE2, PE3 input and PE4,PE5
    6153                    ;     | output                                                                 
    6154                    ;----------------------------------------------------------------------
    6155 0000092c 49DD              LDR       A2, $C$CON121         ; [DPU_V7M3_PIPE] |416|  ; [ORIG 16-BIT INS]
    6156 0000092e 20F3              MOVS      A1, #243              ; [DPU_V7M3_PIPE] |416|  ; [ORIG 16-BIT INS]
    6157 00000930 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |416|  ; [ORIG 16-BIT INS]
    6158                            .dwpsn  file "../MAIN.c",line 417,column 5,is_stmt,isa 1
    6159                    ;----------------------------------------------------------------------
    6160                    ; 417 | GPIO_PORTE_AFSEL_R = 0x3C;         //  enable alternate function on PE2
    6161                    ;     | , PE3, PE4, PE5                                                        
    6162                    ;----------------------------------------------------------------------
    6163 00000932 49DD              LDR       A2, $C$CON122         ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    6164 00000934 203C              MOVS      A1, #60               ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    6165 00000936 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    6166                            .dwpsn  file "../MAIN.c",line 418,column 5,is_stmt,isa 1
    6167                    ;----------------------------------------------------------------------
    6168                    ; 418 | GPIO_PORTE_DEN_R  = 0x0F3;         //  disable digital I/O on PE2 and P
    6169                    ;     | E3                                                                     
    6170                    ;----------------------------------------------------------------------
    6171 00000938 49DC              LDR       A2, $C$CON123         ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    6172 0000093a 20F3              MOVS      A1, #243              ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    6173 0000093c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    6174                            .dwpsn  file "../MAIN.c",line 419,column 5,is_stmt,isa 1
    6175                    ;----------------------------------------------------------------------
    6176                    ; 419 | GPIO_PORTE_AMSEL_R |= 0x0C;        //  enable analog functionality on P
    6177                    ;     | E2 and PE3                                                             
    6178                    ;----------------------------------------------------------------------
    6179 0000093e 49DC              LDR       A2, $C$CON124         ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    6180 00000940 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    6181 00000942 000CF040          ORR       A1, A1, #12           ; [DPU_V7M3_PIPE] |419|  ; [KEEP 32-BIT INS]
    6182 00000946 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    6183                            .dwpsn  file "../MAIN.c",line 420,column 5,is_stmt,isa 1
    6184                    ;----------------------------------------------------------------------
    6185                    ; 420 | GPIO_PORTE_PCTL_R = 0x550000;      //  PWM function to PE4 and PE5     
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  114

    6186                    ;----------------------------------------------------------------------
    6187 00000948 49DA              LDR       A2, $C$CON125         ; [DPU_V7M3_PIPE] |420|  ; [ORIG 16-BIT INS]
    6188 0000094a 00AAF44F          MOV       A1, #5570560          ; [DPU_V7M3_PIPE] |420|  ; [KEEP 32-BIT INS]
    6189 0000094e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |420|  ; [ORIG 16-BIT INS]
    6190                            .dwpsn  file "../MAIN.c",line 421,column 1,is_stmt,isa 1
    6191 00000950 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6192                            .dwcfi  cfa_offset, 0
    6193                    $C$DW$191       .dwtag  DW_TAG_TI_branch
    6194                            .dwattr $C$DW$191, DW_AT_low_pc(0x00)
    6195                            .dwattr $C$DW$191, DW_AT_TI_return
    6196                    
    6197 00000952 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6198                            ; BRANCH OCCURS                  ; [] 
    6199                            .dwattr $C$DW$189, DW_AT_TI_end_file("../MAIN.c")
    6200                            .dwattr $C$DW$189, DW_AT_TI_end_line(0x1a5)
    6201                            .dwattr $C$DW$189, DW_AT_TI_end_column(0x01)
    6202                            .dwendentry
    6203                            .dwendtag $C$DW$189
    6204                    
    6205                    ;******************************************************************************
    6206                    ;* CONSTANT TABLE                                                             *
    6207                    ;******************************************************************************
    6208 00000954                   .sect   ".text"
    6209                            .align  4
    6210 00000954 00000000! ||$C$CON65||:   .bits   vet1,32
    6211                            .align  4
    6212 00000958 00000000! ||$C$CON72||:   .bits   ii,32
    6213                            .align  4
    6214 0000095c 00000000! ||$C$CON73||:   .bits   i,32
    6215                            .align  4
    6216 00000960 00000000! ||$C$CON74||:   .bits   angulo1,32
    6217                            .align  4
    6218 00000964 00000000! ||$C$CON75||:   .bits   angulo1_ant,32
    6219                            .align  4
    6220 00000968 00000000! ||$C$CON76||:   .bits   INICIO,32
    6221 0000096c                   .sect   ".text"
    6222                            .clink
    6223                            .thumbfunc Clock_Init
    6224 0000096c                   .thumb
    6225                            .global Clock_Init
    6226                    
    6227                    $C$DW$192       .dwtag  DW_TAG_subprogram
    6228                            .dwattr $C$DW$192, DW_AT_name("Clock_Init")
    6229                            .dwattr $C$DW$192, DW_AT_low_pc(Clock_Init)
    6230                            .dwattr $C$DW$192, DW_AT_high_pc(0x00)
    6231                            .dwattr $C$DW$192, DW_AT_TI_symbol_name("Clock_Init")
    6232                            .dwattr $C$DW$192, DW_AT_external
    6233                            .dwattr $C$DW$192, DW_AT_TI_begin_file("../MAIN.c")
    6234                            .dwattr $C$DW$192, DW_AT_TI_begin_line(0x1a7)
    6235                            .dwattr $C$DW$192, DW_AT_TI_begin_column(0x06)
    6236                            .dwattr $C$DW$192, DW_AT_decl_file("../MAIN.c")
    6237                            .dwattr $C$DW$192, DW_AT_decl_line(0x1a7)
    6238                            .dwattr $C$DW$192, DW_AT_decl_column(0x06)
    6239                            .dwattr $C$DW$192, DW_AT_TI_max_frame_size(0x08)
    6240                            .dwpsn  file "../MAIN.c",line 423,column 33,is_stmt,address Clock_Init,isa 1
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  115

    6241                    
    6242                            .dwfde $C$DW$CIE, Clock_Init
    6243                    $C$DW$193       .dwtag  DW_TAG_formal_parameter
    6244                            .dwattr $C$DW$193, DW_AT_name("SYSDIV_var")
    6245                            .dwattr $C$DW$193, DW_AT_TI_symbol_name("SYSDIV_var")
    6246                            .dwattr $C$DW$193, DW_AT_type(*$C$DW$T$12)
    6247                            .dwattr $C$DW$193, DW_AT_location[DW_OP_reg0]
    6248                    
    6249                    
    6250                    ;*****************************************************************************
    6251                    ;* FUNCTION NAME: Clock_Init                                                 *
    6252                    ;*                                                                           *
    6253                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    6254                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    6255                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    6256                    ;*****************************************************************************
    6257 0000096c           Clock_Init:
    6258                    ;* --------------------------------------------------------------------------*
    6259                            .dwcfi  cfa_offset, 0
    6260 0000096c 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6261                            .dwcfi  cfa_offset, 8
    6262                    $C$DW$194       .dwtag  DW_TAG_variable
    6263                            .dwattr $C$DW$194, DW_AT_name("SYSDIV_var")
    6264                            .dwattr $C$DW$194, DW_AT_TI_symbol_name("SYSDIV_var")
    6265                            .dwattr $C$DW$194, DW_AT_type(*$C$DW$T$12)
    6266                            .dwattr $C$DW$194, DW_AT_location[DW_OP_breg13 0]
    6267                    
    6268                    ;----------------------------------------------------------------------
    6269                    ; 423 | void Clock_Init(long SYSDIV_var){                                      
    6270                    ;----------------------------------------------------------------------
    6271 00000970 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    6272                            .dwpsn  file "../MAIN.c",line 424,column 5,is_stmt,isa 1
    6273                    ;----------------------------------------------------------------------
    6274                    ; 424 | SYSCTL_RCC2_R |= 0x80000000;                                           
    6275                    ;----------------------------------------------------------------------
    6276 00000972 49D1              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    6277 00000974 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    6278 00000976 4000F040          ORR       A1, A1, #-2147483648  ; [DPU_V7M3_PIPE] |424|  ; [KEEP 32-BIT INS]
    6279 0000097a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    6280                            .dwpsn  file "../MAIN.c",line 425,column 5,is_stmt,isa 1
    6281                    ;----------------------------------------------------------------------
    6282                    ; 425 | SYSCTL_RCC2_R |= 0x00000800;                                           
    6283                    ;----------------------------------------------------------------------
    6284 0000097c 49CE              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |425|  ; [ORIG 16-BIT INS]
    6285 0000097e 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |425|  ; [ORIG 16-BIT INS]
    6286 00000980 6000F440          ORR       A1, A1, #2048         ; [DPU_V7M3_PIPE] |425|  ; [KEEP 32-BIT INS]
    6287 00000984 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |425|  ; [ORIG 16-BIT INS]
    6288                            .dwpsn  file "../MAIN.c",line 426,column 5,is_stmt,isa 1
    6289                    ;----------------------------------------------------------------------
    6290                    ; 426 | SYSCTL_RCC_R &= ~0x00400000;                                           
    6291                    ;----------------------------------------------------------------------
    6292 00000986 49CD              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |426|  ; [ORIG 16-BIT INS]
    6293 00000988 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |426|  ; [ORIG 16-BIT INS]
    6294 0000098a 0080F420          BIC       A1, A1, #4194304      ; [DPU_V7M3_PIPE] |426|  ; [KEEP 32-BIT INS]
    6295 0000098e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |426|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  116

    6296                            .dwpsn  file "../MAIN.c",line 427,column 5,is_stmt,isa 1
    6297                    ;----------------------------------------------------------------------
    6298                    ; 427 | SYSCTL_RCC_R &= ~0x000007C0;                                           
    6299                    ;----------------------------------------------------------------------
    6300 00000990 49CA              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |427|  ; [ORIG 16-BIT INS]
    6301 00000992 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |427|  ; [ORIG 16-BIT INS]
    6302 00000994 60F8F420          BIC       A1, A1, #1984         ; [DPU_V7M3_PIPE] |427|  ; [KEEP 32-BIT INS]
    6303 00000998 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |427|  ; [ORIG 16-BIT INS]
    6304                            .dwpsn  file "../MAIN.c",line 428,column 5,is_stmt,isa 1
    6305                    ;----------------------------------------------------------------------
    6306                    ; 428 | SYSCTL_RCC_R += 0x00000540;                                            
    6307                    ;----------------------------------------------------------------------
    6308 0000099a 49C8              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |428|  ; [ORIG 16-BIT INS]
    6309 0000099c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |428|  ; [ORIG 16-BIT INS]
    6310 0000099e 60A8F500          ADD       A1, A1, #1344         ; [DPU_V7M3_PIPE] |428|  ; [KEEP 32-BIT INS]
    6311 000009a2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |428|  ; [ORIG 16-BIT INS]
    6312                            .dwpsn  file "../MAIN.c",line 429,column 5,is_stmt,isa 1
    6313                    ;----------------------------------------------------------------------
    6314                    ; 429 | SYSCTL_RCC2_R &= ~0x00000070;                                          
    6315                    ;----------------------------------------------------------------------
    6316 000009a4 49C4              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |429|  ; [ORIG 16-BIT INS]
    6317 000009a6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |429|  ; [ORIG 16-BIT INS]
    6318 000009a8 0070F020          BIC       A1, A1, #112          ; [DPU_V7M3_PIPE] |429|  ; [KEEP 32-BIT INS]
    6319 000009ac 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |429|  ; [ORIG 16-BIT INS]
    6320                            .dwpsn  file "../MAIN.c",line 430,column 5,is_stmt,isa 1
    6321                    ;----------------------------------------------------------------------
    6322                    ; 430 | SYSCTL_RCC2_R += 0x00000000;                                           
    6323                    ;----------------------------------------------------------------------
    6324 000009ae 49C2              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    6325 000009b0 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    6326 000009b2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    6327                            .dwpsn  file "../MAIN.c",line 431,column 5,is_stmt,isa 1
    6328                    ;----------------------------------------------------------------------
    6329                    ; 431 | SYSCTL_RCC2_R &= ~0x00002000;                                          
    6330                    ;----------------------------------------------------------------------
    6331 000009b4 49C0              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
    6332 000009b6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
    6333 000009b8 5000F420          BIC       A1, A1, #8192         ; [DPU_V7M3_PIPE] |431|  ; [KEEP 32-BIT INS]
    6334 000009bc 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
    6335                            .dwpsn  file "../MAIN.c",line 432,column 5,is_stmt,isa 1
    6336                    ;----------------------------------------------------------------------
    6337                    ; 432 | SYSCTL_RCC2_R |= 0x40000000;                                           
    6338                    ;----------------------------------------------------------------------
    6339 000009be 49BE              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    6340 000009c0 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    6341 000009c2 4080F040          ORR       A1, A1, #1073741824   ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    6342 000009c6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    6343                            .dwpsn  file "../MAIN.c",line 433,column 5,is_stmt,isa 1
    6344                    ;----------------------------------------------------------------------
    6345                    ; 433 | SYSCTL_RCC2_R  = (SYSCTL_RCC2_R&~0x1FC00000)+ (SYSDIV_var<<22);        
    6346                    ;----------------------------------------------------------------------
    6347 000009c8 48BB              LDR       A1, $C$CON126         ; [DPU_V7M3_PIPE] |433|  ; [ORIG 16-BIT INS]
    6348 000009ca 49BB              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |433|  ; [ORIG 16-BIT INS]
    6349 000009cc 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |433|  ; [ORIG 16-BIT INS]
    6350 000009ce 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |433|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  117

    6351 000009d0 50FEF020          BIC       A1, A1, #532676608    ; [DPU_V7M3_PIPE] |433|  ; [KEEP 32-BIT INS]
    6352 000009d4 5082EB00          ADD       A1, A1, A3, LSL #22   ; [DPU_V7M3_PIPE] |433|  ; [KEEP 32-BIT INS]
    6353 000009d8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |433|  ; [ORIG 16-BIT INS]
    6354                            .dwpsn  file "../MAIN.c",line 434,column 5,is_stmt,isa 1
    6355                    ;----------------------------------------------------------------------
    6356                    ; 434 | SYSCTL_RCC_R  |= 0x00400000;                                           
    6357                    ;----------------------------------------------------------------------
    6358 000009da 49B8              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    6359 000009dc 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    6360 000009de 0080F440          ORR       A1, A1, #4194304      ; [DPU_V7M3_PIPE] |434|  ; [KEEP 32-BIT INS]
    6361 000009e2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    6362                            .dwpsn  file "../MAIN.c",line 435,column 5,is_stmt,isa 1
    6363                    ;----------------------------------------------------------------------
    6364                    ; 435 | while((SYSCTL_RIS_R&0x00000040)==0){};                                 
    6365                    ;----------------------------------------------------------------------
    6366                    ;* --------------------------------------------------------------------------*
    6367                    ;*   BEGIN LOOP ||$C$L99||
    6368                    ;*
    6369                    ;*   Loop source line                : 435
    6370                    ;*   Loop closing brace source line  : 435
    6371                    ;*   Known Minimum Trip Count        : 1
    6372                    ;*   Known Maximum Trip Count        : 4294967295
    6373                    ;*   Known Max Trip Count Factor     : 1
    6374                    ;* --------------------------------------------------------------------------*
    6375 000009e4           ||$C$L99||:    
    6376                            .dwpsn  file "../MAIN.c",line 435,column 11,is_stmt,isa 1
    6377 000009e4 48D5              LDR       A1, $C$CON128         ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    6378 000009e6 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    6379 000009e8 09C0              LSRS      A1, A1, #7            ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    6380 000009ea D3FB              BCC       ||$C$L99||            ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    6381                            ; BRANCHCC OCCURS {||$C$L99||}   ; [] |435| 
    6382                    ;* --------------------------------------------------------------------------*
    6383                            .dwpsn  file "../MAIN.c",line 436,column 5,is_stmt,isa 1
    6384                    ;----------------------------------------------------------------------
    6385                    ; 436 | SYSCTL_RCC2_R &= ~0x00000800;                                          
    6386                    ;----------------------------------------------------------------------
    6387 000009ec 49B2              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    6388 000009ee 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    6389 000009f0 6000F420          BIC       A1, A1, #2048         ; [DPU_V7M3_PIPE] |436|  ; [KEEP 32-BIT INS]
    6390 000009f4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    6391                            .dwpsn  file "../MAIN.c",line 437,column 1,is_stmt,isa 1
    6392 000009f6 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6393                            .dwcfi  cfa_offset, 0
    6394                    $C$DW$195       .dwtag  DW_TAG_TI_branch
    6395                            .dwattr $C$DW$195, DW_AT_low_pc(0x00)
    6396                            .dwattr $C$DW$195, DW_AT_TI_return
    6397                    
    6398 000009f8 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6399                            ; BRANCH OCCURS                  ; [] 
    6400                            .dwattr $C$DW$192, DW_AT_TI_end_file("../MAIN.c")
    6401                            .dwattr $C$DW$192, DW_AT_TI_end_line(0x1b5)
    6402                            .dwattr $C$DW$192, DW_AT_TI_end_column(0x01)
    6403                            .dwendentry
    6404                            .dwendtag $C$DW$192
    6405                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  118

    6406                    ;******************************************************************************
    6407                    ;* FLOATING-POINT CONSTANTS                                                   *
    6408                    ;******************************************************************************
    6409 000009fa                   .sect   ".text"
    6410                            .align  4
    6411 000009fc 42B80000  ||$C$FL9||:     .word   042b80000h      ; 92
    6412                            .align  4
    6413 00000a00 43200000  ||$C$FL10||:    .word   043200000h      ; 160
    6414 00000a04                   .sect   ".text"
    6415                            .clink
    6416                            .thumbfunc PWM1_1_Init
    6417 00000a04                   .thumb
    6418                            .global PWM1_1_Init
    6419                    
    6420                    $C$DW$196       .dwtag  DW_TAG_subprogram
    6421                            .dwattr $C$DW$196, DW_AT_name("PWM1_1_Init")
    6422                            .dwattr $C$DW$196, DW_AT_low_pc(PWM1_1_Init)
    6423                            .dwattr $C$DW$196, DW_AT_high_pc(0x00)
    6424                            .dwattr $C$DW$196, DW_AT_TI_symbol_name("PWM1_1_Init")
    6425                            .dwattr $C$DW$196, DW_AT_external
    6426                            .dwattr $C$DW$196, DW_AT_TI_begin_file("../MAIN.c")
    6427                            .dwattr $C$DW$196, DW_AT_TI_begin_line(0x1b7)
    6428                            .dwattr $C$DW$196, DW_AT_TI_begin_column(0x06)
    6429                            .dwattr $C$DW$196, DW_AT_decl_file("../MAIN.c")
    6430                            .dwattr $C$DW$196, DW_AT_decl_line(0x1b7)
    6431                            .dwattr $C$DW$196, DW_AT_decl_column(0x06)
    6432                            .dwattr $C$DW$196, DW_AT_TI_max_frame_size(0x08)
    6433                            .dwpsn  file "../MAIN.c",line 439,column 49,is_stmt,address PWM1_1_Init,isa 1
    6434                    
    6435                            .dwfde $C$DW$CIE, PWM1_1_Init
    6436                    $C$DW$197       .dwtag  DW_TAG_formal_parameter
    6437                            .dwattr $C$DW$197, DW_AT_name("period")
    6438                            .dwattr $C$DW$197, DW_AT_TI_symbol_name("period")
    6439                            .dwattr $C$DW$197, DW_AT_type(*$C$DW$T$10)
    6440                            .dwattr $C$DW$197, DW_AT_location[DW_OP_reg0]
    6441                    
    6442                    $C$DW$198       .dwtag  DW_TAG_formal_parameter
    6443                            .dwattr $C$DW$198, DW_AT_name("duty")
    6444                            .dwattr $C$DW$198, DW_AT_TI_symbol_name("duty")
    6445                            .dwattr $C$DW$198, DW_AT_type(*$C$DW$T$10)
    6446                            .dwattr $C$DW$198, DW_AT_location[DW_OP_reg1]
    6447                    
    6448                    
    6449                    ;*****************************************************************************
    6450                    ;* FUNCTION NAME: PWM1_1_Init                                                *
    6451                    ;*                                                                           *
    6452                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    6453                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    6454                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    6455                    ;*****************************************************************************
    6456 00000a04           PWM1_1_Init:
    6457                    ;* --------------------------------------------------------------------------*
    6458                            .dwcfi  cfa_offset, 0
    6459 00000a04 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6460                            .dwcfi  cfa_offset, 8
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  119

    6461                    $C$DW$199       .dwtag  DW_TAG_variable
    6462                            .dwattr $C$DW$199, DW_AT_name("delay")
    6463                            .dwattr $C$DW$199, DW_AT_TI_symbol_name("delay")
    6464                            .dwattr $C$DW$199, DW_AT_type(*$C$DW$T$144)
    6465                            .dwattr $C$DW$199, DW_AT_location[DW_OP_breg13 0]
    6466                    
    6467                    $C$DW$200       .dwtag  DW_TAG_variable
    6468                            .dwattr $C$DW$200, DW_AT_name("period")
    6469                            .dwattr $C$DW$200, DW_AT_TI_symbol_name("period")
    6470                            .dwattr $C$DW$200, DW_AT_type(*$C$DW$T$36)
    6471                            .dwattr $C$DW$200, DW_AT_location[DW_OP_breg13 4]
    6472                    
    6473                    $C$DW$201       .dwtag  DW_TAG_variable
    6474                            .dwattr $C$DW$201, DW_AT_name("duty")
    6475                            .dwattr $C$DW$201, DW_AT_TI_symbol_name("duty")
    6476                            .dwattr $C$DW$201, DW_AT_type(*$C$DW$T$36)
    6477                            .dwattr $C$DW$201, DW_AT_location[DW_OP_breg13 6]
    6478                    
    6479                    ;----------------------------------------------------------------------
    6480                    ; 439 | void PWM1_1_Init(uint16_t period, uint16_t duty){ //PE4 PADRAO E PE5 IN
    6481                    ;     | VERSO                                                                  
    6482                    ; 440 | volatile unsigned long delay;                                          
    6483                    ;----------------------------------------------------------------------
    6484 00000a08 1006F8AD          STRH      A2, [SP, #6]          ; [DPU_V7M3_PIPE] |439|  ; [KEEP 32-BIT INS]
    6485 00000a0c 0004F8AD          STRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |439|  ; [KEEP 32-BIT INS]
    6486                            .dwpsn  file "../MAIN.c",line 441,column 5,is_stmt,isa 1
    6487                    ;----------------------------------------------------------------------
    6488                    ; 441 | SYSCTL_RCGCPWM_R |= 0x03;       //  activate PWM                       
    6489                    ;----------------------------------------------------------------------
    6490 00000a10 49CB              LDR       A2, $C$CON129         ; [DPU_V7M3_PIPE] |441|  ; [ORIG 16-BIT INS]
    6491 00000a12 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |441|  ; [ORIG 16-BIT INS]
    6492 00000a14 0003F040          ORR       A1, A1, #3            ; [DPU_V7M3_PIPE] |441|  ; [KEEP 32-BIT INS]
    6493 00000a18 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |441|  ; [ORIG 16-BIT INS]
    6494                            .dwpsn  file "../MAIN.c",line 442,column 5,is_stmt,isa 1
    6495                    ;----------------------------------------------------------------------
    6496                    ; 442 | delay = SYSCTL_RCGC2_R;                                                
    6497                    ;----------------------------------------------------------------------
    6498 00000a1a 4858              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    6499 00000a1c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    6500 00000a1e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    6501                            .dwpsn  file "../MAIN.c",line 443,column 5,is_stmt,isa 1
    6502                    ;----------------------------------------------------------------------
    6503                    ; 443 | delay = SYSCTL_RCGC2_R;                                                
    6504                    ;----------------------------------------------------------------------
    6505 00000a20 4856              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |443|  ; [ORIG 16-BIT INS]
    6506 00000a22 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |443|  ; [ORIG 16-BIT INS]
    6507 00000a24 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |443|  ; [ORIG 16-BIT INS]
    6508                            .dwpsn  file "../MAIN.c",line 444,column 5,is_stmt,isa 1
    6509                    ;----------------------------------------------------------------------
    6510                    ; 444 | SYSCTL_RCC_R &= ~0x00100000 ;   //  NOT use PWM divider                
    6511                    ; 445 | // (SYSCTL_RCC_R & (~0x000E0000)); //  configure for /2 divider        
    6512                    ;----------------------------------------------------------------------
    6513 00000a26 49A5              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |444|  ; [ORIG 16-BIT INS]
    6514 00000a28 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |444|  ; [ORIG 16-BIT INS]
    6515 00000a2a 1080F420          BIC       A1, A1, #1048576      ; [DPU_V7M3_PIPE] |444|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  120

    6516 00000a2e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |444|  ; [ORIG 16-BIT INS]
    6517                            .dwpsn  file "../MAIN.c",line 446,column 5,is_stmt,isa 1
    6518                    ;----------------------------------------------------------------------
    6519                    ; 446 | PWM1_1_CTL_R = 0x00;            //  DOWN mode                          
    6520                    ;----------------------------------------------------------------------
    6521 00000a30 49C7              LDR       A2, $C$CON133         ; [DPU_V7M3_PIPE] |446|  ; [ORIG 16-BIT INS]
    6522 00000a32 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |446|  ; [ORIG 16-BIT INS]
    6523 00000a34 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |446|  ; [ORIG 16-BIT INS]
    6524                            .dwpsn  file "../MAIN.c",line 447,column 5,is_stmt,isa 1
    6525                    ;----------------------------------------------------------------------
    6526                    ; 447 | PWM1_1_LOAD_R = period - 1;     //  80M/PERIOD = FREQ PWM              
    6527                    ;----------------------------------------------------------------------
    6528 00000a36 49C3              LDR       A2, $C$CON130         ; [DPU_V7M3_PIPE] |447|  ; [ORIG 16-BIT INS]
    6529 00000a38 0004F8BD          LDRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |447|  ; [KEEP 32-BIT INS]
    6530 00000a3c 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |447|  ; [ORIG 16-BIT INS]
    6531 00000a3e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |447|  ; [ORIG 16-BIT INS]
    6532                            .dwpsn  file "../MAIN.c",line 448,column 5,is_stmt,isa 1
    6533                    ;----------------------------------------------------------------------
    6534                    ; 448 | PWM1_1_GENA_R = 0xC8;           //  LOW LOAD | HIGTH COMP A DOWN PE4   
    6535                    ;----------------------------------------------------------------------
    6536 00000a40 49C1              LDR       A2, $C$CON131         ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    6537 00000a42 20C8              MOVS      A1, #200              ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    6538 00000a44 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    6539                            .dwpsn  file "../MAIN.c",line 449,column 5,is_stmt,isa 1
    6540                    ;----------------------------------------------------------------------
    6541                    ; 449 | PWM1_1_GENB_R = 0x8C;           //  LOW LOAD | HIGTH COMP B DOWM PE5   
    6542                    ;----------------------------------------------------------------------
    6543 00000a46 49C1              LDR       A2, $C$CON132         ; [DPU_V7M3_PIPE] |449|  ; [ORIG 16-BIT INS]
    6544 00000a48 208C              MOVS      A1, #140              ; [DPU_V7M3_PIPE] |449|  ; [ORIG 16-BIT INS]
    6545 00000a4a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |449|  ; [ORIG 16-BIT INS]
    6546                            .dwpsn  file "../MAIN.c",line 450,column 5,is_stmt,isa 1
    6547                    ;----------------------------------------------------------------------
    6548                    ; 450 | PWM1_1_CMPA_R = duty - 1;       //  COMP A                             
    6549                    ; 451 | // PWM1_ENABLE_R |= 0xC0;                                              
    6550                    ;----------------------------------------------------------------------
    6551 00000a4c 49C1              LDR       A2, $C$CON134         ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    6552 00000a4e 0006F8BD          LDRH      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |450|  ; [KEEP 32-BIT INS]
    6553 00000a52 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    6554 00000a54 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    6555                            .dwpsn  file "../MAIN.c",line 452,column 1,is_stmt,isa 1
    6556 00000a56 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6557                            .dwcfi  cfa_offset, 0
    6558                    $C$DW$202       .dwtag  DW_TAG_TI_branch
    6559                            .dwattr $C$DW$202, DW_AT_low_pc(0x00)
    6560                            .dwattr $C$DW$202, DW_AT_TI_return
    6561                    
    6562 00000a58 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6563                            ; BRANCH OCCURS                  ; [] 
    6564                            .dwattr $C$DW$196, DW_AT_TI_end_file("../MAIN.c")
    6565                            .dwattr $C$DW$196, DW_AT_TI_end_line(0x1c4)
    6566                            .dwattr $C$DW$196, DW_AT_TI_end_column(0x01)
    6567                            .dwendentry
    6568                            .dwendtag $C$DW$196
    6569                    
    6570                    ;******************************************************************************
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  121

    6571                    ;* FLOATING-POINT CONSTANTS                                                   *
    6572                    ;******************************************************************************
    6573 00000a5a                   .sect   ".text"
    6574                            .align  4
    6575 00000a5c 42C60000  ||$C$FL11||:    .word   042c60000h      ; 99
    6576                    ;******************************************************************************
    6577                    ;* CONSTANT TABLE                                                             *
    6578                    ;******************************************************************************
    6579 00000a60                   .sect   ".text"
    6580                            .align  4
    6581 00000a5e 000042C6! ||$C$CON66||:   .bits   CONTROLE_ON,32
         00000a62 00000000 
    6582 00000a64                   .sect   ".text"
    6583                            .clink
    6584                            .thumbfunc Timer0A_Init
    6585 00000a64                   .thumb
    6586                            .global Timer0A_Init
    6587                    
    6588                    $C$DW$203       .dwtag  DW_TAG_subprogram
    6589                            .dwattr $C$DW$203, DW_AT_name("Timer0A_Init")
    6590                            .dwattr $C$DW$203, DW_AT_low_pc(Timer0A_Init)
    6591                            .dwattr $C$DW$203, DW_AT_high_pc(0x00)
    6592                            .dwattr $C$DW$203, DW_AT_TI_symbol_name("Timer0A_Init")
    6593                            .dwattr $C$DW$203, DW_AT_external
    6594                            .dwattr $C$DW$203, DW_AT_TI_begin_file("../MAIN.c")
    6595                            .dwattr $C$DW$203, DW_AT_TI_begin_line(0x1c7)
    6596                            .dwattr $C$DW$203, DW_AT_TI_begin_column(0x06)
    6597                            .dwattr $C$DW$203, DW_AT_decl_file("../MAIN.c")
    6598                            .dwattr $C$DW$203, DW_AT_decl_line(0x1c7)
    6599                            .dwattr $C$DW$203, DW_AT_decl_column(0x06)
    6600                            .dwattr $C$DW$203, DW_AT_TI_max_frame_size(0x08)
    6601                            .dwpsn  file "../MAIN.c",line 455,column 35,is_stmt,address Timer0A_Init,isa 1
    6602                    
    6603                            .dwfde $C$DW$CIE, Timer0A_Init
    6604                    $C$DW$204       .dwtag  DW_TAG_formal_parameter
    6605                            .dwattr $C$DW$204, DW_AT_name("period")
    6606                            .dwattr $C$DW$204, DW_AT_TI_symbol_name("period")
    6607                            .dwattr $C$DW$204, DW_AT_type(*$C$DW$T$40)
    6608                            .dwattr $C$DW$204, DW_AT_location[DW_OP_reg0]
    6609                    
    6610                    
    6611                    ;*****************************************************************************
    6612                    ;* FUNCTION NAME: Timer0A_Init                                               *
    6613                    ;*                                                                           *
    6614                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    6615                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    6616                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    6617                    ;*****************************************************************************
    6618 00000a64           Timer0A_Init:
    6619                    ;* --------------------------------------------------------------------------*
    6620                            .dwcfi  cfa_offset, 0
    6621 00000a64 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6622                            .dwcfi  cfa_offset, 8
    6623                    $C$DW$205       .dwtag  DW_TAG_variable
    6624                            .dwattr $C$DW$205, DW_AT_name("period")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  122

    6625                            .dwattr $C$DW$205, DW_AT_TI_symbol_name("period")
    6626                            .dwattr $C$DW$205, DW_AT_type(*$C$DW$T$40)
    6627                            .dwattr $C$DW$205, DW_AT_location[DW_OP_breg13 0]
    6628                    
    6629                    ;----------------------------------------------------------------------
    6630                    ; 455 | void Timer0A_Init(uint32_t period){                                    
    6631                    ;----------------------------------------------------------------------
    6632 00000a68 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |455|  ; [ORIG 16-BIT INS]
    6633                            .dwpsn  file "../MAIN.c",line 456,column 5,is_stmt,isa 1
    6634                    ;----------------------------------------------------------------------
    6635                    ; 456 | SYSCTL_RCGCTIMER_R |= 0x01;  //  activate TIMER0                       
    6636                    ;----------------------------------------------------------------------
    6637 00000a6a 49BB              LDR       A2, $C$CON135         ; [DPU_V7M3_PIPE] |456|  ; [ORIG 16-BIT INS]
    6638 00000a6c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |456|  ; [ORIG 16-BIT INS]
    6639 00000a6e 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |456|  ; [KEEP 32-BIT INS]
    6640 00000a72 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |456|  ; [ORIG 16-BIT INS]
    6641                            .dwpsn  file "../MAIN.c",line 457,column 5,is_stmt,isa 1
    6642                    ;----------------------------------------------------------------------
    6643                    ; 457 | TIMER0_CTL_R = 0x00;         //  disable TIMER0A during setup          
    6644                    ;----------------------------------------------------------------------
    6645 00000a74 49BF              LDR       A2, $C$CON142         ; [DPU_V7M3_PIPE] |457|  ; [ORIG 16-BIT INS]
    6646 00000a76 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |457|  ; [ORIG 16-BIT INS]
    6647 00000a78 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |457|  ; [ORIG 16-BIT INS]
    6648                            .dwpsn  file "../MAIN.c",line 458,column 5,is_stmt,isa 1
    6649                    ;----------------------------------------------------------------------
    6650                    ; 458 | TIMER0_CFG_R = 0x04;         //  configure for 16-bit mode             
    6651                    ;----------------------------------------------------------------------
    6652 00000a7a 49B8              LDR       A2, $C$CON136         ; [DPU_V7M3_PIPE] |458|  ; [ORIG 16-BIT INS]
    6653 00000a7c 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |458|  ; [ORIG 16-BIT INS]
    6654 00000a7e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |458|  ; [ORIG 16-BIT INS]
    6655                            .dwpsn  file "../MAIN.c",line 459,column 5,is_stmt,isa 1
    6656                    ;----------------------------------------------------------------------
    6657                    ; 459 | TIMER0_TAMR_R = 0x02;        //  down-count settings                   
    6658                    ;----------------------------------------------------------------------
    6659 00000a80 49B7              LDR       A2, $C$CON137         ; [DPU_V7M3_PIPE] |459|  ; [ORIG 16-BIT INS]
    6660 00000a82 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |459|  ; [ORIG 16-BIT INS]
    6661 00000a84 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |459|  ; [ORIG 16-BIT INS]
    6662                            .dwpsn  file "../MAIN.c",line 460,column 5,is_stmt,isa 1
    6663                    ;----------------------------------------------------------------------
    6664                    ; 460 | TIMER0_TAILR_R = period-1;   //  reload value                          
    6665                    ;----------------------------------------------------------------------
    6666 00000a86 49B7              LDR       A2, $C$CON138         ; [DPU_V7M3_PIPE] |460|  ; [ORIG 16-BIT INS]
    6667 00000a88 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |460|  ; [ORIG 16-BIT INS]
    6668 00000a8a 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |460|  ; [ORIG 16-BIT INS]
    6669 00000a8c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |460|  ; [ORIG 16-BIT INS]
    6670                            .dwpsn  file "../MAIN.c",line 461,column 5,is_stmt,isa 1
    6671                    ;----------------------------------------------------------------------
    6672                    ; 461 | TIMER0_TAPR_R = 0;           //  bus clock resolution                  
    6673                    ;----------------------------------------------------------------------
    6674 00000a8e 49B6              LDR       A2, $C$CON139         ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    6675 00000a90 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    6676 00000a92 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    6677                            .dwpsn  file "../MAIN.c",line 462,column 5,is_stmt,isa 1
    6678                    ;----------------------------------------------------------------------
    6679                    ; 462 | TIMER0_IMR_R = 0x01;         //  mask                                  
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  123

    6680                    ;----------------------------------------------------------------------
    6681 00000a94 49B5              LDR       A2, $C$CON140         ; [DPU_V7M3_PIPE] |462|  ; [ORIG 16-BIT INS]
    6682 00000a96 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |462|  ; [ORIG 16-BIT INS]
    6683 00000a98 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |462|  ; [ORIG 16-BIT INS]
    6684                            .dwpsn  file "../MAIN.c",line 463,column 5,is_stmt,isa 1
    6685                    ;----------------------------------------------------------------------
    6686                    ; 463 | NVIC_PRI4_R = 0x60000000;    //  priority 4                            
    6687                    ;----------------------------------------------------------------------
    6688 00000a9a 49B5              LDR       A2, $C$CON141         ; [DPU_V7M3_PIPE] |463|  ; [ORIG 16-BIT INS]
    6689 00000a9c 40C0F04F          MOV       A1, #1610612736       ; [DPU_V7M3_PIPE] |463|  ; [KEEP 32-BIT INS]
    6690 00000aa0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |463|  ; [ORIG 16-BIT INS]
    6691                            .dwpsn  file "../MAIN.c",line 464,column 5,is_stmt,isa 1
    6692                    ;----------------------------------------------------------------------
    6693                    ; 464 | NVIC_EN0_R |= 1<<19;                                                   
    6694                    ;----------------------------------------------------------------------
    6695 00000aa2 497F              LDR       A2, $C$CON120         ; [DPU_V7M3_PIPE] |464|  ; [ORIG 16-BIT INS]
    6696 00000aa4 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |464|  ; [ORIG 16-BIT INS]
    6697 00000aa6 2000F440          ORR       A1, A1, #524288       ; [DPU_V7M3_PIPE] |464|  ; [KEEP 32-BIT INS]
    6698 00000aaa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |464|  ; [ORIG 16-BIT INS]
    6699                            .dwpsn  file "../MAIN.c",line 465,column 1,is_stmt,isa 1
    6700 00000aac B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6701                            .dwcfi  cfa_offset, 0
    6702                    $C$DW$206       .dwtag  DW_TAG_TI_branch
    6703                            .dwattr $C$DW$206, DW_AT_low_pc(0x00)
    6704                            .dwattr $C$DW$206, DW_AT_TI_return
    6705                    
    6706 00000aae 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6707                            ; BRANCH OCCURS                  ; [] 
    6708                            .dwattr $C$DW$203, DW_AT_TI_end_file("../MAIN.c")
    6709                            .dwattr $C$DW$203, DW_AT_TI_end_line(0x1d1)
    6710                            .dwattr $C$DW$203, DW_AT_TI_end_column(0x01)
    6711                            .dwendentry
    6712                            .dwendtag $C$DW$203
    6713                    
    6714                    ;******************************************************************************
    6715                    ;* CONSTANT TABLE                                                             *
    6716                    ;******************************************************************************
    6717 00000ab0                   .sect   ".text"
    6718                            .align  4
    6719 00000ab0 00000000! ||$C$CON67||:   .bits   count_display,32
    6720                            .align  4
    6721 00000ab4 00000000! ||$C$CON68||:   .bits   angulo1_aux,32
    6722                            .align  4
    6723 00000ab8 40030024  ||$C$CON69||:   .bits           0x40030024,32
    6724                    
    6725                            .align  4
    6726 00000abc 4000C044  ||$C$CON79||:   .bits           0x4000c044,32
    6727                    
    6728                            .align  4
    6729 00000ac0 40029008  ||$C$CON81||:   .bits           0x40029008,32
    6730                    
    6731 00000ac4                   .sect   ".text"
    6732                            .clink
    6733                            .thumbfunc ADC_Init
    6734 00000ac4                   .thumb
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  124

    6735                            .global ADC_Init
    6736                    
    6737                    $C$DW$207       .dwtag  DW_TAG_subprogram
    6738                            .dwattr $C$DW$207, DW_AT_name("ADC_Init")
    6739                            .dwattr $C$DW$207, DW_AT_low_pc(ADC_Init)
    6740                            .dwattr $C$DW$207, DW_AT_high_pc(0x00)
    6741                            .dwattr $C$DW$207, DW_AT_TI_symbol_name("ADC_Init")
    6742                            .dwattr $C$DW$207, DW_AT_external
    6743                            .dwattr $C$DW$207, DW_AT_TI_begin_file("../MAIN.c")
    6744                            .dwattr $C$DW$207, DW_AT_TI_begin_line(0x1d4)
    6745                            .dwattr $C$DW$207, DW_AT_TI_begin_column(0x06)
    6746                            .dwattr $C$DW$207, DW_AT_decl_file("../MAIN.c")
    6747                            .dwattr $C$DW$207, DW_AT_decl_line(0x1d4)
    6748                            .dwattr $C$DW$207, DW_AT_decl_column(0x06)
    6749                            .dwattr $C$DW$207, DW_AT_TI_max_frame_size(0x08)
    6750                            .dwpsn  file "../MAIN.c",line 468,column 20,is_stmt,address ADC_Init,isa 1
    6751                    
    6752                            .dwfde $C$DW$CIE, ADC_Init
    6753                    ;----------------------------------------------------------------------
    6754                    ; 468 | void ADC_Init(void){                                                   
    6755                    ; 469 | volatile unsigned long delay;                                          
    6756                    ;----------------------------------------------------------------------
    6757                    
    6758                    ;*****************************************************************************
    6759                    ;* FUNCTION NAME: ADC_Init                                                   *
    6760                    ;*                                                                           *
    6761                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    6762                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    6763                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    6764                    ;*****************************************************************************
    6765 00000ac4           ADC_Init:
    6766                    ;* --------------------------------------------------------------------------*
    6767                            .dwcfi  cfa_offset, 0
    6768 00000ac4 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6769                            .dwcfi  cfa_offset, 8
    6770                    $C$DW$208       .dwtag  DW_TAG_variable
    6771                            .dwattr $C$DW$208, DW_AT_name("delay")
    6772                            .dwattr $C$DW$208, DW_AT_TI_symbol_name("delay")
    6773                            .dwattr $C$DW$208, DW_AT_type(*$C$DW$T$144)
    6774                            .dwattr $C$DW$208, DW_AT_location[DW_OP_breg13 0]
    6775                    
    6776                            .dwpsn  file "../MAIN.c",line 471,column 5,is_stmt,isa 1
    6777                    ;----------------------------------------------------------------------
    6778                    ; 471 | SYSCTL_RCGC0_R |= 0x030000; //  activate ADC0                          
    6779                    ;----------------------------------------------------------------------
    6780 00000ac8 49AB              LDR       A2, $C$CON143         ; [DPU_V7M3_PIPE] |471|  ; [ORIG 16-BIT INS]
    6781 00000aca 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |471|  ; [ORIG 16-BIT INS]
    6782 00000acc 3040F440          ORR       A1, A1, #196608       ; [DPU_V7M3_PIPE] |471|  ; [KEEP 32-BIT INS]
    6783 00000ad0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |471|  ; [ORIG 16-BIT INS]
    6784                            .dwpsn  file "../MAIN.c",line 473,column 5,is_stmt,isa 1
    6785                    ;----------------------------------------------------------------------
    6786                    ; 473 | delay = SYSCTL_RCGCADC_R;                                              
    6787                    ;----------------------------------------------------------------------
    6788 00000ad2 48AA              LDR       A1, $C$CON144         ; [DPU_V7M3_PIPE] |473|  ; [ORIG 16-BIT INS]
    6789 00000ad4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |473|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  125

    6790 00000ad6 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |473|  ; [ORIG 16-BIT INS]
    6791                            .dwpsn  file "../MAIN.c",line 474,column 5,is_stmt,isa 1
    6792                    ;----------------------------------------------------------------------
    6793                    ; 474 | delay = SYSCTL_RCGCADC_R;                                              
    6794                    ;----------------------------------------------------------------------
    6795 00000ad8 48A8              LDR       A1, $C$CON144         ; [DPU_V7M3_PIPE] |474|  ; [ORIG 16-BIT INS]
    6796 00000ada 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |474|  ; [ORIG 16-BIT INS]
    6797 00000adc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |474|  ; [ORIG 16-BIT INS]
    6798                            .dwpsn  file "../MAIN.c",line 475,column 5,is_stmt,isa 1
    6799                    ;----------------------------------------------------------------------
    6800                    ; 475 | delay = SYSCTL_RCGCADC_R;                                              
    6801                    ;----------------------------------------------------------------------
    6802 00000ade 48A7              LDR       A1, $C$CON144         ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    6803 00000ae0 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    6804 00000ae2 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    6805                            .dwpsn  file "../MAIN.c",line 477,column 5,is_stmt,isa 1
    6806                    ;----------------------------------------------------------------------
    6807                    ; 477 | ADC0_PC_R = 0x07;         //  configure for 1M samples/sec             
    6808                    ;----------------------------------------------------------------------
    6809 00000ae4 49A6              LDR       A2, $C$CON145         ; [DPU_V7M3_PIPE] |477|  ; [ORIG 16-BIT INS]
    6810 00000ae6 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |477|  ; [ORIG 16-BIT INS]
    6811 00000ae8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |477|  ; [ORIG 16-BIT INS]
    6812                            .dwpsn  file "../MAIN.c",line 478,column 5,is_stmt,isa 1
    6813                    ;----------------------------------------------------------------------
    6814                    ; 478 | ADC1_PC_R = 0x07;         //  configure for 1M samples/sec             
    6815                    ;----------------------------------------------------------------------
    6816 00000aea 49A6              LDR       A2, $C$CON146         ; [DPU_V7M3_PIPE] |478|  ; [ORIG 16-BIT INS]
    6817 00000aec 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |478|  ; [ORIG 16-BIT INS]
    6818 00000aee 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |478|  ; [ORIG 16-BIT INS]
    6819                            .dwpsn  file "../MAIN.c",line 479,column 5,is_stmt,isa 1
    6820                    ;----------------------------------------------------------------------
    6821                    ; 479 | ADC0_SSPRI_R |= 0x3210;   //  sequencer 0 is highest, sequencer 3 is lo
    6822                    ;     | west                                                                   
    6823                    ;----------------------------------------------------------------------
    6824 00000af0 49A5              LDR       A2, $C$CON147         ; [DPU_V7M3_PIPE] |479|  ; [ORIG 16-BIT INS]
    6825 00000af2 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |479|  ; [ORIG 16-BIT INS]
    6826 00000af4 2010F243          MOV       A1, #12816            ; [DPU_V7M3_PIPE] |479|  ; [KEEP 32-BIT INS]
    6827 00000af8 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |479|  ; [ORIG 16-BIT INS]
    6828 00000afa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |479|  ; [ORIG 16-BIT INS]
    6829                            .dwpsn  file "../MAIN.c",line 480,column 5,is_stmt,isa 1
    6830                    ;----------------------------------------------------------------------
    6831                    ; 480 | ADC1_SSPRI_R |= 0x3210;   //  sequencer 0 is highest, sequencer 3 is lo
    6832                    ;     | west                                                                   
    6833                    ;----------------------------------------------------------------------
    6834 00000afc 49A3              LDR       A2, $C$CON148         ; [DPU_V7M3_PIPE] |480|  ; [ORIG 16-BIT INS]
    6835 00000afe 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |480|  ; [ORIG 16-BIT INS]
    6836 00000b00 2010F243          MOV       A1, #12816            ; [DPU_V7M3_PIPE] |480|  ; [KEEP 32-BIT INS]
    6837 00000b04 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |480|  ; [ORIG 16-BIT INS]
    6838 00000b06 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |480|  ; [ORIG 16-BIT INS]
    6839                            .dwpsn  file "../MAIN.c",line 481,column 5,is_stmt,isa 1
    6840                    ;----------------------------------------------------------------------
    6841                    ; 481 | ADC0_ACTSS_R &= ~0x08;    //  disable sample sequencer 3               
    6842                    ;----------------------------------------------------------------------
    6843 00000b08 49A1              LDR       A2, $C$CON149         ; [DPU_V7M3_PIPE] |481|  ; [ORIG 16-BIT INS]
    6844 00000b0a 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |481|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  126

    6845 00000b0c 0008F020          BIC       A1, A1, #8            ; [DPU_V7M3_PIPE] |481|  ; [KEEP 32-BIT INS]
    6846 00000b10 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |481|  ; [ORIG 16-BIT INS]
    6847                            .dwpsn  file "../MAIN.c",line 482,column 5,is_stmt,isa 1
    6848                    ;----------------------------------------------------------------------
    6849                    ; 482 | ADC1_ACTSS_R &= ~0x08;    //  disable sample sequencer 3               
    6850                    ;----------------------------------------------------------------------
    6851 00000b12 49A0              LDR       A2, $C$CON150         ; [DPU_V7M3_PIPE] |482|  ; [ORIG 16-BIT INS]
    6852 00000b14 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |482|  ; [ORIG 16-BIT INS]
    6853 00000b16 0008F020          BIC       A1, A1, #8            ; [DPU_V7M3_PIPE] |482|  ; [KEEP 32-BIT INS]
    6854 00000b1a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |482|  ; [ORIG 16-BIT INS]
    6855                            .dwpsn  file "../MAIN.c",line 483,column 5,is_stmt,isa 1
    6856                    ;----------------------------------------------------------------------
    6857                    ; 483 | ADC0_SAC_R = 0x04;        //  hardware average                         
    6858                    ;----------------------------------------------------------------------
    6859 00000b1c 499E              LDR       A2, $C$CON151         ; [DPU_V7M3_PIPE] |483|  ; [ORIG 16-BIT INS]
    6860 00000b1e 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |483|  ; [ORIG 16-BIT INS]
    6861 00000b20 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |483|  ; [ORIG 16-BIT INS]
    6862                            .dwpsn  file "../MAIN.c",line 484,column 5,is_stmt,isa 1
    6863                    ;----------------------------------------------------------------------
    6864                    ; 484 | ADC1_SAC_R = 0x04;        //  hardware average                         
    6865                    ;----------------------------------------------------------------------
    6866 00000b22 499E              LDR       A2, $C$CON152         ; [DPU_V7M3_PIPE] |484|  ; [ORIG 16-BIT INS]
    6867 00000b24 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |484|  ; [ORIG 16-BIT INS]
    6868 00000b26 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |484|  ; [ORIG 16-BIT INS]
    6869                            .dwpsn  file "../MAIN.c",line 485,column 5,is_stmt,isa 1
    6870                    ;----------------------------------------------------------------------
    6871                    ; 485 | ADC0_EMUX_R = (ADC0_EMUX_R&0xFFFF0FFF)+0x0000; //  activate software tr
    6872                    ;     | igger event                                                            
    6873                    ;----------------------------------------------------------------------
    6874 00000b28 489D              LDR       A1, $C$CON153         ; [DPU_V7M3_PIPE] |485|  ; [ORIG 16-BIT INS]
    6875 00000b2a 499D              LDR       A2, $C$CON153         ; [DPU_V7M3_PIPE] |485|  ; [ORIG 16-BIT INS]
    6876 00000b2c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |485|  ; [ORIG 16-BIT INS]
    6877 00000b2e 4070F420          BIC       A1, A1, #61440        ; [DPU_V7M3_PIPE] |485|  ; [KEEP 32-BIT INS]
    6878 00000b32 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |485|  ; [ORIG 16-BIT INS]
    6879                            .dwpsn  file "../MAIN.c",line 486,column 5,is_stmt,isa 1
    6880                    ;----------------------------------------------------------------------
    6881                    ; 486 | ADC1_EMUX_R = (ADC0_EMUX_R&0xFFFF0FFF)+0x0000; //  activate software tr
    6882                    ;     | igger event                                                            
    6883                    ;----------------------------------------------------------------------
    6884 00000b34 489A              LDR       A1, $C$CON153         ; [DPU_V7M3_PIPE] |486|  ; [ORIG 16-BIT INS]
    6885 00000b36 499B              LDR       A2, $C$CON154         ; [DPU_V7M3_PIPE] |486|  ; [ORIG 16-BIT INS]
    6886 00000b38 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |486|  ; [ORIG 16-BIT INS]
    6887 00000b3a 4070F420          BIC       A1, A1, #61440        ; [DPU_V7M3_PIPE] |486|  ; [KEEP 32-BIT INS]
    6888 00000b3e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |486|  ; [ORIG 16-BIT INS]
    6889                            .dwpsn  file "../MAIN.c",line 487,column 5,is_stmt,isa 1
    6890                    ;----------------------------------------------------------------------
    6891                    ; 487 | ADC0_SSMUX3_R = 1;        //  Sample Input Select PE2                  
    6892                    ;----------------------------------------------------------------------
    6893 00000b40 4999              LDR       A2, $C$CON155         ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    6894 00000b42 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    6895 00000b44 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    6896                            .dwpsn  file "../MAIN.c",line 488,column 5,is_stmt,isa 1
    6897                    ;----------------------------------------------------------------------
    6898                    ; 488 | ADC1_SSMUX3_R = 0;        //  Sample Input Select PE3                  
    6899                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  127

    6900 00000b46 4999              LDR       A2, $C$CON156         ; [DPU_V7M3_PIPE] |488|  ; [ORIG 16-BIT INS]
    6901 00000b48 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |488|  ; [ORIG 16-BIT INS]
    6902 00000b4a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |488|  ; [ORIG 16-BIT INS]
    6903                            .dwpsn  file "../MAIN.c",line 489,column 5,is_stmt,isa 1
    6904                    ;----------------------------------------------------------------------
    6905                    ; 489 | ADC0_ACTSS_R |= 0x08;     //  enable sample sequencer 3                
    6906                    ;----------------------------------------------------------------------
    6907 00000b4c 4990              LDR       A2, $C$CON149         ; [DPU_V7M3_PIPE] |489|  ; [ORIG 16-BIT INS]
    6908 00000b4e 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |489|  ; [ORIG 16-BIT INS]
    6909 00000b50 0008F040          ORR       A1, A1, #8            ; [DPU_V7M3_PIPE] |489|  ; [KEEP 32-BIT INS]
    6910 00000b54 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |489|  ; [ORIG 16-BIT INS]
    6911                            .dwpsn  file "../MAIN.c",line 490,column 5,is_stmt,isa 1
    6912                    ;----------------------------------------------------------------------
    6913                    ; 490 | ADC1_ACTSS_R |= 0x08;     //  enable sample sequencer 3                
    6914                    ;----------------------------------------------------------------------
    6915 00000b56 498F              LDR       A2, $C$CON150         ; [DPU_V7M3_PIPE] |490|  ; [ORIG 16-BIT INS]
    6916 00000b58 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |490|  ; [ORIG 16-BIT INS]
    6917 00000b5a 0008F040          ORR       A1, A1, #8            ; [DPU_V7M3_PIPE] |490|  ; [KEEP 32-BIT INS]
    6918 00000b5e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |490|  ; [ORIG 16-BIT INS]
    6919                            .dwpsn  file "../MAIN.c",line 491,column 5,is_stmt,isa 1
    6920                    ;----------------------------------------------------------------------
    6921                    ; 491 | ADC0_SSCTL3_R = 0x06;     //  set flag and end                         
    6922                    ;----------------------------------------------------------------------
    6923 00000b60 4993              LDR       A2, $C$CON157         ; [DPU_V7M3_PIPE] |491|  ; [ORIG 16-BIT INS]
    6924 00000b62 2006              MOVS      A1, #6                ; [DPU_V7M3_PIPE] |491|  ; [ORIG 16-BIT INS]
    6925 00000b64 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |491|  ; [ORIG 16-BIT INS]
    6926                            .dwpsn  file "../MAIN.c",line 492,column 5,is_stmt,isa 1
    6927                    ;----------------------------------------------------------------------
    6928                    ; 492 | ADC1_SSCTL3_R = 0x06;     //  set flag and end                         
    6929                    ;----------------------------------------------------------------------
    6930 00000b66 4993              LDR       A2, $C$CON158         ; [DPU_V7M3_PIPE] |492|  ; [ORIG 16-BIT INS]
    6931 00000b68 2006              MOVS      A1, #6                ; [DPU_V7M3_PIPE] |492|  ; [ORIG 16-BIT INS]
    6932 00000b6a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |492|  ; [ORIG 16-BIT INS]
    6933                            .dwpsn  file "../MAIN.c",line 493,column 1,is_stmt,isa 1
    6934 00000b6c B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6935                            .dwcfi  cfa_offset, 0
    6936                    $C$DW$209       .dwtag  DW_TAG_TI_branch
    6937                            .dwattr $C$DW$209, DW_AT_low_pc(0x00)
    6938                            .dwattr $C$DW$209, DW_AT_TI_return
    6939                    
    6940 00000b6e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6941                            ; BRANCH OCCURS                  ; [] 
    6942                            .dwattr $C$DW$207, DW_AT_TI_end_file("../MAIN.c")
    6943                            .dwattr $C$DW$207, DW_AT_TI_end_line(0x1ed)
    6944                            .dwattr $C$DW$207, DW_AT_TI_end_column(0x01)
    6945                            .dwendentry
    6946                            .dwendtag $C$DW$207
    6947                    
    6948                    ;******************************************************************************
    6949                    ;* FLOATING-POINT CONSTANTS                                                   *
    6950                    ;******************************************************************************
    6951 00000b70                   .sect   ".text"
    6952                            .align  4
    6953 00000b70 00000000  ||$C$FL12||:    .word   000000000h
    6954 00000b74 40FD4C00          .word   040fd4c00h      ; 120000
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  128

    6955                    ;******************************************************************************
    6956                    ;* CONSTANT TABLE                                                             *
    6957                    ;******************************************************************************
    6958 00000b78                   .sect   ".text"
    6959                            .align  4
    6960 00000b78 4002541C  ||$C$CON80||:   .bits           0x4002541c,32
    6961                    
    6962                            .align  4
    6963 00000b7c 400FE108  ||$C$CON82||:   .bits           0x400fe108,32
    6964                    
    6965                            .align  4
    6966 00000b80 40007520  ||$C$CON83||:   .bits           0x40007520,32
    6967                    
    6968                            .align  4
    6969 00000b84 4C4F434B  ||$C$CON84||:   .bits           0x4c4f434b,32
    6970                    
    6971                            .align  4
    6972 00000b88 40007524  ||$C$CON85||:   .bits           0x40007524,32
    6973                    
    6974                            .align  4
    6975 00000b8c 4000752C  ||$C$CON86||:   .bits           0x4000752c,32
    6976                    
    6977                            .align  4
    6978 00000b90 40007400  ||$C$CON87||:   .bits           0x40007400,32
    6979                    
    6980                            .align  4
    6981 00000b94 40007420  ||$C$CON88||:   .bits           0x40007420,32
    6982                    
    6983                            .align  4
    6984 00000b98 40007510  ||$C$CON89||:   .bits           0x40007510,32
    6985                    
    6986                            .align  4
    6987 00000b9c 4000751C  ||$C$CON90||:   .bits           0x4000751c,32
    6988                    
    6989                            .align  4
    6990 00000ba0 4000652C  ||$C$CON91||:   .bits           0x4000652c,32
    6991                    
    6992                            .align  4
    6993 00000ba4 06660000  ||$C$CON92||:   .bits           0x6660000,32
    6994                    
    6995                            .align  4
    6996 00000ba8 40006400  ||$C$CON93||:   .bits           0x40006400,32
    6997                    
    6998                            .align  4
    6999 00000bac 40006420  ||$C$CON94||:   .bits           0x40006420,32
    7000                    
    7001                            .align  4
    7002 00000bb0 40006510  ||$C$CON95||:   .bits           0x40006510,32
    7003                    
    7004                            .align  4
    7005 00000bb4 4000651C  ||$C$CON96||:   .bits           0x4000651c,32
    7006                    
    7007                            .align  4
    7008 00000bb8 4002C00C  ||$C$CON97||:   .bits           0x4002c00c,32
    7009                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  129

    7010                            .align  4
    7011 00000bbc 4002D00C  ||$C$CON98||:   .bits           0x4002d00c,32
    7012                    
    7013                            .align  4
    7014 00000bc0 0001116F  ||$C$CON99||:   .bits           0x1116f,32
    7015                    
    7016                            .align  4
    7017 00000bc4 4002C010  ||$C$CON100||:  .bits           0x4002c010,32
    7018                    
    7019                            .align  4
    7020 00000bc8 00061A80  ||$C$CON101||:  .bits           0x61a80,32
    7021                    
    7022                            .align  4
    7023 00000bcc 4002D010  ||$C$CON102||:  .bits           0x4002d010,32
    7024                    
    7025                            .align  4
    7026 00000bd0 4002C000  ||$C$CON103||:  .bits           0x4002c000,32
    7027                    
    7028                            .align  4
    7029 00000bd4 4002D000  ||$C$CON104||:  .bits           0x4002d000,32
    7030                    
    7031                            .align  4
    7032 00000bd8 4000552C  ||$C$CON105||:  .bits           0x4000552c,32
    7033                    
    7034                            .align  4
    7035 00000bdc 40005400  ||$C$CON106||:  .bits           0x40005400,32
    7036                    
    7037 00000be0                   .sect   ".text"
    7038                            .clink
    7039                            .thumbfunc UART_Init
    7040 00000be0                   .thumb
    7041                            .global UART_Init
    7042                    
    7043                    $C$DW$210       .dwtag  DW_TAG_subprogram
    7044                            .dwattr $C$DW$210, DW_AT_name("UART_Init")
    7045                            .dwattr $C$DW$210, DW_AT_low_pc(UART_Init)
    7046                            .dwattr $C$DW$210, DW_AT_high_pc(0x00)
    7047                            .dwattr $C$DW$210, DW_AT_TI_symbol_name("UART_Init")
    7048                            .dwattr $C$DW$210, DW_AT_external
    7049                            .dwattr $C$DW$210, DW_AT_TI_begin_file("../MAIN.c")
    7050                            .dwattr $C$DW$210, DW_AT_TI_begin_line(0x1f1)
    7051                            .dwattr $C$DW$210, DW_AT_TI_begin_column(0x06)
    7052                            .dwattr $C$DW$210, DW_AT_decl_file("../MAIN.c")
    7053                            .dwattr $C$DW$210, DW_AT_decl_line(0x1f1)
    7054                            .dwattr $C$DW$210, DW_AT_decl_column(0x06)
    7055                            .dwattr $C$DW$210, DW_AT_TI_max_frame_size(0x00)
    7056                            .dwpsn  file "../MAIN.c",line 497,column 21,is_stmt,address UART_Init,isa 1
    7057                    
    7058                            .dwfde $C$DW$CIE, UART_Init
    7059                    ;----------------------------------------------------------------------
    7060                    ; 497 | void UART_Init(void){                                                  
    7061                    ;----------------------------------------------------------------------
    7062                    
    7063                    ;*****************************************************************************
    7064                    ;* FUNCTION NAME: UART_Init                                                  *
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  130

    7065                    ;*                                                                           *
    7066                    ;*   Regs Modified     : A1,A2,SR                                            *
    7067                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    7068                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    7069                    ;*****************************************************************************
    7070 00000be0           UART_Init:
    7071                    ;* --------------------------------------------------------------------------*
    7072                            .dwcfi  cfa_offset, 0
    7073                            .dwpsn  file "../MAIN.c",line 498,column 5,is_stmt,isa 1
    7074                    ;----------------------------------------------------------------------
    7075                    ; 498 | SYSCTL_RCGCUART_R |= 0x01;            // activate UART0                
    7076                    ;----------------------------------------------------------------------
    7077 00000be0 49C0              LDR       A2, $C$CON159         ; [DPU_V7M3_PIPE] |498|  ; [ORIG 16-BIT INS]
    7078 00000be2 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |498|  ; [ORIG 16-BIT INS]
    7079 00000be4 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |498|  ; [KEEP 32-BIT INS]
    7080 00000be8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |498|  ; [ORIG 16-BIT INS]
    7081                            .dwpsn  file "../MAIN.c",line 499,column 5,is_stmt,isa 1
    7082                    ;----------------------------------------------------------------------
    7083                    ; 499 | SYSCTL_RCGCGPIO_R |= 0x01;            // activate port A               
    7084                    ;----------------------------------------------------------------------
    7085 00000bea 49CB              LDR       A2, $C$CON172         ; [DPU_V7M3_PIPE] |499|  ; [ORIG 16-BIT INS]
    7086 00000bec 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |499|  ; [ORIG 16-BIT INS]
    7087 00000bee 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |499|  ; [KEEP 32-BIT INS]
    7088 00000bf2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |499|  ; [ORIG 16-BIT INS]
    7089                            .dwpsn  file "../MAIN.c",line 500,column 5,is_stmt,isa 1
    7090                    ;----------------------------------------------------------------------
    7091                    ; 500 | while((SYSCTL_PRGPIO_R&0x01) == 0){};                                  
    7092                    ;----------------------------------------------------------------------
    7093                    ;* --------------------------------------------------------------------------*
    7094                    ;*   BEGIN LOOP ||$C$L100||
    7095                    ;*
    7096                    ;*   Loop source line                : 500
    7097                    ;*   Loop closing brace source line  : 500
    7098                    ;*   Known Minimum Trip Count        : 1
    7099                    ;*   Known Maximum Trip Count        : 4294967295
    7100                    ;*   Known Max Trip Count Factor     : 1
    7101                    ;* --------------------------------------------------------------------------*
    7102 00000bf4           ||$C$L100||:    
    7103                            .dwpsn  file "../MAIN.c",line 500,column 11,is_stmt,isa 1
    7104 00000bf4 48BC              LDR       A1, $C$CON160         ; [DPU_V7M3_PIPE] |500|  ; [ORIG 16-BIT INS]
    7105 00000bf6 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |500|  ; [ORIG 16-BIT INS]
    7106 00000bf8 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |500|  ; [ORIG 16-BIT INS]
    7107 00000bfa D3FB              BCC       ||$C$L100||           ; [DPU_V7M3_PIPE] |500|  ; [ORIG 16-BIT INS]
    7108                            ; BRANCHCC OCCURS {||$C$L100||}  ; [] |500| 
    7109                    ;* --------------------------------------------------------------------------*
    7110                            .dwpsn  file "../MAIN.c",line 501,column 5,is_stmt,isa 1
    7111                    ;----------------------------------------------------------------------
    7112                    ; 501 | UART0_CTL_R &= ~UART_CTL_UARTEN;      // disable UART                  
    7113                    ;----------------------------------------------------------------------
    7114 00000bfc 49BB              LDR       A2, $C$CON161         ; [DPU_V7M3_PIPE] |501|  ; [ORIG 16-BIT INS]
    7115 00000bfe 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |501|  ; [ORIG 16-BIT INS]
    7116 00000c00 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |501|  ; [KEEP 32-BIT INS]
    7117 00000c04 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |501|  ; [ORIG 16-BIT INS]
    7118                            .dwpsn  file "../MAIN.c",line 502,column 5,is_stmt,isa 1
    7119                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  131

    7120                    ; 502 | UART0_IBRD_R = 43;                    // IBRD = int(80M / (16 * 115,200
    7121                    ;     | )) = int(43.4027778)                                                   
    7122                    ;----------------------------------------------------------------------
    7123 00000c06 49BA              LDR       A2, $C$CON162         ; [DPU_V7M3_PIPE] |502|  ; [ORIG 16-BIT INS]
    7124 00000c08 202B              MOVS      A1, #43               ; [DPU_V7M3_PIPE] |502|  ; [ORIG 16-BIT INS]
    7125 00000c0a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |502|  ; [ORIG 16-BIT INS]
    7126                            .dwpsn  file "../MAIN.c",line 503,column 5,is_stmt,isa 1
    7127                    ;----------------------------------------------------------------------
    7128                    ; 503 | UART0_FBRD_R = 26;                    // FBRD = int(4027778 * 64 + 0.5)
    7129                    ;     |  = 26                                                                  
    7130                    ; 504 | // 8 bit word length (no parity bits, one stop bit, FIFOs)             
    7131                    ;----------------------------------------------------------------------
    7132 00000c0c 49B9              LDR       A2, $C$CON163         ; [DPU_V7M3_PIPE] |503|  ; [ORIG 16-BIT INS]
    7133 00000c0e 201A              MOVS      A1, #26               ; [DPU_V7M3_PIPE] |503|  ; [ORIG 16-BIT INS]
    7134 00000c10 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |503|  ; [ORIG 16-BIT INS]
    7135                            .dwpsn  file "../MAIN.c",line 505,column 5,is_stmt,isa 1
    7136                    ;----------------------------------------------------------------------
    7137                    ; 505 | UART0_LCRH_R = (UART_LCRH_WLEN_8|UART_LCRH_FEN);                       
    7138                    ;----------------------------------------------------------------------
    7139 00000c12 49B9              LDR       A2, $C$CON164         ; [DPU_V7M3_PIPE] |505|  ; [ORIG 16-BIT INS]
    7140 00000c14 2070              MOVS      A1, #112              ; [DPU_V7M3_PIPE] |505|  ; [ORIG 16-BIT INS]
    7141 00000c16 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |505|  ; [ORIG 16-BIT INS]
    7142                            .dwpsn  file "../MAIN.c",line 506,column 5,is_stmt,isa 1
    7143                    ;----------------------------------------------------------------------
    7144                    ; 506 | UART0_CTL_R |= UART_CTL_UARTEN;       // enable UART                   
    7145                    ;----------------------------------------------------------------------
    7146 00000c18 49B4              LDR       A2, $C$CON161         ; [DPU_V7M3_PIPE] |506|  ; [ORIG 16-BIT INS]
    7147 00000c1a 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |506|  ; [ORIG 16-BIT INS]
    7148 00000c1c 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |506|  ; [KEEP 32-BIT INS]
    7149 00000c20 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |506|  ; [ORIG 16-BIT INS]
    7150                            .dwpsn  file "../MAIN.c",line 507,column 5,is_stmt,isa 1
    7151                    ;----------------------------------------------------------------------
    7152                    ; 507 | GPIO_PORTA_AFSEL_R |= 0x03;           // enable alt funct on PA 1-0    
    7153                    ;----------------------------------------------------------------------
    7154 00000c22 49B6              LDR       A2, $C$CON165         ; [DPU_V7M3_PIPE] |507|  ; [ORIG 16-BIT INS]
    7155 00000c24 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |507|  ; [ORIG 16-BIT INS]
    7156 00000c26 0003F040          ORR       A1, A1, #3            ; [DPU_V7M3_PIPE] |507|  ; [KEEP 32-BIT INS]
    7157 00000c2a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |507|  ; [ORIG 16-BIT INS]
    7158                            .dwpsn  file "../MAIN.c",line 508,column 5,is_stmt,isa 1
    7159                    ;----------------------------------------------------------------------
    7160                    ; 508 | GPIO_PORTA_DEN_R |= 0x03;             // enable digital I/O on PA 1-0  
    7161                    ; 509 | // configure PA1-0 as UART                                             
    7162                    ;----------------------------------------------------------------------
    7163 00000c2c 49B4              LDR       A2, $C$CON166         ; [DPU_V7M3_PIPE] |508|  ; [ORIG 16-BIT INS]
    7164 00000c2e 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |508|  ; [ORIG 16-BIT INS]
    7165 00000c30 0003F040          ORR       A1, A1, #3            ; [DPU_V7M3_PIPE] |508|  ; [KEEP 32-BIT INS]
    7166 00000c34 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |508|  ; [ORIG 16-BIT INS]
    7167                            .dwpsn  file "../MAIN.c",line 510,column 5,is_stmt,isa 1
    7168                    ;----------------------------------------------------------------------
    7169                    ; 510 | GPIO_PORTA_PCTL_R = (GPIO_PORTA_PCTL_R&0xFFFFFF00)+0x00000011;         
    7170                    ;----------------------------------------------------------------------
    7171 00000c36 48B3              LDR       A1, $C$CON167         ; [DPU_V7M3_PIPE] |510|  ; [ORIG 16-BIT INS]
    7172 00000c38 49B2              LDR       A2, $C$CON167         ; [DPU_V7M3_PIPE] |510|  ; [ORIG 16-BIT INS]
    7173 00000c3a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |510|  ; [ORIG 16-BIT INS]
    7174 00000c3c 00FFF020          BIC       A1, A1, #255          ; [DPU_V7M3_PIPE] |510|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  132

    7175 00000c40 3011              ADDS      A1, A1, #17           ; [DPU_V7M3_PIPE] |510|  ; [ORIG 16-BIT INS]
    7176 00000c42 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |510|  ; [ORIG 16-BIT INS]
    7177                            .dwpsn  file "../MAIN.c",line 511,column 5,is_stmt,isa 1
    7178                    ;----------------------------------------------------------------------
    7179                    ; 511 | GPIO_PORTA_AMSEL_R &= ~0x03;          // disable analog functionality o
    7180                    ;     | n PA                                                                   
    7181                    ;----------------------------------------------------------------------
    7182 00000c44 49B0              LDR       A2, $C$CON168         ; [DPU_V7M3_PIPE] |511|  ; [ORIG 16-BIT INS]
    7183 00000c46 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |511|  ; [ORIG 16-BIT INS]
    7184 00000c48 0003F020          BIC       A1, A1, #3            ; [DPU_V7M3_PIPE] |511|  ; [KEEP 32-BIT INS]
    7185 00000c4c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |511|  ; [ORIG 16-BIT INS]
    7186                            .dwpsn  file "../MAIN.c",line 512,column 5,is_stmt,isa 1
    7187                    ;----------------------------------------------------------------------
    7188                    ; 512 | UART0_IFLS_R        = 0x00;           // ira ativar o interrupt quando
    7189                    ;     | a fifo estiver: 1/4(0x08) cheia (0x0 para 1/8)                         
    7190                    ;----------------------------------------------------------------------
    7191 00000c4e 49AF              LDR       A2, $C$CON169         ; [DPU_V7M3_PIPE] |512|  ; [ORIG 16-BIT INS]
    7192 00000c50 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |512|  ; [ORIG 16-BIT INS]
    7193 00000c52 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |512|  ; [ORIG 16-BIT INS]
    7194                            .dwpsn  file "../MAIN.c",line 513,column 5,is_stmt,isa 1
    7195                    ;----------------------------------------------------------------------
    7196                    ; 513 | UART0_IM_R          = 0x010;          // recive interrupt mask         
    7197                    ;----------------------------------------------------------------------
    7198 00000c54 49AE              LDR       A2, $C$CON170         ; [DPU_V7M3_PIPE] |513|  ; [ORIG 16-BIT INS]
    7199 00000c56 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |513|  ; [ORIG 16-BIT INS]
    7200 00000c58 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |513|  ; [ORIG 16-BIT INS]
    7201                            .dwpsn  file "../MAIN.c",line 514,column 5,is_stmt,isa 1
    7202                    ;----------------------------------------------------------------------
    7203                    ; 514 | NVIC_PRI5_R         = 0x6000;         // Priority 3 (vector number:21) 
    7204                    ;----------------------------------------------------------------------
    7205 00000c5a 49AE              LDR       A2, $C$CON171         ; [DPU_V7M3_PIPE] |514|  ; [ORIG 16-BIT INS]
    7206 00000c5c 40C0F44F          MOV       A1, #24576            ; [DPU_V7M3_PIPE] |514|  ; [KEEP 32-BIT INS]
    7207 00000c60 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |514|  ; [ORIG 16-BIT INS]
    7208                            .dwpsn  file "../MAIN.c",line 515,column 5,is_stmt,isa 1
    7209                    ;----------------------------------------------------------------------
    7210                    ; 515 | NVIC_EN0_R          = 0x20;           // interrupt number:5            
    7211                    ;----------------------------------------------------------------------
    7212 00000c62 490F              LDR       A2, $C$CON120         ; [DPU_V7M3_PIPE] |515|  ; [ORIG 16-BIT INS]
    7213 00000c64 2020              MOVS      A1, #32               ; [DPU_V7M3_PIPE] |515|  ; [ORIG 16-BIT INS]
    7214 00000c66 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |515|  ; [ORIG 16-BIT INS]
    7215                            .dwpsn  file "../MAIN.c",line 517,column 1,is_stmt,isa 1
    7216                    $C$DW$211       .dwtag  DW_TAG_TI_branch
    7217                            .dwattr $C$DW$211, DW_AT_low_pc(0x00)
    7218                            .dwattr $C$DW$211, DW_AT_TI_return
    7219                    
    7220 00000c68 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7221                            ; BRANCH OCCURS                  ; [] 
    7222                            .dwattr $C$DW$210, DW_AT_TI_end_file("../MAIN.c")
    7223                            .dwattr $C$DW$210, DW_AT_TI_end_line(0x205)
    7224                            .dwattr $C$DW$210, DW_AT_TI_end_column(0x01)
    7225                            .dwendentry
    7226                            .dwendtag $C$DW$210
    7227                    
    7228                    ;******************************************************************************
    7229                    ;* CONSTANT TABLE                                                             *
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  133

    7230                    ;******************************************************************************
    7231 00000c6a                   .sect   ".text"
    7232                            .align  4
    7233 00000c6a 542046C0  ||$C$CON107||:  .bits           0x40005420,32
         00000c6e 00004000 
    7234                    
    7235                            .align  4
    7236 00000c6e 55104000  ||$C$CON108||:  .bits           0x40005510,32
         00000c72 00004000 
    7237                    
    7238                            .align  4
    7239 00000c72 551C4000  ||$C$CON109||:  .bits           0x4000551c,32
         00000c76 00004000 
    7240                    
    7241                            .align  4
    7242 00000c76 55204000  ||$C$CON110||:  .bits           0x40025520,32
         00000c7a 00004002 
    7243                    
    7244                            .align  4
    7245 00000c7a 55244002  ||$C$CON111||:  .bits           0x40025524,32
         00000c7e 00004002 
    7246                    
    7247                            .align  4
    7248 00000c7e 552C4002  ||$C$CON112||:  .bits           0x4002552c,32
         00000c82 00004002 
    7249                    
    7250                            .align  4
    7251 00000c82 54004002  ||$C$CON113||:  .bits           0x40025400,32
         00000c86 00004002 
    7252                    
    7253                            .align  4
    7254 00000c86 54204002  ||$C$CON114||:  .bits           0x40025420,32
         00000c8a 00004002 
    7255                    
    7256                            .align  4
    7257 00000c8a 55104002  ||$C$CON115||:  .bits           0x40025510,32
         00000c8e 00004002 
    7258                    
    7259                            .align  4
    7260 00000c8e 551C4002  ||$C$CON116||:  .bits           0x4002551c,32
         00000c92 00004002 
    7261                    
    7262                            .align  4
    7263 00000c92 54104002  ||$C$CON117||:  .bits           0x40025410,32
         00000c96 00004002 
    7264                    
    7265                            .align  4
    7266 00000c96 540C4002  ||$C$CON118||:  .bits           0x4002540c,32
         00000c9a 00004002 
    7267                    
    7268                            .align  4
    7269 00000c9a E41C4002  ||$C$CON119||:  .bits           0xe000e41c,32
         00000c9e 0000E000 
    7270                    
    7271                            .align  4
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  134

    7272 00000c9e E100E000  ||$C$CON120||:  .bits           0xe000e100,32
         00000ca2 0000E000 
    7273                    
    7274                            .align  4
    7275 00000ca2 4400E000  ||$C$CON121||:  .bits           0x40024400,32
         00000ca6 00004002 
    7276                    
    7277                            .align  4
    7278 00000ca6 44204002  ||$C$CON122||:  .bits           0x40024420,32
         00000caa 00004002 
    7279                    
    7280                            .align  4
    7281 00000caa 451C4002  ||$C$CON123||:  .bits           0x4002451c,32
         00000cae 00004002 
    7282                    
    7283                            .align  4
    7284 00000cae 45284002  ||$C$CON124||:  .bits           0x40024528,32
         00000cb2 00004002 
    7285                    
    7286                            .align  4
    7287 00000cb2 452C4002  ||$C$CON125||:  .bits           0x4002452c,32
         00000cb6 00004002 
    7288                    
    7289                            .align  4
    7290 00000cb6 E0704002  ||$C$CON126||:  .bits           0x400fe070,32
         00000cba 0000400F 
    7291                    
    7292                            .align  4
    7293 00000cba E060400F  ||$C$CON127||:  .bits           0x400fe060,32
         00000cbe 0000400F 
    7294                    
    7295 00000cc0                   .sect   ".text"
    7296                            .clink
    7297                            .thumbfunc UART5_InString
    7298 00000cc0                   .thumb
    7299                            .global UART5_InString
    7300                    
    7301                    $C$DW$212       .dwtag  DW_TAG_subprogram
    7302                            .dwattr $C$DW$212, DW_AT_name("UART5_InString")
    7303                            .dwattr $C$DW$212, DW_AT_low_pc(UART5_InString)
    7304                            .dwattr $C$DW$212, DW_AT_high_pc(0x00)
    7305                            .dwattr $C$DW$212, DW_AT_TI_symbol_name("UART5_InString")
    7306                            .dwattr $C$DW$212, DW_AT_external
    7307                            .dwattr $C$DW$212, DW_AT_TI_begin_file("../MAIN.c")
    7308                            .dwattr $C$DW$212, DW_AT_TI_begin_line(0x207)
    7309                            .dwattr $C$DW$212, DW_AT_TI_begin_column(0x06)
    7310                            .dwattr $C$DW$212, DW_AT_decl_file("../MAIN.c")
    7311                            .dwattr $C$DW$212, DW_AT_decl_line(0x207)
    7312                            .dwattr $C$DW$212, DW_AT_decl_column(0x06)
    7313                            .dwattr $C$DW$212, DW_AT_TI_max_frame_size(0x10)
    7314                            .dwpsn  file "../MAIN.c",line 519,column 27,is_stmt,address UART5_InString,isa 1
    7315                    
    7316                            .dwfde $C$DW$CIE, UART5_InString
    7317                    ;----------------------------------------------------------------------
    7318                    ; 519 | void UART5_InString(void) {//o tamanho do comando inserido  guardado n
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  135

    7319                    ;     | a variavel length                                                      
    7320                    ;----------------------------------------------------------------------
    7321                    
    7322                    ;*****************************************************************************
    7323                    ;* FUNCTION NAME: UART5_InString                                             *
    7324                    ;*                                                                           *
    7325                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    7326                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    7327                    ;*                           FPEXC,FPSCR                                     *
    7328                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    7329                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    7330                    ;*                           FPEXC,FPSCR                                     *
    7331                    ;*   Local Frame Size  : 0 Args + 12 Auto + 4 Save = 16 byte                 *
    7332                    ;*****************************************************************************
    7333 00000cc0           UART5_InString:
    7334                    ;* --------------------------------------------------------------------------*
    7335                            .dwcfi  cfa_offset, 0
    7336 00000cc0 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7337                            .dwcfi  cfa_offset, 16
    7338                            .dwcfi  save_reg_to_mem, 14, -4
    7339                            .dwcfi  save_reg_to_mem, 3, -8
    7340                            .dwcfi  save_reg_to_mem, 2, -12
    7341                            .dwcfi  save_reg_to_mem, 1, -16
    7342                    $C$DW$213       .dwtag  DW_TAG_variable
    7343                            .dwattr $C$DW$213, DW_AT_name("max")
    7344                            .dwattr $C$DW$213, DW_AT_TI_symbol_name("max")
    7345                            .dwattr $C$DW$213, DW_AT_type(*$C$DW$T$10)
    7346                            .dwattr $C$DW$213, DW_AT_location[DW_OP_breg13 0]
    7347                    
    7348                    $C$DW$214       .dwtag  DW_TAG_variable
    7349                            .dwattr $C$DW$214, DW_AT_name("ii")
    7350                            .dwattr $C$DW$214, DW_AT_TI_symbol_name("ii")
    7351                            .dwattr $C$DW$214, DW_AT_type(*$C$DW$T$10)
    7352                            .dwattr $C$DW$214, DW_AT_location[DW_OP_breg13 4]
    7353                    
    7354                    $C$DW$215       .dwtag  DW_TAG_variable
    7355                            .dwattr $C$DW$215, DW_AT_name("character")
    7356                            .dwattr $C$DW$215, DW_AT_TI_symbol_name("character")
    7357                            .dwattr $C$DW$215, DW_AT_type(*$C$DW$T$6)
    7358                            .dwattr $C$DW$215, DW_AT_location[DW_OP_breg13 8]
    7359                    
    7360                            .dwpsn  file "../MAIN.c",line 520,column 5,is_stmt,isa 1
    7361                    ;----------------------------------------------------------------------
    7362                    ; 520 | length=0;                                                              
    7363                    ; 521 | char character;                                                        
    7364                    ;----------------------------------------------------------------------
    7365 00000cc2 4996              LDR       A2, $C$CON173         ; [DPU_V7M3_PIPE] |520|  ; [ORIG 16-BIT INS]
    7366 00000cc4 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |520|  ; [ORIG 16-BIT INS]
    7367 00000cc6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |520|  ; [ORIG 16-BIT INS]
    7368                            .dwpsn  file "../MAIN.c",line 522,column 12,is_stmt,isa 1
    7369                    ;----------------------------------------------------------------------
    7370                    ; 522 | int max=100;                                                           
    7371                    ;----------------------------------------------------------------------
    7372 00000cc8 2064              MOVS      A1, #100              ; [DPU_V7M3_PIPE] |522|  ; [ORIG 16-BIT INS]
    7373 00000cca 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |522|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  136

    7374                            .dwpsn  file "../MAIN.c",line 523,column 11,is_stmt,isa 1
    7375                    ;----------------------------------------------------------------------
    7376                    ; 523 | int ii=0;                                                              
    7377                    ;----------------------------------------------------------------------
    7378 00000ccc 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |523|  ; [ORIG 16-BIT INS]
    7379 00000cce 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |523|  ; [ORIG 16-BIT INS]
    7380                            .dwpsn  file "../MAIN.c",line 524,column 5,is_stmt,isa 1
    7381                    ;----------------------------------------------------------------------
    7382                    ; 524 | character = UART_InChar();                                             
    7383                    ;----------------------------------------------------------------------
    7384                    $C$DW$216       .dwtag  DW_TAG_TI_branch
    7385                            .dwattr $C$DW$216, DW_AT_low_pc(0x00)
    7386                            .dwattr $C$DW$216, DW_AT_name("UART_InChar")
    7387                            .dwattr $C$DW$216, DW_AT_TI_call
    7388                    
    7389 00000cd0 FFFEF7FF!         BL        UART_InChar           ; [DPU_V7M3_PIPE] |524|  ; [KEEP 32-BIT INS]
    7390                            ; CALL OCCURS {UART_InChar }     ; [] |524| 
    7391 00000cd4 0008F88D          STRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |524|  ; [KEEP 32-BIT INS]
    7392                            .dwpsn  file "../MAIN.c",line 525,column 11,is_stmt,isa 1
    7393                    ;----------------------------------------------------------------------
    7394                    ; 525 | while(character != CR){                                                
    7395                    ;----------------------------------------------------------------------
    7396 00000cd8 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |525|  ; [KEEP 32-BIT INS]
    7397 00000cdc 280D              CMP       A1, #13               ; [DPU_V7M3_PIPE] |525|  ; [ORIG 16-BIT INS]
    7398 00000cde D028              BEQ       ||$C$L104||           ; [DPU_V7M3_PIPE] |525|  ; [ORIG 16-BIT INS]
    7399                            ; BRANCHCC OCCURS {||$C$L104||}  ; [] |525| 
    7400                    ;* --------------------------------------------------------------------------*
    7401                    ;*   BEGIN LOOP ||$C$L101||
    7402                    ;*
    7403                    ;*   Loop source line                : 525
    7404                    ;*   Loop closing brace source line  : 538
    7405                    ;*   Known Minimum Trip Count        : 1
    7406                    ;*   Known Maximum Trip Count        : 4294967295
    7407                    ;*   Known Max Trip Count Factor     : 1
    7408                    ;* --------------------------------------------------------------------------*
    7409 00000ce0           ||$C$L101||:    
    7410                            .dwpsn  file "../MAIN.c",line 526,column 9,is_stmt,isa 1
    7411                    ;----------------------------------------------------------------------
    7412                    ; 526 | if(character == BS){                                                   
    7413                    ;----------------------------------------------------------------------
    7414 00000ce0 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |526|  ; [KEEP 32-BIT INS]
    7415 00000ce4 2808              CMP       A1, #8                ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    7416 00000ce6 D10A              BNE       ||$C$L102||           ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    7417                            ; BRANCHCC OCCURS {||$C$L102||}  ; [] |526| 
    7418                    ;* --------------------------------------------------------------------------*
    7419                            .dwpsn  file "../MAIN.c",line 527,column 13,is_stmt,isa 1
    7420                    ;----------------------------------------------------------------------
    7421                    ; 527 | if(length){                                                            
    7422                    ;----------------------------------------------------------------------
    7423 00000ce8 488C              LDR       A1, $C$CON173         ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    7424 00000cea 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    7425 00000cec B1C8              CBZ       A1, ||$C$L103||       ; []  ; [ORIG 16-BIT INS]
    7426                            ; BRANCHCC OCCURS {||$C$L103||}  ; [] |527| 
    7427                    ;* --------------------------------------------------------------------------*
    7428                            .dwpsn  file "../MAIN.c",line 528,column 17,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  137

    7429                    ;----------------------------------------------------------------------
    7430                    ; 528 | ii--;                                                                  
    7431                    ;----------------------------------------------------------------------
    7432 00000cee 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |528|  ; [ORIG 16-BIT INS]
    7433 00000cf0 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |528|  ; [ORIG 16-BIT INS]
    7434 00000cf2 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |528|  ; [ORIG 16-BIT INS]
    7435                            .dwpsn  file "../MAIN.c",line 529,column 17,is_stmt,isa 1
    7436                    ;----------------------------------------------------------------------
    7437                    ; 529 | length--;                                                              
    7438                    ;----------------------------------------------------------------------
    7439 00000cf4 4989              LDR       A2, $C$CON173         ; [DPU_V7M3_PIPE] |529|  ; [ORIG 16-BIT INS]
    7440 00000cf6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |529|  ; [ORIG 16-BIT INS]
    7441 00000cf8 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |529|  ; [ORIG 16-BIT INS]
    7442 00000cfa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |529|  ; [ORIG 16-BIT INS]
    7443 00000cfc E011              B         ||$C$L103||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7444                            ; BRANCH OCCURS {||$C$L103||}    ; [] 
    7445                    ;* --------------------------------------------------------------------------*
    7446 00000cfe           ||$C$L102||:    
    7447                            .dwpsn  file "../MAIN.c",line 532,column 14,is_stmt,isa 1
    7448                    ;----------------------------------------------------------------------
    7449                    ; 532 | else if(length < max){                                                 
    7450                    ;----------------------------------------------------------------------
    7451 00000cfe 4987              LDR       A2, $C$CON173         ; [DPU_V7M3_PIPE] |532|  ; [ORIG 16-BIT INS]
    7452 00000d00 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |532|  ; [ORIG 16-BIT INS]
    7453 00000d02 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |532|  ; [ORIG 16-BIT INS]
    7454 00000d04 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |532|  ; [ORIG 16-BIT INS]
    7455 00000d06 DD0C              BLE       ||$C$L103||           ; [DPU_V7M3_PIPE] |532|  ; [ORIG 16-BIT INS]
    7456                            ; BRANCHCC OCCURS {||$C$L103||}  ; [] |532| 
    7457                    ;* --------------------------------------------------------------------------*
    7458                            .dwpsn  file "../MAIN.c",line 533,column 13,is_stmt,isa 1
    7459                    ;----------------------------------------------------------------------
    7460                    ; 533 | buffer[ii] = character;                                                
    7461                    ;----------------------------------------------------------------------
    7462 00000d08 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |533|  ; [ORIG 16-BIT INS]
    7463 00000d0a 4A85              LDR       A3, $C$CON174         ; [DPU_V7M3_PIPE] |533|  ; [ORIG 16-BIT INS]
    7464 00000d0c 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |533|  ; [KEEP 32-BIT INS]
    7465 00000d10 0021F842          STR       A1, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |533|  ; [KEEP 32-BIT INS]
    7466                            .dwpsn  file "../MAIN.c",line 534,column 13,is_stmt,isa 1
    7467                    ;----------------------------------------------------------------------
    7468                    ; 534 | ii++;                                                                  
    7469                    ;----------------------------------------------------------------------
    7470 00000d14 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |534|  ; [ORIG 16-BIT INS]
    7471 00000d16 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |534|  ; [ORIG 16-BIT INS]
    7472 00000d18 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |534|  ; [ORIG 16-BIT INS]
    7473                            .dwpsn  file "../MAIN.c",line 535,column 13,is_stmt,isa 1
    7474                    ;----------------------------------------------------------------------
    7475                    ; 535 | length++;                                                              
    7476                    ;----------------------------------------------------------------------
    7477 00000d1a 4980              LDR       A2, $C$CON173         ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    7478 00000d1c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    7479 00000d1e 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    7480 00000d20 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    7481                    ;* --------------------------------------------------------------------------*
    7482 00000d22           ||$C$L103||:    
    7483                            .dwpsn  file "../MAIN.c",line 537,column 9,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  138

    7484                    ;----------------------------------------------------------------------
    7485                    ; 537 | character = UART_InChar();                                             
    7486                    ;----------------------------------------------------------------------
    7487                    $C$DW$217       .dwtag  DW_TAG_TI_branch
    7488                            .dwattr $C$DW$217, DW_AT_low_pc(0x00)
    7489                            .dwattr $C$DW$217, DW_AT_name("UART_InChar")
    7490                            .dwattr $C$DW$217, DW_AT_TI_call
    7491                    
    7492 00000d22 FFFEF7FF!         BL        UART_InChar           ; [DPU_V7M3_PIPE] |537|  ; [KEEP 32-BIT INS]
    7493                            ; CALL OCCURS {UART_InChar }     ; [] |537| 
    7494 00000d26 0008F88D          STRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |537|  ; [KEEP 32-BIT INS]
    7495                            .dwpsn  file "../MAIN.c",line 525,column 11,is_stmt,isa 1
    7496 00000d2a 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |525|  ; [KEEP 32-BIT INS]
    7497 00000d2e 280D              CMP       A1, #13               ; [DPU_V7M3_PIPE] |525|  ; [ORIG 16-BIT INS]
    7498 00000d30 D1D6              BNE       ||$C$L101||           ; [DPU_V7M3_PIPE] |525|  ; [ORIG 16-BIT INS]
    7499                            ; BRANCHCC OCCURS {||$C$L101||}  ; [] |525| 
    7500                    ;* --------------------------------------------------------------------------*
    7501 00000d32           ||$C$L104||:    
    7502                            .dwpsn  file "../MAIN.c",line 539,column 5,is_stmt,isa 1
    7503                    ;----------------------------------------------------------------------
    7504                    ; 539 | ii = length;                                                           
    7505                    ;----------------------------------------------------------------------
    7506 00000d32 487A              LDR       A1, $C$CON173         ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    7507 00000d34 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    7508 00000d36 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    7509                            .dwpsn  file "../MAIN.c",line 540,column 1,is_stmt,isa 1
    7510                    $C$DW$218       .dwtag  DW_TAG_TI_branch
    7511                            .dwattr $C$DW$218, DW_AT_low_pc(0x00)
    7512                            .dwattr $C$DW$218, DW_AT_TI_return
    7513                    
    7514 00000d38 BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7515                            .dwcfi  cfa_offset, 0
    7516                            .dwcfi  restore_reg, 3
    7517                            .dwcfi  restore_reg, 2
    7518                            .dwcfi  restore_reg, 1
    7519                            ; BRANCH OCCURS                  ; [] 
    7520                            .dwattr $C$DW$212, DW_AT_TI_end_file("../MAIN.c")
    7521                            .dwattr $C$DW$212, DW_AT_TI_end_line(0x21c)
    7522                            .dwattr $C$DW$212, DW_AT_TI_end_column(0x01)
    7523                            .dwendentry
    7524                            .dwendtag $C$DW$212
    7525                    
    7526                    ;******************************************************************************
    7527                    ;* CONSTANT TABLE                                                             *
    7528                    ;******************************************************************************
    7529 00000d3a                   .sect   ".text"
    7530                            .align  4
    7531 00000d3a E05046C0  ||$C$CON128||:  .bits           0x400fe050,32
         00000d3e 0000400F 
    7532                    
    7533                            .align  4
    7534 00000d3e E640400F  ||$C$CON129||:  .bits           0x400fe640,32
         00000d42 0000400F 
    7535                    
    7536                            .align  4
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  139

    7537 00000d42 9090400F  ||$C$CON130||:  .bits           0x40029090,32
         00000d46 00004002 
    7538                    
    7539                            .align  4
    7540 00000d46 90A04002  ||$C$CON131||:  .bits           0x400290a0,32
         00000d4a 00004002 
    7541                    
    7542                            .align  4
    7543 00000d4a 90A44002  ||$C$CON132||:  .bits           0x400290a4,32
         00000d4e 00004002 
    7544                    
    7545                            .align  4
    7546 00000d4e 90804002  ||$C$CON133||:  .bits           0x40029080,32
         00000d52 00004002 
    7547                    
    7548                            .align  4
    7549 00000d52 90984002  ||$C$CON134||:  .bits           0x40029098,32
         00000d56 00004002 
    7550                    
    7551                            .align  4
    7552 00000d56 E6044002  ||$C$CON135||:  .bits           0x400fe604,32
         00000d5a 0000400F 
    7553                    
    7554                            .align  4
    7555 00000d5a 0000400F  ||$C$CON136||:  .bits           0x40030000,32
         00000d5e 00004003 
    7556                    
    7557                            .align  4
    7558 00000d5e 00044003  ||$C$CON137||:  .bits           0x40030004,32
         00000d62 00004003 
    7559                    
    7560                            .align  4
    7561 00000d62 00284003  ||$C$CON138||:  .bits           0x40030028,32
         00000d66 00004003 
    7562                    
    7563                            .align  4
    7564 00000d66 00384003  ||$C$CON139||:  .bits           0x40030038,32
         00000d6a 00004003 
    7565                    
    7566                            .align  4
    7567 00000d6a 00184003  ||$C$CON140||:  .bits           0x40030018,32
         00000d6e 00004003 
    7568                    
    7569                            .align  4
    7570 00000d6e E4104003  ||$C$CON141||:  .bits           0xe000e410,32
         00000d72 0000E000 
    7571                    
    7572                            .align  4
    7573 00000d72 000CE000  ||$C$CON142||:  .bits           0x4003000c,32
         00000d76 00004003 
    7574                    
    7575                            .align  4
    7576 00000d76 E1004003  ||$C$CON143||:  .bits           0x400fe100,32
         00000d7a 0000400F 
    7577                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  140

    7578                            .align  4
    7579 00000d7a E638400F  ||$C$CON144||:  .bits           0x400fe638,32
         00000d7e 0000400F 
    7580                    
    7581                            .align  4
    7582 00000d7e 8FC4400F  ||$C$CON145||:  .bits           0x40038fc4,32
         00000d82 00004003 
    7583                    
    7584                            .align  4
    7585 00000d82 9FC44003  ||$C$CON146||:  .bits           0x40039fc4,32
         00000d86 00004003 
    7586                    
    7587                            .align  4
    7588 00000d86 80204003  ||$C$CON147||:  .bits           0x40038020,32
         00000d8a 00004003 
    7589                    
    7590                            .align  4
    7591 00000d8a 90204003  ||$C$CON148||:  .bits           0x40039020,32
         00000d8e 00004003 
    7592                    
    7593                            .align  4
    7594 00000d8e 80004003  ||$C$CON149||:  .bits           0x40038000,32
         00000d92 00004003 
    7595                    
    7596                            .align  4
    7597 00000d92 90004003  ||$C$CON150||:  .bits           0x40039000,32
         00000d96 00004003 
    7598                    
    7599                            .align  4
    7600 00000d96 80304003  ||$C$CON151||:  .bits           0x40038030,32
         00000d9a 00004003 
    7601                    
    7602                            .align  4
    7603 00000d9a 90304003  ||$C$CON152||:  .bits           0x40039030,32
         00000d9e 00004003 
    7604                    
    7605                            .align  4
    7606 00000d9e 80144003  ||$C$CON153||:  .bits           0x40038014,32
         00000da2 00004003 
    7607                    
    7608                            .align  4
    7609 00000da2 90144003  ||$C$CON154||:  .bits           0x40039014,32
         00000da6 00004003 
    7610                    
    7611                            .align  4
    7612 00000da6 80A04003  ||$C$CON155||:  .bits           0x400380a0,32
         00000daa 00004003 
    7613                    
    7614                            .align  4
    7615 00000daa 90A04003  ||$C$CON156||:  .bits           0x400390a0,32
         00000dae 00004003 
    7616                    
    7617                            .align  4
    7618 00000dae 80A44003  ||$C$CON157||:  .bits           0x400380a4,32
         00000db2 00004003 
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  141

    7619                    
    7620                            .align  4
    7621 00000db2 90A44003  ||$C$CON158||:  .bits           0x400390a4,32
         00000db6 00004003 
    7622                    
    7623 00000db8                   .sect   ".text"
    7624                            .clink
    7625                            .thumbfunc update_display
    7626 00000db8                   .thumb
    7627                            .global update_display
    7628                    
    7629                    $C$DW$219       .dwtag  DW_TAG_subprogram
    7630                            .dwattr $C$DW$219, DW_AT_name("update_display")
    7631                            .dwattr $C$DW$219, DW_AT_low_pc(update_display)
    7632                            .dwattr $C$DW$219, DW_AT_high_pc(0x00)
    7633                            .dwattr $C$DW$219, DW_AT_TI_symbol_name("update_display")
    7634                            .dwattr $C$DW$219, DW_AT_external
    7635                            .dwattr $C$DW$219, DW_AT_TI_begin_file("../MAIN.c")
    7636                            .dwattr $C$DW$219, DW_AT_TI_begin_line(0x22c)
    7637                            .dwattr $C$DW$219, DW_AT_TI_begin_column(0x06)
    7638                            .dwattr $C$DW$219, DW_AT_decl_file("../MAIN.c")
    7639                            .dwattr $C$DW$219, DW_AT_decl_line(0x22c)
    7640                            .dwattr $C$DW$219, DW_AT_decl_column(0x06)
    7641                            .dwattr $C$DW$219, DW_AT_TI_max_frame_size(0x10)
    7642                            .dwpsn  file "../MAIN.c",line 556,column 32,is_stmt,address update_display,isa 1
    7643                    
    7644                            .dwfde $C$DW$CIE, update_display
    7645                    $C$DW$220       .dwtag  DW_TAG_variable
    7646                            .dwattr $C$DW$220, DW_AT_name("current_digit")
    7647                            .dwattr $C$DW$220, DW_AT_TI_symbol_name("current_digit$1")
    7648                            .dwattr $C$DW$220, DW_AT_type(*$C$DW$T$55)
    7649                            .dwattr $C$DW$220, DW_AT_location[DW_OP_addr current_digit$1]
    7650                    
    7651                    $C$DW$221       .dwtag  DW_TAG_formal_parameter
    7652                            .dwattr $C$DW$221, DW_AT_name("angle")
    7653                            .dwattr $C$DW$221, DW_AT_TI_symbol_name("angle")
    7654                            .dwattr $C$DW$221, DW_AT_type(*$C$DW$T$10)
    7655                            .dwattr $C$DW$221, DW_AT_location[DW_OP_reg0]
    7656                    
    7657                    
    7658                    ;*****************************************************************************
    7659                    ;* FUNCTION NAME: update_display                                             *
    7660                    ;*                                                                           *
    7661                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    7662                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    7663                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    7664                    ;*****************************************************************************
    7665 00000db8           update_display:
    7666                    ;* --------------------------------------------------------------------------*
    7667                            .dwcfi  cfa_offset, 0
    7668 00000db8 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    7669                            .dwcfi  cfa_offset, 16
    7670                    $C$DW$222       .dwtag  DW_TAG_variable
    7671                            .dwattr $C$DW$222, DW_AT_name("angle")
    7672                            .dwattr $C$DW$222, DW_AT_TI_symbol_name("angle")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  142

    7673                            .dwattr $C$DW$222, DW_AT_type(*$C$DW$T$10)
    7674                            .dwattr $C$DW$222, DW_AT_location[DW_OP_breg13 0]
    7675                    
    7676                    $C$DW$223       .dwtag  DW_TAG_variable
    7677                            .dwattr $C$DW$223, DW_AT_name("digits")
    7678                            .dwattr $C$DW$223, DW_AT_TI_symbol_name("digits")
    7679                            .dwattr $C$DW$223, DW_AT_type(*$C$DW$T$56)
    7680                            .dwattr $C$DW$223, DW_AT_location[DW_OP_breg13 4]
    7681                    
    7682                    $C$DW$224       .dwtag  DW_TAG_variable
    7683                            .dwattr $C$DW$224, DW_AT_name("binary_value")
    7684                            .dwattr $C$DW$224, DW_AT_TI_symbol_name("binary_value")
    7685                            .dwattr $C$DW$224, DW_AT_type(*$C$DW$T$55)
    7686                            .dwattr $C$DW$224, DW_AT_location[DW_OP_breg13 8]
    7687                    
    7688                    ;----------------------------------------------------------------------
    7689                    ; 556 | void update_display(int angle) {                                       
    7690                    ; 557 | static uint8_t current_digit = 0;                                      
    7691                    ; 558 | uint8_t digits[3];                                                     
    7692                    ;----------------------------------------------------------------------
    7693 00000dbc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |556|  ; [ORIG 16-BIT INS]
    7694                            .dwpsn  file "../MAIN.c",line 559,column 5,is_stmt,isa 1
    7695                    ;----------------------------------------------------------------------
    7696                    ; 559 | if(angle<0){                                                           
    7697                    ;----------------------------------------------------------------------
    7698 00000dbe 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |559|  ; [ORIG 16-BIT INS]
    7699 00000dc0 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |559|  ; [ORIG 16-BIT INS]
    7700 00000dc2 D506              BPL       ||$C$L105||           ; [DPU_V7M3_PIPE] |559|  ; [ORIG 16-BIT INS]
    7701                            ; BRANCHCC OCCURS {||$C$L105||}  ; [] |559| 
    7702                    ;* --------------------------------------------------------------------------*
    7703                            .dwpsn  file "../MAIN.c",line 560,column 9,is_stmt,isa 1
    7704                    ;----------------------------------------------------------------------
    7705                    ; 560 | angle=angle*(-1);                                                      
    7706                    ;----------------------------------------------------------------------
    7707 00000dc4 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |560|  ; [ORIG 16-BIT INS]
    7708 00000dc6 4240              RSBS      A1, A1, #0            ; [DPU_V7M3_PIPE] |560|  ; [ORIG 16-BIT INS]
    7709 00000dc8 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |560|  ; [ORIG 16-BIT INS]
    7710                            .dwpsn  file "../MAIN.c",line 561,column 9,is_stmt,isa 1
    7711                    ;----------------------------------------------------------------------
    7712                    ; 561 | GPIO_PORTF_DATA_R = 0x08;                                              
    7713                    ; 563 | else{                                                                  
    7714                    ;----------------------------------------------------------------------
    7715 00000dca 4956              LDR       A2, $C$CON175         ; [DPU_V7M3_PIPE] |561|  ; [ORIG 16-BIT INS]
    7716 00000dcc 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |561|  ; [ORIG 16-BIT INS]
    7717 00000dce 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |561|  ; [ORIG 16-BIT INS]
    7718 00000dd0 E004              B         ||$C$L106||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7719                            ; BRANCH OCCURS {||$C$L106||}    ; [] 
    7720                    ;* --------------------------------------------------------------------------*
    7721 00000dd2           ||$C$L105||:    
    7722                            .dwpsn  file "../MAIN.c",line 564,column 9,is_stmt,isa 1
    7723                    ;----------------------------------------------------------------------
    7724                    ; 564 | GPIO_PORTF_DATA_R &= ~0x08;                                            
    7725                    ; 567 | // Separa o nmero em trs dgitos                                     
    7726                    ;----------------------------------------------------------------------
    7727 00000dd2 4954              LDR       A2, $C$CON175         ; [DPU_V7M3_PIPE] |564|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  143

    7728 00000dd4 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |564|  ; [ORIG 16-BIT INS]
    7729 00000dd6 0008F020          BIC       A1, A1, #8            ; [DPU_V7M3_PIPE] |564|  ; [KEEP 32-BIT INS]
    7730 00000dda 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |564|  ; [ORIG 16-BIT INS]
    7731                    ;* --------------------------------------------------------------------------*
    7732 00000ddc           ||$C$L106||:    
    7733                            .dwpsn  file "../MAIN.c",line 568,column 5,is_stmt,isa 1
    7734                    ;----------------------------------------------------------------------
    7735                    ; 568 | digits[0] = (angle / 100) % 10; // Centenas                            
    7736                    ;----------------------------------------------------------------------
    7737 00000ddc 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |568|  ; [ORIG 16-BIT INS]
    7738 00000dde 2064              MOVS      A1, #100              ; [DPU_V7M3_PIPE] |568|  ; [ORIG 16-BIT INS]
    7739 00000de0 220A              MOVS      A3, #10               ; [DPU_V7M3_PIPE] |568|  ; [ORIG 16-BIT INS]
    7740 00000de2 F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |568|  ; [KEEP 32-BIT INS]
    7741 00000de6 F1F2FB90          SDIV      A2, A1, A3            ; [DPU_V7M3_PIPE] |568|  ; [KEEP 32-BIT INS]
    7742 00000dea 4351              MULS      A2, A2, A3            ; [DPU_V7M3_PIPE] |568|  ; [ORIG 16-BIT INS]
    7743 00000dec 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |568|  ; [ORIG 16-BIT INS]
    7744 00000dee 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |568|  ; [KEEP 32-BIT INS]
    7745                            .dwpsn  file "../MAIN.c",line 569,column 5,is_stmt,isa 1
    7746                    ;----------------------------------------------------------------------
    7747                    ; 569 | digits[1] = (angle / 10) % 10;  // Dezenas                             
    7748                    ;----------------------------------------------------------------------
    7749 00000df2 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |569|  ; [ORIG 16-BIT INS]
    7750 00000df4 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |569|  ; [ORIG 16-BIT INS]
    7751 00000df6 220A              MOVS      A3, #10               ; [DPU_V7M3_PIPE] |569|  ; [ORIG 16-BIT INS]
    7752 00000df8 F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |569|  ; [KEEP 32-BIT INS]
    7753 00000dfc F1F2FB90          SDIV      A2, A1, A3            ; [DPU_V7M3_PIPE] |569|  ; [KEEP 32-BIT INS]
    7754 00000e00 4351              MULS      A2, A2, A3            ; [DPU_V7M3_PIPE] |569|  ; [ORIG 16-BIT INS]
    7755 00000e02 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |569|  ; [ORIG 16-BIT INS]
    7756 00000e04 0005F88D          STRB      A1, [SP, #5]          ; [DPU_V7M3_PIPE] |569|  ; [KEEP 32-BIT INS]
    7757                            .dwpsn  file "../MAIN.c",line 570,column 5,is_stmt,isa 1
    7758                    ;----------------------------------------------------------------------
    7759                    ; 570 | digits[2] = angle % 10;         // Unidades                            
    7760                    ; 572 | // Desabilita todos os dgitos antes de mudar                          
    7761                    ;----------------------------------------------------------------------
    7762 00000e08 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |570|  ; [ORIG 16-BIT INS]
    7763 00000e0a 220A              MOVS      A3, #10               ; [DPU_V7M3_PIPE] |570|  ; [ORIG 16-BIT INS]
    7764 00000e0c F1F2FB90          SDIV      A2, A1, A3            ; [DPU_V7M3_PIPE] |570|  ; [KEEP 32-BIT INS]
    7765 00000e10 4351              MULS      A2, A2, A3            ; [DPU_V7M3_PIPE] |570|  ; [ORIG 16-BIT INS]
    7766 00000e12 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |570|  ; [ORIG 16-BIT INS]
    7767 00000e14 0006F88D          STRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |570|  ; [KEEP 32-BIT INS]
    7768                            .dwpsn  file "../MAIN.c",line 573,column 5,is_stmt,isa 1
    7769                    ;----------------------------------------------------------------------
    7770                    ; 573 | GPIO_PORTB_DATA_R &= ~(DIGIT1 | DIGIT2);                               
    7771                    ;----------------------------------------------------------------------
    7772 00000e18 4943              LDR       A2, $C$CON176         ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    7773 00000e1a 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    7774 00000e1c 00C0F020          BIC       A1, A1, #192          ; [DPU_V7M3_PIPE] |573|  ; [KEEP 32-BIT INS]
    7775 00000e20 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    7776                            .dwpsn  file "../MAIN.c",line 574,column 5,is_stmt,isa 1
    7777                    ;----------------------------------------------------------------------
    7778                    ; 574 | GPIO_PORTF_DATA_R &= ~DIGIT3;                                          
    7779                    ; 576 | // Obtm o valor binrio correspondente ao dgito atual                
    7780                    ;----------------------------------------------------------------------
    7781 00000e22 4940              LDR       A2, $C$CON175         ; [DPU_V7M3_PIPE] |574|  ; [ORIG 16-BIT INS]
    7782 00000e24 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |574|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  144

    7783 00000e26 0004F020          BIC       A1, A1, #4            ; [DPU_V7M3_PIPE] |574|  ; [KEEP 32-BIT INS]
    7784 00000e2a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |574|  ; [ORIG 16-BIT INS]
    7785                            .dwpsn  file "../MAIN.c",line 577,column 26,is_stmt,isa 1
    7786                    ;----------------------------------------------------------------------
    7787                    ; 577 | uint8_t binary_value = digit_to_binary[digits[current_digit]];         
    7788                    ; 579 | // Configura os pinos do decodificador                                 
    7789                    ;----------------------------------------------------------------------
    7790 00000e2c 4840              LDR       A1, $C$CON178         ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    7791 00000e2e 493F              LDR       A2, $C$CON177         ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    7792 00000e30 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    7793 00000e32 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    7794 00000e34 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    7795 00000e36 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    7796 00000e38 0008F88D          STRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |577|  ; [KEEP 32-BIT INS]
    7797                            .dwpsn  file "../MAIN.c",line 580,column 5,is_stmt,isa 1
    7798                    ;----------------------------------------------------------------------
    7799                    ; 580 | GPIO_PORTB_DATA_R = (GPIO_PORTB_DATA_R & ~(DECODE_A | DECODE_B | DECODE
    7800                    ;     | _C | DECODE_D)) |                                                      
    7801                    ; 581 |         ((binary_value & 0x01) ? DECODE_A : 0) |                       
    7802                    ; 582 |         ((binary_value & 0x02) ? DECODE_B : 0) |                       
    7803                    ; 583 |         ((binary_value & 0x04) ? DECODE_C : 0) |                       
    7804                    ; 584 |         ((binary_value & 0x08) ? DECODE_D : 0);                        
    7805                    ; 586 | // Ativa o dgito correspondente                                       
    7806                    ;----------------------------------------------------------------------
    7807 00000e3c 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |580|  ; [KEEP 32-BIT INS]
    7808 00000e40 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7809 00000e42 D301              BCC       ||$C$L107||           ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7810                            ; BRANCHCC OCCURS {||$C$L107||}  ; [] |580| 
    7811                    ;* --------------------------------------------------------------------------*
    7812 00000e44 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7813 00000e46 E000              B         ||$C$L108||           ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7814                            ; BRANCH OCCURS {||$C$L108||}    ; [] |580| 
    7815                    ;* --------------------------------------------------------------------------*
    7816 00000e48           ||$C$L107||:    
    7817 00000e48 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7818                    ;* --------------------------------------------------------------------------*
    7819 00000e4a           ||$C$L108||:    
    7820 00000e4a 4937              LDR       A2, $C$CON176         ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7821 00000e4c 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |580|  ; [KEEP 32-BIT INS]
    7822 00000e50 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7823 00000e52 0133F021          BIC       A2, A2, #51           ; [DPU_V7M3_PIPE] |580|  ; [KEEP 32-BIT INS]
    7824 00000e56 4301              ORRS      A2, A1, A2            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7825 00000e58 0890              LSRS      A1, A3, #2            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7826 00000e5a D301              BCC       ||$C$L109||           ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7827                            ; BRANCHCC OCCURS {||$C$L109||}  ; [] |580| 
    7828                    ;* --------------------------------------------------------------------------*
    7829 00000e5c 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7830 00000e5e E000              B         ||$C$L110||           ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7831                            ; BRANCH OCCURS {||$C$L110||}    ; [] |580| 
    7832                    ;* --------------------------------------------------------------------------*
    7833 00000e60           ||$C$L109||:    
    7834 00000e60 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7835                    ;* --------------------------------------------------------------------------*
    7836 00000e62           ||$C$L110||:    
    7837 00000e62 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |580|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  145

    7838 00000e66 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7839 00000e68 08D1              LSRS      A2, A3, #3            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7840 00000e6a D301              BCC       ||$C$L111||           ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7841                            ; BRANCHCC OCCURS {||$C$L111||}  ; [] |580| 
    7842                    ;* --------------------------------------------------------------------------*
    7843 00000e6c 2110              MOVS      A2, #16               ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7844 00000e6e E000              B         ||$C$L112||           ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7845                            ; BRANCH OCCURS {||$C$L112||}    ; [] |580| 
    7846                    ;* --------------------------------------------------------------------------*
    7847 00000e70           ||$C$L111||:    
    7848 00000e70 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7849                    ;* --------------------------------------------------------------------------*
    7850 00000e72           ||$C$L112||:    
    7851 00000e72 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |580|  ; [KEEP 32-BIT INS]
    7852 00000e76 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7853 00000e78 0910              LSRS      A1, A3, #4            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7854 00000e7a D301              BCC       ||$C$L113||           ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7855                            ; BRANCHCC OCCURS {||$C$L113||}  ; [] |580| 
    7856                    ;* --------------------------------------------------------------------------*
    7857 00000e7c 2020              MOVS      A1, #32               ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7858 00000e7e E000              B         ||$C$L114||           ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7859                            ; BRANCH OCCURS {||$C$L114||}    ; [] |580| 
    7860                    ;* --------------------------------------------------------------------------*
    7861 00000e80           ||$C$L113||:    
    7862 00000e80 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7863                    ;* --------------------------------------------------------------------------*
    7864 00000e82           ||$C$L114||:    
    7865 00000e82 4A29              LDR       A3, $C$CON176         ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7866 00000e84 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7867 00000e86 6010              STR       A1, [A3, #0]          ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    7868                            .dwpsn  file "../MAIN.c",line 587,column 5,is_stmt,isa 1
    7869                    ;----------------------------------------------------------------------
    7870                    ; 587 | switch (current_digit) {                                               
    7871                    ; 588 | case 0:                                                                
    7872                    ;----------------------------------------------------------------------
    7873 00000e88 E017              B         ||$C$L118||           ; [DPU_V7M3_PIPE] |587|  ; [ORIG 16-BIT INS]
    7874                            ; BRANCH OCCURS {||$C$L118||}    ; [] |587| 
    7875                    ;* --------------------------------------------------------------------------*
    7876 00000e8a           ||$C$L115||:    
    7877                            .dwpsn  file "../MAIN.c",line 589,column 9,is_stmt,isa 1
    7878                    ;----------------------------------------------------------------------
    7879                    ; 589 | if(angle>=100){GPIO_PORTB_DATA_R |= DIGIT1;}                           
    7880                    ;----------------------------------------------------------------------
    7881 00000e8a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |589|  ; [ORIG 16-BIT INS]
    7882 00000e8c 2864              CMP       A1, #100              ; [DPU_V7M3_PIPE] |589|  ; [ORIG 16-BIT INS]
    7883 00000e8e DB1C              BLT       ||$C$L119||           ; [DPU_V7M3_PIPE] |589|  ; [ORIG 16-BIT INS]
    7884                            ; BRANCHCC OCCURS {||$C$L119||}  ; [] |589| 
    7885                    ;* --------------------------------------------------------------------------*
    7886                            .dwpsn  file "../MAIN.c",line 589,column 24,is_stmt,isa 1
    7887 00000e90 4925              LDR       A2, $C$CON176         ; [DPU_V7M3_PIPE] |589|  ; [ORIG 16-BIT INS]
    7888 00000e92 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |589|  ; [ORIG 16-BIT INS]
    7889 00000e94 0040F040          ORR       A1, A1, #64           ; [DPU_V7M3_PIPE] |589|  ; [KEEP 32-BIT INS]
    7890 00000e98 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |589|  ; [ORIG 16-BIT INS]
    7891                            .dwpsn  file "../MAIN.c",line 590,column 9,is_stmt,isa 1
    7892                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  146

    7893                    ; 590 | break;                                                                 
    7894                    ; 591 | case 1:                                                                
    7895                    ;----------------------------------------------------------------------
    7896 00000e9a E016              B         ||$C$L119||           ; [DPU_V7M3_PIPE] |590|  ; [ORIG 16-BIT INS]
    7897                            ; BRANCH OCCURS {||$C$L119||}    ; [] |590| 
    7898                    ;* --------------------------------------------------------------------------*
    7899 00000e9c           ||$C$L116||:    
    7900                            .dwpsn  file "../MAIN.c",line 592,column 9,is_stmt,isa 1
    7901                    ;----------------------------------------------------------------------
    7902                    ; 592 | if(angle>=10){GPIO_PORTB_DATA_R |= DIGIT2;}                            
    7903                    ;----------------------------------------------------------------------
    7904 00000e9c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |592|  ; [ORIG 16-BIT INS]
    7905 00000e9e 280A              CMP       A1, #10               ; [DPU_V7M3_PIPE] |592|  ; [ORIG 16-BIT INS]
    7906 00000ea0 DB13              BLT       ||$C$L119||           ; [DPU_V7M3_PIPE] |592|  ; [ORIG 16-BIT INS]
    7907                            ; BRANCHCC OCCURS {||$C$L119||}  ; [] |592| 
    7908                    ;* --------------------------------------------------------------------------*
    7909                            .dwpsn  file "../MAIN.c",line 592,column 23,is_stmt,isa 1
    7910 00000ea2 4921              LDR       A2, $C$CON176         ; [DPU_V7M3_PIPE] |592|  ; [ORIG 16-BIT INS]
    7911 00000ea4 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |592|  ; [ORIG 16-BIT INS]
    7912 00000ea6 0080F040          ORR       A1, A1, #128          ; [DPU_V7M3_PIPE] |592|  ; [KEEP 32-BIT INS]
    7913 00000eaa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |592|  ; [ORIG 16-BIT INS]
    7914                            .dwpsn  file "../MAIN.c",line 593,column 9,is_stmt,isa 1
    7915                    ;----------------------------------------------------------------------
    7916                    ; 593 | break;                                                                 
    7917                    ; 594 | case 2:                                                                
    7918                    ;----------------------------------------------------------------------
    7919 00000eac E00D              B         ||$C$L119||           ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    7920                            ; BRANCH OCCURS {||$C$L119||}    ; [] |593| 
    7921                    ;* --------------------------------------------------------------------------*
    7922 00000eae           ||$C$L117||:    
    7923                            .dwpsn  file "../MAIN.c",line 595,column 9,is_stmt,isa 1
    7924                    ;----------------------------------------------------------------------
    7925                    ; 595 | GPIO_PORTF_DATA_R |= DIGIT3;                                           
    7926                    ;----------------------------------------------------------------------
    7927 00000eae 491D              LDR       A2, $C$CON175         ; [DPU_V7M3_PIPE] |595|  ; [ORIG 16-BIT INS]
    7928 00000eb0 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |595|  ; [ORIG 16-BIT INS]
    7929 00000eb2 0004F040          ORR       A1, A1, #4            ; [DPU_V7M3_PIPE] |595|  ; [KEEP 32-BIT INS]
    7930 00000eb6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |595|  ; [ORIG 16-BIT INS]
    7931                            .dwpsn  file "../MAIN.c",line 596,column 9,is_stmt,isa 1
    7932                    ;----------------------------------------------------------------------
    7933                    ; 596 | break;                                                                 
    7934                    ; 599 | // Avana para o prximo dgito                                        
    7935                    ;----------------------------------------------------------------------
    7936 00000eb8 E007              B         ||$C$L119||           ; [DPU_V7M3_PIPE] |596|  ; [ORIG 16-BIT INS]
    7937                            ; BRANCH OCCURS {||$C$L119||}    ; [] |596| 
    7938                    ;* --------------------------------------------------------------------------*
    7939                    ;* --------------------------------------------------------------------------*
    7940 00000eba           ||$C$L118||:    
    7941                            .dwpsn  file "../MAIN.c",line 587,column 5,is_stmt,isa 1
    7942 00000eba 481D              LDR       A1, $C$CON178         ; [DPU_V7M3_PIPE] |587|  ; [ORIG 16-BIT INS]
    7943 00000ebc 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |587|  ; [ORIG 16-BIT INS]
    7944 00000ebe 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |587|  ; [ORIG 16-BIT INS]
    7945 00000ec0 D0E3              BEQ       ||$C$L115||           ; [DPU_V7M3_PIPE] |587|  ; [ORIG 16-BIT INS]
    7946                            ; BRANCHCC OCCURS {||$C$L115||}  ; [] |587| 
    7947                    ;* --------------------------------------------------------------------------*
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  147

    7948 00000ec2 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |587|  ; [ORIG 16-BIT INS]
    7949 00000ec4 D0EA              BEQ       ||$C$L116||           ; [DPU_V7M3_PIPE] |587|  ; [ORIG 16-BIT INS]
    7950                            ; BRANCHCC OCCURS {||$C$L116||}  ; [] |587| 
    7951                    ;* --------------------------------------------------------------------------*
    7952 00000ec6 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |587|  ; [ORIG 16-BIT INS]
    7953 00000ec8 D0F1              BEQ       ||$C$L117||           ; [DPU_V7M3_PIPE] |587|  ; [ORIG 16-BIT INS]
    7954                            ; BRANCHCC OCCURS {||$C$L117||}  ; [] |587| 
    7955                    ;* --------------------------------------------------------------------------*
    7956 00000eca           ||$C$L119||:    
    7957                            .dwpsn  file "../MAIN.c",line 600,column 5,is_stmt,isa 1
    7958                    ;----------------------------------------------------------------------
    7959                    ; 600 | current_digit = (current_digit + 1) % 3;                               
    7960                    ;----------------------------------------------------------------------
    7961 00000eca 4819              LDR       A1, $C$CON178         ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    7962 00000ecc 4A18              LDR       A3, $C$CON178         ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    7963 00000ece 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    7964 00000ed0 2303              MOVS      A4, #3                ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    7965 00000ed2 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    7966 00000ed4 F1F3FB90          SDIV      A2, A1, A4            ; [DPU_V7M3_PIPE] |600|  ; [KEEP 32-BIT INS]
    7967 00000ed8 4359              MULS      A2, A2, A4            ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    7968 00000eda 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    7969 00000edc 7010              STRB      A1, [A3, #0]          ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    7970                            .dwpsn  file "../MAIN.c",line 601,column 1,is_stmt,isa 1
    7971 00000ede B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7972                            .dwcfi  cfa_offset, 0
    7973                    $C$DW$225       .dwtag  DW_TAG_TI_branch
    7974                            .dwattr $C$DW$225, DW_AT_low_pc(0x00)
    7975                            .dwattr $C$DW$225, DW_AT_TI_return
    7976                    
    7977 00000ee0 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7978                            ; BRANCH OCCURS                  ; [] 
    7979                            .dwattr $C$DW$219, DW_AT_TI_end_file("../MAIN.c")
    7980                            .dwattr $C$DW$219, DW_AT_TI_end_line(0x259)
    7981                            .dwattr $C$DW$219, DW_AT_TI_end_column(0x01)
    7982                            .dwendentry
    7983                            .dwendtag $C$DW$219
    7984                    
    7985                    ;******************************************************************************
    7986                    ;* CONSTANT TABLE                                                             *
    7987                    ;******************************************************************************
    7988 00000056                   .sect   ".text:__isnan"
    7989                            .align  4
    7990 00000056 FFFF46C0  ||$C$CON1||:    .bits           0xfffff,32
         0000005a 0000000F 
    7991                    
    7992                    ;******************************************************************************
    7993                    ;* CONSTANT TABLE                                                             *
    7994                    ;******************************************************************************
    7995 00000056                   .sect   ".text:__isnanl"
    7996                            .align  4
    7997 00000056 FFFF46C0  ||$C$CON2||:    .bits           0xfffff,32
         0000005a 0000000F 
    7998                    
    7999                    ;******************************************************************************
    8000                    ;* CONSTANT TABLE                                                             *
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  148

    8001                    ;******************************************************************************
    8002 00000050                   .sect   ".text:__isinf"
    8003                            .align  4
    8004 00000050 000FFFFF  ||$C$CON3||:    .bits           0xfffff,32
    8005                    
    8006                    ;******************************************************************************
    8007                    ;* CONSTANT TABLE                                                             *
    8008                    ;******************************************************************************
    8009 00000050                   .sect   ".text:__isinfl"
    8010                            .align  4
    8011 00000050 000FFFFF  ||$C$CON4||:    .bits           0xfffff,32
    8012                    
    8013                    ;******************************************************************************
    8014                    ;* CONSTANT TABLE                                                             *
    8015                    ;******************************************************************************
    8016 000000a8                   .sect   ".text:__fpclassify"
    8017                            .align  4
    8018 000000a8 000FFFFF  ||$C$CON5||:    .bits           0xfffff,32
    8019                    
    8020                    ;******************************************************************************
    8021                    ;* CONSTANT TABLE                                                             *
    8022                    ;******************************************************************************
    8023 000000a8                   .sect   ".text:__fpclassifyl"
    8024                            .align  4
    8025 000000a8 000FFFFF  ||$C$CON6||:    .bits           0xfffff,32
    8026                    
    8027                    ;******************************************************************************
    8028                    ;* CONSTANT TABLE                                                             *
    8029                    ;******************************************************************************
    8030 00000ee2                   .sect   ".text"
    8031                            .align  4
    8032 00000ee2 E61846C0  ||$C$CON159||:  .bits           0x400fe618,32
         00000ee6 0000400F 
    8033                    
    8034                            .align  4
    8035 00000ee6 EA08400F  ||$C$CON160||:  .bits           0x400fea08,32
         00000eea 0000400F 
    8036                    
    8037                            .align  4
    8038 00000eea C030400F  ||$C$CON161||:  .bits           0x4000c030,32
         00000eee 00004000 
    8039                    
    8040                            .align  4
    8041 00000eee C0244000  ||$C$CON162||:  .bits           0x4000c024,32
         00000ef2 00004000 
    8042                    
    8043                            .align  4
    8044 00000ef2 C0284000  ||$C$CON163||:  .bits           0x4000c028,32
         00000ef6 00004000 
    8045                    
    8046                            .align  4
    8047 00000ef6 C02C4000  ||$C$CON164||:  .bits           0x4000c02c,32
         00000efa 00004000 
    8048                    
    8049                            .align  4
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  149

    8050 00000efa 44204000  ||$C$CON165||:  .bits           0x40004420,32
         00000efe 00004000 
    8051                    
    8052                            .align  4
    8053 00000efe 451C4000  ||$C$CON166||:  .bits           0x4000451c,32
         00000f02 00004000 
    8054                    
    8055                            .align  4
    8056 00000f02 452C4000  ||$C$CON167||:  .bits           0x4000452c,32
         00000f06 00004000 
    8057                    
    8058                            .align  4
    8059 00000f06 45284000  ||$C$CON168||:  .bits           0x40004528,32
         00000f0a 00004000 
    8060                    
    8061                            .align  4
    8062 00000f0a C0344000  ||$C$CON169||:  .bits           0x4000c034,32
         00000f0e 00004000 
    8063                    
    8064                            .align  4
    8065 00000f0e C0384000  ||$C$CON170||:  .bits           0x4000c038,32
         00000f12 00004000 
    8066                    
    8067                            .align  4
    8068 00000f12 E4144000  ||$C$CON171||:  .bits           0xe000e414,32
         00000f16 0000E000 
    8069                    
    8070                            .align  4
    8071 00000f16 E608E000  ||$C$CON172||:  .bits           0x400fe608,32
         00000f1a 0000400F 
    8072                    
    8073                            .align  4
    8074 00000f1a 0000400F! ||$C$CON173||:  .bits   length,32
         00000f1e 00000000 
    8075                            .align  4
    8076 00000f1e 00000000! ||$C$CON174||:  .bits   buffer,32
         00000f22 00000000 
    8077                            .align  4
    8078 00000f22 53FC0000  ||$C$CON175||:  .bits           0x400253fc,32
         00000f26 00004002 
    8079                    
    8080                            .align  4
    8081 00000f26 53FC4002  ||$C$CON176||:  .bits           0x400053fc,32
         00000f2a 00004000 
    8082                    
    8083                            .align  4
    8084 00000f2a 00004000! ||$C$CON177||:  .bits   digit_to_binary,32
         00000f2e 00000000 
    8085                            .align  4
    8086 00000f2e 00000000! ||$C$CON178||:  .bits   current_digit$1,32
         00000f32 00000000 
    8087                    ;*****************************************************************************
    8088                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    8089                    ;*****************************************************************************
    8090                            .global StartCritical
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  150

    8091                            .global EnableInterrupts
    8092                            .global EndCritical
    8093                            .global UART_InChar
    8094                            .global __aeabi_ui2d
    8095                            .global __aeabi_dsub
    8096                            .global __aeabi_d2iz
    8097                            .global __aeabi_i2d
    8098                            .global __aeabi_dmul
    8099                            .global __aeabi_d2f
    8100                            .global __aeabi_cdcmple
    8101                    ;*****************************************************************************
    8102                    ;* SECTION GROUPS                                                            *
    8103                    ;*****************************************************************************
    8104                            .group    "__fpclassify", 1
    8105                            .gmember  ".text:__fpclassify"
    8106                            .endgroup
    8107                            .group    "__fpclassifyf", 1
    8108                            .gmember  ".text:__fpclassifyf"
    8109                            .endgroup
    8110                            .group    "__fpclassifyl", 1
    8111                            .gmember  ".text:__fpclassifyl"
    8112                            .endgroup
    8113                            .group    "__isfinite", 1
    8114                            .gmember  ".text:__isfinite"
    8115                            .endgroup
    8116                            .group    "__isfinitef", 1
    8117                            .gmember  ".text:__isfinitef"
    8118                            .endgroup
    8119                            .group    "__isfinitel", 1
    8120                            .gmember  ".text:__isfinitel"
    8121                            .endgroup
    8122                            .group    "__isinf", 1
    8123                            .gmember  ".text:__isinf"
    8124                            .endgroup
    8125                            .group    "__isinff", 1
    8126                            .gmember  ".text:__isinff"
    8127                            .endgroup
    8128                            .group    "__isinfl", 1
    8129                            .gmember  ".text:__isinfl"
    8130                            .endgroup
    8131                            .group    "__isnan", 1
    8132                            .gmember  ".text:__isnan"
    8133                            .endgroup
    8134                            .group    "__isnanf", 1
    8135                            .gmember  ".text:__isnanf"
    8136                            .endgroup
    8137                            .group    "__isnanl", 1
    8138                            .gmember  ".text:__isnanl"
    8139                            .endgroup
    8140                            .group    "__isnormal", 1
    8141                            .gmember  ".text:__isnormal"
    8142                            .endgroup
    8143                            .group    "__isnormalf", 1
    8144                            .gmember  ".text:__isnormalf"
    8145                            .endgroup
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  151

    8146                            .group    "__isnormall", 1
    8147                            .gmember  ".text:__isnormall"
    8148                            .endgroup
    8149                            .group    "__signbit", 1
    8150                            .gmember  ".text:__signbit"
    8151                            .endgroup
    8152                            .group    "__signbitf", 1
    8153                            .gmember  ".text:__signbitf"
    8154                            .endgroup
    8155                            .group    "__signbitl", 1
    8156                            .gmember  ".text:__signbitl"
    8157                            .endgroup
    8158                    
    8159                    
    8160                    ;******************************************************************************
    8161                    ;* BUILD ATTRIBUTES                                                           *
    8162                    ;******************************************************************************
    8163                            .battr "aeabi", Tag_File, 1, Tag_ABI_PCS_wchar_t(2)
    8164                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_rounding(0)
    8165                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_denormal(0)
    8166                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_exceptions(0)
    8167                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_number_model(1)
    8168                            .battr "aeabi", Tag_File, 1, Tag_ABI_enum_size(0)
    8169                            .battr "aeabi", Tag_File, 1, Tag_ABI_optimization_goals(5)
    8170                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_optimization_goals(0)
    8171                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    8172                            .battr "TI", Tag_File, 1, Tag_FP_interface(0)
    8173                    
    8174                    ;******************************************************************************
    8175                    ;* TYPE INFORMATION                                                           *
    8176                    ;******************************************************************************
    8177                    
    8178                    $C$DW$T$21      .dwtag  DW_TAG_structure_type
    8179                            .dwattr $C$DW$T$21, DW_AT_byte_size(0x10)
    8180                    $C$DW$226       .dwtag  DW_TAG_member
    8181                            .dwattr $C$DW$226, DW_AT_type(*$C$DW$T$14)
    8182                            .dwattr $C$DW$226, DW_AT_name("__max_align1")
    8183                            .dwattr $C$DW$226, DW_AT_TI_symbol_name("__max_align1")
    8184                            .dwattr $C$DW$226, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    8185                            .dwattr $C$DW$226, DW_AT_accessibility(DW_ACCESS_public)
    8186                            .dwattr $C$DW$226, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8187                            .dwattr $C$DW$226, DW_AT_decl_line(0x7b)
    8188                            .dwattr $C$DW$226, DW_AT_decl_column(0x0c)
    8189                    
    8190                    $C$DW$227       .dwtag  DW_TAG_member
    8191                            .dwattr $C$DW$227, DW_AT_type(*$C$DW$T$18)
    8192                            .dwattr $C$DW$227, DW_AT_name("__max_align2")
    8193                            .dwattr $C$DW$227, DW_AT_TI_symbol_name("__max_align2")
    8194                            .dwattr $C$DW$227, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    8195                            .dwattr $C$DW$227, DW_AT_accessibility(DW_ACCESS_public)
    8196                            .dwattr $C$DW$227, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8197                            .dwattr $C$DW$227, DW_AT_decl_line(0x7c)
    8198                            .dwattr $C$DW$227, DW_AT_decl_column(0x0e)
    8199                    
    8200                            .dwattr $C$DW$T$21, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  152

    8201                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x7a)
    8202                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x10)
    8203                            .dwendtag $C$DW$T$21
    8204                    
    8205                    $C$DW$T$26      .dwtag  DW_TAG_typedef
    8206                            .dwattr $C$DW$T$26, DW_AT_name("__max_align_t")
    8207                            .dwattr $C$DW$T$26, DW_AT_type(*$C$DW$T$21)
    8208                            .dwattr $C$DW$T$26, DW_AT_language(DW_LANG_C)
    8209                            .dwattr $C$DW$T$26, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8210                            .dwattr $C$DW$T$26, DW_AT_decl_line(0x7d)
    8211                            .dwattr $C$DW$T$26, DW_AT_decl_column(0x03)
    8212                    
    8213                    
    8214                    $C$DW$T$22      .dwtag  DW_TAG_structure_type
    8215                            .dwattr $C$DW$T$22, DW_AT_byte_size(0x08)
    8216                    $C$DW$228       .dwtag  DW_TAG_member
    8217                            .dwattr $C$DW$228, DW_AT_type(*$C$DW$T$10)
    8218                            .dwattr $C$DW$228, DW_AT_name("quot")
    8219                            .dwattr $C$DW$228, DW_AT_TI_symbol_name("quot")
    8220                            .dwattr $C$DW$228, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    8221                            .dwattr $C$DW$228, DW_AT_accessibility(DW_ACCESS_public)
    8222                            .dwattr $C$DW$228, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8223                            .dwattr $C$DW$228, DW_AT_decl_line(0x4e)
    8224                            .dwattr $C$DW$228, DW_AT_decl_column(0x16)
    8225                    
    8226                    $C$DW$229       .dwtag  DW_TAG_member
    8227                            .dwattr $C$DW$229, DW_AT_type(*$C$DW$T$10)
    8228                            .dwattr $C$DW$229, DW_AT_name("rem")
    8229                            .dwattr $C$DW$229, DW_AT_TI_symbol_name("rem")
    8230                            .dwattr $C$DW$229, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    8231                            .dwattr $C$DW$229, DW_AT_accessibility(DW_ACCESS_public)
    8232                            .dwattr $C$DW$229, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8233                            .dwattr $C$DW$229, DW_AT_decl_line(0x4e)
    8234                            .dwattr $C$DW$229, DW_AT_decl_column(0x1c)
    8235                    
    8236                            .dwattr $C$DW$T$22, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8237                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x4e)
    8238                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x10)
    8239                            .dwendtag $C$DW$T$22
    8240                    
    8241                    $C$DW$T$27      .dwtag  DW_TAG_typedef
    8242                            .dwattr $C$DW$T$27, DW_AT_name("div_t")
    8243                            .dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$22)
    8244                            .dwattr $C$DW$T$27, DW_AT_language(DW_LANG_C)
    8245                            .dwattr $C$DW$T$27, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8246                            .dwattr $C$DW$T$27, DW_AT_decl_line(0x4e)
    8247                            .dwattr $C$DW$T$27, DW_AT_decl_column(0x23)
    8248                    
    8249                    
    8250                    $C$DW$T$23      .dwtag  DW_TAG_structure_type
    8251                            .dwattr $C$DW$T$23, DW_AT_byte_size(0x08)
    8252                    $C$DW$230       .dwtag  DW_TAG_member
    8253                            .dwattr $C$DW$230, DW_AT_type(*$C$DW$T$10)
    8254                            .dwattr $C$DW$230, DW_AT_name("quot")
    8255                            .dwattr $C$DW$230, DW_AT_TI_symbol_name("quot")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  153

    8256                            .dwattr $C$DW$230, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    8257                            .dwattr $C$DW$230, DW_AT_accessibility(DW_ACCESS_public)
    8258                            .dwattr $C$DW$230, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8259                            .dwattr $C$DW$230, DW_AT_decl_line(0x53)
    8260                            .dwattr $C$DW$230, DW_AT_decl_column(0x16)
    8261                    
    8262                    $C$DW$231       .dwtag  DW_TAG_member
    8263                            .dwattr $C$DW$231, DW_AT_type(*$C$DW$T$10)
    8264                            .dwattr $C$DW$231, DW_AT_name("rem")
    8265                            .dwattr $C$DW$231, DW_AT_TI_symbol_name("rem")
    8266                            .dwattr $C$DW$231, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    8267                            .dwattr $C$DW$231, DW_AT_accessibility(DW_ACCESS_public)
    8268                            .dwattr $C$DW$231, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8269                            .dwattr $C$DW$231, DW_AT_decl_line(0x53)
    8270                            .dwattr $C$DW$231, DW_AT_decl_column(0x1c)
    8271                    
    8272                            .dwattr $C$DW$T$23, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8273                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x53)
    8274                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x10)
    8275                            .dwendtag $C$DW$T$23
    8276                    
    8277                    $C$DW$T$28      .dwtag  DW_TAG_typedef
    8278                            .dwattr $C$DW$T$28, DW_AT_name("ldiv_t")
    8279                            .dwattr $C$DW$T$28, DW_AT_type(*$C$DW$T$23)
    8280                            .dwattr $C$DW$T$28, DW_AT_language(DW_LANG_C)
    8281                            .dwattr $C$DW$T$28, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8282                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x53)
    8283                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x23)
    8284                    
    8285                    
    8286                    $C$DW$T$24      .dwtag  DW_TAG_structure_type
    8287                            .dwattr $C$DW$T$24, DW_AT_byte_size(0x10)
    8288                    $C$DW$232       .dwtag  DW_TAG_member
    8289                            .dwattr $C$DW$232, DW_AT_type(*$C$DW$T$14)
    8290                            .dwattr $C$DW$232, DW_AT_name("quot")
    8291                            .dwattr $C$DW$232, DW_AT_TI_symbol_name("quot")
    8292                            .dwattr $C$DW$232, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    8293                            .dwattr $C$DW$232, DW_AT_accessibility(DW_ACCESS_public)
    8294                            .dwattr $C$DW$232, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8295                            .dwattr $C$DW$232, DW_AT_decl_line(0x5b)
    8296                            .dwattr $C$DW$232, DW_AT_decl_column(0x1c)
    8297                    
    8298                    $C$DW$233       .dwtag  DW_TAG_member
    8299                            .dwattr $C$DW$233, DW_AT_type(*$C$DW$T$14)
    8300                            .dwattr $C$DW$233, DW_AT_name("rem")
    8301                            .dwattr $C$DW$233, DW_AT_TI_symbol_name("rem")
    8302                            .dwattr $C$DW$233, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    8303                            .dwattr $C$DW$233, DW_AT_accessibility(DW_ACCESS_public)
    8304                            .dwattr $C$DW$233, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8305                            .dwattr $C$DW$233, DW_AT_decl_line(0x5b)
    8306                            .dwattr $C$DW$233, DW_AT_decl_column(0x22)
    8307                    
    8308                            .dwattr $C$DW$T$24, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8309                            .dwattr $C$DW$T$24, DW_AT_decl_line(0x5b)
    8310                            .dwattr $C$DW$T$24, DW_AT_decl_column(0x10)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  154

    8311                            .dwendtag $C$DW$T$24
    8312                    
    8313                    $C$DW$T$29      .dwtag  DW_TAG_typedef
    8314                            .dwattr $C$DW$T$29, DW_AT_name("lldiv_t")
    8315                            .dwattr $C$DW$T$29, DW_AT_type(*$C$DW$T$24)
    8316                            .dwattr $C$DW$T$29, DW_AT_language(DW_LANG_C)
    8317                            .dwattr $C$DW$T$29, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8318                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x5b)
    8319                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x29)
    8320                    
    8321                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    8322                            .dwattr $C$DW$T$2, DW_AT_name("void")
    8323                    
    8324                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    8325                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    8326                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    8327                    
    8328                    
    8329                    $C$DW$T$30      .dwtag  DW_TAG_subroutine_type
    8330                            .dwattr $C$DW$T$30, DW_AT_language(DW_LANG_C)
    8331                            .dwendtag $C$DW$T$30
    8332                    
    8333                    $C$DW$T$31      .dwtag  DW_TAG_pointer_type
    8334                            .dwattr $C$DW$T$31, DW_AT_type(*$C$DW$T$30)
    8335                            .dwattr $C$DW$T$31, DW_AT_address_class(0x20)
    8336                    
    8337                    $C$DW$T$32      .dwtag  DW_TAG_typedef
    8338                            .dwattr $C$DW$T$32, DW_AT_name("__TI_atexit_fn")
    8339                            .dwattr $C$DW$T$32, DW_AT_type(*$C$DW$T$31)
    8340                            .dwattr $C$DW$T$32, DW_AT_language(DW_LANG_C)
    8341                            .dwattr $C$DW$T$32, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8342                            .dwattr $C$DW$T$32, DW_AT_decl_line(0xc7)
    8343                            .dwattr $C$DW$T$32, DW_AT_decl_column(0x14)
    8344                    
    8345                    $C$DW$T$45      .dwtag  DW_TAG_const_type
    8346                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$2)
    8347                    
    8348                    $C$DW$T$46      .dwtag  DW_TAG_pointer_type
    8349                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    8350                            .dwattr $C$DW$T$46, DW_AT_address_class(0x20)
    8351                    
    8352                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    8353                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    8354                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    8355                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    8356                    
    8357                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    8358                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    8359                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    8360                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    8361                    
    8362                    $C$DW$T$47      .dwtag  DW_TAG_typedef
    8363                            .dwattr $C$DW$T$47, DW_AT_name("__int8_t")
    8364                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$5)
    8365                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  155

    8366                            .dwattr $C$DW$T$47, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8367                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x4a)
    8368                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x16)
    8369                    
    8370                    $C$DW$T$48      .dwtag  DW_TAG_typedef
    8371                            .dwattr $C$DW$T$48, DW_AT_name("__int_least8_t")
    8372                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$47)
    8373                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    8374                            .dwattr $C$DW$T$48, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8375                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x69)
    8376                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x12)
    8377                    
    8378                    $C$DW$T$49      .dwtag  DW_TAG_typedef
    8379                            .dwattr $C$DW$T$49, DW_AT_name("int_least8_t")
    8380                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$48)
    8381                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    8382                            .dwattr $C$DW$T$49, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8383                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x2a)
    8384                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x19)
    8385                    
    8386                    $C$DW$T$50      .dwtag  DW_TAG_typedef
    8387                            .dwattr $C$DW$T$50, DW_AT_name("int8_t")
    8388                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$47)
    8389                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    8390                            .dwattr $C$DW$T$50, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8391                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x25)
    8392                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x13)
    8393                    
    8394                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    8395                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    8396                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    8397                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    8398                    
    8399                    $C$DW$T$51      .dwtag  DW_TAG_typedef
    8400                            .dwattr $C$DW$T$51, DW_AT_name("__uint8_t")
    8401                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$6)
    8402                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    8403                            .dwattr $C$DW$T$51, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8404                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x4b)
    8405                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x18)
    8406                    
    8407                    $C$DW$T$52      .dwtag  DW_TAG_typedef
    8408                            .dwattr $C$DW$T$52, DW_AT_name("__sa_family_t")
    8409                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$51)
    8410                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    8411                            .dwattr $C$DW$T$52, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8412                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x47)
    8413                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x13)
    8414                    
    8415                    $C$DW$T$53      .dwtag  DW_TAG_typedef
    8416                            .dwattr $C$DW$T$53, DW_AT_name("__uint_least8_t")
    8417                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$51)
    8418                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    8419                            .dwattr $C$DW$T$53, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8420                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x7f)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  156

    8421                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x13)
    8422                    
    8423                    $C$DW$T$54      .dwtag  DW_TAG_typedef
    8424                            .dwattr $C$DW$T$54, DW_AT_name("uint_least8_t")
    8425                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$53)
    8426                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    8427                            .dwattr $C$DW$T$54, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8428                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x2f)
    8429                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x1a)
    8430                    
    8431                    $C$DW$T$55      .dwtag  DW_TAG_typedef
    8432                            .dwattr $C$DW$T$55, DW_AT_name("uint8_t")
    8433                            .dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$51)
    8434                            .dwattr $C$DW$T$55, DW_AT_language(DW_LANG_C)
    8435                            .dwattr $C$DW$T$55, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8436                            .dwattr $C$DW$T$55, DW_AT_decl_line(0x3b)
    8437                            .dwattr $C$DW$T$55, DW_AT_decl_column(0x14)
    8438                    
    8439                    
    8440                    $C$DW$T$56      .dwtag  DW_TAG_array_type
    8441                            .dwattr $C$DW$T$56, DW_AT_type(*$C$DW$T$55)
    8442                            .dwattr $C$DW$T$56, DW_AT_language(DW_LANG_C)
    8443                            .dwattr $C$DW$T$56, DW_AT_byte_size(0x03)
    8444                    $C$DW$234       .dwtag  DW_TAG_subrange_type
    8445                            .dwattr $C$DW$234, DW_AT_upper_bound(0x02)
    8446                    
    8447                            .dwendtag $C$DW$T$56
    8448                    
    8449                    $C$DW$T$58      .dwtag  DW_TAG_const_type
    8450                            .dwattr $C$DW$T$58, DW_AT_type(*$C$DW$T$55)
    8451                    
    8452                    
    8453                    $C$DW$T$59      .dwtag  DW_TAG_array_type
    8454                            .dwattr $C$DW$T$59, DW_AT_type(*$C$DW$T$58)
    8455                            .dwattr $C$DW$T$59, DW_AT_language(DW_LANG_C)
    8456                            .dwattr $C$DW$T$59, DW_AT_byte_size(0x0a)
    8457                    $C$DW$235       .dwtag  DW_TAG_subrange_type
    8458                            .dwattr $C$DW$235, DW_AT_upper_bound(0x09)
    8459                    
    8460                            .dwendtag $C$DW$T$59
    8461                    
    8462                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    8463                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    8464                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    8465                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    8466                    
    8467                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    8468                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    8469                            .dwattr $C$DW$T$8, DW_AT_name("short")
    8470                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    8471                    
    8472                    $C$DW$T$61      .dwtag  DW_TAG_typedef
    8473                            .dwattr $C$DW$T$61, DW_AT_name("__int16_t")
    8474                            .dwattr $C$DW$T$61, DW_AT_type(*$C$DW$T$8)
    8475                            .dwattr $C$DW$T$61, DW_AT_language(DW_LANG_C)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  157

    8476                            .dwattr $C$DW$T$61, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8477                            .dwattr $C$DW$T$61, DW_AT_decl_line(0x4c)
    8478                            .dwattr $C$DW$T$61, DW_AT_decl_column(0x11)
    8479                    
    8480                    $C$DW$T$62      .dwtag  DW_TAG_typedef
    8481                            .dwattr $C$DW$T$62, DW_AT_name("__int_least16_t")
    8482                            .dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$61)
    8483                            .dwattr $C$DW$T$62, DW_AT_language(DW_LANG_C)
    8484                            .dwattr $C$DW$T$62, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8485                            .dwattr $C$DW$T$62, DW_AT_decl_line(0x6a)
    8486                            .dwattr $C$DW$T$62, DW_AT_decl_column(0x13)
    8487                    
    8488                    $C$DW$T$63      .dwtag  DW_TAG_typedef
    8489                            .dwattr $C$DW$T$63, DW_AT_name("int_least16_t")
    8490                            .dwattr $C$DW$T$63, DW_AT_type(*$C$DW$T$62)
    8491                            .dwattr $C$DW$T$63, DW_AT_language(DW_LANG_C)
    8492                            .dwattr $C$DW$T$63, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8493                            .dwattr $C$DW$T$63, DW_AT_decl_line(0x2b)
    8494                            .dwattr $C$DW$T$63, DW_AT_decl_column(0x1a)
    8495                    
    8496                    $C$DW$T$64      .dwtag  DW_TAG_typedef
    8497                            .dwattr $C$DW$T$64, DW_AT_name("int16_t")
    8498                            .dwattr $C$DW$T$64, DW_AT_type(*$C$DW$T$61)
    8499                            .dwattr $C$DW$T$64, DW_AT_language(DW_LANG_C)
    8500                            .dwattr $C$DW$T$64, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8501                            .dwattr $C$DW$T$64, DW_AT_decl_line(0x2b)
    8502                            .dwattr $C$DW$T$64, DW_AT_decl_column(0x14)
    8503                    
    8504                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    8505                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    8506                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    8507                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    8508                    
    8509                    $C$DW$T$65      .dwtag  DW_TAG_typedef
    8510                            .dwattr $C$DW$T$65, DW_AT_name("___wchar_t")
    8511                            .dwattr $C$DW$T$65, DW_AT_type(*$C$DW$T$9)
    8512                            .dwattr $C$DW$T$65, DW_AT_language(DW_LANG_C)
    8513                            .dwattr $C$DW$T$65, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8514                            .dwattr $C$DW$T$65, DW_AT_decl_line(0x8b)
    8515                            .dwattr $C$DW$T$65, DW_AT_decl_column(0x1a)
    8516                    
    8517                    $C$DW$T$35      .dwtag  DW_TAG_typedef
    8518                            .dwattr $C$DW$T$35, DW_AT_name("__uint16_t")
    8519                            .dwattr $C$DW$T$35, DW_AT_type(*$C$DW$T$9)
    8520                            .dwattr $C$DW$T$35, DW_AT_language(DW_LANG_C)
    8521                            .dwattr $C$DW$T$35, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8522                            .dwattr $C$DW$T$35, DW_AT_decl_line(0x4d)
    8523                            .dwattr $C$DW$T$35, DW_AT_decl_column(0x19)
    8524                    
    8525                    $C$DW$T$66      .dwtag  DW_TAG_typedef
    8526                            .dwattr $C$DW$T$66, DW_AT_name("__mode_t")
    8527                            .dwattr $C$DW$T$66, DW_AT_type(*$C$DW$T$35)
    8528                            .dwattr $C$DW$T$66, DW_AT_language(DW_LANG_C)
    8529                            .dwattr $C$DW$T$66, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8530                            .dwattr $C$DW$T$66, DW_AT_decl_line(0x3a)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  158

    8531                            .dwattr $C$DW$T$66, DW_AT_decl_column(0x14)
    8532                    
    8533                    $C$DW$T$67      .dwtag  DW_TAG_typedef
    8534                            .dwattr $C$DW$T$67, DW_AT_name("__uint_least16_t")
    8535                            .dwattr $C$DW$T$67, DW_AT_type(*$C$DW$T$35)
    8536                            .dwattr $C$DW$T$67, DW_AT_language(DW_LANG_C)
    8537                            .dwattr $C$DW$T$67, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8538                            .dwattr $C$DW$T$67, DW_AT_decl_line(0x80)
    8539                            .dwattr $C$DW$T$67, DW_AT_decl_column(0x14)
    8540                    
    8541                    $C$DW$T$68      .dwtag  DW_TAG_typedef
    8542                            .dwattr $C$DW$T$68, DW_AT_name("__char16_t")
    8543                            .dwattr $C$DW$T$68, DW_AT_type(*$C$DW$T$67)
    8544                            .dwattr $C$DW$T$68, DW_AT_language(DW_LANG_C)
    8545                            .dwattr $C$DW$T$68, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8546                            .dwattr $C$DW$T$68, DW_AT_decl_line(0x71)
    8547                            .dwattr $C$DW$T$68, DW_AT_decl_column(0x1a)
    8548                    
    8549                    $C$DW$T$69      .dwtag  DW_TAG_typedef
    8550                            .dwattr $C$DW$T$69, DW_AT_name("uint_least16_t")
    8551                            .dwattr $C$DW$T$69, DW_AT_type(*$C$DW$T$67)
    8552                            .dwattr $C$DW$T$69, DW_AT_language(DW_LANG_C)
    8553                            .dwattr $C$DW$T$69, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8554                            .dwattr $C$DW$T$69, DW_AT_decl_line(0x30)
    8555                            .dwattr $C$DW$T$69, DW_AT_decl_column(0x1a)
    8556                    
    8557                    $C$DW$T$36      .dwtag  DW_TAG_typedef
    8558                            .dwattr $C$DW$T$36, DW_AT_name("uint16_t")
    8559                            .dwattr $C$DW$T$36, DW_AT_type(*$C$DW$T$35)
    8560                            .dwattr $C$DW$T$36, DW_AT_language(DW_LANG_C)
    8561                            .dwattr $C$DW$T$36, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8562                            .dwattr $C$DW$T$36, DW_AT_decl_line(0x41)
    8563                            .dwattr $C$DW$T$36, DW_AT_decl_column(0x15)
    8564                    
    8565                    $C$DW$T$70      .dwtag  DW_TAG_typedef
    8566                            .dwattr $C$DW$T$70, DW_AT_name("wchar_t")
    8567                            .dwattr $C$DW$T$70, DW_AT_type(*$C$DW$T$9)
    8568                            .dwattr $C$DW$T$70, DW_AT_language(DW_LANG_C)
    8569                            .dwattr $C$DW$T$70, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8570                            .dwattr $C$DW$T$70, DW_AT_decl_line(0x7b)
    8571                            .dwattr $C$DW$T$70, DW_AT_decl_column(0x1a)
    8572                    
    8573                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    8574                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    8575                            .dwattr $C$DW$T$10, DW_AT_name("int")
    8576                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    8577                    
    8578                    $C$DW$T$71      .dwtag  DW_TAG_typedef
    8579                            .dwattr $C$DW$T$71, DW_AT_name("_Mbstatet")
    8580                            .dwattr $C$DW$T$71, DW_AT_type(*$C$DW$T$10)
    8581                            .dwattr $C$DW$T$71, DW_AT_language(DW_LANG_C)
    8582                            .dwattr $C$DW$T$71, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8583                            .dwattr $C$DW$T$71, DW_AT_decl_line(0x8f)
    8584                            .dwattr $C$DW$T$71, DW_AT_decl_column(0x0d)
    8585                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  159

    8586                    $C$DW$T$72      .dwtag  DW_TAG_typedef
    8587                            .dwattr $C$DW$T$72, DW_AT_name("__mbstate_t")
    8588                            .dwattr $C$DW$T$72, DW_AT_type(*$C$DW$T$71)
    8589                            .dwattr $C$DW$T$72, DW_AT_language(DW_LANG_C)
    8590                            .dwattr $C$DW$T$72, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8591                            .dwattr $C$DW$T$72, DW_AT_decl_line(0x92)
    8592                            .dwattr $C$DW$T$72, DW_AT_decl_column(0x13)
    8593                    
    8594                    $C$DW$T$73      .dwtag  DW_TAG_typedef
    8595                            .dwattr $C$DW$T$73, DW_AT_name("__accmode_t")
    8596                            .dwattr $C$DW$T$73, DW_AT_type(*$C$DW$T$10)
    8597                            .dwattr $C$DW$T$73, DW_AT_language(DW_LANG_C)
    8598                            .dwattr $C$DW$T$73, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8599                            .dwattr $C$DW$T$73, DW_AT_decl_line(0x3b)
    8600                            .dwattr $C$DW$T$73, DW_AT_decl_column(0x0e)
    8601                    
    8602                    
    8603                    $C$DW$T$78      .dwtag  DW_TAG_array_type
    8604                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$10)
    8605                            .dwattr $C$DW$T$78, DW_AT_language(DW_LANG_C)
    8606                            .dwattr $C$DW$T$78, DW_AT_byte_size(0x190)
    8607                    $C$DW$236       .dwtag  DW_TAG_subrange_type
    8608                            .dwattr $C$DW$236, DW_AT_upper_bound(0x63)
    8609                    
    8610                            .dwendtag $C$DW$T$78
    8611                    
    8612                    
    8613                    $C$DW$T$80      .dwtag  DW_TAG_subroutine_type
    8614                            .dwattr $C$DW$T$80, DW_AT_type(*$C$DW$T$10)
    8615                            .dwattr $C$DW$T$80, DW_AT_language(DW_LANG_C)
    8616                    $C$DW$237       .dwtag  DW_TAG_formal_parameter
    8617                            .dwattr $C$DW$237, DW_AT_type(*$C$DW$T$46)
    8618                    
    8619                    $C$DW$238       .dwtag  DW_TAG_formal_parameter
    8620                            .dwattr $C$DW$238, DW_AT_type(*$C$DW$T$46)
    8621                    
    8622                            .dwendtag $C$DW$T$80
    8623                    
    8624                    $C$DW$T$81      .dwtag  DW_TAG_pointer_type
    8625                            .dwattr $C$DW$T$81, DW_AT_type(*$C$DW$T$80)
    8626                            .dwattr $C$DW$T$81, DW_AT_address_class(0x20)
    8627                    
    8628                    $C$DW$T$82      .dwtag  DW_TAG_typedef
    8629                            .dwattr $C$DW$T$82, DW_AT_name("__TI_compar_fn")
    8630                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$81)
    8631                            .dwattr $C$DW$T$82, DW_AT_language(DW_LANG_C)
    8632                            .dwattr $C$DW$T$82, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8633                            .dwattr $C$DW$T$82, DW_AT_decl_line(0xca)
    8634                            .dwattr $C$DW$T$82, DW_AT_decl_column(0x13)
    8635                    
    8636                    $C$DW$T$83      .dwtag  DW_TAG_typedef
    8637                            .dwattr $C$DW$T$83, DW_AT_name("__cpulevel_t")
    8638                            .dwattr $C$DW$T$83, DW_AT_type(*$C$DW$T$10)
    8639                            .dwattr $C$DW$T$83, DW_AT_language(DW_LANG_C)
    8640                            .dwattr $C$DW$T$83, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  160

    8641                            .dwattr $C$DW$T$83, DW_AT_decl_line(0x50)
    8642                            .dwattr $C$DW$T$83, DW_AT_decl_column(0x0e)
    8643                    
    8644                    $C$DW$T$84      .dwtag  DW_TAG_typedef
    8645                            .dwattr $C$DW$T$84, DW_AT_name("__cpusetid_t")
    8646                            .dwattr $C$DW$T$84, DW_AT_type(*$C$DW$T$10)
    8647                            .dwattr $C$DW$T$84, DW_AT_language(DW_LANG_C)
    8648                            .dwattr $C$DW$T$84, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8649                            .dwattr $C$DW$T$84, DW_AT_decl_line(0x51)
    8650                            .dwattr $C$DW$T$84, DW_AT_decl_column(0x0e)
    8651                    
    8652                    $C$DW$T$85      .dwtag  DW_TAG_typedef
    8653                            .dwattr $C$DW$T$85, DW_AT_name("__cpuwhich_t")
    8654                            .dwattr $C$DW$T$85, DW_AT_type(*$C$DW$T$10)
    8655                            .dwattr $C$DW$T$85, DW_AT_language(DW_LANG_C)
    8656                            .dwattr $C$DW$T$85, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8657                            .dwattr $C$DW$T$85, DW_AT_decl_line(0x4f)
    8658                            .dwattr $C$DW$T$85, DW_AT_decl_column(0x0e)
    8659                    
    8660                    $C$DW$T$86      .dwtag  DW_TAG_typedef
    8661                            .dwattr $C$DW$T$86, DW_AT_name("__ct_rune_t")
    8662                            .dwattr $C$DW$T$86, DW_AT_type(*$C$DW$T$10)
    8663                            .dwattr $C$DW$T$86, DW_AT_language(DW_LANG_C)
    8664                            .dwattr $C$DW$T$86, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8665                            .dwattr $C$DW$T$86, DW_AT_decl_line(0x69)
    8666                            .dwattr $C$DW$T$86, DW_AT_decl_column(0x0e)
    8667                    
    8668                    $C$DW$T$87      .dwtag  DW_TAG_typedef
    8669                            .dwattr $C$DW$T$87, DW_AT_name("__rune_t")
    8670                            .dwattr $C$DW$T$87, DW_AT_type(*$C$DW$T$86)
    8671                            .dwattr $C$DW$T$87, DW_AT_language(DW_LANG_C)
    8672                            .dwattr $C$DW$T$87, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8673                            .dwattr $C$DW$T$87, DW_AT_decl_line(0x6c)
    8674                            .dwattr $C$DW$T$87, DW_AT_decl_column(0x15)
    8675                    
    8676                    $C$DW$T$88      .dwtag  DW_TAG_typedef
    8677                            .dwattr $C$DW$T$88, DW_AT_name("__wint_t")
    8678                            .dwattr $C$DW$T$88, DW_AT_type(*$C$DW$T$86)
    8679                            .dwattr $C$DW$T$88, DW_AT_language(DW_LANG_C)
    8680                            .dwattr $C$DW$T$88, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8681                            .dwattr $C$DW$T$88, DW_AT_decl_line(0x6d)
    8682                            .dwattr $C$DW$T$88, DW_AT_decl_column(0x15)
    8683                    
    8684                    $C$DW$T$89      .dwtag  DW_TAG_typedef
    8685                            .dwattr $C$DW$T$89, DW_AT_name("__int32_t")
    8686                            .dwattr $C$DW$T$89, DW_AT_type(*$C$DW$T$10)
    8687                            .dwattr $C$DW$T$89, DW_AT_language(DW_LANG_C)
    8688                            .dwattr $C$DW$T$89, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8689                            .dwattr $C$DW$T$89, DW_AT_decl_line(0x4e)
    8690                            .dwattr $C$DW$T$89, DW_AT_decl_column(0x0f)
    8691                    
    8692                    $C$DW$T$90      .dwtag  DW_TAG_typedef
    8693                            .dwattr $C$DW$T$90, DW_AT_name("__blksize_t")
    8694                            .dwattr $C$DW$T$90, DW_AT_type(*$C$DW$T$89)
    8695                            .dwattr $C$DW$T$90, DW_AT_language(DW_LANG_C)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  161

    8696                            .dwattr $C$DW$T$90, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8697                            .dwattr $C$DW$T$90, DW_AT_decl_line(0x2f)
    8698                            .dwattr $C$DW$T$90, DW_AT_decl_column(0x13)
    8699                    
    8700                    $C$DW$T$91      .dwtag  DW_TAG_typedef
    8701                            .dwattr $C$DW$T$91, DW_AT_name("__clockid_t")
    8702                            .dwattr $C$DW$T$91, DW_AT_type(*$C$DW$T$89)
    8703                            .dwattr $C$DW$T$91, DW_AT_language(DW_LANG_C)
    8704                            .dwattr $C$DW$T$91, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8705                            .dwattr $C$DW$T$91, DW_AT_decl_line(0x31)
    8706                            .dwattr $C$DW$T$91, DW_AT_decl_column(0x13)
    8707                    
    8708                    $C$DW$T$92      .dwtag  DW_TAG_typedef
    8709                            .dwattr $C$DW$T$92, DW_AT_name("__critical_t")
    8710                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$89)
    8711                            .dwattr $C$DW$T$92, DW_AT_language(DW_LANG_C)
    8712                            .dwattr $C$DW$T$92, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8713                            .dwattr $C$DW$T$92, DW_AT_decl_line(0x5f)
    8714                            .dwattr $C$DW$T$92, DW_AT_decl_column(0x13)
    8715                    
    8716                    $C$DW$T$93      .dwtag  DW_TAG_typedef
    8717                            .dwattr $C$DW$T$93, DW_AT_name("__int_fast16_t")
    8718                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$89)
    8719                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    8720                            .dwattr $C$DW$T$93, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8721                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x66)
    8722                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x13)
    8723                    
    8724                    $C$DW$T$94      .dwtag  DW_TAG_typedef
    8725                            .dwattr $C$DW$T$94, DW_AT_name("int_fast16_t")
    8726                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$93)
    8727                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
    8728                            .dwattr $C$DW$T$94, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8729                            .dwattr $C$DW$T$94, DW_AT_decl_line(0x35)
    8730                            .dwattr $C$DW$T$94, DW_AT_decl_column(0x19)
    8731                    
    8732                    $C$DW$T$95      .dwtag  DW_TAG_typedef
    8733                            .dwattr $C$DW$T$95, DW_AT_name("__int_fast32_t")
    8734                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$89)
    8735                            .dwattr $C$DW$T$95, DW_AT_language(DW_LANG_C)
    8736                            .dwattr $C$DW$T$95, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8737                            .dwattr $C$DW$T$95, DW_AT_decl_line(0x67)
    8738                            .dwattr $C$DW$T$95, DW_AT_decl_column(0x13)
    8739                    
    8740                    $C$DW$T$96      .dwtag  DW_TAG_typedef
    8741                            .dwattr $C$DW$T$96, DW_AT_name("int_fast32_t")
    8742                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$95)
    8743                            .dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
    8744                            .dwattr $C$DW$T$96, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8745                            .dwattr $C$DW$T$96, DW_AT_decl_line(0x36)
    8746                            .dwattr $C$DW$T$96, DW_AT_decl_column(0x19)
    8747                    
    8748                    $C$DW$T$97      .dwtag  DW_TAG_typedef
    8749                            .dwattr $C$DW$T$97, DW_AT_name("__int_fast8_t")
    8750                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$89)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  162

    8751                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    8752                            .dwattr $C$DW$T$97, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8753                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x65)
    8754                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x13)
    8755                    
    8756                    $C$DW$T$98      .dwtag  DW_TAG_typedef
    8757                            .dwattr $C$DW$T$98, DW_AT_name("int_fast8_t")
    8758                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$97)
    8759                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    8760                            .dwattr $C$DW$T$98, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8761                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x34)
    8762                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x18)
    8763                    
    8764                    $C$DW$T$99      .dwtag  DW_TAG_typedef
    8765                            .dwattr $C$DW$T$99, DW_AT_name("__int_least32_t")
    8766                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$89)
    8767                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
    8768                            .dwattr $C$DW$T$99, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8769                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x6b)
    8770                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x13)
    8771                    
    8772                    $C$DW$T$100     .dwtag  DW_TAG_typedef
    8773                            .dwattr $C$DW$T$100, DW_AT_name("int_least32_t")
    8774                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$99)
    8775                            .dwattr $C$DW$T$100, DW_AT_language(DW_LANG_C)
    8776                            .dwattr $C$DW$T$100, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8777                            .dwattr $C$DW$T$100, DW_AT_decl_line(0x2c)
    8778                            .dwattr $C$DW$T$100, DW_AT_decl_column(0x1a)
    8779                    
    8780                    $C$DW$T$101     .dwtag  DW_TAG_typedef
    8781                            .dwattr $C$DW$T$101, DW_AT_name("__intfptr_t")
    8782                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$89)
    8783                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    8784                            .dwattr $C$DW$T$101, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8785                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x62)
    8786                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x13)
    8787                    
    8788                    $C$DW$T$102     .dwtag  DW_TAG_typedef
    8789                            .dwattr $C$DW$T$102, DW_AT_name("__intptr_t")
    8790                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$89)
    8791                            .dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
    8792                            .dwattr $C$DW$T$102, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8793                            .dwattr $C$DW$T$102, DW_AT_decl_line(0x64)
    8794                            .dwattr $C$DW$T$102, DW_AT_decl_column(0x13)
    8795                    
    8796                    $C$DW$T$103     .dwtag  DW_TAG_typedef
    8797                            .dwattr $C$DW$T$103, DW_AT_name("intptr_t")
    8798                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$102)
    8799                            .dwattr $C$DW$T$103, DW_AT_language(DW_LANG_C)
    8800                            .dwattr $C$DW$T$103, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8801                            .dwattr $C$DW$T$103, DW_AT_decl_line(0x50)
    8802                            .dwattr $C$DW$T$103, DW_AT_decl_column(0x15)
    8803                    
    8804                    $C$DW$T$104     .dwtag  DW_TAG_typedef
    8805                            .dwattr $C$DW$T$104, DW_AT_name("__lwpid_t")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  163

    8806                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$89)
    8807                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
    8808                            .dwattr $C$DW$T$104, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8809                            .dwattr $C$DW$T$104, DW_AT_decl_line(0x39)
    8810                            .dwattr $C$DW$T$104, DW_AT_decl_column(0x13)
    8811                    
    8812                    $C$DW$T$105     .dwtag  DW_TAG_typedef
    8813                            .dwattr $C$DW$T$105, DW_AT_name("__pid_t")
    8814                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$89)
    8815                            .dwattr $C$DW$T$105, DW_AT_language(DW_LANG_C)
    8816                            .dwattr $C$DW$T$105, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8817                            .dwattr $C$DW$T$105, DW_AT_decl_line(0x40)
    8818                            .dwattr $C$DW$T$105, DW_AT_decl_column(0x13)
    8819                    
    8820                    $C$DW$T$106     .dwtag  DW_TAG_typedef
    8821                            .dwattr $C$DW$T$106, DW_AT_name("__ptrdiff_t")
    8822                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$89)
    8823                            .dwattr $C$DW$T$106, DW_AT_language(DW_LANG_C)
    8824                            .dwattr $C$DW$T$106, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8825                            .dwattr $C$DW$T$106, DW_AT_decl_line(0x6d)
    8826                            .dwattr $C$DW$T$106, DW_AT_decl_column(0x13)
    8827                    
    8828                    $C$DW$T$107     .dwtag  DW_TAG_typedef
    8829                            .dwattr $C$DW$T$107, DW_AT_name("__register_t")
    8830                            .dwattr $C$DW$T$107, DW_AT_type(*$C$DW$T$89)
    8831                            .dwattr $C$DW$T$107, DW_AT_language(DW_LANG_C)
    8832                            .dwattr $C$DW$T$107, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8833                            .dwattr $C$DW$T$107, DW_AT_decl_line(0x6e)
    8834                            .dwattr $C$DW$T$107, DW_AT_decl_column(0x13)
    8835                    
    8836                    $C$DW$T$108     .dwtag  DW_TAG_typedef
    8837                            .dwattr $C$DW$T$108, DW_AT_name("__segsz_t")
    8838                            .dwattr $C$DW$T$108, DW_AT_type(*$C$DW$T$89)
    8839                            .dwattr $C$DW$T$108, DW_AT_language(DW_LANG_C)
    8840                            .dwattr $C$DW$T$108, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8841                            .dwattr $C$DW$T$108, DW_AT_decl_line(0x6f)
    8842                            .dwattr $C$DW$T$108, DW_AT_decl_column(0x13)
    8843                    
    8844                    $C$DW$T$109     .dwtag  DW_TAG_typedef
    8845                            .dwattr $C$DW$T$109, DW_AT_name("__ssize_t")
    8846                            .dwattr $C$DW$T$109, DW_AT_type(*$C$DW$T$89)
    8847                            .dwattr $C$DW$T$109, DW_AT_language(DW_LANG_C)
    8848                            .dwattr $C$DW$T$109, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8849                            .dwattr $C$DW$T$109, DW_AT_decl_line(0x71)
    8850                            .dwattr $C$DW$T$109, DW_AT_decl_column(0x13)
    8851                    
    8852                    $C$DW$T$110     .dwtag  DW_TAG_typedef
    8853                            .dwattr $C$DW$T$110, DW_AT_name("int32_t")
    8854                            .dwattr $C$DW$T$110, DW_AT_type(*$C$DW$T$89)
    8855                            .dwattr $C$DW$T$110, DW_AT_language(DW_LANG_C)
    8856                            .dwattr $C$DW$T$110, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8857                            .dwattr $C$DW$T$110, DW_AT_decl_line(0x30)
    8858                            .dwattr $C$DW$T$110, DW_AT_decl_column(0x14)
    8859                    
    8860                    $C$DW$T$111     .dwtag  DW_TAG_typedef
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  164

    8861                            .dwattr $C$DW$T$111, DW_AT_name("__nl_item")
    8862                            .dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$10)
    8863                            .dwattr $C$DW$T$111, DW_AT_language(DW_LANG_C)
    8864                            .dwattr $C$DW$T$111, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8865                            .dwattr $C$DW$T$111, DW_AT_decl_line(0x3c)
    8866                            .dwattr $C$DW$T$111, DW_AT_decl_column(0x0e)
    8867                    
    8868                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    8869                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    8870                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    8871                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    8872                    
    8873                    $C$DW$T$39      .dwtag  DW_TAG_typedef
    8874                            .dwattr $C$DW$T$39, DW_AT_name("__uint32_t")
    8875                            .dwattr $C$DW$T$39, DW_AT_type(*$C$DW$T$11)
    8876                            .dwattr $C$DW$T$39, DW_AT_language(DW_LANG_C)
    8877                            .dwattr $C$DW$T$39, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8878                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x4f)
    8879                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x17)
    8880                    
    8881                    $C$DW$T$112     .dwtag  DW_TAG_typedef
    8882                            .dwattr $C$DW$T$112, DW_AT_name("__clock_t")
    8883                            .dwattr $C$DW$T$112, DW_AT_type(*$C$DW$T$39)
    8884                            .dwattr $C$DW$T$112, DW_AT_language(DW_LANG_C)
    8885                            .dwattr $C$DW$T$112, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8886                            .dwattr $C$DW$T$112, DW_AT_decl_line(0x5e)
    8887                            .dwattr $C$DW$T$112, DW_AT_decl_column(0x14)
    8888                    
    8889                    $C$DW$T$113     .dwtag  DW_TAG_typedef
    8890                            .dwattr $C$DW$T$113, DW_AT_name("__fflags_t")
    8891                            .dwattr $C$DW$T$113, DW_AT_type(*$C$DW$T$39)
    8892                            .dwattr $C$DW$T$113, DW_AT_language(DW_LANG_C)
    8893                            .dwattr $C$DW$T$113, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8894                            .dwattr $C$DW$T$113, DW_AT_decl_line(0x32)
    8895                            .dwattr $C$DW$T$113, DW_AT_decl_column(0x14)
    8896                    
    8897                    $C$DW$T$114     .dwtag  DW_TAG_typedef
    8898                            .dwattr $C$DW$T$114, DW_AT_name("__fixpt_t")
    8899                            .dwattr $C$DW$T$114, DW_AT_type(*$C$DW$T$39)
    8900                            .dwattr $C$DW$T$114, DW_AT_language(DW_LANG_C)
    8901                            .dwattr $C$DW$T$114, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8902                            .dwattr $C$DW$T$114, DW_AT_decl_line(0x81)
    8903                            .dwattr $C$DW$T$114, DW_AT_decl_column(0x14)
    8904                    
    8905                    $C$DW$T$115     .dwtag  DW_TAG_typedef
    8906                            .dwattr $C$DW$T$115, DW_AT_name("__gid_t")
    8907                            .dwattr $C$DW$T$115, DW_AT_type(*$C$DW$T$39)
    8908                            .dwattr $C$DW$T$115, DW_AT_language(DW_LANG_C)
    8909                            .dwattr $C$DW$T$115, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8910                            .dwattr $C$DW$T$115, DW_AT_decl_line(0x35)
    8911                            .dwattr $C$DW$T$115, DW_AT_decl_column(0x14)
    8912                    
    8913                    $C$DW$T$116     .dwtag  DW_TAG_typedef
    8914                            .dwattr $C$DW$T$116, DW_AT_name("__size_t")
    8915                            .dwattr $C$DW$T$116, DW_AT_type(*$C$DW$T$39)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  165

    8916                            .dwattr $C$DW$T$116, DW_AT_language(DW_LANG_C)
    8917                            .dwattr $C$DW$T$116, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8918                            .dwattr $C$DW$T$116, DW_AT_decl_line(0x70)
    8919                            .dwattr $C$DW$T$116, DW_AT_decl_column(0x14)
    8920                    
    8921                    $C$DW$T$117     .dwtag  DW_TAG_typedef
    8922                            .dwattr $C$DW$T$117, DW_AT_name("__socklen_t")
    8923                            .dwattr $C$DW$T$117, DW_AT_type(*$C$DW$T$39)
    8924                            .dwattr $C$DW$T$117, DW_AT_language(DW_LANG_C)
    8925                            .dwattr $C$DW$T$117, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8926                            .dwattr $C$DW$T$117, DW_AT_decl_line(0x49)
    8927                            .dwattr $C$DW$T$117, DW_AT_decl_column(0x14)
    8928                    
    8929                    $C$DW$T$118     .dwtag  DW_TAG_typedef
    8930                            .dwattr $C$DW$T$118, DW_AT_name("__time_t")
    8931                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$39)
    8932                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    8933                            .dwattr $C$DW$T$118, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8934                            .dwattr $C$DW$T$118, DW_AT_decl_line(0x76)
    8935                            .dwattr $C$DW$T$118, DW_AT_decl_column(0x19)
    8936                    
    8937                    $C$DW$T$119     .dwtag  DW_TAG_typedef
    8938                            .dwattr $C$DW$T$119, DW_AT_name("__u_register_t")
    8939                            .dwattr $C$DW$T$119, DW_AT_type(*$C$DW$T$39)
    8940                            .dwattr $C$DW$T$119, DW_AT_language(DW_LANG_C)
    8941                            .dwattr $C$DW$T$119, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8942                            .dwattr $C$DW$T$119, DW_AT_decl_line(0x83)
    8943                            .dwattr $C$DW$T$119, DW_AT_decl_column(0x14)
    8944                    
    8945                    $C$DW$T$120     .dwtag  DW_TAG_typedef
    8946                            .dwattr $C$DW$T$120, DW_AT_name("__uid_t")
    8947                            .dwattr $C$DW$T$120, DW_AT_type(*$C$DW$T$39)
    8948                            .dwattr $C$DW$T$120, DW_AT_language(DW_LANG_C)
    8949                            .dwattr $C$DW$T$120, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8950                            .dwattr $C$DW$T$120, DW_AT_decl_line(0x4d)
    8951                            .dwattr $C$DW$T$120, DW_AT_decl_column(0x14)
    8952                    
    8953                    $C$DW$T$121     .dwtag  DW_TAG_typedef
    8954                            .dwattr $C$DW$T$121, DW_AT_name("__uint_fast16_t")
    8955                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$39)
    8956                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
    8957                            .dwattr $C$DW$T$121, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8958                            .dwattr $C$DW$T$121, DW_AT_decl_line(0x7c)
    8959                            .dwattr $C$DW$T$121, DW_AT_decl_column(0x14)
    8960                    
    8961                    $C$DW$T$122     .dwtag  DW_TAG_typedef
    8962                            .dwattr $C$DW$T$122, DW_AT_name("uint_fast16_t")
    8963                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$121)
    8964                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    8965                            .dwattr $C$DW$T$122, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8966                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x3a)
    8967                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x1a)
    8968                    
    8969                    $C$DW$T$123     .dwtag  DW_TAG_typedef
    8970                            .dwattr $C$DW$T$123, DW_AT_name("__uint_fast32_t")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  166

    8971                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$39)
    8972                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    8973                            .dwattr $C$DW$T$123, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8974                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x7d)
    8975                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x14)
    8976                    
    8977                    $C$DW$T$124     .dwtag  DW_TAG_typedef
    8978                            .dwattr $C$DW$T$124, DW_AT_name("uint_fast32_t")
    8979                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$123)
    8980                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    8981                            .dwattr $C$DW$T$124, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8982                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x3b)
    8983                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x1a)
    8984                    
    8985                    $C$DW$T$125     .dwtag  DW_TAG_typedef
    8986                            .dwattr $C$DW$T$125, DW_AT_name("__uint_fast8_t")
    8987                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$39)
    8988                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    8989                            .dwattr $C$DW$T$125, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8990                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x7b)
    8991                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x14)
    8992                    
    8993                    $C$DW$T$126     .dwtag  DW_TAG_typedef
    8994                            .dwattr $C$DW$T$126, DW_AT_name("uint_fast8_t")
    8995                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$125)
    8996                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    8997                            .dwattr $C$DW$T$126, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8998                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x39)
    8999                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x19)
    9000                    
    9001                    $C$DW$T$127     .dwtag  DW_TAG_typedef
    9002                            .dwattr $C$DW$T$127, DW_AT_name("__uint_least32_t")
    9003                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$39)
    9004                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    9005                            .dwattr $C$DW$T$127, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9006                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x81)
    9007                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x14)
    9008                    
    9009                    $C$DW$T$128     .dwtag  DW_TAG_typedef
    9010                            .dwattr $C$DW$T$128, DW_AT_name("__char32_t")
    9011                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$127)
    9012                            .dwattr $C$DW$T$128, DW_AT_language(DW_LANG_C)
    9013                            .dwattr $C$DW$T$128, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9014                            .dwattr $C$DW$T$128, DW_AT_decl_line(0x72)
    9015                            .dwattr $C$DW$T$128, DW_AT_decl_column(0x1a)
    9016                    
    9017                    $C$DW$T$129     .dwtag  DW_TAG_typedef
    9018                            .dwattr $C$DW$T$129, DW_AT_name("uint_least32_t")
    9019                            .dwattr $C$DW$T$129, DW_AT_type(*$C$DW$T$127)
    9020                            .dwattr $C$DW$T$129, DW_AT_language(DW_LANG_C)
    9021                            .dwattr $C$DW$T$129, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9022                            .dwattr $C$DW$T$129, DW_AT_decl_line(0x31)
    9023                            .dwattr $C$DW$T$129, DW_AT_decl_column(0x1a)
    9024                    
    9025                    $C$DW$T$130     .dwtag  DW_TAG_typedef
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  167

    9026                            .dwattr $C$DW$T$130, DW_AT_name("__uintfptr_t")
    9027                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$39)
    9028                            .dwattr $C$DW$T$130, DW_AT_language(DW_LANG_C)
    9029                            .dwattr $C$DW$T$130, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9030                            .dwattr $C$DW$T$130, DW_AT_decl_line(0x78)
    9031                            .dwattr $C$DW$T$130, DW_AT_decl_column(0x14)
    9032                    
    9033                    $C$DW$T$131     .dwtag  DW_TAG_typedef
    9034                            .dwattr $C$DW$T$131, DW_AT_name("__uintptr_t")
    9035                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$39)
    9036                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    9037                            .dwattr $C$DW$T$131, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9038                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x7a)
    9039                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x14)
    9040                    
    9041                    $C$DW$T$132     .dwtag  DW_TAG_typedef
    9042                            .dwattr $C$DW$T$132, DW_AT_name("uintptr_t")
    9043                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$131)
    9044                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    9045                            .dwattr $C$DW$T$132, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9046                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x54)
    9047                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x16)
    9048                    
    9049                    $C$DW$T$133     .dwtag  DW_TAG_typedef
    9050                            .dwattr $C$DW$T$133, DW_AT_name("__vm_offset_t")
    9051                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$39)
    9052                            .dwattr $C$DW$T$133, DW_AT_language(DW_LANG_C)
    9053                            .dwattr $C$DW$T$133, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9054                            .dwattr $C$DW$T$133, DW_AT_decl_line(0x84)
    9055                            .dwattr $C$DW$T$133, DW_AT_decl_column(0x14)
    9056                    
    9057                    $C$DW$T$134     .dwtag  DW_TAG_typedef
    9058                            .dwattr $C$DW$T$134, DW_AT_name("__vm_paddr_t")
    9059                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$39)
    9060                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    9061                            .dwattr $C$DW$T$134, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9062                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x85)
    9063                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x14)
    9064                    
    9065                    $C$DW$T$135     .dwtag  DW_TAG_typedef
    9066                            .dwattr $C$DW$T$135, DW_AT_name("__vm_size_t")
    9067                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$39)
    9068                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    9069                            .dwattr $C$DW$T$135, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9070                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x86)
    9071                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x14)
    9072                    
    9073                    $C$DW$T$40      .dwtag  DW_TAG_typedef
    9074                            .dwattr $C$DW$T$40, DW_AT_name("uint32_t")
    9075                            .dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$39)
    9076                            .dwattr $C$DW$T$40, DW_AT_language(DW_LANG_C)
    9077                            .dwattr $C$DW$T$40, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    9078                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x46)
    9079                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x15)
    9080                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  168

    9081                    $C$DW$T$138     .dwtag  DW_TAG_typedef
    9082                            .dwattr $C$DW$T$138, DW_AT_name("__useconds_t")
    9083                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$11)
    9084                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    9085                            .dwattr $C$DW$T$138, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9086                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x4e)
    9087                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x16)
    9088                    
    9089                    $C$DW$T$139     .dwtag  DW_TAG_typedef
    9090                            .dwattr $C$DW$T$139, DW_AT_name("size_t")
    9091                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$11)
    9092                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    9093                            .dwattr $C$DW$T$139, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9094                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x71)
    9095                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x19)
    9096                    
    9097                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    9098                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    9099                            .dwattr $C$DW$T$12, DW_AT_name("long")
    9100                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x04)
    9101                    
    9102                    $C$DW$T$140     .dwtag  DW_TAG_typedef
    9103                            .dwattr $C$DW$T$140, DW_AT_name("__key_t")
    9104                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$12)
    9105                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    9106                            .dwattr $C$DW$T$140, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9107                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x38)
    9108                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x0f)
    9109                    
    9110                    $C$DW$T$141     .dwtag  DW_TAG_typedef
    9111                            .dwattr $C$DW$T$141, DW_AT_name("__suseconds_t")
    9112                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$12)
    9113                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    9114                            .dwattr $C$DW$T$141, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9115                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x4a)
    9116                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x0f)
    9117                    
    9118                    $C$DW$T$142     .dwtag  DW_TAG_typedef
    9119                            .dwattr $C$DW$T$142, DW_AT_name("_off_t")
    9120                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$12)
    9121                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    9122                            .dwattr $C$DW$T$142, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9123                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x9d)
    9124                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x0e)
    9125                    
    9126                    $C$DW$T$143     .dwtag  DW_TAG_typedef
    9127                            .dwattr $C$DW$T$143, DW_AT_name("__off_t")
    9128                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$142)
    9129                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    9130                            .dwattr $C$DW$T$143, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9131                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x3e)
    9132                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x18)
    9133                    
    9134                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    9135                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  169

    9136                            .dwattr $C$DW$T$13, DW_AT_name("unsigned long")
    9137                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x04)
    9138                    
    9139                    $C$DW$T$144     .dwtag  DW_TAG_volatile_type
    9140                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$13)
    9141                    
    9142                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    9143                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    9144                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    9145                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    9146                    
    9147                    $C$DW$T$145     .dwtag  DW_TAG_typedef
    9148                            .dwattr $C$DW$T$145, DW_AT_name("__int64_t")
    9149                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$14)
    9150                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    9151                            .dwattr $C$DW$T$145, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9152                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x54)
    9153                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x14)
    9154                    
    9155                    $C$DW$T$146     .dwtag  DW_TAG_typedef
    9156                            .dwattr $C$DW$T$146, DW_AT_name("__blkcnt_t")
    9157                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$145)
    9158                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    9159                            .dwattr $C$DW$T$146, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9160                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x30)
    9161                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x13)
    9162                    
    9163                    $C$DW$T$147     .dwtag  DW_TAG_typedef
    9164                            .dwattr $C$DW$T$147, DW_AT_name("__id_t")
    9165                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$145)
    9166                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    9167                            .dwattr $C$DW$T$147, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9168                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x36)
    9169                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x13)
    9170                    
    9171                    $C$DW$T$148     .dwtag  DW_TAG_typedef
    9172                            .dwattr $C$DW$T$148, DW_AT_name("__int_fast64_t")
    9173                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$145)
    9174                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    9175                            .dwattr $C$DW$T$148, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9176                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x68)
    9177                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x13)
    9178                    
    9179                    $C$DW$T$149     .dwtag  DW_TAG_typedef
    9180                            .dwattr $C$DW$T$149, DW_AT_name("int_fast64_t")
    9181                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$148)
    9182                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    9183                            .dwattr $C$DW$T$149, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9184                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x37)
    9185                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x19)
    9186                    
    9187                    $C$DW$T$150     .dwtag  DW_TAG_typedef
    9188                            .dwattr $C$DW$T$150, DW_AT_name("__int_least64_t")
    9189                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$145)
    9190                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  170

    9191                            .dwattr $C$DW$T$150, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9192                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x6c)
    9193                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x13)
    9194                    
    9195                    $C$DW$T$151     .dwtag  DW_TAG_typedef
    9196                            .dwattr $C$DW$T$151, DW_AT_name("int_least64_t")
    9197                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$150)
    9198                            .dwattr $C$DW$T$151, DW_AT_language(DW_LANG_C)
    9199                            .dwattr $C$DW$T$151, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9200                            .dwattr $C$DW$T$151, DW_AT_decl_line(0x2d)
    9201                            .dwattr $C$DW$T$151, DW_AT_decl_column(0x1a)
    9202                    
    9203                    $C$DW$T$152     .dwtag  DW_TAG_typedef
    9204                            .dwattr $C$DW$T$152, DW_AT_name("__intmax_t")
    9205                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$145)
    9206                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    9207                            .dwattr $C$DW$T$152, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9208                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x63)
    9209                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x13)
    9210                    
    9211                    $C$DW$T$153     .dwtag  DW_TAG_typedef
    9212                            .dwattr $C$DW$T$153, DW_AT_name("intmax_t")
    9213                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$152)
    9214                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    9215                            .dwattr $C$DW$T$153, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9216                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x58)
    9217                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x15)
    9218                    
    9219                    $C$DW$T$154     .dwtag  DW_TAG_typedef
    9220                            .dwattr $C$DW$T$154, DW_AT_name("__off64_t")
    9221                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$145)
    9222                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
    9223                            .dwattr $C$DW$T$154, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9224                            .dwattr $C$DW$T$154, DW_AT_decl_line(0x3f)
    9225                            .dwattr $C$DW$T$154, DW_AT_decl_column(0x13)
    9226                    
    9227                    $C$DW$T$155     .dwtag  DW_TAG_typedef
    9228                            .dwattr $C$DW$T$155, DW_AT_name("__rlim_t")
    9229                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$145)
    9230                            .dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
    9231                            .dwattr $C$DW$T$155, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9232                            .dwattr $C$DW$T$155, DW_AT_decl_line(0x41)
    9233                            .dwattr $C$DW$T$155, DW_AT_decl_column(0x13)
    9234                    
    9235                    $C$DW$T$156     .dwtag  DW_TAG_typedef
    9236                            .dwattr $C$DW$T$156, DW_AT_name("int64_t")
    9237                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$145)
    9238                            .dwattr $C$DW$T$156, DW_AT_language(DW_LANG_C)
    9239                            .dwattr $C$DW$T$156, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9240                            .dwattr $C$DW$T$156, DW_AT_decl_line(0x35)
    9241                            .dwattr $C$DW$T$156, DW_AT_decl_column(0x14)
    9242                    
    9243                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    9244                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    9245                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  171

    9246                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    9247                    
    9248                    $C$DW$T$157     .dwtag  DW_TAG_typedef
    9249                            .dwattr $C$DW$T$157, DW_AT_name("__uint64_t")
    9250                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$15)
    9251                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    9252                            .dwattr $C$DW$T$157, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9253                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x59)
    9254                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x1c)
    9255                    
    9256                    $C$DW$T$158     .dwtag  DW_TAG_typedef
    9257                            .dwattr $C$DW$T$158, DW_AT_name("__dev_t")
    9258                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$157)
    9259                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    9260                            .dwattr $C$DW$T$158, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9261                            .dwattr $C$DW$T$158, DW_AT_decl_line(0x7f)
    9262                            .dwattr $C$DW$T$158, DW_AT_decl_column(0x14)
    9263                    
    9264                    $C$DW$T$159     .dwtag  DW_TAG_typedef
    9265                            .dwattr $C$DW$T$159, DW_AT_name("__fsblkcnt_t")
    9266                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$157)
    9267                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    9268                            .dwattr $C$DW$T$159, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9269                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x33)
    9270                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x14)
    9271                    
    9272                    $C$DW$T$160     .dwtag  DW_TAG_typedef
    9273                            .dwattr $C$DW$T$160, DW_AT_name("__fsfilcnt_t")
    9274                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$157)
    9275                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    9276                            .dwattr $C$DW$T$160, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9277                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x34)
    9278                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x14)
    9279                    
    9280                    $C$DW$T$161     .dwtag  DW_TAG_typedef
    9281                            .dwattr $C$DW$T$161, DW_AT_name("__ino_t")
    9282                            .dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$157)
    9283                            .dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
    9284                            .dwattr $C$DW$T$161, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9285                            .dwattr $C$DW$T$161, DW_AT_decl_line(0x37)
    9286                            .dwattr $C$DW$T$161, DW_AT_decl_column(0x14)
    9287                    
    9288                    $C$DW$T$162     .dwtag  DW_TAG_typedef
    9289                            .dwattr $C$DW$T$162, DW_AT_name("__nlink_t")
    9290                            .dwattr $C$DW$T$162, DW_AT_type(*$C$DW$T$157)
    9291                            .dwattr $C$DW$T$162, DW_AT_language(DW_LANG_C)
    9292                            .dwattr $C$DW$T$162, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9293                            .dwattr $C$DW$T$162, DW_AT_decl_line(0x3d)
    9294                            .dwattr $C$DW$T$162, DW_AT_decl_column(0x14)
    9295                    
    9296                    $C$DW$T$163     .dwtag  DW_TAG_typedef
    9297                            .dwattr $C$DW$T$163, DW_AT_name("__uint_fast64_t")
    9298                            .dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$157)
    9299                            .dwattr $C$DW$T$163, DW_AT_language(DW_LANG_C)
    9300                            .dwattr $C$DW$T$163, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  172

    9301                            .dwattr $C$DW$T$163, DW_AT_decl_line(0x7e)
    9302                            .dwattr $C$DW$T$163, DW_AT_decl_column(0x14)
    9303                    
    9304                    $C$DW$T$164     .dwtag  DW_TAG_typedef
    9305                            .dwattr $C$DW$T$164, DW_AT_name("uint_fast64_t")
    9306                            .dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$163)
    9307                            .dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
    9308                            .dwattr $C$DW$T$164, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9309                            .dwattr $C$DW$T$164, DW_AT_decl_line(0x3c)
    9310                            .dwattr $C$DW$T$164, DW_AT_decl_column(0x1a)
    9311                    
    9312                    $C$DW$T$165     .dwtag  DW_TAG_typedef
    9313                            .dwattr $C$DW$T$165, DW_AT_name("__uint_least64_t")
    9314                            .dwattr $C$DW$T$165, DW_AT_type(*$C$DW$T$157)
    9315                            .dwattr $C$DW$T$165, DW_AT_language(DW_LANG_C)
    9316                            .dwattr $C$DW$T$165, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9317                            .dwattr $C$DW$T$165, DW_AT_decl_line(0x82)
    9318                            .dwattr $C$DW$T$165, DW_AT_decl_column(0x14)
    9319                    
    9320                    $C$DW$T$166     .dwtag  DW_TAG_typedef
    9321                            .dwattr $C$DW$T$166, DW_AT_name("uint_least64_t")
    9322                            .dwattr $C$DW$T$166, DW_AT_type(*$C$DW$T$165)
    9323                            .dwattr $C$DW$T$166, DW_AT_language(DW_LANG_C)
    9324                            .dwattr $C$DW$T$166, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9325                            .dwattr $C$DW$T$166, DW_AT_decl_line(0x32)
    9326                            .dwattr $C$DW$T$166, DW_AT_decl_column(0x1a)
    9327                    
    9328                    $C$DW$T$167     .dwtag  DW_TAG_typedef
    9329                            .dwattr $C$DW$T$167, DW_AT_name("__uintmax_t")
    9330                            .dwattr $C$DW$T$167, DW_AT_type(*$C$DW$T$157)
    9331                            .dwattr $C$DW$T$167, DW_AT_language(DW_LANG_C)
    9332                            .dwattr $C$DW$T$167, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9333                            .dwattr $C$DW$T$167, DW_AT_decl_line(0x79)
    9334                            .dwattr $C$DW$T$167, DW_AT_decl_column(0x14)
    9335                    
    9336                    $C$DW$T$168     .dwtag  DW_TAG_typedef
    9337                            .dwattr $C$DW$T$168, DW_AT_name("__rman_res_t")
    9338                            .dwattr $C$DW$T$168, DW_AT_type(*$C$DW$T$167)
    9339                            .dwattr $C$DW$T$168, DW_AT_language(DW_LANG_C)
    9340                            .dwattr $C$DW$T$168, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9341                            .dwattr $C$DW$T$168, DW_AT_decl_line(0x9a)
    9342                            .dwattr $C$DW$T$168, DW_AT_decl_column(0x19)
    9343                    
    9344                    $C$DW$T$169     .dwtag  DW_TAG_typedef
    9345                            .dwattr $C$DW$T$169, DW_AT_name("uintmax_t")
    9346                            .dwattr $C$DW$T$169, DW_AT_type(*$C$DW$T$167)
    9347                            .dwattr $C$DW$T$169, DW_AT_language(DW_LANG_C)
    9348                            .dwattr $C$DW$T$169, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9349                            .dwattr $C$DW$T$169, DW_AT_decl_line(0x5c)
    9350                            .dwattr $C$DW$T$169, DW_AT_decl_column(0x16)
    9351                    
    9352                    $C$DW$T$170     .dwtag  DW_TAG_typedef
    9353                            .dwattr $C$DW$T$170, DW_AT_name("uint64_t")
    9354                            .dwattr $C$DW$T$170, DW_AT_type(*$C$DW$T$157)
    9355                            .dwattr $C$DW$T$170, DW_AT_language(DW_LANG_C)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  173

    9356                            .dwattr $C$DW$T$170, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9357                            .dwattr $C$DW$T$170, DW_AT_decl_line(0x4b)
    9358                            .dwattr $C$DW$T$170, DW_AT_decl_column(0x15)
    9359                    
    9360                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    9361                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    9362                            .dwattr $C$DW$T$16, DW_AT_name("float")
    9363                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    9364                    
    9365                    
    9366                    $C$DW$T$171     .dwtag  DW_TAG_array_type
    9367                            .dwattr $C$DW$T$171, DW_AT_type(*$C$DW$T$16)
    9368                            .dwattr $C$DW$T$171, DW_AT_language(DW_LANG_C)
    9369                            .dwattr $C$DW$T$171, DW_AT_byte_size(0x3e80)
    9370                    $C$DW$239       .dwtag  DW_TAG_subrange_type
    9371                            .dwattr $C$DW$239, DW_AT_upper_bound(0xf9f)
    9372                    
    9373                            .dwendtag $C$DW$T$171
    9374                    
    9375                    $C$DW$T$173     .dwtag  DW_TAG_typedef
    9376                            .dwattr $C$DW$T$173, DW_AT_name("__float_t")
    9377                            .dwattr $C$DW$T$173, DW_AT_type(*$C$DW$T$16)
    9378                            .dwattr $C$DW$T$173, DW_AT_language(DW_LANG_C)
    9379                            .dwattr $C$DW$T$173, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9380                            .dwattr $C$DW$T$173, DW_AT_decl_line(0x61)
    9381                            .dwattr $C$DW$T$173, DW_AT_decl_column(0x10)
    9382                    
    9383                    $C$DW$T$174     .dwtag  DW_TAG_typedef
    9384                            .dwattr $C$DW$T$174, DW_AT_name("float_t")
    9385                            .dwattr $C$DW$T$174, DW_AT_type(*$C$DW$T$16)
    9386                            .dwattr $C$DW$T$174, DW_AT_language(DW_LANG_C)
    9387                            .dwattr $C$DW$T$174, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9388                            .dwattr $C$DW$T$174, DW_AT_decl_line(0x144)
    9389                            .dwattr $C$DW$T$174, DW_AT_decl_column(0x0f)
    9390                    
    9391                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    9392                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    9393                            .dwattr $C$DW$T$17, DW_AT_name("double")
    9394                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    9395                    
    9396                    $C$DW$T$175     .dwtag  DW_TAG_typedef
    9397                            .dwattr $C$DW$T$175, DW_AT_name("__double_t")
    9398                            .dwattr $C$DW$T$175, DW_AT_type(*$C$DW$T$17)
    9399                            .dwattr $C$DW$T$175, DW_AT_language(DW_LANG_C)
    9400                            .dwattr $C$DW$T$175, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9401                            .dwattr $C$DW$T$175, DW_AT_decl_line(0x60)
    9402                            .dwattr $C$DW$T$175, DW_AT_decl_column(0x11)
    9403                    
    9404                    $C$DW$T$176     .dwtag  DW_TAG_typedef
    9405                            .dwattr $C$DW$T$176, DW_AT_name("double_t")
    9406                            .dwattr $C$DW$T$176, DW_AT_type(*$C$DW$T$17)
    9407                            .dwattr $C$DW$T$176, DW_AT_language(DW_LANG_C)
    9408                            .dwattr $C$DW$T$176, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9409                            .dwattr $C$DW$T$176, DW_AT_decl_line(0x143)
    9410                            .dwattr $C$DW$T$176, DW_AT_decl_column(0x10)
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  174

    9411                    
    9412                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    9413                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    9414                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    9415                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    9416                    
    9417                    
    9418                    $C$DW$T$19      .dwtag  DW_TAG_structure_type
    9419                            .dwattr $C$DW$T$19, DW_AT_name("__mq")
    9420                            .dwattr $C$DW$T$19, DW_AT_declaration
    9421                            .dwattr $C$DW$T$19, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    9422                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x4c)
    9423                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x10)
    9424                            .dwendtag $C$DW$T$19
    9425                    
    9426                    $C$DW$T$180     .dwtag  DW_TAG_pointer_type
    9427                            .dwattr $C$DW$T$180, DW_AT_type(*$C$DW$T$19)
    9428                            .dwattr $C$DW$T$180, DW_AT_address_class(0x20)
    9429                    
    9430                    $C$DW$T$181     .dwtag  DW_TAG_typedef
    9431                            .dwattr $C$DW$T$181, DW_AT_name("__mqd_t")
    9432                            .dwattr $C$DW$T$181, DW_AT_type(*$C$DW$T$180)
    9433                            .dwattr $C$DW$T$181, DW_AT_language(DW_LANG_C)
    9434                            .dwattr $C$DW$T$181, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9435                            .dwattr $C$DW$T$181, DW_AT_decl_line(0x4c)
    9436                            .dwattr $C$DW$T$181, DW_AT_decl_column(0x16)
    9437                    
    9438                    
    9439                    $C$DW$T$20      .dwtag  DW_TAG_structure_type
    9440                            .dwattr $C$DW$T$20, DW_AT_name("__timer")
    9441                            .dwattr $C$DW$T$20, DW_AT_declaration
    9442                            .dwattr $C$DW$T$20, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    9443                            .dwattr $C$DW$T$20, DW_AT_decl_line(0x4b)
    9444                            .dwattr $C$DW$T$20, DW_AT_decl_column(0x10)
    9445                            .dwendtag $C$DW$T$20
    9446                    
    9447                    $C$DW$T$182     .dwtag  DW_TAG_pointer_type
    9448                            .dwattr $C$DW$T$182, DW_AT_type(*$C$DW$T$20)
    9449                            .dwattr $C$DW$T$182, DW_AT_address_class(0x20)
    9450                    
    9451                    $C$DW$T$183     .dwtag  DW_TAG_typedef
    9452                            .dwattr $C$DW$T$183, DW_AT_name("__timer_t")
    9453                            .dwattr $C$DW$T$183, DW_AT_type(*$C$DW$T$182)
    9454                            .dwattr $C$DW$T$183, DW_AT_language(DW_LANG_C)
    9455                            .dwattr $C$DW$T$183, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9456                            .dwattr $C$DW$T$183, DW_AT_decl_line(0x4b)
    9457                            .dwattr $C$DW$T$183, DW_AT_decl_column(0x19)
    9458                    
    9459                    
    9460                    $C$DW$T$25      .dwtag  DW_TAG_structure_type
    9461                            .dwattr $C$DW$T$25, DW_AT_name("__va_list_t")
    9462                            .dwattr $C$DW$T$25, DW_AT_byte_size(0x04)
    9463                    $C$DW$240       .dwtag  DW_TAG_member
    9464                            .dwattr $C$DW$240, DW_AT_type(*$C$DW$T$3)
    9465                            .dwattr $C$DW$240, DW_AT_name("__ap")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  175

    9466                            .dwattr $C$DW$240, DW_AT_TI_symbol_name("__ap")
    9467                            .dwattr $C$DW$240, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    9468                            .dwattr $C$DW$240, DW_AT_accessibility(DW_ACCESS_public)
    9469                            .dwattr $C$DW$240, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    9470                            .dwattr $C$DW$240, DW_AT_decl_line(0xa4)
    9471                            .dwattr $C$DW$240, DW_AT_decl_column(0x0c)
    9472                    
    9473                            .dwattr $C$DW$T$25, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    9474                            .dwattr $C$DW$T$25, DW_AT_decl_line(0xa3)
    9475                            .dwattr $C$DW$T$25, DW_AT_decl_column(0x10)
    9476                            .dwendtag $C$DW$T$25
    9477                    
    9478                    $C$DW$T$184     .dwtag  DW_TAG_typedef
    9479                            .dwattr $C$DW$T$184, DW_AT_name("__va_list")
    9480                            .dwattr $C$DW$T$184, DW_AT_type(*$C$DW$T$25)
    9481                            .dwattr $C$DW$T$184, DW_AT_language(DW_LANG_C)
    9482                            .dwattr $C$DW$T$184, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9483                            .dwattr $C$DW$T$184, DW_AT_decl_line(0xa5)
    9484                            .dwattr $C$DW$T$184, DW_AT_decl_column(0x03)
    9485                    
    9486                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    9487                    
    9488                    ;***************************************************************
    9489                    ;* DWARF CIE ENTRIES                                           *
    9490                    ;***************************************************************
    9491                    
    9492                    $C$DW$CIE       .dwcie 14
    9493                            .dwcfi  cfa_register, 13
    9494                            .dwcfi  cfa_offset, 0
    9495                            .dwcfi  same_value, 4
    9496                            .dwcfi  same_value, 5
    9497                            .dwcfi  same_value, 6
    9498                            .dwcfi  same_value, 7
    9499                            .dwcfi  same_value, 8
    9500                            .dwcfi  same_value, 9
    9501                            .dwcfi  same_value, 10
    9502                            .dwcfi  same_value, 11
    9503                            .dwcfi  same_value, 80
    9504                            .dwcfi  same_value, 81
    9505                            .dwcfi  same_value, 82
    9506                            .dwcfi  same_value, 83
    9507                            .dwcfi  same_value, 84
    9508                            .dwcfi  same_value, 85
    9509                            .dwcfi  same_value, 86
    9510                            .dwcfi  same_value, 87
    9511                            .dwcfi  same_value, 88
    9512                            .dwcfi  same_value, 89
    9513                            .dwcfi  same_value, 90
    9514                            .dwcfi  same_value, 91
    9515                            .dwcfi  same_value, 92
    9516                            .dwcfi  same_value, 93
    9517                            .dwcfi  same_value, 94
    9518                            .dwcfi  same_value, 95
    9519                            .dwendentry
    9520                    
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  176

    9521                    ;***************************************************************
    9522                    ;* DWARF REGISTER MAP                                          *
    9523                    ;***************************************************************
    9524                    
    9525                    $C$DW$241       .dwtag  DW_TAG_TI_assign_register
    9526                            .dwattr $C$DW$241, DW_AT_name("A1")
    9527                            .dwattr $C$DW$241, DW_AT_location[DW_OP_reg0]
    9528                    
    9529                    $C$DW$242       .dwtag  DW_TAG_TI_assign_register
    9530                            .dwattr $C$DW$242, DW_AT_name("A2")
    9531                            .dwattr $C$DW$242, DW_AT_location[DW_OP_reg1]
    9532                    
    9533                    $C$DW$243       .dwtag  DW_TAG_TI_assign_register
    9534                            .dwattr $C$DW$243, DW_AT_name("A3")
    9535                            .dwattr $C$DW$243, DW_AT_location[DW_OP_reg2]
    9536                    
    9537                    $C$DW$244       .dwtag  DW_TAG_TI_assign_register
    9538                            .dwattr $C$DW$244, DW_AT_name("A4")
    9539                            .dwattr $C$DW$244, DW_AT_location[DW_OP_reg3]
    9540                    
    9541                    $C$DW$245       .dwtag  DW_TAG_TI_assign_register
    9542                            .dwattr $C$DW$245, DW_AT_name("V1")
    9543                            .dwattr $C$DW$245, DW_AT_location[DW_OP_reg4]
    9544                    
    9545                    $C$DW$246       .dwtag  DW_TAG_TI_assign_register
    9546                            .dwattr $C$DW$246, DW_AT_name("V2")
    9547                            .dwattr $C$DW$246, DW_AT_location[DW_OP_reg5]
    9548                    
    9549                    $C$DW$247       .dwtag  DW_TAG_TI_assign_register
    9550                            .dwattr $C$DW$247, DW_AT_name("V3")
    9551                            .dwattr $C$DW$247, DW_AT_location[DW_OP_reg6]
    9552                    
    9553                    $C$DW$248       .dwtag  DW_TAG_TI_assign_register
    9554                            .dwattr $C$DW$248, DW_AT_name("V4")
    9555                            .dwattr $C$DW$248, DW_AT_location[DW_OP_reg7]
    9556                    
    9557                    $C$DW$249       .dwtag  DW_TAG_TI_assign_register
    9558                            .dwattr $C$DW$249, DW_AT_name("V5")
    9559                            .dwattr $C$DW$249, DW_AT_location[DW_OP_reg8]
    9560                    
    9561                    $C$DW$250       .dwtag  DW_TAG_TI_assign_register
    9562                            .dwattr $C$DW$250, DW_AT_name("V6")
    9563                            .dwattr $C$DW$250, DW_AT_location[DW_OP_reg9]
    9564                    
    9565                    $C$DW$251       .dwtag  DW_TAG_TI_assign_register
    9566                            .dwattr $C$DW$251, DW_AT_name("V7")
    9567                            .dwattr $C$DW$251, DW_AT_location[DW_OP_reg10]
    9568                    
    9569                    $C$DW$252       .dwtag  DW_TAG_TI_assign_register
    9570                            .dwattr $C$DW$252, DW_AT_name("V8")
    9571                            .dwattr $C$DW$252, DW_AT_location[DW_OP_reg11]
    9572                    
    9573                    $C$DW$253       .dwtag  DW_TAG_TI_assign_register
    9574                            .dwattr $C$DW$253, DW_AT_name("V9")
    9575                            .dwattr $C$DW$253, DW_AT_location[DW_OP_reg12]
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  177

    9576                    
    9577                    $C$DW$254       .dwtag  DW_TAG_TI_assign_register
    9578                            .dwattr $C$DW$254, DW_AT_name("SP")
    9579                            .dwattr $C$DW$254, DW_AT_location[DW_OP_reg13]
    9580                    
    9581                    $C$DW$255       .dwtag  DW_TAG_TI_assign_register
    9582                            .dwattr $C$DW$255, DW_AT_name("LR")
    9583                            .dwattr $C$DW$255, DW_AT_location[DW_OP_reg14]
    9584                    
    9585                    $C$DW$256       .dwtag  DW_TAG_TI_assign_register
    9586                            .dwattr $C$DW$256, DW_AT_name("PC")
    9587                            .dwattr $C$DW$256, DW_AT_location[DW_OP_reg15]
    9588                    
    9589                    $C$DW$257       .dwtag  DW_TAG_TI_assign_register
    9590                            .dwattr $C$DW$257, DW_AT_name("SR")
    9591                            .dwattr $C$DW$257, DW_AT_location[DW_OP_reg17]
    9592                    
    9593                    $C$DW$258       .dwtag  DW_TAG_TI_assign_register
    9594                            .dwattr $C$DW$258, DW_AT_name("AP")
    9595                            .dwattr $C$DW$258, DW_AT_location[DW_OP_reg7]
    9596                    
    9597                    $C$DW$259       .dwtag  DW_TAG_TI_assign_register
    9598                            .dwattr $C$DW$259, DW_AT_name("D0")
    9599                            .dwattr $C$DW$259, DW_AT_location[DW_OP_regx 0x40]
    9600                    
    9601                    $C$DW$260       .dwtag  DW_TAG_TI_assign_register
    9602                            .dwattr $C$DW$260, DW_AT_name("D0_hi")
    9603                            .dwattr $C$DW$260, DW_AT_location[DW_OP_regx 0x41]
    9604                    
    9605                    $C$DW$261       .dwtag  DW_TAG_TI_assign_register
    9606                            .dwattr $C$DW$261, DW_AT_name("D1")
    9607                            .dwattr $C$DW$261, DW_AT_location[DW_OP_regx 0x42]
    9608                    
    9609                    $C$DW$262       .dwtag  DW_TAG_TI_assign_register
    9610                            .dwattr $C$DW$262, DW_AT_name("D1_hi")
    9611                            .dwattr $C$DW$262, DW_AT_location[DW_OP_regx 0x43]
    9612                    
    9613                    $C$DW$263       .dwtag  DW_TAG_TI_assign_register
    9614                            .dwattr $C$DW$263, DW_AT_name("D2")
    9615                            .dwattr $C$DW$263, DW_AT_location[DW_OP_regx 0x44]
    9616                    
    9617                    $C$DW$264       .dwtag  DW_TAG_TI_assign_register
    9618                            .dwattr $C$DW$264, DW_AT_name("D2_hi")
    9619                            .dwattr $C$DW$264, DW_AT_location[DW_OP_regx 0x45]
    9620                    
    9621                    $C$DW$265       .dwtag  DW_TAG_TI_assign_register
    9622                            .dwattr $C$DW$265, DW_AT_name("D3")
    9623                            .dwattr $C$DW$265, DW_AT_location[DW_OP_regx 0x46]
    9624                    
    9625                    $C$DW$266       .dwtag  DW_TAG_TI_assign_register
    9626                            .dwattr $C$DW$266, DW_AT_name("D3_hi")
    9627                            .dwattr $C$DW$266, DW_AT_location[DW_OP_regx 0x47]
    9628                    
    9629                    $C$DW$267       .dwtag  DW_TAG_TI_assign_register
    9630                            .dwattr $C$DW$267, DW_AT_name("D4")
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  178

    9631                            .dwattr $C$DW$267, DW_AT_location[DW_OP_regx 0x48]
    9632                    
    9633                    $C$DW$268       .dwtag  DW_TAG_TI_assign_register
    9634                            .dwattr $C$DW$268, DW_AT_name("D4_hi")
    9635                            .dwattr $C$DW$268, DW_AT_location[DW_OP_regx 0x49]
    9636                    
    9637                    $C$DW$269       .dwtag  DW_TAG_TI_assign_register
    9638                            .dwattr $C$DW$269, DW_AT_name("D5")
    9639                            .dwattr $C$DW$269, DW_AT_location[DW_OP_regx 0x4a]
    9640                    
    9641                    $C$DW$270       .dwtag  DW_TAG_TI_assign_register
    9642                            .dwattr $C$DW$270, DW_AT_name("D5_hi")
    9643                            .dwattr $C$DW$270, DW_AT_location[DW_OP_regx 0x4b]
    9644                    
    9645                    $C$DW$271       .dwtag  DW_TAG_TI_assign_register
    9646                            .dwattr $C$DW$271, DW_AT_name("D6")
    9647                            .dwattr $C$DW$271, DW_AT_location[DW_OP_regx 0x4c]
    9648                    
    9649                    $C$DW$272       .dwtag  DW_TAG_TI_assign_register
    9650                            .dwattr $C$DW$272, DW_AT_name("D6_hi")
    9651                            .dwattr $C$DW$272, DW_AT_location[DW_OP_regx 0x4d]
    9652                    
    9653                    $C$DW$273       .dwtag  DW_TAG_TI_assign_register
    9654                            .dwattr $C$DW$273, DW_AT_name("D7")
    9655                            .dwattr $C$DW$273, DW_AT_location[DW_OP_regx 0x4e]
    9656                    
    9657                    $C$DW$274       .dwtag  DW_TAG_TI_assign_register
    9658                            .dwattr $C$DW$274, DW_AT_name("D7_hi")
    9659                            .dwattr $C$DW$274, DW_AT_location[DW_OP_regx 0x4f]
    9660                    
    9661                    $C$DW$275       .dwtag  DW_TAG_TI_assign_register
    9662                            .dwattr $C$DW$275, DW_AT_name("D8")
    9663                            .dwattr $C$DW$275, DW_AT_location[DW_OP_regx 0x50]
    9664                    
    9665                    $C$DW$276       .dwtag  DW_TAG_TI_assign_register
    9666                            .dwattr $C$DW$276, DW_AT_name("D8_hi")
    9667                            .dwattr $C$DW$276, DW_AT_location[DW_OP_regx 0x51]
    9668                    
    9669                    $C$DW$277       .dwtag  DW_TAG_TI_assign_register
    9670                            .dwattr $C$DW$277, DW_AT_name("D9")
    9671                            .dwattr $C$DW$277, DW_AT_location[DW_OP_regx 0x52]
    9672                    
    9673                    $C$DW$278       .dwtag  DW_TAG_TI_assign_register
    9674                            .dwattr $C$DW$278, DW_AT_name("D9_hi")
    9675                            .dwattr $C$DW$278, DW_AT_location[DW_OP_regx 0x53]
    9676                    
    9677                    $C$DW$279       .dwtag  DW_TAG_TI_assign_register
    9678                            .dwattr $C$DW$279, DW_AT_name("D10")
    9679                            .dwattr $C$DW$279, DW_AT_location[DW_OP_regx 0x54]
    9680                    
    9681                    $C$DW$280       .dwtag  DW_TAG_TI_assign_register
    9682                            .dwattr $C$DW$280, DW_AT_name("D10_hi")
    9683                            .dwattr $C$DW$280, DW_AT_location[DW_OP_regx 0x55]
    9684                    
    9685                    $C$DW$281       .dwtag  DW_TAG_TI_assign_register
TI ARM Assembler PC v20.2.7 Wed Feb 19 20:53:45 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  179

    9686                            .dwattr $C$DW$281, DW_AT_name("D11")
    9687                            .dwattr $C$DW$281, DW_AT_location[DW_OP_regx 0x56]
    9688                    
    9689                    $C$DW$282       .dwtag  DW_TAG_TI_assign_register
    9690                            .dwattr $C$DW$282, DW_AT_name("D11_hi")
    9691                            .dwattr $C$DW$282, DW_AT_location[DW_OP_regx 0x57]
    9692                    
    9693                    $C$DW$283       .dwtag  DW_TAG_TI_assign_register
    9694                            .dwattr $C$DW$283, DW_AT_name("D12")
    9695                            .dwattr $C$DW$283, DW_AT_location[DW_OP_regx 0x58]
    9696                    
    9697                    $C$DW$284       .dwtag  DW_TAG_TI_assign_register
    9698                            .dwattr $C$DW$284, DW_AT_name("D12_hi")
    9699                            .dwattr $C$DW$284, DW_AT_location[DW_OP_regx 0x59]
    9700                    
    9701                    $C$DW$285       .dwtag  DW_TAG_TI_assign_register
    9702                            .dwattr $C$DW$285, DW_AT_name("D13")
    9703                            .dwattr $C$DW$285, DW_AT_location[DW_OP_regx 0x5a]
    9704                    
    9705                    $C$DW$286       .dwtag  DW_TAG_TI_assign_register
    9706                            .dwattr $C$DW$286, DW_AT_name("D13_hi")
    9707                            .dwattr $C$DW$286, DW_AT_location[DW_OP_regx 0x5b]
    9708                    
    9709                    $C$DW$287       .dwtag  DW_TAG_TI_assign_register
    9710                            .dwattr $C$DW$287, DW_AT_name("D14")
    9711                            .dwattr $C$DW$287, DW_AT_location[DW_OP_regx 0x5c]
    9712                    
    9713                    $C$DW$288       .dwtag  DW_TAG_TI_assign_register
    9714                            .dwattr $C$DW$288, DW_AT_name("D14_hi")
    9715                            .dwattr $C$DW$288, DW_AT_location[DW_OP_regx 0x5d]
    9716                    
    9717                    $C$DW$289       .dwtag  DW_TAG_TI_assign_register
    9718                            .dwattr $C$DW$289, DW_AT_name("D15")
    9719                            .dwattr $C$DW$289, DW_AT_location[DW_OP_regx 0x5e]
    9720                    
    9721                    $C$DW$290       .dwtag  DW_TAG_TI_assign_register
    9722                            .dwattr $C$DW$290, DW_AT_name("D15_hi")
    9723                            .dwattr $C$DW$290, DW_AT_location[DW_OP_regx 0x5f]
    9724                    
    9725                    $C$DW$291       .dwtag  DW_TAG_TI_assign_register
    9726                            .dwattr $C$DW$291, DW_AT_name("FPEXC")
    9727                            .dwattr $C$DW$291, DW_AT_location[DW_OP_reg18]
    9728                    
    9729                    $C$DW$292       .dwtag  DW_TAG_TI_assign_register
    9730                            .dwattr $C$DW$292, DW_AT_name("FPSCR")
    9731                            .dwattr $C$DW$292, DW_AT_location[DW_OP_reg19]
    9732                    
    9733                            .dwendtag $C$DW$CU
    9734                    

--------------------------
Thumb2 Statistics
--------------------------
Number of Thumb2 ins converted to Thumb = 0 (0%)
Number of Thumb ins in input = 1519 (78%)
Number of Thumb2 ins encoded as Thumb2 = 413 (100%)
Number of Thumb2 ins converted to 2 OPND Thumb = 92


No Assembly Errors, No Assembly Warnings
