--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml digital_system_n2.twx digital_system_n2.ncd -o
digital_system_n2.twr digital_system_n2.pcf -ucf digital_system_n2.ucf

Design file:              digital_system_n2.ncd
Physical constraint file: digital_system_n2.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN_H0      |    3.688(R)|   -0.387(R)|CLK_BUFGP         |   0.000|
BTN_H1      |    3.720(R)|    0.051(R)|CLK_BUFGP         |   0.000|
BTN_M0      |    3.358(R)|   -0.283(R)|CLK_BUFGP         |   0.000|
BTN_M1      |    3.766(R)|   -0.529(R)|CLK_BUFGP         |   0.000|
CLEAR       |    2.893(R)|   -0.571(R)|CLK_BUFGP         |   0.000|
DATA<0>     |    1.211(R)|    0.662(R)|CLK_BUFGP         |   0.000|
DATA<1>     |    1.503(R)|    0.470(R)|CLK_BUFGP         |   0.000|
DATA<2>     |    0.838(R)|    0.927(R)|CLK_BUFGP         |   0.000|
DATA<3>     |    1.701(R)|    0.515(R)|CLK_BUFGP         |   0.000|
RST_WATCH   |    2.924(R)|    0.431(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------------------+------------+------------------+--------+
                         | clk (edge) |                  | Clock  |
Destination              |   to PAD   |Internal Clock(s) | Phase  |
-------------------------+------------+------------------+--------+
ANODES<0>                |    7.079(R)|CLK_BUFGP         |   0.000|
ANODES<1>                |    7.075(R)|CLK_BUFGP         |   0.000|
ANODES<2>                |    7.023(R)|CLK_BUFGP         |   0.000|
ANODES<3>                |    7.075(R)|CLK_BUFGP         |   0.000|
SEVEN_SEGMENTS_DISPLAY<0>|    7.811(R)|CLK_BUFGP         |   0.000|
SEVEN_SEGMENTS_DISPLAY<1>|    7.562(R)|CLK_BUFGP         |   0.000|
SEVEN_SEGMENTS_DISPLAY<2>|    7.651(R)|CLK_BUFGP         |   0.000|
SEVEN_SEGMENTS_DISPLAY<3>|    7.897(R)|CLK_BUFGP         |   0.000|
SEVEN_SEGMENTS_DISPLAY<4>|    7.919(R)|CLK_BUFGP         |   0.000|
SEVEN_SEGMENTS_DISPLAY<5>|    7.855(R)|CLK_BUFGP         |   0.000|
SEVEN_SEGMENTS_DISPLAY<6>|    8.193(R)|CLK_BUFGP         |   0.000|
-------------------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.076|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 14 07:15:46 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 338 MB



