<root><simulation><result_generated_time />2023-05-12 16:53:01<layer><layer_spec />{'B': 1, 'K': 384, 'C': 64, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 24576, 'I': 12544, 'O': 75264}<total_data_reuse />{'W': 196, 'I': 384.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />33/52</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [2, 1, 1], 'O': [384, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 24)], [('C', 2), ('K', 16)]], [], []]<I />[[[('K', 24)], [('K', 16)]], [[], [('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('K', 24)], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 7), ('OY', 14)], [('C', 32)], []]<I />[[], [('OX', 2), ('OX', 7), ('OY', 14), ('C', 32)], []]<O />[[], [('OX', 2), ('OX', 7), ('OY', 14), ('C', 32)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [384.0, 1.0, 1.0, 1.0], 'O': [2.0, 1, 32, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 196608, 196608], 'I': [8, 100352, 100352], 'O': [8, 602112, 602112], 'O_partial': [8, 602112, 0], 'O_final': [0, 0, 602112]}<actual_mem_utilization_individual />{'W': [0.02, 0.01, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.03, 0.0], 'I': [0.02, 0.03, 0.0], 'O': [0.02, 0.03, 0.0]}<effective_mem_size_bit />{'W': [8, 6144, 196608], 'I': [8, 3136, 100352], 'O': [8, 602112, 602112], 'O_partial': [8, 602112, 0], 'O_final': [0, 0, 602112]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 2, 1, 1], 'O': [768, 384, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [2, 2, 1, 1], 'O': [384, 384, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [384.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[24576, 24576], [24576, 24576], [24576, 0]]<I />[[12544, 12544], [12544, 12544], [12544, 0]]<O />[[(2333184, 2408448), (2408448, 2333184)], [(2333184, 2408448), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(2333184, 2408448), (2408448, 2333184)], [(2333184, 2408448), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3072, 3072], [384, 384], [96, 0]]<I />[[1568, 1568], [196, 196], [49, 0]]<O />[[(291648, 301056), (301056, 291648)], [(36456, 37632), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([291648, 301056], [301056, 291648]), ([36456, 37632], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />1605632</mac_count></basic_info><energy><total_energy />10618592.6<mem_energy_breakdown><W />[2.2, 76.1, 127.9]<I />[1.1, 38.8, 65.3]<O />[415.2, 7458.2, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />80281.6<total />10610016.299999999</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1219<utilization_without_data_loading />0.1238<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.1626<mac_utilize_temporal_without_data_loading />0.165</mac_array_utilization><latency><latency_cycle_with_data_loading />38585<latency_cycle_without_data_loading />38004<ideal_computing_cycle />6272<data_loading><load_cycle_total />581<load_cycle_individual />{'W': [12, 384, 0], 'I': [1, 196, 0]}<load_cycle_combined />{'W': 384, 'I': 196}</data_loading><mem_stalling><mem_stall_cycle_total />31732<mem_stall_cycle_individual />{'W': [[-6271], [-6076, -5704], [-6272, -6272]], 'I': [[-6271], [-6271, -6271], [-6272, -6272]], 'O': [[-6272], [-6272, 31360], [-5096, -5978]]}<mem_stall_cycle_shared />{'W': [[-6271], [-6076, 31732], [0, 0]], 'I': [[-6271], [-6271, 31732], [0, 0]], 'O': [[-6272], [-6272, 31360], [-5096, -5978]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 196608, 196608], 'I': [8, 100352, 100352], 'O': [8, 602112, 602112], 'O_partial': [8, 602112, 0], 'O_final': [0, 0, 602112]}<data_size_each_level_total />{'W': [6144, 196608, 196608], 'I': [16, 100352, 100352], 'O': [3072, 602112, 602112]}<loop_cycles_each_level />{'W': [196, 6272, 6272], 'I': [1, 6272, 6272], 'O': [1, 6272, 6272]}<top_ir_loop_size />{'W': [196, 1, 1], 'I': [1, 1, 1], 'O': [1, 32, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [31.3, 31.3], [31.3, 31.3]], 'I': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [3072.0, 96.0], [96.0, 96.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [6144.0, 31.3], [31.3, 31.3]], 'I': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [3072.0, 3072.0], [3072.0, 96.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [31.3, 31.3], [31.3, 0]], 'I': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]], 'O': [[8.0, 8.0], [3072.0, 96.0], [96.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [3215.3, 3119.3], [47.3, 96.0]], 'I': [[8.0, 8.0], [3215.3, 3119.3], [47.3, 96.0]], 'O': [[8.0, 8.0], [3215.3, 3119.3], [47.3, 96.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 6272], [196, 196, 32], [6272, 6272, 1]], 'I': [[1, 1, 6272], [1, 1, 6272], [6272, 6272, 1]], 'O': [[1, 1, 6272], [1, 1, 6272], [6272, 6272, 1]]}<trans_time_real />{'W': [[0, 1, 6272], [[0, 196, 32], [12, 196, 32]], [[384, 6272, 1], [96, 6272, 1]]], 'I': [[0, 1, 6272], [[0, 1, 6272], [0, 1, 6272]], [[196, 6272, 1], [49, 6272, 1]]], 'O': [[0, 1, 6272], [[0, 1, 6272], [6, 1, 6272]], [[1176, 6272, 1], [294, 6272, 1]]]}<single_stall_cycle />{'W': [[-1], [-196, -184], [-5888, -6176]], 'I': [[-1], [-1, -1], [-6076, -6223]], 'O': [[-1], [-1, 5], [-5096, -5978]]}<single_stall_count />{'W': [6271, 31, 0], 'I': [6271, 6271, 0], 'O': [6272, 6272, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [372, 0], 'I': [0, 0], 'O': [6272, 1176]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[372, -6272], [0, -5096]], 1: [[-6272, -6272], [-5096, -6272]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.1<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>