// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2020 Rockchip Electronics Co., Ltd.
 *
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include "rk3568.dtsi"
#include "rk3568-evb-r111.dtsi"
#include "rk3568-android.dtsi"

/ {
	model = "Rockchip RK3568 EVB2 LP4X V10 Board";
	compatible = "rockchip,rk3568-evb2-lp4x-v10", "rockchip,rk3568";
	
	panel: panel {
		compatible = "simple-panel";
		backlight = <&backlight>;
		//power-supply = <&vcc_lcd>;
		enable-gpios = <&gpio3 RK_PD4 GPIO_ACTIVE_HIGH>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&lcd_enable_gpio>;
		
		reset-delay-ms = <60>;
		enable-delay-ms = <120>;
		prepare-delay-ms = <60>;
		unprepare-delay-ms = <60>;
		disable-delay-ms = <60>;

		//bpc = <8>;		
		//bus-format = <MEDIA_BUS_FMT_RGB888_1X24>;
		
		//NV140FHM-N4N
		bpc = <6>;
		bus-format = <MEDIA_BUS_FMT_RGB666_1X18>;
		
		display-timings {
			native-mode = <&timing0>;
			//NV140FHM-N4N
			timing0: timing0 {				
				clock-frequency = <146500000>;
				hactive = <1920>;
				vactive = <1080>;
				hfront-porch = <48>;
				hsync-len = <32>;
				hback-porch = <180>;
				vfront-porch = <3>;
				vsync-len = <6>;
				vback-porch = <31>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
			};
		
			//N61 ERWEIMA
			timing1: timing1 {
				clock-frequency = <135000000>;
				hactive = <1920>;
				vactive = <1080>;
				hfront-porch = <160>;
				hsync-len = <10>;
				hback-porch = <160>;
				vfront-porch = <21>;
				vsync-len = <10>;
				vback-porch = <21>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
			};	
				
			timing2: timing2 {																			
				clock-frequency = <148000000>;		
				hactive = <1920>;
				vactive = <1080>;										
				hback-porch = <50>;
				hfront-porch = <134>;
				vback-porch = <20>;
				vfront-porch = <20>;																
				hsync-len = <36>;
				vsync-len = <6>;								
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
				swap-rb = <0>;
				swap-rg = <0>;
				swap-gb = <0>;								
			};
			
			//NV140FHM-N4F=B140HAN03.9 
			timing3: timing3 {
				clock-frequency = <138000000>;
				hactive = <1920>;
				vactive = <1080>;
				hback-porch = <48>;
				hfront-porch = <210>;
				vback-porch = <20>;
				vfront-porch = <30>;																
				hsync-len = <52>;
				vsync-len = <10>;								
				hsync-active = <0>;
				vsync-active = <0>;

				de-active = <0>;
				pixelclk-active = <0>;
			};
		};

		ports {
			panel_in: endpoint {
				remote-endpoint = <&edp_out>;
			};
		};
	};
	
	rk_headset: rk-headset {
		compatible = "rockchip_headset";
		headset_gpio = <&gpio4 RK_PD1 GPIO_ACTIVE_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&hp_det>;
		io-channels = <&saradc 2>;
	};

	/*vcc2v5_sys: vcc2v5-ddr {
		compatible = "regulator-fixed";
		regulator-name = "vcc2v5-sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <2500000>;
		regulator-max-microvolt = <2500000>;
		vin-supply = <&vcc3v3_sys>;
	};

	vcc3v3_pcie: gpio-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_pcie";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-high;
		gpio = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
		startup-delay-us = <5000>;
		vin-supply = <&dc_12v>;
	};

	qsgmii_3v3: gpio-regulator {
		compatible = "regulator-gpio";
		regulator-name = "qsgmii_3v3";
		regulator-min-microvolt = <0100000>;
		regulator-max-microvolt = <3300000>;
		gpios = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;
		gpios-states = <0x1>;
		states = <0100000 0x0
			  3300000 0x1>;
	};

	vcc3v3_bu: vcc3v3-bu {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_bu";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&vcc5v0_sys>;
	};*/
	
	vcc_camera: vcc-camera-regulator {
		compatible = "regulator-fixed";
		gpio = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&camera_pwr>;
		regulator-name = "vcc_camera";
		enable-active-high;
		regulator-always-on;
		regulator-boot-on;
	};
	
	vcc_4g: vcc-4g-regulator {
		compatible = "regulator-fixed";
		gpio = <&gpio3 RK_PD2 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pwr_4g>;
		regulator-name = "vcc_4g";
		enable-active-high;
		regulator-always-on;
		regulator-boot-on;
	};
	
	vcc_usb30: vcc-usb30-regulator {
		compatible = "regulator-fixed";
		gpio = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pwr_usb30>;
		regulator-name = "vcc_usb30";
		enable-active-high;
		regulator-always-on;
		regulator-boot-on;
	};

	vcc_wl: vcc-wl-regulator {
		compatible = "regulator-fixed";
		gpio = <&gpio3 RK_PC7 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pwr_wl>;
		regulator-name = "vcc_wl";
		enable-active-high;
		regulator-always-on;
		regulator-boot-on;
	};
	
	/*ext_cam_clk: external-camera-clock {
		compatible = "fixed-clock";
		clock-frequency = <24000000>;
		clock-output-names = "CLK_CAMERA_24MHZ";
		#clock-cells = <0>;
	};*/
};

&backlight {
	pwms = <&pwm4 0 100000 1>;
	enable-gpios = <&gpio4 RK_PC4 GPIO_ACTIVE_LOW>;
	usbreset-gpios = <&gpio0 RK_PC6 GPIO_ACTIVE_LOW>;//rocky for usb30 reset
	pinctrl-names = "default";
	pinctrl-0 = <&bl_en>;
};

/* add by rocky USB 3.0 OTG/SATA Combo PHY_0 */
&combphy0_us {
	status = "okay";
};

/* add by rocky USB 3.0 Host/SATA/QSGMII Combo PHY_1 */
&combphy1_usq {
	status = "okay";
};

&combphy2_psq {
	status = "okay";
};

//add by rocky usb2 phy0
&u2phy0_host {
	//phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&u2phy0_otg {
	//vbus-supply = <&vcc5v0_otg>;
	status = "okay";
};

//add by rocky usb2.0 phy1
&u2phy1_host {
	//phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&u2phy1_otg {
	//phy-supply = <&vcc5v0_host>;
	status = "okay";
};

/* add by rocky USB OTG/USB Host_1 USB 2.0 Comb PHY_0 */
&usb2phy0 {
	status = "okay";
};

/* add by rocky USB Host_1/USB Host_2 USB 2.0 Comb PHY_0 */
&usb2phy1 {
	status = "okay";
};

/* add by rocky USB 2.0 Host_2 EHCI controller for high speed */
&usb_host0_ehci {
	status = "okay";
};

/* add by rocky USB 2.0 Host_2 OHCI controller for full/low speed */
&usb_host0_ohci {
	status = "okay";
};

/* add by rocky USB 2.0 Host_3 EHCI controller for high speed */
&usb_host1_ehci {
	status = "okay";
};

/* add by rocky USB 2.0 Host_3 OHCI controller for full/low speed */
&usb_host1_ohci {
	status = "okay";
};

&usbdrd_dwc3 {
	dr_mode = "otg";
	extcon = <&usb2phy0>;
	status = "okay";
};

/* add by rocky USB 3.0 OTG controller */
&usbdrd30 {
	status = "okay";
};

&usbhost_dwc3 {
	status = "okay";
};

/* add by rocky USB 3.0 Host_1 controller */
&usbhost30 {
	status = "okay";
};
#if 0
/*
 * video_phy0 needs to be enabled
 * when dsi0 is enabled
 */
&dsi0 {
	status = "okay";
	//rockchip,lane-rate = <480>;
	reset-gpios = <&gpio3 RK_PA7 GPIO_ACTIVE_HIGH>;
	panel@0 {
		compatible = "simple-panel-dsi";
		reg = <0>;

		backlight = <&backlight>;
		power-supply=<&vcc_lcd>;
		enable-gpios = <&gpio3 RK_PD4 GPIO_ACTIVE_HIGH>;

		//pinctrl-names = "default";
		//pinctrl-0 = <&lcd_enable_gpio>;

		prepare-delay-ms = <120>;
		reset-delay-ms = <120>;
		init-delay-ms = <120>;
		stbyb-delay-ms = <120>;
		enable-delay-ms = <120>;
		disable-delay-ms = <120>;
		unprepare-delay-ms = <120>;

		//width-mm = <229>;
		//height-mm = <143>;

		dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
			      MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
		dsi,format = <MIPI_DSI_FMT_RGB888>;
		dsi,lanes = <4>;

		panel-init-sequence = [
			29 05 06 14 01 08 00 00 00
			29 05 06 3c 01 0c 00 0a 00
			29 05 06 64 01 0c 00 00 00
			29 05 06 68 01 0c 00 00 00
			29 05 06 6c 01 0c 00 00 00
			29 05 06 70 01 0c 00 00 00
			29 05 06 34 01 1f 00 00 00
			29 05 06 10 02 1f 00 00 00
			29 05 06 04 01 01 00 00 00
			29 05 06 04 02 01 00 00 00
			29 05 06 50 04 00 01 f0 03
			29 05 06 54 04 14 00 64 00
			29 05 06 58 04 80 07 a0 00
			29 05 06 5c 04 0a 00 19 00
			29 05 06 60 04 38 04 0a 00
			29 05 06 64 04 01 00 00 00
			29 05 06 a0 04 06 c4 00 00
			29 05 06 a0 04 06 c4 00 00
			29 05 06 04 05 04 00 00 00
			29 05 06 80 04 00 01 02 03
			29 05 06 84 04 04 07 05 08
			29 05 06 88 04 09 0a 0e 0f
			29 05 06 8c 04 0b 0c 0d 10
			29 05 06 90 04 16 17 11 12
			29 05 06 94 04 13 14 15 1b
			29 14 06 98 04 18 19 1a 06
			29 78 06 9c 04 33 04 00 00	
		];

		/*panel-exit-sequence = [
			05 00 01 28
			05 00 01 10
		];*/

		display-timings {
			native-mode = <&timing0>;

			timing0: timing0 {
				clock-frequency = <148500000>;
				hactive = <1920>;
				vactive = <1080>;
				hback-porch = <100>;
				hsync-len = <20>;
				hfront-porch = <160>;
				vback-porch = <25>;
				vfront-porch = <10>;
				vsync-len = <10>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
			};
		};

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				panel_in_dsi: endpoint {
					remote-endpoint = <&dsi_out_panel>;
				};
			};
		};
	};

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@1 {
			reg = <1>;
			dsi_out_panel: endpoint {
				remote-endpoint = <&panel_in_dsi>;
			};
		};
	};

};

&route_dsi0 {
	status = "okay";
	connect = <&vp1_out_dsi0>;
	logo,uboot = "logo.bmp";
};

&dsi0_in_vp0 {
	status = "disabled";
};

&dsi0_in_vp1 {
	status = "okay";
};
#endif
&route_hdmi {
	status = "disabled";
	connect = <&vp1_out_hdmi>;
};

/*
 * video_phy1 needs to be enabled
 * when dsi1 is enabled
 */
&dsi1 {
	status = "disabled";
};

&dsi1_in_vp0 {
	status = "disabled";
};

&dsi1_in_vp1 {
	status = "disabled";
};

&route_dsi1 {
	status = "disabled";
	connect = <&vp1_out_dsi1>;
	logo,uboot = "logo_one.bmp";
};

&edp {
	status = "okay";
	force-hpd;

	ports {
		port@1 {
			reg = <1>;			
			#address-cells = <1>;
			#size-cells = <0>;

			edp_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&panel_in>;
			};
		};
	};
};

&edp_phy {
	status = "okay";
};

&edp_in_vp1 {
	status = "okay";
};

&edp_in_vp0 {
	status = "disabled";
};

&route_edp {
	status = "okay";
	connect = <&vp1_out_edp>;
};

#if 0
&gmac0 {
	phy-supply = <&qsgmii_3v3>;
	phy-mode = "qsgmii";
	rockchip,xpcs = <&xpcs>;

	assigned-clocks = <&cru SCLK_GMAC0_RX_TX>;
	assigned-clock-parents = <&gmac0_xpcsclk>;

	power-domains = <&power RK3568_PD_PIPE>;
	phys = <&combphy1_usq PHY_TYPE_QSGMII>;
	phy-handle = <&qsgmii_phy0>;

	status = "okay";
};

&gmac1 {
	phy-supply = <&qsgmii_3v3>;
	phy-mode = "qsgmii";

	snps,reset-gpio = <&gpio3 RK_PD5 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	/* Reset time is 20ms, 100ms for rtl8211f */
	snps,reset-delays-us = <0 20000 100000>;

	assigned-clocks = <&cru SCLK_GMAC1_RX_TX>;
	assigned-clock-parents = <&gmac1_xpcsclk>;

	pinctrl-names = "default";
	pinctrl-0 = <&gmac1m1_miim>;

	power-domains = <&power RK3568_PD_PIPE>;
	phy-handle = <&qsgmii_phy1>;

	status = "okay";
};
#endif

&gmac1 {
	phy-mode = "rgmii";
	clock_in_out = "output";//rk3566 provide
	//clock_in_out = "input";//phy provide

	snps,reset-gpio = <&gpio4 RK_PC2 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	/* Reset time is 20ms, 100ms for rtl8211f */
	snps,reset-delays-us = <0 20000 100000>;

	assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
	assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;//rk3566 provide
	//assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>, <&gmac1_clkin>;//phy provide
	assigned-clock-rates = <0>, <125000000>;

	pinctrl-names = "default";
	#if 1//1-rk3566 provide   0-phy provide
	pinctrl-0 = <&gmac1m1_miim
		     &gmac1m1_tx_bus2_level3
		     &gmac1m1_rx_bus2
		     &gmac1m1_rgmii_clk_level2
		     &gmac1m1_rgmii_bus_level3>;
	#else
	pinctrl-0 = <&gmac1m0_miim
		     &gmac1m0_tx_bus2_level3
		     &gmac1m0_rx_bus2
		     &gmac1m0_rgmii_clk_level2
		     &gmac1m0_rgmii_bus_level3
			 &gmac1m0_clkinout>;
	#endif
	
	tx_delay = <0x30>;//rk3566 provide
	rx_delay = <0x1e>;//rk3566 provide
	//tx_delay = <0x3b>;//phy provide
	//rx_delay = <0x1f>;//phy provide

	phy-handle = <&rgmii_phy1>;
	status = "okay";
};

/*&mdio0 {
	rgmii_phy0: phy@0 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x0>;
	};
};*/

&mdio1 {
	rgmii_phy1: phy@0 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x0>;
	};
};

/*
 * power-supply should switche to vcc3v3_lcd1_n
 * when mipi panel is connected to dsi1.
 */
/*&gt1x {
	power-supply = <&vcc3v3_lcd0_n>;
};*/

&i2c0 {
	status = "okay";

	hym8563: hym8563@51 {
		compatible = "rtc,hym8563";
		reg = <0x51>;
		#clock-cells = <0>;
		status = "okay";
	};

	/*vdd_cpu: tcs4525@1c {
		compatible = "tcs,tcs452x";
		reg = <0x1c>;
		vin-supply = <&vcc5v0_sys>;
		regulator-compatible = "fan53555-reg";
		regulator-name = "vdd_cpu";
		regulator-min-microvolt = <712500>;
		regulator-max-microvolt = <1390000>;
		regulator-init-microvolt = <900000>;
		regulator-ramp-delay = <2300>;
		fcs,suspend-voltage-selector = <1>;
		regulator-boot-on;
		regulator-always-on;
		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};*/

	vdd_cpu: syr827@40 {
		compatible = "silergy,syr827";
		reg = <0x40>;
		vin-supply = <&vcc5v0_sys>;
		regulator-compatible = "fan53555-reg";
		//pinctrl-0 = <&soc_slppin_gpio>;
		//vsel-gpios = <&gpio0 2 GPIO_ACTIVE_HIGH>;
		regulator-name = "vdd_cpu";
		regulator-min-microvolt = <712500>;
		regulator-max-microvolt = <1500000>;
		regulator-init-microvolt = <900000>;//rocky
		regulator-ramp-delay = <1000>;
		fcs,suspend-voltage-selector = <1>;
		regulator-always-on;
		regulator-boot-on;
		regulator-initial-state = <3>;
		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};

	rk809: pmic@20 {
		compatible = "rockchip,rk809";
		reg = <0x20>;
		interrupt-parent = <&gpio0>;
		interrupts = <3 IRQ_TYPE_LEVEL_LOW>;

		pinctrl-names = "default", "pmic-sleep",
				"pmic-power-off", "pmic-reset";
		pinctrl-0 = <&pmic_int>;
		pinctrl-1 = <&soc_slppin_slp>, <&rk817_slppin_slp>;
		pinctrl-2 = <&soc_slppin_gpio>, <&rk817_slppin_pwrdn>;
		pinctrl-3 = <&soc_slppin_gpio>, <&rk817_slppin_rst>;

		rockchip,system-power-controller;
		wakeup-source;
		#clock-cells = <1>;
		clock-output-names = "rk808-clkout1", "rk808-clkout2";
		//fb-inner-reg-idxs = <2>;
		/* 1: rst regs (default in codes), 0: rst the pmic */
		pmic-reset-func = <0>;
		/* not save the PMIC_POWER_EN register in uboot */
		not-save-power-en = <1>;

		vcc1-supply = <&vcc3v3_sys>;
		vcc2-supply = <&vcc3v3_sys>;
		vcc3-supply = <&vcc3v3_sys>;
		vcc4-supply = <&vcc3v3_sys>;
		vcc5-supply = <&vcc3v3_sys>;
		vcc6-supply = <&vcc3v3_sys>;
		vcc7-supply = <&vcc3v3_sys>;
		vcc8-supply = <&vcc3v3_sys>;
		vcc9-supply = <&vcc3v3_sys>;

		pwrkey {
			status = "okay";
		};

		rtc {
			status = "okay";
		};

		pinctrl_rk8xx: pinctrl_rk8xx {
			gpio-controller;
			#gpio-cells = <2>;

			rk817_slppin_null: rk817_slppin_null {
				pins = "gpio_slp";
				function = "pin_fun0";
			};

			rk817_slppin_slp: rk817_slppin_slp {
				pins = "gpio_slp";
				function = "pin_fun1";
			};

			rk817_slppin_pwrdn: rk817_slppin_pwrdn {
				pins = "gpio_slp";
				function = "pin_fun2";
			};

			rk817_slppin_rst: rk817_slppin_rst {
				pins = "gpio_slp";
				function = "pin_fun3";
			};
		};

		regulators {
			vdd_logic: DCDC_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-init-microvolt = <900000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_logic";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_gpu: DCDC_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-init-microvolt = <900000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_gpu";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_ddr: DCDC_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-initial-mode = <0x2>;
				regulator-name = "vcc_ddr";
				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vdd_npu: DCDC_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-init-microvolt = <900000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_npu";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_image: LDO_REG1 {
				regulator-boot-on;
				regulator-always-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-name = "vdda0v9_image";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda_0v9: LDO_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-name = "vdda_0v9";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_pmu: LDO_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-name = "vdda0v9_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <900000>;
				};
			};

			vccio_acodec: LDO_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vccio_acodec";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vccio_sd: LDO_REG5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vccio_sd";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v3_pmu: LDO_REG6 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vcc3v3_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			vcca_1v8: LDO_REG7 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca_1v8";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca1v8_pmu: LDO_REG8 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca1v8_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcca1v8_image: LDO_REG9 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca1v8_image";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_1v8: DCDC_REG5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc_1v8";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_3v3: SWITCH_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vcc_3v3";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v3_sd: SWITCH_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vcc3v3_sd";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};

		rk809_codec: codec {
			#sound-dai-cells = <0>;
			compatible = "rockchip,rk809-codec", "rockchip,rk817-codec";
			clocks = <&cru I2S1_MCLKOUT>;
			clock-names = "mclk";
			assigned-clocks = <&cru I2S1_MCLKOUT>, <&cru I2S1_MCLK_TX_IOE>;
			assigned-clock-rates = <12288000>;
			assigned-clock-parents = <&cru I2S1_MCLKOUT_TX>, <&cru I2S1_MCLKOUT_TX>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2s1m0_mclk>;
			hp-volume = <8>;//20-4.39mW//add 22Ohm  8-0.385-4.49mW//4.9mW
			spk-volume = <16>;//14-3.31W  15-3.0w 16-2.76w 18-2.27W
			capture-volume = <20>;//20
			//out-l2spk-r2hp;
			mic-in-differential;
			//pdmdata-out-enable;
			use-ext-amplifier;
			//adc-for-loopback;
			spk-ctl-gpios = <&gpio3 RK_PC3 GPIO_ACTIVE_HIGH>;
			status = "okay";
		};
	};
};

&i2c1 {
	status = "okay";
	
	ts@38 {
        status = "okay";
        compatible = "ft5x_ts_sunty";
        reg = <0x38>;
        irq-gpio = <&gpio0 RK_PB5 IRQ_TYPE_LEVEL_LOW>;
        reset-gpio = <&gpio0 RK_PB6 GPIO_ACTIVE_HIGH>;
        screen_max_x = <1920>;
        screen_max_y = <1080>;
		//exchange_x_y_flag = <1>;
        revert_x_flag = <0>;
        revert_y_flag = <0>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&tp_irq &tp_rst>;
    };

	ilitek@41 {
		status = "okay";
		compatible = "tchip,ilitek";
		reg = <0x41>;
		ilitek,irq-gpio = <&gpio0 RK_PB5 IRQ_TYPE_LEVEL_LOW>;
		ilitek,reset-gpio = <&gpio0 RK_PB6 GPIO_ACTIVE_HIGH>;	    
	};
	
	ts@14 {
		compatible = "goodix,gt9xx";
		reg = <0x14>;
		touch-gpio = <&gpio0 RK_PB5 IRQ_TYPE_LEVEL_LOW>;
		reset-gpio = <&gpio0 RK_PB6 GPIO_ACTIVE_HIGH>;
		max-x = <1920>;
		max-y = <1080>;
		tp-size = <101>;
		status = "okay";
    };
	
	sensor@18 {
		status = "okay";
		compatible = "bma2xx_acc";
		reg = <0x18>;
		type = <SENSOR_TYPE_ACCEL>;
		irq_enable = <0>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&sensor_gpio>;
		//irq-gpio = <&gpio4 RK_PA6 IRQ_TYPE_EDGE_RISING>;
		poll_delay_ms = <10>;
		power-off-in-suspend = <1>;
		layout = <4>;
	};
	
	kxtj: kxtj2@0e {
		status = "okay";
		compatible = "gs_kxtj9";
		reg = <0x0e>;
		type = <SENSOR_TYPE_ACCEL>;
		irq_enable = <0>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&sensor_gpio>;
		//irq-gpio = <&gpio4 RK_PA6 IRQ_TYPE_EDGE_RISING>;
		poll_delay_ms = <30>;
		power-off-in-suspend = <1>;
		layout = <7>;
	};
};

&i2c2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c2m1_xfer>;
};

&i2c3 {
	status = "okay";
	es7202: es7202@32 {
		status = "okay";
		#sound-dai-cells = <0>;
		compatible = "ES7202_PDM_ADC_2";
		reg = <0x32>;
	};
};

&i2c4 {
	status = "okay";
};

&i2c5 {
	status = "okay";
	ov5648: ov5648@36 {
		compatible = "ovti,ov5648";
		status = "okay";
		reg = <0x36>;
		//clocks = <&cru CLK_CAM0_OUT>;
		clocks = <&cru CLK_CIF_OUT>;//rocky
		clock-names = "xvclk";
		power-domains = <&power RK3568_PD_VI>;//rocky
		/* avdd-supply = <>; */
		/* dvdd-supply = <>; */
		/* dovdd-supply = <>; */
		/* reset-gpios = <>; */
		//dovdd-supply = <&vcc1v8_dvp>;
		//power-gpios = <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
		pwdn-gpios = <&gpio3 RK_PA3 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "rockchip,camera_default", "rockchip,camera_sleep";
		//pinctrl-0 = <&cam_clkout0>;
		//pinctrl-1 = <&cam_sleep>;
		pinctrl-0 = <&cif_clk>;
		pinctrl-1 = <&cam_sleep_2>;
		rockchip,camera-module-index = <0>;
		rockchip,camera-module-facing = "front";
		rockchip,camera-module-name = "default";
		rockchip,camera-module-lens-name = "default";                

		port {
				ov5648_out: endpoint {
						remote-endpoint = <&mipi_in_ucam0>;
						//remote-endpoint = <&mipi_in_ucam1>;
						data-lanes = <1 2>;
				};
		};
    };

	nfc-bcm2079x@76 {
		compatible = "nfc-bcm2079x.ap6441";
		reg = <0x76>;
		//pw_gpio = <&gpio7 16 GPIO_ACTIVE_HIGH>;
		en_gpio   = <&gpio0 RK_PD3 GPIO_ACTIVE_HIGH>;
		wake_gpio = <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>;
		irq_gpio  = <&gpio0 RK_PD4 IRQ_TYPE_EDGE_RISING>;
		status = "okay";
    };
	
};

&csi2_dphy_hw {
	status = "okay";
};

&csi2_dphy0 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
			
			mipi_in_ucam0: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&ov5648_out>;
				data-lanes = <1 2>;
			};
		};
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			csidphy0_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&isp0_in>;
			};
		};
	};
};

&rkisp {
	status = "okay";
};

&rkisp_mmu {
	status = "okay";
};

&rkisp_vir0 {
	status = "okay";

	port {
		#address-cells = <1>;
		#size-cells = <0>;

		isp0_in: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&csidphy0_out>;
		};
	};
};

&mdio1 {
	rgmii_phy1: phy@0 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x0>;
	};
};

&video_phy0 {
	status = "okay";
};

&video_phy1 {
	status = "disabled";
};

/*&pcie2x1 {
	reset-gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
	vpcie3v3-supply = <&pcie20_3v3>;
	status = "okay";
};

&pcie30phy {
	status = "okay";
};

&pcie3x2 {
	reset-gpios = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>;
	vpcie3v3-supply = <&pcie30_3v3>;
	status = "okay";
};*/

&pinctrl {
	headphone {
		hp_det: hp-det {
			rockchip,pins = <4 RK_PD1 RK_FUNC_GPIO &pcfg_pull_down>;
		};
	};
/*
	mxc6655xa {
		mxc6655xa_irq_gpio: mxc6655xa_irq_gpio {
			rockchip,pins = <3 RK_PD7 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	sii902x {
		sii902x_hdmi_int: sii902x-hdmi-int {
			rockchip,pins = <3 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};*/

	sdio-pwrseq {
		/*wifi_enable_h: wifi-enable-h {
			rockchip,pins = <2 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>;
		};*/

		wifi_32k: wifi-32k {
			rockchip,pins = <2 RK_PC6 1 &pcfg_pull_none>;
		};
	};

	wireless-wlan {
		wifi_host_wake_irq: wifi-host-wake-irq {
			rockchip,pins = <2 RK_PB2 RK_FUNC_GPIO &pcfg_pull_down>;
		};
		pwr_wl: pwr-wl {
			rockchip,pins = <3 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	wireless-bluetooth {
		uart1_gpios: uart1-gpios {
			rockchip,pins = <2 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	bl_ctrl {
		bl_en: bl-en {
			rockchip,pins = <4 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	lcd {
		/*lcd_rst_gpio: lcd-rst-gpio {
			rockchip,pins = <0 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;
		};*/

		lcd_enable_gpio: lcd-enable-gpio {
			rockchip,pins = <3 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	usb {
		camera_pwr: camera-pwr {
			rockchip,pins = <3 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;
		};
		
		pwr_4g: pwr-4g {
			rockchip,pins = <3 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>;
		};
		
		pwr_usb30: pwr-usb30 {
			rockchip,pins = <0 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>;
		};
		
	};
	
	cam {
		cam_clkout0: cam-clkout0 {
			rockchip,pins =
				/* cam_clkout0 */
				<4 RK_PA7 1 &pcfg_pull_none>;
		};

		cam_sleep: cam-sleep {
			rockchip,pins =
				/* cam_sleep */
				<4 RK_PA7 RK_FUNC_GPIO &pcfg_pull_none>;
		};
		
		cam_sleep_2: cam-sleep-2 {
			rockchip,pins =
				/* cam_sleep */
				<4 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};

/*&pmu_io_domains {
	vccio6-supply = <&vcc_3v3>;
};*/

&pwm3 {
	status = "okay";

	compatible = "rockchip,remotectl-pwm";
	remote_pwm_id = <3>;
	handle_cpu_id = <1>;
	remote_support_psci = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pwm3_pins>;

	ir_key1 {
            rockchip,usercode = <0xff00>;
            rockchip,key_table =                        
				<0xe7   KEY_POWER>,
				<0xe8   388>,    
				<0xb9   KEY_UP>,
				<0xe9   KEY_DOWN>,
				<0xb8   KEY_LEFT>,
				<0xea   KEY_RIGHT>,
				<0xaa   KEY_ENTER>,
                <0xf9   KEY_HOME>,
				<0xbd   164>,
				<0xbf   KEY_BACK>,
                <0xeb   KEY_VOLUMEDOWN>,			
				<0xfb   KEY_MENU>,
                <0xef   KEY_VOLUMEUP>;
        };
	
    ir_key2 {
            rockchip,usercode = <0x7f80>;
            rockchip,key_table =                        
				<0xed   KEY_POWER>,
				<0xf2   388>,    
				<0xfa   KEY_UP>,
				<0xe4   KEY_DOWN>,
				<0xf8   KEY_LEFT>,
				<0xf6   KEY_RIGHT>,
				<0xf7   KEY_ENTER>,			
				<0xfb   KEY_MENU>,			
                <0xfe   KEY_HOME>,						
				<0xf9   KEY_BACK>,			
                <0xf3   KEY_VOLUMEDOWN>,						
                <0xf1   KEY_VOLUMEUP>;
        };	
		
	ir_key3 {
            rockchip,usercode = <0x01fe>;
            rockchip,key_table =                        
				<0x48   KEY_POWER>,
				<0xb0   388>,    
				<0xa0   KEY_UP>,
				<0xd8   KEY_DOWN>,
				<0xe0   KEY_LEFT>,
				<0x90   KEY_RIGHT>,
				<0x10   KEY_ENTER>,			
				<0x20   KEY_MENU>,			
				<0x80   KEY_HOME>,						
				<0x60   KEY_BACK>,			
				<0x30   KEY_VOLUMEDOWN>,						
				<0x70   KEY_VOLUMEUP>;
        };
};

&pwm7 {
	status = "disabled";
};

&sdmmc1 {
	max-frequency = <150000000>;
	supports-sdio;
	bus-width = <4>;
	disable-wp;
	cap-sd-highspeed;
	cap-sdio-irq;
	keep-power-in-suspend;
	mmc-pwrseq = <&sdio_pwrseq>;
	non-removable;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc1_bus4 &sdmmc1_cmd &sdmmc1_clk>;
	sd-uhs-sdr104;
	status = "okay";
};

&sdmmc2 {
	status = "disabled";
};

&uart1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&uart1m0_xfer &uart1m0_ctsn>;
};

&uart0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&uart0_xfer>;
};

&uart9 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&uart9m1_xfer>;
};

/*&vcc3v3_lcd0_n {
	gpio = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;
	enable-active-high;
};

&vcc3v3_lcd1_n {
	gpio = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
	enable-active-high;
};*/

&wireless_wlan {
	pinctrl-names = "default";
	pinctrl-0 = <&wifi_host_wake_irq>;
	WIFI,host_wake_irq = <&gpio2 RK_PB2 GPIO_ACTIVE_HIGH>;
};

&xpcs {
	status = "okay";
};

&vcc_lcd {
	regulator-always-on;
};

/*============note===========*/

/*
8821CS AP6255 AP6256:vcc_1v8
8723DS AP6212:vcc_3v3
*/
&pmu_io_domains {
	vccio4-supply = <&vcc_3v3>;
};
/*============note===========*/
