<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Design Assistant Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus II 64-Bit Design Assistant<ul><li class="info_message">Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition</li><li class="info_message">Info: Processing started: Sun Aug 27 14:19:54 2023</li></ul></li><li class="info_message">Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC</li><li class="info_message">Info (332104): Reading SDC File: &apos;RESDMAC.sdc&apos;</li><li class="info_message">Info (332110): Deriving PLL clocks<ul><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 45.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[0]} {u_PLL|APLL_inst|altpll_component|pll|clk[0]}</li><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[1]} {u_PLL|APLL_inst|altpll_component|pll|clk[1]}</li><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 135.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[2]} {u_PLL|APLL_inst|altpll_component|pll|clk[2]}</li></ul></li><li class="critical_warning_message">Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 77 asynchronous clock domain interface structure(s) related to this rule.<ul><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|PAS&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|nLS2CPU&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|DECFIFO&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|A1&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|CPU2S_o&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|INCBO_o&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|RDFIFO_o&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|RDFIFO_d&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|INCFIFO&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|FLUSHFIFO&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|STOPFLUSH&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|FLUSHFIFO&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]&quot;</li><li class="info_message">Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.</li></ul></li><li class="critical_warning_message">Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 5 asynchronous clock domain interface structure(s) related to this rule.<ul><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|RDFIFO_o&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|RIFIFO_o&quot;</li></ul></li><li class="warning_message">Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule.<ul><li class="warning_message">Warning (308010): Node  &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0&quot;</li></ul></li><li class="warning_message">Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 2 node(s) related to this rule.<ul><li class="warning_message">Warning (308010): Node  &quot;SCSI_SM:u_SCSI_SM|CRESET_&quot;</li><li class="warning_message">Warning (308010): Node  &quot;SCSI_SM:u_SCSI_SM|S2CPU_o&quot;</li></ul></li><li class="info_message">Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 10 node(s) with highest fan-out.<ul><li class="info_message">Info (308011): Node  &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_locked&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|PAS&quot;</li><li class="info_message">Info (308011): Node  &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|CRESET_&quot;</li><li class="info_message">Info (308011): Node  &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[1]&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[3]&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|S2CPU_o&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|S2F_o&quot;</li><li class="info_message">Info (308011): Node  &quot;datapath:u_datapath|DATA_OE_&quot;</li></ul></li><li class="info_message">Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.<ul><li class="info_message">Info (308011): Node  &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|CRESET_&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|S2F_o&quot;</li><li class="info_message">Info (308011): Node  &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_locked&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|S2CPU_o&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[1]&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|PAS&quot;</li><li class="info_message">Info (308011): Node  &quot;datapath:u_datapath|DATA_OE_&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[3]&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[4]&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[2]&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[0]&quot;</li><li class="info_message">Info (308011): Node  &quot;_STERM&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|DIEH&quot;</li><li class="info_message">Info (308011): Node  &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0&quot;</li><li class="info_message">Info (308011): Node  &quot;SCLK~clkctrl&quot;</li><li class="info_message">Info (308011): Node (tri-state) &quot;R_W_IO~0&quot;</li><li class="info_message">Info (308011): Node  &quot;PDATA_OE_~0&quot;</li><li class="info_message">Info (308011): Node  &quot;DS_O_&quot;</li><li class="info_message">Info (308011): Node  &quot;datapath:u_datapath|bDIEL&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|BRIDGEOUT&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|F2CPUH&quot;</li><li class="info_message">Info (308011): Node  &quot;registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|F2CPUL&quot;</li><li class="info_message">Info (308011): Node (tri-state) &quot;_AS_IO~0&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~5&quot;</li><li class="info_message">Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.</li></ul></li><li class="info_message">Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 60 information messages and 85 warning messages</li><li class="info_message">Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 42 warnings<ul><li class="info_message">Info: Peak virtual memory: 4559 megabytes</li><li class="info_message">Info: Processing ended: Sun Aug 27 14:19:54 2023</li><li class="info_message">Info: Elapsed time: 00:00:00</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:00</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
