Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/xilinx/andgate/andgate_andgate_sch_tb_isim_beh.exe -prj D:/xilinx/andgate/andgate_andgate_sch_tb_beh.prj work.andgate_andgate_sch_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "D:/xilinx/andgate/andgate.vf" into library work
Analyzing Verilog file "D:/xilinx/andgate/andtest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND2
Compiling module andgate
Compiling module andgate_andgate_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable D:/xilinx/andgate/andgate_andgate_sch_tb_isim_beh.exe
Fuse Memory Usage: 27668 KB
Fuse CPU Usage: 577 ms
