0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA/project/mcu_1/mcu_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl,1625801265,vhdl,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.gen/sources_1/ip/dmem/dmem_sim_netlist.vhdl,1625801908,vhdl,,,,dmem;dmem_dist_mem_gen_v8_0_13;dmem_dist_mem_gen_v8_0_13_synth;dmem_spram,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.gen/sources_1/ip/ila_0/sim/ila_0.vhd,1625802795,vhdl,,,,ila_0,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.gen/sources_1/ip/imem/imem_sim_netlist.vhdl,1625808150,vhdl,,,,imem;imem_dist_mem_gen_v8_0_13;imem_dist_mem_gen_v8_0_13_synth;imem_rom,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sim_1/imports/new/top_tb.vhd,1625806586,vhdl,,,,top_tp,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/new/MIPS_datapath.vhd,1625796176,vhdl,,,,datapath,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/new/adder.vhd,1623373182,vhdl,,,,adder,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/new/alu.vhd,1625811457,vhdl,,,,alu,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/new/flip_flop.vhd,1623373946,vhdl,,,,flopr,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/new/mux2.vhd,1623373932,vhdl,,,,mux2,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/new/reg_file.vhd,1625772007,vhdl,,,,regfile,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/new/signex.vhd,1625773776,vhdl,,,,signextend,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/sources_1/imports/new/MIPS_processor.vhd,1625806105,vhdl,,,,mips,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/sources_1/imports/new/alu_controller_decoder.vhd,1625805709,vhdl,,,,aludec,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/sources_1/imports/new/controller.vhd,1625805697,vhdl,,,,controller,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/sources_1/imports/new/main_control_decoder.vhd,1625806424,vhdl,,,,maindec,,,,,,,,
D:/FPGA/project/mcu_1/mcu_1.srcs/sources_1/imports/imports/sources_1/imports/new/top.vhd,1625807571,vhdl,,,,top,,,,,,,,
