{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702521127270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702521127270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 10:32:07 2023 " "Processing started: Thu Dec 14 10:32:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702521127270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521127270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521127271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702521127495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702521127495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_divider " "Found entity 1: display_divider" {  } { { "src/display_divider.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521132628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/random_num.v 1 1 " "Found 1 design units, including 1 entities, in source file src/random_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_num " "Found entity 1: random_num" {  } { { "src/random_num.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/random_num.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521132629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132629 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg_scan.v(170) " "Verilog HDL information at seg_scan.v(170): always construct contains both blocking and non-blocking assignments" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702521132631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521132631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_debouce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_debouce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "src/key_debouce.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/key_debouce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521132632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132632 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_state.v(179) " "Verilog HDL information at display_state.v(179): always construct contains both blocking and non-blocking assignments" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 179 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702521132634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display_state.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_state " "Found entity 1: display_state" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521132634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521132635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521132637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702521132667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_state display_state:display_state_inst " "Elaborating entity \"display_state\" for hierarchy \"display_state:display_state_inst\"" {  } { { "src/display.v" "display_state_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702521132672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ran_num_reg display_state.v(46) " "Verilog HDL or VHDL warning at display_state.v(46): object \"ran_num_reg\" assigned a value but never read" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702521132673 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_error display_state.v(47) " "Verilog HDL or VHDL warning at display_state.v(47): object \"final_error\" assigned a value but never read" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702521132673 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DISP_1_5_out display_state.v(61) " "Verilog HDL or VHDL warning at display_state.v(61): object \"DISP_1_5_out\" assigned a value but never read" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702521132673 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 display_state.v(187) " "Verilog HDL assignment warning at display_state.v(187): truncated value with size 32 to match size of target (5)" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702521132674 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_state.v(244) " "Verilog HDL assignment warning at display_state.v(244): truncated value with size 8 to match size of target (4)" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702521132678 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_state.v(245) " "Verilog HDL assignment warning at display_state.v(245): truncated value with size 8 to match size of target (4)" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702521132678 "|display|display_state:display_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 display_state.v(247) " "Verilog HDL assignment warning at display_state.v(247): truncated value with size 5 to match size of target (4)" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702521132678 "|display|display_state:display_state_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan display_state:display_state_inst\|seg_scan:seg_scan_inst " "Elaborating entity \"seg_scan\" for hierarchy \"display_state:display_state_inst\|seg_scan:seg_scan_inst\"" {  } { { "src/display_state.v" "seg_scan_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702521132694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_scan.v(164) " "Verilog HDL assignment warning at seg_scan.v(164): truncated value with size 32 to match size of target (3)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702521132695 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row_sel seg_scan.v(170) " "Verilog HDL Always Construct warning at seg_scan.v(170): inferring latch(es) for variable \"row_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702521132695 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_sel seg_scan.v(170) " "Verilog HDL Always Construct warning at seg_scan.v(170): inferring latch(es) for variable \"col_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702521132695 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[0\] seg_scan.v(170) " "Inferred latch for \"col_sel\[0\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132695 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[1\] seg_scan.v(170) " "Inferred latch for \"col_sel\[1\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132695 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[2\] seg_scan.v(170) " "Inferred latch for \"col_sel\[2\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132695 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[3\] seg_scan.v(170) " "Inferred latch for \"col_sel\[3\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132695 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[4\] seg_scan.v(170) " "Inferred latch for \"col_sel\[4\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132695 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[5\] seg_scan.v(170) " "Inferred latch for \"col_sel\[5\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132695 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[6\] seg_scan.v(170) " "Inferred latch for \"col_sel\[6\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132695 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_sel\[7\] seg_scan.v(170) " "Inferred latch for \"col_sel\[7\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132696 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[0\] seg_scan.v(170) " "Inferred latch for \"row_sel\[0\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132696 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[1\] seg_scan.v(170) " "Inferred latch for \"row_sel\[1\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132696 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[2\] seg_scan.v(170) " "Inferred latch for \"row_sel\[2\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132696 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[3\] seg_scan.v(170) " "Inferred latch for \"row_sel\[3\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132696 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[4\] seg_scan.v(170) " "Inferred latch for \"row_sel\[4\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132696 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[5\] seg_scan.v(170) " "Inferred latch for \"row_sel\[5\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132696 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[6\] seg_scan.v(170) " "Inferred latch for \"row_sel\[6\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132696 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_sel\[7\] seg_scan.v(170) " "Inferred latch for \"row_sel\[7\]\" at seg_scan.v(170)" {  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132696 "|display|display_state:display_state_inst|seg_scan:seg_scan_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_num display_state:display_state_inst\|random_num:random_num_inst " "Elaborating entity \"random_num\" for hierarchy \"display_state:display_state_inst\|random_num:random_num_inst\"" {  } { { "src/display_state.v" "random_num_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702521132696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random_num.v(21) " "Verilog HDL assignment warning at random_num.v(21): truncated value with size 32 to match size of target (3)" {  } { { "src/random_num.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/random_num.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702521132697 "|display|display_state:display_state_inst|random_num:random_num_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_divider display_state:display_state_inst\|display_divider:divider_inst " "Elaborating entity \"display_divider\" for hierarchy \"display_state:display_state_inst\|display_divider:divider_inst\"" {  } { { "src/display_state.v" "divider_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702521132697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:seg_led_inst " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:seg_led_inst\"" {  } { { "src/display.v" "seg_led_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702521132698 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg_led.v(26) " "Verilog HDL Case Statement information at seg_led.v(26): all case item expressions in this case statement are onehot" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 26 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702521132698 "|display|seg_led:seg_led_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_led_r seg_led.v(35) " "Verilog HDL Always Construct warning at seg_led.v(35): inferring latch(es) for variable \"seg_led_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702521132698 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[0\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[0\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132698 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[1\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[1\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132698 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[2\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[2\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132698 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[3\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[3\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132698 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[4\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[4\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132699 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[5\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[5\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132699 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[6\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[6\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132699 "|display|seg_led:seg_led_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_r\[7\] seg_led.v(35) " "Inferred latch for \"seg_led_r\[7\]\" at seg_led.v(35)" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132699 "|display|seg_led:seg_led_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_divider seg_led:seg_led_inst\|display_divider:divider_inst " "Elaborating entity \"display_divider\" for hierarchy \"seg_led:seg_led_inst\|display_divider:divider_inst\"" {  } { { "src/seg_led.v" "divider_inst" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702521132699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:key_debounce_restart " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:key_debounce_restart\"" {  } { { "src/display.v" "key_debounce_restart" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702521132700 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_state:display_state_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_state:display_state_inst\|Mod0\"" {  } { { "src/display_state.v" "Mod0" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702521132894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_state:display_state_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_state:display_state_inst\|Div0\"" {  } { { "src/display_state.v" "Div0" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702521132894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_state:display_state_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_state:display_state_inst\|Mod1\"" {  } { { "src/display_state.v" "Mod1" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702521132894 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702521132894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_state:display_state_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display_state:display_state_inst\|lpm_divide:Mod0\"" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702521132929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_state:display_state_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"display_state:display_state_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521132929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521132929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521132929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521132929 ""}  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702521132929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tnl " "Found entity 1: lpm_divide_tnl" {  } { { "db/lpm_divide_tnl.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/lpm_divide_tnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521132964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521132979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/alt_u_div_hie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521132995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521132995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521133030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521133030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521133064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521133064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521133099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521133099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521133136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521133136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521133171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521133171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_state:display_state_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_state:display_state_inst\|lpm_divide:Div0\"" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702521133177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_state:display_state_inst\|lpm_divide:Div0 " "Instantiated megafunction \"display_state:display_state_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521133177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521133177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521133177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521133177 ""}  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702521133177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qvl " "Found entity 1: lpm_divide_qvl" {  } { { "db/lpm_divide_qvl.tdf" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/db/lpm_divide_qvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702521133209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521133209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_state:display_state_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display_state:display_state_inst\|lpm_divide:Mod1\"" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702521133214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_state:display_state_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"display_state:display_state_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521133214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521133214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521133214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702521133214 ""}  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 245 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702521133214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[0\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133281 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[1\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133281 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[2\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133281 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[3\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133281 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[4\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133281 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[5\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133281 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[6\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133281 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[7\] " "Latch display_state:display_state_inst\|seg_scan:seg_scan_inst\|col_sel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_state:display_state_inst\|num_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal display_state:display_state_inst\|num_reg\[2\]" {  } { { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133281 ""}  } { { "src/seg_scan.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_scan.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[0\] " "Latch seg_led:seg_led_inst\|seg_led_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[1\] " "Latch seg_led:seg_led_inst\|seg_led_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[2\] " "Latch seg_led:seg_led_inst\|seg_led_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[3\] " "Latch seg_led:seg_led_inst\|seg_led_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[4\] " "Latch seg_led:seg_led_inst\|seg_led_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[5\] " "Latch seg_led:seg_led_inst\|seg_led_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[6\] " "Latch seg_led:seg_led_inst\|seg_led_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[1\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[1\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led:seg_led_inst\|seg_led_r\[7\] " "Latch seg_led:seg_led_inst\|seg_led_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_led:seg_led_inst\|sel_r\[2\] " "Ports D and ENA on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR seg_led:seg_led_inst\|sel_r\[2\] " "Ports ENA and CLR on the latch are fed by the same signal seg_led:seg_led_inst\|sel_r\[2\]" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702521133282 ""}  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702521133282 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[3\] VCC " "Pin \"seg_sel\[3\]\" is stuck at VCC" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702521133443 "|display|seg_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[4\] VCC " "Pin \"seg_sel\[4\]\" is stuck at VCC" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702521133443 "|display|seg_sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[5\] VCC " "Pin \"seg_sel\[5\]\" is stuck at VCC" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702521133443 "|display|seg_sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[6\] VCC " "Pin \"seg_sel\[6\]\" is stuck at VCC" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702521133443 "|display|seg_sel[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[7\] VCC " "Pin \"seg_sel\[7\]\" is stuck at VCC" {  } { { "src/display.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702521133443 "|display|seg_sel[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702521133443 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/seg_led.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/seg_led.v" 19 -1 0 } } { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 126 -1 0 } } { "src/display_state.v" "" { Text "D:/ShuDianShiYan/display_sight_test_final_rick/src/display_state.v" 28 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702521133446 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702521133521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "441 " "Implemented 441 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702521133530 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702521133530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Implemented 394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702521133530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702521133530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/display_sight_test_final_rick/output_files/display.map.smsg " "Generated suppressed messages file D:/ShuDianShiYan/display_sight_test_final_rick/output_files/display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521133558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702521133572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 10:32:13 2023 " "Processing ended: Thu Dec 14 10:32:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702521133572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702521133572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702521133572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702521133572 ""}
