+===================+===================+============================================================================================================================================================================================+
| Launch Clock      | Capture Clock     | Pin                                                                                                                                                                                        |
+===================+===================+============================================================================================================================================================================================+
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[25]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[26]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[15]/D                                                                                                            |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[14]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[25]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[30]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[15]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[9]/D                                                                                                            |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[2]/D                                                                                                       |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[9]/D                                                                                                             |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[27]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[28]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[15]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[26]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[29]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[31]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[25]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[28]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[25]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]/D                                                                                                      |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[9]/D                                                                                                            |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[1]/D                                                                                                            |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue_reg[1][260]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[6]/D                                                                                                            |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue_reg[1][248]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue_reg[1][273]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue_reg[1][203]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue_reg[1][312]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[3]/D                                                                                                            |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue_reg[1][253]/D                                                                                                           |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue_reg[1][94]/D                                                                                                            |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10/ADDRARDADDRL[9] |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb_reg[704]/D                                                                                                                      |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb_reg[970]/D                                                                                                                      |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage5_inst/fb_reg[714]/D                                                                                                                      |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage4_inst/tx0_reg[52]/D                                                                                                                      |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[869]/D                                                                                                                       |
+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
