{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79987,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000129572,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.84656e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.09618e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.84656e-05,
	"finish__design__instance__count__class:fill_cell": 1788,
	"finish__design__instance__area__class:fill_cell": 9343.96,
	"finish__design__instance__count__class:tap_cell": 216,
	"finish__design__instance__area__class:tap_cell": 270.259,
	"finish__design__instance__count__class:clock_buffer": 10,
	"finish__design__instance__area__class:clock_buffer": 228.97,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 77.5744,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__area__class:inverter": 412.896,
	"finish__design__instance__count__class:clock_inverter": 6,
	"finish__design__instance__area__class:clock_inverter": 88.8352,
	"finish__design__instance__count__class:sequential_cell": 89,
	"finish__design__instance__area__class:sequential_cell": 2422.32,
	"finish__design__instance__count__class:multi_input_combinational_cell": 815,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4266.59,
	"finish__design__instance__count": 3044,
	"finish__design__instance__area": 17111.4,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 5.55807,
	"finish__timing__hold__ws": 0.428052,
	"finish__timing__fmax__clock:core_clock": 2.27333e+08,
	"finish__timing__fmax": 2.27333e+08,
	"finish__clock__skew__setup": 0.00679079,
	"finish__clock__skew__hold": 0.00679079,
	"finish__timing__drv__max_slew_limit": 0.601343,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.85918,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000657015,
	"finish__power__switching__total": 0.000239322,
	"finish__power__leakage__total": 3.48082e-09,
	"finish__power__total": 0.00089634,
	"finish__design__io": 36,
	"finish__design__die__area": 18552.8,
	"finish__design__core__area": 17111.4,
	"finish__design__instance__count": 1256,
	"finish__design__instance__area": 7767.45,
	"finish__design__instance__count__stdcell": 1256,
	"finish__design__instance__area__stdcell": 7767.45,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.453934,
	"finish__design__instance__utilization__stdcell": 0.453934,
	"finish__design__rows": 52,
	"finish__design__rows:unithd": 52,
	"finish__design__sites": 13676,
	"finish__design__sites:unithd": 13676,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0,
	"finish__flow__warnings__count:GUI-0076": 1,
	"finish__flow__warnings__type_count": 1
}