// Seed: 1629846404
module module_0 (
    input tri  id_0,
    input wand id_1,
    input tri  id_2
);
  specify
    (id_4 *> id_5) = (id_4++, id_2);
    (id_6 *> id_7) = 1;
  endspecify
  wire id_8 = 1 ? 1'b0 : id_4;
  module_2(
      id_2, id_6, id_6, id_0, id_7, id_5, id_6, id_7, id_4, id_4
  );
  wire id_9, id_10;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2
);
  assign id_4 = ~1;
  module_0(
      id_2, id_2, id_0
  );
  wand id_5 = id_1;
endmodule
module module_2 (
    input  tri   id_0,
    input  wor   id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  tri1  id_5,
    input  wor   id_6,
    output tri   id_7,
    input  tri   id_8,
    output tri1  id_9
);
  tri1 id_11;
  assign id_11 = 1'b0;
endmodule
