OpenROAD 0889970d1790a2617e69f253221b8bd7626e51dc 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/core/runs/core/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /Business/EDA_wx_company/jli/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 1.6
[INFO]: Setting input delay to: 1.6
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   core
Die area:                 ( 0 0 ) ( 637885 648605 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     52244
Number of terminals:      170
Number of snets:          2
Number of nets:           19701

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 665.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 797229.
[INFO DRT-0033] mcon shape region query size = 645856.
[INFO DRT-0033] met1 shape region query size = 131921.
[INFO DRT-0033] via shape region query size = 4620.
[INFO DRT-0033] met2 shape region query size = 2855.
[INFO DRT-0033] via2 shape region query size = 3696.
[INFO DRT-0033] met3 shape region query size = 2857.
[INFO DRT-0033] via3 shape region query size = 3696.
[INFO DRT-0033] met4 shape region query size = 972.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2860 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 647 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 13642 groups.
#scanned instances     = 52244
#unique  instances     = 665
#stdCellGenAp          = 20884
#stdCellValidPlanarAp  = 74
#stdCellValidViaAp     = 16219
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 67938
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:46, elapsed time = 00:02:53, memory = 295.36 (MB), peak = 312.34 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     165961

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 92 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 94 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56351.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44257.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25307.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3628.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1265.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 41.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82923 vertical wires in 2 frboxes and 47926 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 9554 vertical wires in 2 frboxes and 16934 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:07, memory = 504.96 (MB), peak = 567.75 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 504.96 (MB), peak = 567.75 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:37, memory = 749.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:01:31, memory = 1137.08 (MB).
    Completing 30% with 3839 violations.
    elapsed time = 00:01:55, memory = 876.96 (MB).
    Completing 40% with 3839 violations.
    elapsed time = 00:02:53, memory = 1037.18 (MB).
    Completing 50% with 3839 violations.
    elapsed time = 00:03:40, memory = 1209.90 (MB).
    Completing 60% with 8404 violations.
    elapsed time = 00:04:23, memory = 1101.43 (MB).
    Completing 70% with 8404 violations.
    elapsed time = 00:05:26, memory = 1250.43 (MB).
    Completing 80% with 12008 violations.
    elapsed time = 00:06:03, memory = 1001.77 (MB).
    Completing 90% with 12008 violations.
    elapsed time = 00:07:04, memory = 1192.83 (MB).
    Completing 100% with 16325 violations.
    elapsed time = 00:07:51, memory = 941.13 (MB).
[INFO DRT-0199]   Number of violations = 22346.
Viol/Layer         li1   mcon   met1   met2   met3   met4   met5
Cut Spacing          0     15      0      0      0      0      0
Metal Spacing      160      0   2333    449     97      9      0
Min Hole             0      0     14      0      0      0      0
NS Metal             5      0      0      0      0      0      0
Recheck              4      0   4031   1745    161     77      3
Short                0      0  11813   1363     58      9      0
[INFO DRT-0267] cpu time = 00:15:31, elapsed time = 00:07:52, memory = 952.94 (MB), peak = 1307.39 (MB)
Total wire length = 899058 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 374002 um.
Total wire length on LAYER met2 = 345226 um.
Total wire length on LAYER met3 = 114461 um.
Total wire length on LAYER met4 = 62154 um.
Total wire length on LAYER met5 = 3213 um.
Total number of vias = 154074.
Up-via summary (total 154074):.

-------------------------
 FR_MASTERSLICE         0
            li1     68474
           met1     77582
           met2      5717
           met3      2233
           met4        68
-------------------------
                   154074


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 22346 violations.
    elapsed time = 00:00:31, memory = 1057.84 (MB).
    Completing 20% with 22346 violations.
    elapsed time = 00:01:24, memory = 1247.88 (MB).
    Completing 30% with 19997 violations.
    elapsed time = 00:01:50, memory = 990.52 (MB).
    Completing 40% with 19997 violations.
    elapsed time = 00:02:44, memory = 1201.75 (MB).
    Completing 50% with 19997 violations.
    elapsed time = 00:03:31, memory = 1305.79 (MB).
    Completing 60% with 17441 violations.
    elapsed time = 00:04:15, memory = 1167.16 (MB).
    Completing 70% with 17441 violations.
    elapsed time = 00:05:16, memory = 1277.16 (MB).
    Completing 80% with 14502 violations.
    elapsed time = 00:05:38, memory = 1008.93 (MB).
    Completing 90% with 14502 violations.
    elapsed time = 00:06:29, memory = 1202.27 (MB).
    Completing 100% with 12086 violations.
    elapsed time = 00:07:06, memory = 976.07 (MB).
[INFO DRT-0199]   Number of violations = 12086.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         12      0      0      0      0      0
Metal Spacing        0   1382      0    318     70      0
Min Hole             0      1      0      0      0      0
Short                0   9437      2    857      6      1
[INFO DRT-0267] cpu time = 00:14:06, elapsed time = 00:07:07, memory = 979.94 (MB), peak = 1307.39 (MB)
Total wire length = 892666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 370565 um.
Total wire length on LAYER met2 = 342409 um.
Total wire length on LAYER met3 = 114936 um.
Total wire length on LAYER met4 = 61610 um.
Total wire length on LAYER met5 = 3144 um.
Total number of vias = 152973.
Up-via summary (total 152973):.

-------------------------
 FR_MASTERSLICE         0
            li1     68461
           met1     76522
           met2      5800
           met3      2130
           met4        60
-------------------------
                   152973


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12086 violations.
    elapsed time = 00:00:30, memory = 1026.01 (MB).
    Completing 20% with 12086 violations.
    elapsed time = 00:01:16, memory = 1216.35 (MB).
    Completing 30% with 12105 violations.
    elapsed time = 00:01:56, memory = 954.03 (MB).
    Completing 40% with 12105 violations.
    elapsed time = 00:02:34, memory = 1186.80 (MB).
    Completing 50% with 12105 violations.
    elapsed time = 00:03:31, memory = 1396.89 (MB).
    Completing 60% with 12076 violations.
    elapsed time = 00:04:09, memory = 1065.59 (MB).
    Completing 70% with 12076 violations.
    elapsed time = 00:05:02, memory = 1246.68 (MB).
    Completing 80% with 11758 violations.
    elapsed time = 00:05:31, memory = 966.95 (MB).
    Completing 90% with 11758 violations.
    elapsed time = 00:06:20, memory = 1166.81 (MB).
    Completing 100% with 11371 violations.
    elapsed time = 00:07:04, memory = 947.89 (MB).
[INFO DRT-0199]   Number of violations = 11371.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         15      0      0      0      0
Metal Spacing        0   1374    206     65      2
Short                0   9030    665     10      4
[INFO DRT-0267] cpu time = 00:13:59, elapsed time = 00:07:06, memory = 974.29 (MB), peak = 1396.89 (MB)
Total wire length = 890292 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 369808 um.
Total wire length on LAYER met2 = 341533 um.
Total wire length on LAYER met3 = 114496 um.
Total wire length on LAYER met4 = 61371 um.
Total wire length on LAYER met5 = 3083 um.
Total number of vias = 152566.
Up-via summary (total 152566):.

-------------------------
 FR_MASTERSLICE         0
            li1     68461
           met1     76242
           met2      5683
           met3      2122
           met4        58
-------------------------
                   152566


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 11371 violations.
    elapsed time = 00:00:40, memory = 1145.88 (MB).
    Completing 20% with 11371 violations.
    elapsed time = 00:02:03, memory = 1383.62 (MB).
    Completing 30% with 9235 violations.
    elapsed time = 00:02:34, memory = 1048.28 (MB).
    Completing 40% with 9235 violations.
    elapsed time = 00:03:34, memory = 1135.69 (MB).
    Completing 50% with 9235 violations.
    elapsed time = 00:04:35, memory = 1280.53 (MB).
    Completing 60% with 6812 violations.
    elapsed time = 00:05:17, memory = 1124.30 (MB).
    Completing 70% with 6812 violations.
    elapsed time = 00:06:19, memory = 1270.46 (MB).
    Completing 80% with 4762 violations.
    elapsed time = 00:07:02, memory = 1052.46 (MB).
    Completing 90% with 4762 violations.
    elapsed time = 00:08:18, memory = 1176.79 (MB).
    Completing 100% with 2224 violations.
    elapsed time = 00:09:07, memory = 939.27 (MB).
[INFO DRT-0199]   Number of violations = 2224.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          3      0      1      0      0
Metal Spacing        0    613      0     68      3
Min Hole             0      4      0      0      0
Short                0   1452      0     78      2
[INFO DRT-0267] cpu time = 00:17:58, elapsed time = 00:09:09, memory = 981.27 (MB), peak = 1444.34 (MB)
Total wire length = 889210 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343671 um.
Total wire length on LAYER met2 = 342447 um.
Total wire length on LAYER met3 = 137575 um.
Total wire length on LAYER met4 = 62486 um.
Total wire length on LAYER met5 = 3028 um.
Total number of vias = 157391.
Up-via summary (total 157391):.

-------------------------
 FR_MASTERSLICE         0
            li1     68461
           met1     78117
           met2      8475
           met3      2280
           met4        58
-------------------------
                   157391


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2224 violations.
    elapsed time = 00:00:11, memory = 986.20 (MB).
    Completing 20% with 2224 violations.
    elapsed time = 00:00:27, memory = 1188.17 (MB).
    Completing 30% with 1809 violations.
    elapsed time = 00:00:36, memory = 996.08 (MB).
    Completing 40% with 1809 violations.
    elapsed time = 00:00:54, memory = 1168.04 (MB).
    Completing 50% with 1809 violations.
    elapsed time = 00:01:21, memory = 1186.86 (MB).
    Completing 60% with 1418 violations.
    elapsed time = 00:01:33, memory = 1079.93 (MB).
    Completing 70% with 1418 violations.
    elapsed time = 00:01:57, memory = 1182.11 (MB).
    Completing 80% with 712 violations.
    elapsed time = 00:02:17, memory = 1062.12 (MB).
    Completing 90% with 712 violations.
    elapsed time = 00:02:40, memory = 1134.40 (MB).
    Completing 100% with 340 violations.
    elapsed time = 00:02:54, memory = 939.25 (MB).
[INFO DRT-0199]   Number of violations = 340.
Viol/Layer        met1   met2
Metal Spacing       94      9
Short              225     12
[INFO DRT-0267] cpu time = 00:05:18, elapsed time = 00:02:55, memory = 981.14 (MB), peak = 1444.34 (MB)
Total wire length = 889280 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 341727 um.
Total wire length on LAYER met2 = 342329 um.
Total wire length on LAYER met3 = 139452 um.
Total wire length on LAYER met4 = 62756 um.
Total wire length on LAYER met5 = 3013 um.
Total number of vias = 157694.
Up-via summary (total 157694):.

-------------------------
 FR_MASTERSLICE         0
            li1     68461
           met1     78173
           met2      8697
           met3      2305
           met4        58
-------------------------
                   157694


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 340 violations.
    elapsed time = 00:00:01, memory = 981.14 (MB).
    Completing 20% with 340 violations.
    elapsed time = 00:00:04, memory = 972.88 (MB).
    Completing 30% with 267 violations.
    elapsed time = 00:00:06, memory = 968.86 (MB).
    Completing 40% with 267 violations.
    elapsed time = 00:00:10, memory = 976.41 (MB).
    Completing 50% with 267 violations.
    elapsed time = 00:00:30, memory = 984.79 (MB).
    Completing 60% with 191 violations.
    elapsed time = 00:00:32, memory = 975.64 (MB).
    Completing 70% with 191 violations.
    elapsed time = 00:00:40, memory = 1114.09 (MB).
    Completing 80% with 116 violations.
    elapsed time = 00:00:46, memory = 994.07 (MB).
    Completing 90% with 116 violations.
    elapsed time = 00:00:50, memory = 1026.68 (MB).
    Completing 100% with 47 violations.
    elapsed time = 00:00:53, memory = 995.36 (MB).
[INFO DRT-0199]   Number of violations = 47.
Viol/Layer        met1
Metal Spacing       19
Short               28
[INFO DRT-0267] cpu time = 00:01:28, elapsed time = 00:00:54, memory = 995.36 (MB), peak = 1444.34 (MB)
Total wire length = 889231 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 341443 um.
Total wire length on LAYER met2 = 342351 um.
Total wire length on LAYER met3 = 139669 um.
Total wire length on LAYER met4 = 62777 um.
Total wire length on LAYER met5 = 2989 um.
Total number of vias = 157737.
Up-via summary (total 157737):.

-------------------------
 FR_MASTERSLICE         0
            li1     68461
           met1     78214
           met2      8699
           met3      2307
           met4        56
-------------------------
                   157737


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 47 violations.
    elapsed time = 00:00:00, memory = 995.36 (MB).
    Completing 20% with 47 violations.
    elapsed time = 00:00:00, memory = 995.36 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:04, memory = 995.36 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:04, memory = 995.36 (MB).
    Completing 50% with 41 violations.
    elapsed time = 00:00:06, memory = 995.36 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:06, memory = 995.36 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:06, memory = 995.36 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:07, memory = 995.36 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:07, memory = 995.36 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:07, memory = 995.36 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:08, memory = 995.36 (MB), peak = 1444.34 (MB)
Total wire length = 889226 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 341383 um.
Total wire length on LAYER met2 = 342311 um.
Total wire length on LAYER met3 = 139709 um.
Total wire length on LAYER met4 = 62831 um.
Total wire length on LAYER met5 = 2989 um.
Total number of vias = 157732.
Up-via summary (total 157732):.

-------------------------
 FR_MASTERSLICE         0
            li1     68461
           met1     78198
           met2      8705
           met3      2312
           met4        56
-------------------------
                   157732


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 995.36 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 995.36 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 995.36 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 995.36 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 995.36 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 995.36 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 995.36 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 995.36 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 995.36 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 995.36 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 995.36 (MB), peak = 1444.34 (MB)
Total wire length = 889222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 341379 um.
Total wire length on LAYER met2 = 342311 um.
Total wire length on LAYER met3 = 139709 um.
Total wire length on LAYER met4 = 62831 um.
Total wire length on LAYER met5 = 2989 um.
Total number of vias = 157732.
Up-via summary (total 157732):.

-------------------------
 FR_MASTERSLICE         0
            li1     68461
           met1     78198
           met2      8705
           met3      2312
           met4        56
-------------------------
                   157732


[INFO DRT-0198] Complete detail routing.
Total wire length = 889222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 341379 um.
Total wire length on LAYER met2 = 342311 um.
Total wire length on LAYER met3 = 139709 um.
Total wire length on LAYER met4 = 62831 um.
Total wire length on LAYER met5 = 2989 um.
Total number of vias = 157732.
Up-via summary (total 157732):.

-------------------------
 FR_MASTERSLICE         0
            li1     68461
           met1     78198
           met2      8705
           met3      2312
           met4        56
-------------------------
                   157732


[INFO DRT-0267] cpu time = 01:08:35, elapsed time = 00:35:16, memory = 995.36 (MB), peak = 1444.34 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/core/runs/core/results/routing/core.odb'…
Writing netlist to '/openlane/designs/core/runs/core/results/routing/core.nl.v'…
Writing powered netlist to '/openlane/designs/core/runs/core/results/routing/core.pnl.v'…
Writing layout to '/openlane/designs/core/runs/core/results/routing/core.def'…
