<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structSOCMEM__SRAM__MPC__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SOCMEM_SRAM_MPC_Type Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >MPC Memory Protection Controller registers (SOCMEM_SRAM_MPC) </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5584ce0b3bb74625a94d8ca537a348a2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#a5584ce0b3bb74625a94d8ca537a348a2">CFG</a></td></tr>
<tr class="separator:a5584ce0b3bb74625a94d8ca537a348a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3311381d80cb9458602b36662b3c489e"><td class="memItemLeft" align="right" valign="top"><a id="a3311381d80cb9458602b36662b3c489e" name="a3311381d80cb9458602b36662b3c489e"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED</b> [63]</td></tr>
<tr class="separator:a3311381d80cb9458602b36662b3c489e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad431e9f95ae22940fac1ffc0c2626e15"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#ad431e9f95ae22940fac1ffc0c2626e15">CTRL</a></td></tr>
<tr class="separator:ad431e9f95ae22940fac1ffc0c2626e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eacb91f3536d49e84ca187e3ed3a666"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#a5eacb91f3536d49e84ca187e3ed3a666">BLK_MAX</a></td></tr>
<tr class="separator:a5eacb91f3536d49e84ca187e3ed3a666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6d0b010ea40d9bf8706a9f874c9945"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#abc6d0b010ea40d9bf8706a9f874c9945">BLK_CFG</a></td></tr>
<tr class="separator:abc6d0b010ea40d9bf8706a9f874c9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6de194b8ecd0b4720c64a5ca37e3f1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#a9d6de194b8ecd0b4720c64a5ca37e3f1">BLK_IDX</a></td></tr>
<tr class="separator:a9d6de194b8ecd0b4720c64a5ca37e3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d20122d730d7e16ddc3ca8c5ab9271"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#a79d20122d730d7e16ddc3ca8c5ab9271">BLK_LUT</a></td></tr>
<tr class="separator:a79d20122d730d7e16ddc3ca8c5ab9271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c7b8febda5b9fb7e908409ac5f1b1e"><td class="memItemLeft" align="right" valign="top"><a id="a68c7b8febda5b9fb7e908409ac5f1b1e" name="a68c7b8febda5b9fb7e908409ac5f1b1e"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [59]</td></tr>
<tr class="separator:a68c7b8febda5b9fb7e908409ac5f1b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e468c0ff3eef2397a949785bd4c3328"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#a3e468c0ff3eef2397a949785bd4c3328">ROT_CTRL</a></td></tr>
<tr class="separator:a3e468c0ff3eef2397a949785bd4c3328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1bca89b5e91879b95ffa8d6bfa0cce"><td class="memItemLeft" align="right" valign="top"><a id="a3d1bca89b5e91879b95ffa8d6bfa0cce" name="a3d1bca89b5e91879b95ffa8d6bfa0cce"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b></td></tr>
<tr class="separator:a3d1bca89b5e91879b95ffa8d6bfa0cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644f7dd646960a5fceb21f9fa5c8d18c"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#a644f7dd646960a5fceb21f9fa5c8d18c">ROT_BLK_MAX</a></td></tr>
<tr class="separator:a644f7dd646960a5fceb21f9fa5c8d18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf66b2fd19a31147e82a80622303fbbf"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#acf66b2fd19a31147e82a80622303fbbf">ROT_BLK_CFG</a></td></tr>
<tr class="separator:acf66b2fd19a31147e82a80622303fbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af94a7dfd020b8a9872412e7390abf866"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#af94a7dfd020b8a9872412e7390abf866">ROT_BLK_IDX</a></td></tr>
<tr class="separator:af94a7dfd020b8a9872412e7390abf866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df680dfadb5cc067e95a0f029071f13"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#a4df680dfadb5cc067e95a0f029071f13">ROT_BLK_PC</a></td></tr>
<tr class="separator:a4df680dfadb5cc067e95a0f029071f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57322c364a8e1324e19096d2675909ac"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSOCMEM__SRAM__MPC__Type.html#a57322c364a8e1324e19096d2675909ac">ROT_BLK_LUT</a></td></tr>
<tr class="separator:a57322c364a8e1324e19096d2675909ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd10127d85b63c654387e0093efdb9c"><td class="memItemLeft" align="right" valign="top"><a id="afbd10127d85b63c654387e0093efdb9c" name="afbd10127d85b63c654387e0093efdb9c"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [889]</td></tr>
<tr class="separator:afbd10127d85b63c654387e0093efdb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a5584ce0b3bb74625a94d8ca537a348a2" name="a5584ce0b3bb74625a94d8ca537a348a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5584ce0b3bb74625a94d8ca537a348a2">&#9670;&nbsp;</a></span>CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SOCMEM_SRAM_MPC_Type::CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000000 Config register with error response, RegionID PPC_MPC_MAIN is the security owner PC. The error response configuration is located in CFG.RESPONSE, only one such configuration exists applying to all protection contexts in the system. </p>

</div>
</div>
<a id="a3311381d80cb9458602b36662b3c489e" name="a3311381d80cb9458602b36662b3c489e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3311381d80cb9458602b36662b3c489e">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SOCMEM_SRAM_MPC_Type::RESERVED[63]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad431e9f95ae22940fac1ffc0c2626e15" name="ad431e9f95ae22940fac1ffc0c2626e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad431e9f95ae22940fac1ffc0c2626e15">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SOCMEM_SRAM_MPC_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000100 Control register with lock bit and auto-increment only (Separate CTRL for each PC depends on access_pc) </p>

</div>
</div>
<a id="a5eacb91f3536d49e84ca187e3ed3a666" name="a5eacb91f3536d49e84ca187e3ed3a666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eacb91f3536d49e84ca187e3ed3a666">&#9670;&nbsp;</a></span>BLK_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SOCMEM_SRAM_MPC_Type::BLK_MAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000104 Max value of block-based index register </p>

</div>
</div>
<a id="abc6d0b010ea40d9bf8706a9f874c9945" name="abc6d0b010ea40d9bf8706a9f874c9945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc6d0b010ea40d9bf8706a9f874c9945">&#9670;&nbsp;</a></span>BLK_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SOCMEM_SRAM_MPC_Type::BLK_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000108 Block size &amp; initialization in progress </p>

</div>
</div>
<a id="a9d6de194b8ecd0b4720c64a5ca37e3f1" name="a9d6de194b8ecd0b4720c64a5ca37e3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6de194b8ecd0b4720c64a5ca37e3f1">&#9670;&nbsp;</a></span>BLK_IDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SOCMEM_SRAM_MPC_Type::BLK_IDX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000010C Index of 32-block group accessed through BLK_LUT (Separate IDX for each PC depending on access_pc) </p>

</div>
</div>
<a id="a79d20122d730d7e16ddc3ca8c5ab9271" name="a79d20122d730d7e16ddc3ca8c5ab9271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d20122d730d7e16ddc3ca8c5ab9271">&#9670;&nbsp;</a></span>BLK_LUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SOCMEM_SRAM_MPC_Type::BLK_LUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000110 NS status for 32 blocks at BLK_IDX with PC=&lt;access_pc&gt; </p>

</div>
</div>
<a id="a68c7b8febda5b9fb7e908409ac5f1b1e" name="a68c7b8febda5b9fb7e908409ac5f1b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c7b8febda5b9fb7e908409ac5f1b1e">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SOCMEM_SRAM_MPC_Type::RESERVED1[59]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e468c0ff3eef2397a949785bd4c3328" name="a3e468c0ff3eef2397a949785bd4c3328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e468c0ff3eef2397a949785bd4c3328">&#9670;&nbsp;</a></span>ROT_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SOCMEM_SRAM_MPC_Type::ROT_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000200 Control register with lock bit and auto-increment only </p>

</div>
</div>
<a id="a3d1bca89b5e91879b95ffa8d6bfa0cce" name="a3d1bca89b5e91879b95ffa8d6bfa0cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1bca89b5e91879b95ffa8d6bfa0cce">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SOCMEM_SRAM_MPC_Type::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a644f7dd646960a5fceb21f9fa5c8d18c" name="a644f7dd646960a5fceb21f9fa5c8d18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644f7dd646960a5fceb21f9fa5c8d18c">&#9670;&nbsp;</a></span>ROT_BLK_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SOCMEM_SRAM_MPC_Type::ROT_BLK_MAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000208 Max value of block-based index register for ROT </p>

</div>
</div>
<a id="acf66b2fd19a31147e82a80622303fbbf" name="acf66b2fd19a31147e82a80622303fbbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf66b2fd19a31147e82a80622303fbbf">&#9670;&nbsp;</a></span>ROT_BLK_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SOCMEM_SRAM_MPC_Type::ROT_BLK_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000020C Same as BLK_CFG </p>

</div>
</div>
<a id="af94a7dfd020b8a9872412e7390abf866" name="af94a7dfd020b8a9872412e7390abf866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af94a7dfd020b8a9872412e7390abf866">&#9670;&nbsp;</a></span>ROT_BLK_IDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SOCMEM_SRAM_MPC_Type::ROT_BLK_IDX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000210 Index of 8-block group accessed through ROT_BLK_LUT_* </p>

</div>
</div>
<a id="a4df680dfadb5cc067e95a0f029071f13" name="a4df680dfadb5cc067e95a0f029071f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4df680dfadb5cc067e95a0f029071f13">&#9670;&nbsp;</a></span>ROT_BLK_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SOCMEM_SRAM_MPC_Type::ROT_BLK_PC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000214 Protection context of 8-block group accesses through ROT_BLK_LUT </p>

</div>
</div>
<a id="a57322c364a8e1324e19096d2675909ac" name="a57322c364a8e1324e19096d2675909ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57322c364a8e1324e19096d2675909ac">&#9670;&nbsp;</a></span>ROT_BLK_LUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SOCMEM_SRAM_MPC_Type::ROT_BLK_LUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000218 (R,W,NS) bits for 8 blocks at ROT_BLK_IDX for PC=ROT_BKL_PC </p>

</div>
</div>
<a id="afbd10127d85b63c654387e0093efdb9c" name="afbd10127d85b63c654387e0093efdb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbd10127d85b63c654387e0093efdb9c">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SOCMEM_SRAM_MPC_Type::RESERVED3[889]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
