#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b064dcc1900 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x5b064dd1e3a0_0 .net "busy", 0 0, v0x5b064dd1a9e0_0;  1 drivers
v0x5b064dd1e490_0 .var "clk", 0 0;
v0x5b064dd1e530_0 .net "cs", 0 0, v0x5b064dd1ab60_0;  1 drivers
v0x5b064dd1e620_0 .var "data_in", 7 0;
v0x5b064dd1e6c0_0 .var "data_in_valid", 0 0;
v0x5b064dd1e7b0_0 .net "data_out", 7 0, v0x5b064dd1adc0_0;  1 drivers
v0x5b064dd1e880_0 .net "data_out_valid", 0 0, v0x5b064dd1aea0_0;  1 drivers
v0x5b064dd1e950_0 .var/i "i", 31 0;
v0x5b064dd1e9f0_0 .net "miso", 0 0, L_0x5b064dd204a0;  1 drivers
v0x5b064dd1ea90_0 .net "mosi", 0 0, v0x5b064dd1b340_0;  1 drivers
v0x5b064dd1eb80_0 .var "rst_n", 0 0;
v0x5b064dd1ec70_0 .net "sck", 0 0, v0x5b064dd1b660_0;  1 drivers
v0x5b064dd1ed60_0 .net "slave_busy", 0 0, v0x5b064dd1ccd0_0;  1 drivers
v0x5b064dd1ee00_0 .var "slave_data_in", 7 0;
v0x5b064dd1eea0_0 .var "slave_data_in_valid", 0 0;
v0x5b064dd1ef40_0 .net "slave_data_out", 7 0, v0x5b064dd1d3c0_0;  1 drivers
v0x5b064dd1efe0_0 .net "slave_data_out_valid", 0 0, v0x5b064dd1d4a0_0;  1 drivers
v0x5b064dd1f0b0 .array "test_data", 3 0, 7 0;
E_0x5b064dccc9f0 .event anyedge, v0x5b064dd1a9e0_0;
E_0x5b064dcd1360 .event negedge, v0x5b064dd1aaa0_0;
S_0x5b064dcf2f40 .scope module, "u_SPI_Controller" "SPI_Controller" 2 72, 3 44 0, S_0x5b064dcc1900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "sck";
    .port_info 3 /OUTPUT 1 "mosi";
    .port_info 4 /INPUT 1 "miso";
    .port_info 5 /OUTPUT 1 "cs";
    .port_info 6 /INPUT 1 "data_in_valid";
    .port_info 7 /OUTPUT 1 "data_out_valid";
    .port_info 8 /INPUT 8 "data_in";
    .port_info 9 /OUTPUT 8 "data_out";
    .port_info 10 /OUTPUT 1 "busy";
P_0x5b064dcde590 .param/l "CPHA" 1 3 71, C4<1>;
P_0x5b064dcde5d0 .param/l "CPOL" 1 3 70, C4<0>;
P_0x5b064dcde610 .param/l "DIV" 1 3 88, +C4<00000000000000000000000000001100>;
P_0x5b064dcde650 .param/l "DIV_W" 1 3 90, +C4<00000000000000000000000000000100>;
P_0x5b064dcde690 .param/l "SPI_BITS_PER_WORD" 0 3 45, +C4<00000000000000000000000000001000>;
P_0x5b064dcde6d0 .param/l "SPI_CLK_FREQ" 0 3 47, +C4<00000000000011110100001001000000>;
P_0x5b064dcde710 .param/l "SPI_MODE" 0 3 46, +C4<00000000000000000000000000000001>;
P_0x5b064dcde750 .param/l "ST_DONE" 1 3 98, C4<10>;
P_0x5b064dcde790 .param/l "ST_IDLE" 1 3 96, C4<00>;
P_0x5b064dcde7d0 .param/l "ST_TRANSFER" 1 3 97, C4<01>;
P_0x5b064dcde810 .param/l "SYS_CLK_FREQ" 0 3 48, +C4<00000001011111010111100001000000>;
L_0x700ec7a6e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5b064dcf9990 .functor XNOR 1, v0x5b064dd1b660_0, L_0x700ec7a6e018, C4<0>, C4<0>;
L_0x5b064dcf9ef0 .functor NOT 1, L_0x5b064dcf9990, C4<0>, C4<0>, C4<0>;
L_0x700ec7a6e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5b064dcfa650 .functor NOT 1, L_0x700ec7a6e060, C4<0>, C4<0>, C4<0>;
L_0x5b064dcf4850 .functor NOT 1, L_0x5b064dcf9990, C4<0>, C4<0>, C4<0>;
L_0x5b064dd205a0 .functor BUFT 1, L_0x5b064dcf9ef0, C4<0>, C4<0>, C4<0>;
v0x5b064dcf5ab0_0 .net/2u *"_ivl_0", 0 0, L_0x700ec7a6e018;  1 drivers
v0x5b064dcf6320_0 .net *"_ivl_10", 0 0, L_0x5b064dcfa650;  1 drivers
v0x5b064dcf6aa0_0 .net *"_ivl_12", 0 0, L_0x5b064dcf4850;  1 drivers
v0x5b064dcbaf50_0 .net *"_ivl_6", 0 0, L_0x5b064dcf9ef0;  1 drivers
v0x5b064dd1a8b0_0 .var "bit_cnt", 3 0;
v0x5b064dd1a9e0_0 .var "busy", 0 0;
v0x5b064dd1aaa0_0 .net "clk", 0 0, v0x5b064dd1e490_0;  1 drivers
v0x5b064dd1ab60_0 .var "cs", 0 0;
v0x5b064dd1ac20_0 .net "data_in", 7 0, v0x5b064dd1e620_0;  1 drivers
v0x5b064dd1ad00_0 .net "data_in_valid", 0 0, v0x5b064dd1e6c0_0;  1 drivers
v0x5b064dd1adc0_0 .var "data_out", 7 0;
v0x5b064dd1aea0_0 .var "data_out_valid", 0 0;
v0x5b064dd1af60_0 .var "div_cnt", 3 0;
v0x5b064dd1b040_0 .net "do_sample_edge", 0 0, L_0x5b064dd205a0;  1 drivers
v0x5b064dd1b100_0 .net "do_shift_edge", 0 0, L_0x5b064dd1f300;  1 drivers
v0x5b064dd1b1c0_0 .net "edge_is_rise", 0 0, L_0x5b064dcf9990;  1 drivers
v0x5b064dd1b280_0 .net "miso", 0 0, L_0x5b064dd204a0;  alias, 1 drivers
v0x5b064dd1b340_0 .var "mosi", 0 0;
v0x5b064dd1b400_0 .net "rst_n", 0 0, v0x5b064dd1eb80_0;  1 drivers
v0x5b064dd1b4c0_0 .var "rx_shift", 7 0;
v0x5b064dd1b5a0_0 .net "sample_is_rise", 0 0, L_0x700ec7a6e060;  1 drivers
v0x5b064dd1b660_0 .var "sck", 0 0;
v0x5b064dd1b720_0 .var "state", 1 0;
v0x5b064dd1b800_0 .var "tx_shift", 7 0;
E_0x5b064dcd1c00/0 .event negedge, v0x5b064dd1b400_0;
E_0x5b064dcd1c00/1 .event posedge, v0x5b064dd1aaa0_0;
E_0x5b064dcd1c00 .event/or E_0x5b064dcd1c00/0, E_0x5b064dcd1c00/1;
L_0x5b064dd1f300 .functor MUXZ 1, L_0x5b064dcf4850, L_0x5b064dcf9990, L_0x5b064dcfa650, C4<>;
S_0x5b064dc8a490 .scope function.vec4.u32, "clog2" "clog2" 3 76, 3 76 0, S_0x5b064dcf2f40;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x5b064dc8a490
v0x5b064dcfa7f0_0 .var/i "i", 31 0;
v0x5b064dcf4970_0 .var/i "value", 31 0;
TD_tb.u_SPI_Controller.clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v0x5b064dcf4970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5b064dcfa7f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5b064dcfa7f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v0x5b064dcfa7f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5b064dcfa7f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5b064dd1ba40 .scope module, "u_SPI_Peripheral" "SPI_Peripheral" 2 90, 4 31 0, S_0x5b064dcc1900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "sck";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "miso";
    .port_info 6 /INPUT 1 "data_in_valid";
    .port_info 7 /OUTPUT 1 "data_out_valid";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /INPUT 8 "data_in";
    .port_info 10 /OUTPUT 8 "data_out";
P_0x5b064dd1bbf0 .param/l "BIT_COUNT_WIDTH" 1 4 51, +C4<00000000000000000000000000000011>;
P_0x5b064dd1bc30 .param/l "CPHA" 1 4 55, C4<1>;
P_0x5b064dd1bc70 .param/l "CPOL" 1 4 54, C4<0>;
P_0x5b064dd1bcb0 .param/l "SPI_BITS_PER_WORD" 0 4 32, +C4<00000000000000000000000000001000>;
P_0x5b064dd1bcf0 .param/l "SPI_MODE" 0 4 33, +C4<00000000000000000000000000000001>;
L_0x5b064dcf5950 .functor NOT 1, L_0x5b064dd1f470, C4<0>, C4<0>, C4<0>;
L_0x5b064dcf6180 .functor AND 1, L_0x5b064dcf5950, L_0x5b064dd1f540, C4<1>, C4<1>;
L_0x5b064dcf6980 .functor NOT 1, L_0x5b064dd1f6d0, C4<0>, C4<0>, C4<0>;
L_0x5b064dd1f890 .functor AND 1, L_0x5b064dcf6980, L_0x5b064dd1f7c0, C4<1>, C4<1>;
L_0x5b064dd1f9b0 .functor BUFZ 1, L_0x5b064dd1f890, C4<0>, C4<0>, C4<0>;
L_0x5b064dd1fa70 .functor BUFZ 1, L_0x5b064dcf6180, C4<0>, C4<0>, C4<0>;
L_0x5b064dd1fc10 .functor NOT 1, L_0x5b064dd1fb70, C4<0>, C4<0>, C4<0>;
L_0x5b064dd1fe00 .functor NOT 1, L_0x5b064dd1fcd0, C4<0>, C4<0>, C4<0>;
L_0x5b064dd1ffb0 .functor AND 1, L_0x5b064dd1fe00, L_0x5b064dd1ff10, C4<1>, C4<1>;
L_0x5b064dd20240 .functor NOT 1, L_0x5b064dd200c0, C4<0>, C4<0>, C4<0>;
L_0x5b064dd203b0 .functor AND 1, L_0x5b064dd20240, L_0x5b064dd20310, C4<1>, C4<1>;
v0x5b064dd1c040_0 .net *"_ivl_1", 0 0, L_0x5b064dd1f470;  1 drivers
v0x5b064dd1c140_0 .net *"_ivl_10", 0 0, L_0x5b064dcf6980;  1 drivers
v0x5b064dd1c220_0 .net *"_ivl_13", 0 0, L_0x5b064dd1f7c0;  1 drivers
v0x5b064dd1c2e0_0 .net *"_ivl_2", 0 0, L_0x5b064dcf5950;  1 drivers
v0x5b064dd1c3c0_0 .net *"_ivl_21", 0 0, L_0x5b064dd1fb70;  1 drivers
v0x5b064dd1c4f0_0 .net *"_ivl_25", 0 0, L_0x5b064dd1fcd0;  1 drivers
v0x5b064dd1c5d0_0 .net *"_ivl_26", 0 0, L_0x5b064dd1fe00;  1 drivers
v0x5b064dd1c6b0_0 .net *"_ivl_29", 0 0, L_0x5b064dd1ff10;  1 drivers
v0x5b064dd1c790_0 .net *"_ivl_33", 0 0, L_0x5b064dd200c0;  1 drivers
v0x5b064dd1c870_0 .net *"_ivl_34", 0 0, L_0x5b064dd20240;  1 drivers
v0x5b064dd1c950_0 .net *"_ivl_37", 0 0, L_0x5b064dd20310;  1 drivers
v0x5b064dd1ca30_0 .net *"_ivl_5", 0 0, L_0x5b064dd1f540;  1 drivers
v0x5b064dd1cb10_0 .net *"_ivl_9", 0 0, L_0x5b064dd1f6d0;  1 drivers
v0x5b064dd1cbf0_0 .var "bit_count", 2 0;
v0x5b064dd1ccd0_0 .var "busy", 0 0;
v0x5b064dd1cd90_0 .net "clk", 0 0, v0x5b064dd1e490_0;  alias, 1 drivers
v0x5b064dd1ce30_0 .net "cs", 0 0, v0x5b064dd1ab60_0;  alias, 1 drivers
v0x5b064dd1cfe0_0 .net "cs_active", 0 0, L_0x5b064dd1fc10;  1 drivers
v0x5b064dd1d080_0 .var "cs_sync", 2 0;
v0x5b064dd1d140_0 .net "data_in", 7 0, v0x5b064dd1ee00_0;  1 drivers
v0x5b064dd1d220_0 .var "data_in_reg", 7 0;
v0x5b064dd1d300_0 .net "data_in_valid", 0 0, v0x5b064dd1eea0_0;  1 drivers
v0x5b064dd1d3c0_0 .var "data_out", 7 0;
v0x5b064dd1d4a0_0 .var "data_out_valid", 0 0;
v0x5b064dd1d560_0 .var "data_to_send", 7 0;
v0x5b064dd1d640_0 .net "end_message", 0 0, L_0x5b064dd203b0;  1 drivers
v0x5b064dd1d700_0 .net "falling_edge", 0 0, L_0x5b064dd1f890;  1 drivers
v0x5b064dd1d7c0_0 .net "miso", 0 0, L_0x5b064dd204a0;  alias, 1 drivers
v0x5b064dd1d860_0 .net "mosi", 0 0, v0x5b064dd1b340_0;  alias, 1 drivers
v0x5b064dd1d930_0 .var "mosi_sync", 1 0;
v0x5b064dd1d9d0_0 .net "rising_edge", 0 0, L_0x5b064dcf6180;  1 drivers
v0x5b064dd1da90_0 .net "rst_n", 0 0, v0x5b064dd1eb80_0;  alias, 1 drivers
v0x5b064dd1db60_0 .net "sampling_edge", 0 0, L_0x5b064dd1f9b0;  1 drivers
v0x5b064dd1de10_0 .net "sck", 0 0, v0x5b064dd1b660_0;  alias, 1 drivers
v0x5b064dd1dee0_0 .var "sck_sync", 2 0;
v0x5b064dd1dfa0_0 .net "shifting_edge", 0 0, L_0x5b064dd1fa70;  1 drivers
v0x5b064dd1e060_0 .net "start_message", 0 0, L_0x5b064dd1ffb0;  1 drivers
v0x5b064dd1e120_0 .var "sync_init", 0 0;
E_0x5b064dccefe0 .event posedge, v0x5b064dd1aaa0_0;
L_0x5b064dd1f470 .part v0x5b064dd1dee0_0, 2, 1;
L_0x5b064dd1f540 .part v0x5b064dd1dee0_0, 1, 1;
L_0x5b064dd1f6d0 .part v0x5b064dd1dee0_0, 1, 1;
L_0x5b064dd1f7c0 .part v0x5b064dd1dee0_0, 2, 1;
L_0x5b064dd1fb70 .part v0x5b064dd1d080_0, 1, 1;
L_0x5b064dd1fcd0 .part v0x5b064dd1d080_0, 1, 1;
L_0x5b064dd1ff10 .part v0x5b064dd1d080_0, 2, 1;
L_0x5b064dd200c0 .part v0x5b064dd1d080_0, 2, 1;
L_0x5b064dd20310 .part v0x5b064dd1d080_0, 1, 1;
L_0x5b064dd204a0 .part v0x5b064dd1d560_0, 7, 1;
    .scope S_0x5b064dcf2f40;
T_1 ;
    %wait E_0x5b064dcd1c00;
    %load/vec4 v0x5b064dd1b400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b064dd1b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1b660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b064dd1ab60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1b340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1a9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b064dd1adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1aea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b064dd1b800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b064dd1b4c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b064dd1a8b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b064dd1af60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1aea0_0, 0;
    %load/vec4 v0x5b064dd1b720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1b660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b064dd1ab60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1a9e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b064dd1af60_0, 0;
    %load/vec4 v0x5b064dd1ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b064dd1a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1ab60_0, 0;
    %load/vec4 v0x5b064dd1ac20_0;
    %assign/vec4 v0x5b064dd1b800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b064dd1b4c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5b064dd1a8b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5b064dd1b720_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x5b064dd1af60_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b064dd1af60_0, 0;
    %load/vec4 v0x5b064dd1b040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x5b064dd1a8b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x5b064dd1b4c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5b064dd1b280_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b064dd1b4c0_0, 0;
    %load/vec4 v0x5b064dd1a8b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5b064dd1a8b0_0, 0;
    %load/vec4 v0x5b064dd1a8b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x5b064dd1b4c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5b064dd1b280_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b064dd1adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b064dd1aea0_0, 0;
T_1.13 ;
T_1.10 ;
    %load/vec4 v0x5b064dd1b100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.17, 9;
    %load/vec4 v0x5b064dd1a8b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v0x5b064dd1b800_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5b064dd1b340_0, 0;
    %load/vec4 v0x5b064dd1b800_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1b800_0, 0;
T_1.15 ;
    %load/vec4 v0x5b064dd1b660_0;
    %inv;
    %assign/vec4 v0x5b064dd1b660_0, 0;
    %load/vec4 v0x5b064dd1a8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5b064dd1b720_0, 0;
T_1.18 ;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x5b064dd1af60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5b064dd1af60_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1b660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b064dd1ab60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1a9e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b064dd1b720_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b064dd1ba40;
T_2 ;
    %wait E_0x5b064dccefe0;
    %load/vec4 v0x5b064dd1da90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b064dd1dee0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b064dd1d080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b064dd1d930_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5b064dd1dee0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5b064dd1de10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b064dd1dee0_0, 0;
    %load/vec4 v0x5b064dd1d080_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5b064dd1ce30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b064dd1d080_0, 0;
    %load/vec4 v0x5b064dd1d930_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5b064dd1d860_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b064dd1d930_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b064dd1ba40;
T_3 ;
    %wait E_0x5b064dccefe0;
    %load/vec4 v0x5b064dd1cfe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b064dd1cbf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5b064dd1db60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5b064dd1cbf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5b064dd1cbf0_0, 0;
    %load/vec4 v0x5b064dd1d3c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5b064dd1d930_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b064dd1d3c0_0, 0;
T_3.2 ;
T_3.1 ;
    %load/vec4 v0x5b064dd1e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1ccd0_0, 0;
T_3.4 ;
    %load/vec4 v0x5b064dd1d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b064dd1ccd0_0, 0;
T_3.6 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b064dd1ba40;
T_4 ;
    %wait E_0x5b064dccefe0;
    %load/vec4 v0x5b064dd1da90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1d4a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5b064dd1cfe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.3, 9;
    %load/vec4 v0x5b064dd1db60_0;
    %and;
T_4.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0x5b064dd1cbf0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %assign/vec4 v0x5b064dd1d4a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b064dd1ba40;
T_5 ;
    %wait E_0x5b064dccefe0;
    %load/vec4 v0x5b064dd1da90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b064dd1d220_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5b064dd1d300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5b064dd1d140_0;
    %assign/vec4 v0x5b064dd1d220_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b064dd1ba40;
T_6 ;
    %wait E_0x5b064dccefe0;
    %load/vec4 v0x5b064dd1da90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1e120_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5b064dd1cfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5b064dd1e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5b064dd1d220_0;
    %assign/vec4 v0x5b064dd1d560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b064dd1e120_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5b064dd1dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5b064dd1e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1e120_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5b064dd1d560_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5b064dd1d560_0, 0;
T_6.9 ;
T_6.6 ;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b064dcc1900;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v0x5b064dd1e490_0;
    %inv;
    %store/vec4 v0x5b064dd1e490_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b064dcc1900;
T_8 ;
    %vpi_call 2 15 "$dumpfile", "saida.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b064dcc1900 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b064dd1e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b064dd1eb80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b064dd1eb80_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b064dd1f0b0, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b064dd1f0b0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b064dd1f0b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b064dd1f0b0, 4, 0;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5b064dccefe0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b064dd1e950_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5b064dd1e950_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b064dd1e6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b064dd1eea0_0, 0, 1;
    %ix/getv/s 4, v0x5b064dd1e950_0;
    %load/vec4a v0x5b064dd1f0b0, 4;
    %store/vec4 v0x5b064dd1e620_0, 0, 8;
    %ix/getv/s 4, v0x5b064dd1e950_0;
    %load/vec4a v0x5b064dd1f0b0, 4;
    %store/vec4 v0x5b064dd1ee00_0, 0, 8;
    %wait E_0x5b064dccefe0;
    %wait E_0x5b064dcd1360;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b064dd1e6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b064dd1eea0_0, 0, 1;
    %wait E_0x5b064dccefe0;
T_8.4 ;
    %load/vec4 v0x5b064dd1e3a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.5, 6;
    %wait E_0x5b064dccc9f0;
    %jmp T_8.4;
T_8.5 ;
    %wait E_0x5b064dccefe0;
    %load/vec4 v0x5b064dd1e7b0_0;
    %ix/getv/s 4, v0x5b064dd1e950_0;
    %load/vec4a v0x5b064dd1f0b0, 4;
    %cmp/e;
    %jmp/0xz  T_8.6, 4;
    %vpi_call 2 48 "$display", "Test %0d: Controller OK! Received=%h, Expected=%h", v0x5b064dd1e950_0, v0x5b064dd1e7b0_0, &A<v0x5b064dd1f0b0, v0x5b064dd1e950_0 > {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call 2 50 "$display", "Test %0d: Controller ERRO! Received=%h, Expected=%h", v0x5b064dd1e950_0, v0x5b064dd1e7b0_0, &A<v0x5b064dd1f0b0, v0x5b064dd1e950_0 > {0 0 0};
T_8.7 ;
    %load/vec4 v0x5b064dd1ef40_0;
    %ix/getv/s 4, v0x5b064dd1e950_0;
    %load/vec4a v0x5b064dd1f0b0, 4;
    %cmp/e;
    %jmp/0xz  T_8.8, 4;
    %vpi_call 2 53 "$display", "Test %0d: Peripheral OK! Received=%h, Expected=%h", v0x5b064dd1e950_0, v0x5b064dd1ef40_0, &A<v0x5b064dd1f0b0, v0x5b064dd1e950_0 > {0 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call 2 55 "$display", "Test %0d: Peripheral ERRO! Received=%h, Expected=%h", v0x5b064dd1e950_0, v0x5b064dd1ef40_0, &A<v0x5b064dd1f0b0, v0x5b064dd1e950_0 > {0 0 0};
T_8.9 ;
    %load/vec4 v0x5b064dd1e950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b064dd1e950_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %delay 100000, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "spi_controller.v";
    "spi_peripheral.v";
