{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 01 03:09:02 2018 " "Info: Processing started: Mon Jan 01 03:09:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ywljofwb -c ywljofwb --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ywljofwb -c ywljofwb --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "m " "Warning: Node \"m\" is a latch" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ywljsc\[0\]\$latch " "Warning: Node \"ywljsc\[0\]\$latch\" is a latch" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ywljsc\[1\]\$latch " "Warning: Node \"ywljsc\[1\]\$latch\" is a latch" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ywljsc\[2\]\$latch " "Warning: Node \"ywljsc\[2\]\$latch\" is a latch" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ywljsc\[3\]\$latch " "Warning: Node \"ywljsc\[3\]\$latch\" is a latch" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ywljsc\[4\]\$latch " "Warning: Node \"ywljsc\[4\]\$latch\" is a latch" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ywljsc\[5\]\$latch " "Warning: Node \"ywljsc\[5\]\$latch\" is a latch" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ywljsc\[6\]\$latch " "Warning: Node \"ywljsc\[6\]\$latch\" is a latch" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "frbus " "Info: Assuming node \"frbus\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "fbus " "Info: Assuming node \"fbus\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "flbus " "Info: Assuming node \"flbus\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "m~3 " "Info: Detected gated clock \"m~3\" as buffer" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "m~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ywljsc\[6\]\$latch alu_out\[7\] fbus 5.620 ns register " "Info: tsu for register \"ywljsc\[6\]\$latch\" (data pin = \"alu_out\[7\]\", clock pin = \"fbus\") is 5.620 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.271 ns + Longest pin register " "Info: + Longest pin to register delay is 13.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alu_out\[7\] 1 PIN PIN_156 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_156; Fanout = 2; PIN Node = 'alu_out\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_out[7] } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.695 ns) + CELL(0.114 ns) 9.278 ns ywljsc\[6\]~25 2 COMB LC_X2_Y13_N9 1 " "Info: 2: + IC(7.695 ns) + CELL(0.114 ns) = 9.278 ns; Loc. = LC_X2_Y13_N9; Fanout = 1; COMB Node = 'ywljsc\[6\]~25'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.809 ns" { alu_out[7] ywljsc[6]~25 } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 10.014 ns ywljsc\[6\]~26 3 COMB LC_X2_Y13_N0 1 " "Info: 3: + IC(0.444 ns) + CELL(0.292 ns) = 10.014 ns; Loc. = LC_X2_Y13_N0; Fanout = 1; COMB Node = 'ywljsc\[6\]~26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { ywljsc[6]~25 ywljsc[6]~26 } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.590 ns) 13.271 ns ywljsc\[6\]\$latch 4 REG LC_X19_Y16_N3 1 " "Info: 4: + IC(2.667 ns) + CELL(0.590 ns) = 13.271 ns; Loc. = LC_X19_Y16_N3; Fanout = 1; REG Node = 'ywljsc\[6\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.257 ns" { ywljsc[6]~26 ywljsc[6]$latch } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 18.57 % ) " "Info: Total cell delay = 2.465 ns ( 18.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.806 ns ( 81.43 % ) " "Info: Total interconnect delay = 10.806 ns ( 81.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.271 ns" { alu_out[7] ywljsc[6]~25 ywljsc[6]~26 ywljsc[6]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.271 ns" { alu_out[7] {} alu_out[7]~out0 {} ywljsc[6]~25 {} ywljsc[6]~26 {} ywljsc[6]$latch {} } { 0.000ns 0.000ns 7.695ns 0.444ns 2.667ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.820 ns + " "Info: + Micro setup delay of destination is 0.820 ns" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fbus destination 8.471 ns - Shortest register " "Info: - Shortest clock path from clock \"fbus\" to destination register is 8.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns fbus 1 CLK PIN_23 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 9; CLK Node = 'fbus'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fbus } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.292 ns) 2.953 ns m~3 2 COMB LC_X2_Y13_N5 8 " "Info: 2: + IC(1.192 ns) + CELL(0.292 ns) = 2.953 ns; Loc. = LC_X2_Y13_N5; Fanout = 8; COMB Node = 'm~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { fbus m~3 } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.226 ns) + CELL(0.292 ns) 8.471 ns ywljsc\[6\]\$latch 3 REG LC_X19_Y16_N3 1 " "Info: 3: + IC(5.226 ns) + CELL(0.292 ns) = 8.471 ns; Loc. = LC_X19_Y16_N3; Fanout = 1; REG Node = 'ywljsc\[6\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { m~3 ywljsc[6]$latch } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.053 ns ( 24.24 % ) " "Info: Total cell delay = 2.053 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.418 ns ( 75.76 % ) " "Info: Total interconnect delay = 6.418 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.471 ns" { fbus m~3 ywljsc[6]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.471 ns" { fbus {} fbus~out0 {} m~3 {} ywljsc[6]$latch {} } { 0.000ns 0.000ns 1.192ns 5.226ns } { 0.000ns 1.469ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.271 ns" { alu_out[7] ywljsc[6]~25 ywljsc[6]~26 ywljsc[6]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.271 ns" { alu_out[7] {} alu_out[7]~out0 {} ywljsc[6]~25 {} ywljsc[6]~26 {} ywljsc[6]$latch {} } { 0.000ns 0.000ns 7.695ns 0.444ns 2.667ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.471 ns" { fbus m~3 ywljsc[6]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.471 ns" { fbus {} fbus~out0 {} m~3 {} ywljsc[6]$latch {} } { 0.000ns 0.000ns 1.192ns 5.226ns } { 0.000ns 1.469ns 0.292ns 0.292ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "flbus ywljsc\[1\] ywljsc\[1\]\$latch 15.445 ns register " "Info: tco from clock \"flbus\" to destination pin \"ywljsc\[1\]\" through register \"ywljsc\[1\]\$latch\" is 15.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flbus source 8.805 ns + Longest register " "Info: + Longest clock path from clock \"flbus\" to source register is 8.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns flbus 1 CLK PIN_19 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_19; Fanout = 9; CLK Node = 'flbus'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flbus } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.442 ns) 3.439 ns m~3 2 COMB LC_X2_Y13_N5 8 " "Info: 2: + IC(1.528 ns) + CELL(0.442 ns) = 3.439 ns; Loc. = LC_X2_Y13_N5; Fanout = 8; COMB Node = 'm~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { flbus m~3 } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.252 ns) + CELL(0.114 ns) 8.805 ns ywljsc\[1\]\$latch 3 REG LC_X1_Y14_N7 1 " "Info: 3: + IC(5.252 ns) + CELL(0.114 ns) = 8.805 ns; Loc. = LC_X1_Y14_N7; Fanout = 1; REG Node = 'ywljsc\[1\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.366 ns" { m~3 ywljsc[1]$latch } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 23.00 % ) " "Info: Total cell delay = 2.025 ns ( 23.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.780 ns ( 77.00 % ) " "Info: Total interconnect delay = 6.780 ns ( 77.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.805 ns" { flbus m~3 ywljsc[1]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.805 ns" { flbus {} flbus~out0 {} m~3 {} ywljsc[1]$latch {} } { 0.000ns 0.000ns 1.528ns 5.252ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.640 ns + Longest register pin " "Info: + Longest register to pin delay is 6.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ywljsc\[1\]\$latch 1 REG LC_X1_Y14_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y14_N7; Fanout = 1; REG Node = 'ywljsc\[1\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ywljsc[1]$latch } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.516 ns) + CELL(2.124 ns) 6.640 ns ywljsc\[1\] 2 PIN PIN_163 0 " "Info: 2: + IC(4.516 ns) + CELL(2.124 ns) = 6.640 ns; Loc. = PIN_163; Fanout = 0; PIN Node = 'ywljsc\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { ywljsc[1]$latch ywljsc[1] } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 31.99 % ) " "Info: Total cell delay = 2.124 ns ( 31.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.516 ns ( 68.01 % ) " "Info: Total interconnect delay = 4.516 ns ( 68.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { ywljsc[1]$latch ywljsc[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { ywljsc[1]$latch {} ywljsc[1] {} } { 0.000ns 4.516ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.805 ns" { flbus m~3 ywljsc[1]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.805 ns" { flbus {} flbus~out0 {} m~3 {} ywljsc[1]$latch {} } { 0.000ns 0.000ns 1.528ns 5.252ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { ywljsc[1]$latch ywljsc[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { ywljsc[1]$latch {} ywljsc[1] {} } { 0.000ns 4.516ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ywljsc\[0\]\$latch flbus flbus 1.453 ns register " "Info: th for register \"ywljsc\[0\]\$latch\" (data pin = \"flbus\", clock pin = \"flbus\") is 1.453 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flbus destination 8.806 ns + Longest register " "Info: + Longest clock path from clock \"flbus\" to destination register is 8.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns flbus 1 CLK PIN_19 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_19; Fanout = 9; CLK Node = 'flbus'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flbus } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.442 ns) 3.439 ns m~3 2 COMB LC_X2_Y13_N5 8 " "Info: 2: + IC(1.528 ns) + CELL(0.442 ns) = 3.439 ns; Loc. = LC_X2_Y13_N5; Fanout = 8; COMB Node = 'm~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { flbus m~3 } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.253 ns) + CELL(0.114 ns) 8.806 ns ywljsc\[0\]\$latch 3 REG LC_X1_Y14_N2 1 " "Info: 3: + IC(5.253 ns) + CELL(0.114 ns) = 8.806 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'ywljsc\[0\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.367 ns" { m~3 ywljsc[0]$latch } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 23.00 % ) " "Info: Total cell delay = 2.025 ns ( 23.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.781 ns ( 77.00 % ) " "Info: Total interconnect delay = 6.781 ns ( 77.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.806 ns" { flbus m~3 ywljsc[0]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.806 ns" { flbus {} flbus~out0 {} m~3 {} ywljsc[0]$latch {} } { 0.000ns 0.000ns 1.528ns 5.253ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.353 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns flbus 1 CLK PIN_19 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_19; Fanout = 9; CLK Node = 'flbus'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flbus } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.595 ns) + CELL(0.442 ns) 6.506 ns ywljsc\[0\]~14 2 COMB LC_X1_Y14_N3 1 " "Info: 2: + IC(4.595 ns) + CELL(0.442 ns) = 6.506 ns; Loc. = LC_X1_Y14_N3; Fanout = 1; COMB Node = 'ywljsc\[0\]~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { flbus ywljsc[0]~14 } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.442 ns) 7.353 ns ywljsc\[0\]\$latch 3 REG LC_X1_Y14_N2 1 " "Info: 3: + IC(0.405 ns) + CELL(0.442 ns) = 7.353 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'ywljsc\[0\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { ywljsc[0]~14 ywljsc[0]$latch } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.353 ns ( 32.00 % ) " "Info: Total cell delay = 2.353 ns ( 32.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 68.00 % ) " "Info: Total interconnect delay = 5.000 ns ( 68.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.353 ns" { flbus ywljsc[0]~14 ywljsc[0]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.353 ns" { flbus {} flbus~out0 {} ywljsc[0]~14 {} ywljsc[0]$latch {} } { 0.000ns 0.000ns 4.595ns 0.405ns } { 0.000ns 1.469ns 0.442ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.806 ns" { flbus m~3 ywljsc[0]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.806 ns" { flbus {} flbus~out0 {} m~3 {} ywljsc[0]$latch {} } { 0.000ns 0.000ns 1.528ns 5.253ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.353 ns" { flbus ywljsc[0]~14 ywljsc[0]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.353 ns" { flbus {} flbus~out0 {} ywljsc[0]~14 {} ywljsc[0]$latch {} } { 0.000ns 0.000ns 4.595ns 0.405ns } { 0.000ns 1.469ns 0.442ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 01 03:09:03 2018 " "Info: Processing ended: Mon Jan 01 03:09:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
