<profile>

<section name = "Vitis HLS Report for 'streamtoparallelwithburst'" level="0">
<item name = "Date">Fri May 24 13:42:55 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">hls_userdma.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123">streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_25_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 460, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 421, 750, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 124, -</column>
<column name="Register">-, -, 300, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123">streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2, 0, 0, 421, 750, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln56_fu_304_p2">+, 0, 0, 71, 64, 15</column>
<column name="add_ln5_fu_277_p2">+, 0, 0, 71, 64, 64</column>
<column name="final_s2m_len_V_3_fu_282_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln43_1_fu_232_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln43_fu_195_p2">-, 0, 0, 39, 1, 32</column>
<column name="icmp_ln1065_1_fu_142_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln1065_fu_136_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln1073_fu_316_p2">icmp, 0, 0, 14, 22, 1</column>
<column name="out_sts_fu_298_p2">icmp, 0, 0, 18, 32, 11</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="even_fu_148_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln42_fu_259_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln43_fu_251_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln55_fu_309_p3">select, 0, 0, 64, 1, 64</column>
<column name="shl_ln34_fu_189_p2">shl, 0, 0, 17, 4, 8</column>
<column name="xor_ln34_fu_179_p2">xor, 0, 0, 4, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="final_s2m_len_V_fu_94">9, 2, 32, 64</column>
<column name="inbuf_read">9, 2, 1, 2</column>
<column name="incount25_blk_n">9, 2, 1, 2</column>
<column name="kernel_mode_blk_n">9, 2, 1, 2</column>
<column name="m_axi_gmem0_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem0_BREADY">9, 2, 1, 2</column>
<column name="m_axi_gmem0_WVALID">9, 2, 1, 2</column>
<column name="out_memory_assign_fu_90">9, 2, 64, 128</column>
<column name="out_memory_blk_n">9, 2, 1, 2</column>
<column name="s2m_buf_sts">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln5_reg_385">64, 0, 64, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="even_reg_344">1, 0, 1, 0</column>
<column name="final_s2m_len_V_3_reg_391">32, 0, 32, 0</column>
<column name="final_s2m_len_V_fu_94">32, 0, 32, 0</column>
<column name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_29_2_fu_123_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln43_1_reg_375">31, 0, 31, 0</column>
<column name="out_memory_assign_fu_90">64, 0, 64, 0</column>
<column name="s2m_buf_sts_preg">1, 0, 1, 0</column>
<column name="shl_ln34_2_reg_380">3, 0, 6, 3</column>
<column name="shl_ln34_reg_370">8, 0, 8, 0</column>
<column name="tmp_3_reg_397">22, 0, 22, 0</column>
<column name="tmp_4_reg_357">32, 0, 32, 0</column>
<column name="tmp_reg_349">1, 0, 1, 0</column>
<column name="xor_ln34_reg_365">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="inbuf_dout">in, 33, ap_fifo, inbuf, pointer</column>
<column name="inbuf_num_data_valid">in, 7, ap_fifo, inbuf, pointer</column>
<column name="inbuf_fifo_cap">in, 7, ap_fifo, inbuf, pointer</column>
<column name="inbuf_empty_n">in, 1, ap_fifo, inbuf, pointer</column>
<column name="inbuf_read">out, 1, ap_fifo, inbuf, pointer</column>
<column name="incount25_dout">in, 32, ap_fifo, incount25, pointer</column>
<column name="incount25_num_data_valid">in, 2, ap_fifo, incount25, pointer</column>
<column name="incount25_fifo_cap">in, 2, ap_fifo, incount25, pointer</column>
<column name="incount25_empty_n">in, 1, ap_fifo, incount25, pointer</column>
<column name="incount25_read">out, 1, ap_fifo, incount25, pointer</column>
<column name="s2m_buf_sts">out, 1, ap_vld, s2m_buf_sts, pointer</column>
<column name="s2m_buf_sts_ap_vld">out, 1, ap_vld, s2m_buf_sts, pointer</column>
<column name="kernel_mode_dout">in, 2, ap_fifo, kernel_mode, pointer</column>
<column name="kernel_mode_num_data_valid">in, 2, ap_fifo, kernel_mode, pointer</column>
<column name="kernel_mode_fifo_cap">in, 2, ap_fifo, kernel_mode, pointer</column>
<column name="kernel_mode_empty_n">in, 1, ap_fifo, kernel_mode, pointer</column>
<column name="kernel_mode_read">out, 1, ap_fifo, kernel_mode, pointer</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="out_memory_dout">in, 64, ap_fifo, out_memory, pointer</column>
<column name="out_memory_num_data_valid">in, 3, ap_fifo, out_memory, pointer</column>
<column name="out_memory_fifo_cap">in, 3, ap_fifo, out_memory, pointer</column>
<column name="out_memory_empty_n">in, 1, ap_fifo, out_memory, pointer</column>
<column name="out_memory_read">out, 1, ap_fifo, out_memory, pointer</column>
</table>
</item>
</section>
</profile>
