<!doctype html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">

    <link rel="shortcut icon" type="image/png"
      href="/INSPECT/assets/img/inspect.png">

<!-- Begin Jekyll SEO tag v2.5.0 -->
<title>Stencil THIIM Splitfield Z SkylakeSP_Gold-6148_SNC | INSPECT</title>
<meta name="generator" content="Jekyll v3.8.5" />
<meta property="og:title" content="Stencil THIIM Splitfield Z SkylakeSP_Gold-6148_SNC" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Intra Node Stencil Performance Evaluation Collection" />
<meta property="og:description" content="Intra Node Stencil Performance Evaluation Collection" />
<meta property="og:site_name" content="INSPECT" />
<script type="application/ld+json">
{"description":"Intra Node Stencil Performance Evaluation Collection","@type":"WebPage","headline":"Stencil THIIM Splitfield Z SkylakeSP_Gold-6148_SNC","url":"/INSPECT/stencils/named/THIIM_Splitfield_Z/SkylakeSP_Gold-6148_SNC/","@context":"http://schema.org"}</script>
<!-- End Jekyll SEO tag -->

    <link rel="stylesheet" href="/INSPECT/assets/css/style.css?v=42c542e5f715db94136d07921d3eac73a19e2625">
    <script src="https://code.jquery.com/jquery-3.3.0.min.js" integrity="sha256-RTQy8VOmNlT6b2PIRur37p6JEBZUE7o8wPgMvu18MC4=" crossorigin="anonymous"></script>
    <script src="/INSPECT/assets/js/main.js"></script>
    <!--[if lt IE 9]>
      <script src="https://cdn!js.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv.min.js" integrity="sha256-3Jy/GbSLrg0o9y5Z5n1uw0qxZECH7C6OQpVBgNFYa0g=" crossorigin="anonymous"></script>
    <![endif]-->
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <script src="/INSPECT/assets/js/headroom.js"></script>
  </head>
  <body>
    <header class="headroom">
      <h1 class="headroom"><a href="/INSPECT/">INSPECT</a></h1>
      <p>Intra Node Stencil Performance Evaluation Collection</p>
      
      <div id="banner">
        <a id="logo" class="fork" href="/INSPECT/">âŒ‚</a>
        

<div id="navbar">
<a href="https://github.com/RRZE-HPC/INSPECT/tree/master/stencils/named/THIIM_Splitfield_Z/SkylakeSP_Gold-6148_SNC">THIIM_Splitfield_Z / SkylakeSP_Gold-6148_SNC</a>
</div>

      </div><!-- end banner -->
      
    </header>

    <script>
      var myElement = document.querySelector("header");
      var headroom  = new Headroom(myElement);
      headroom.init();
    </script>

    <div class="wrapper">
      <nav>
        <ul></ul>
      </nav>
      <section>
        <script src="/INSPECT/assets/js/plotly-latest.min.js"></script>

<div class="section-block-full">

  <div class="section-block-half">
    <h2 id="stencil-properties">Stencil Properties</h2>

    <table>
      <tbody>
        <tr>
          <td>name</td>
          <td>THIIM_Splitfield_Z</td>
        </tr>
        <tr>
          <td>dimension</td>
          <td>3D</td>
        </tr>
        <tr>
          <td>radius</td>
          <td>1</td>
        </tr>
        <tr>
          <td>coefficients</td>
          <td>variable</td>
        </tr>
        <tr>
          <td>datatype</td>
          <td>double _Complex</td>
        </tr>
        <tr>
          <td>machine</td>
          <td><a href="/INSPECT/machines/SkylakeSP_Gold-6148_SNC">SkylakeSP_Gold-6148_SNC</a></td>
        </tr>
        <tr>
          <td>FLOP per LUP</td>
          <td>7</td>
        </tr>
      </tbody>
    </table>

    <div>

      <p><img src="/INSPECT/assets/img/cod3monk.png" class="comment_bubble_img" /></p>
      <blockquote class="comment_bubble">

        <svg class="svg" height="18" width="18">
	<title>might be okay...</title>
	<circle cx="9" cy="9" r="8" stroke="black" stroke-width="1" fill="orange" />
</svg>

        <p class="comment_author">Julian Hammer says:</p>
        <p class="comment"><i>The correct way to measure and predict L2-Memory and L3-Memory traffic is unknown.</i></p>

        <p><a href="https://github.com/RRZE-HPC/stempel_data_collection/issues/new?labels[]=Stencil%20Comment%20Management&amp;labels[]=[Type]%20Bug&amp;title=Stencil:%203D%20r1%20%20%20variable%20double_Complex%20SkylakeSP_Gold-6148_SNC&amp;milestone=People%20Management:%20m6&amp;assignee=ebinnion&amp;body=The correct way to measure and predict L2-Memory and L3-Memory traffic is unknown."><img src="/INSPECT/assets/img/edit.svg" class="edit" /></a></p>

      </blockquote>
      <p><br /></p>

    </div>

    <p>Benchmark raw data shown on this page can be found in the <a href="https://github.com/RRZE-HPC/stempel_data_collection/tree/master/stencils/3D/r1///variable/double_Complex/SkylakeSP_Gold-6148_SNC/">according folder of the git repository</a>.</p>

    <p>If you have feedback, issues or found errors on this page, please <a href="https://github.com/RRZE-HPC/stempel_data_collection/issues/new?labels[]=Stencil%20Comment%20Management&amp;labels[]=[Type]%20Bug&amp;title=Stencil%20Comment&amp;milestone=People%20Management:%20m6&amp;assignee=ebinnion&amp;body=Stencil:%203D%20r1%20%20%20variable%20double_Complex%20SkylakeSP_Gold-6148_SNC">submit an issue on the github page</a>.</p>

  </div>

  <div class="section-block-half">
    <h2 id="kernel-source-code">Kernel Source Code</h2>

    <p><input class="code-button" type="button" onclick="document.getElementById('c_source').style.display = 'block';document.getElementById('asm_source').style.display = 'none';document.getElementById('iaca').style.display = 'none'" value="C Source Code" />
<input class="code-button" type="button" onclick="document.getElementById('asm_source').style.display = 'block';document.getElementById('c_source').style.display = 'none';document.getElementById('iaca').style.display = 'none'" value="Assembly Code" /></p>

    <div id="c_source">
      <div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">Exy</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">O</span><span class="p">];</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">ExSrc</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">O</span><span class="p">];</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">tExy</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">O</span><span class="p">];</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">cExy</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">O</span><span class="p">];</span>

<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">Hyx</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">O</span><span class="p">];</span>
<span class="kt">double</span> <span class="kt">_Complex</span> <span class="n">Hyz</span><span class="p">[</span><span class="n">M</span><span class="p">][</span><span class="n">N</span><span class="p">][</span><span class="n">O</span><span class="p">];</span>

<span class="k">for</span> <span class="p">(</span> <span class="kt">int</span> <span class="n">k</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="o">++</span><span class="n">k</span> <span class="p">)</span>
<span class="p">{</span>
	<span class="k">for</span> <span class="p">(</span> <span class="kt">int</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">N</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="o">++</span><span class="n">j</span> <span class="p">)</span>
	<span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span> <span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">O</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span> <span class="p">)</span>
		<span class="p">{</span>
			<span class="c1">// ----- Ex_y = Cex_ty * Ex_y + Cex_y * (D(Hy_x + Hy_z) - T(Hy_x + Hy_z) ) + Ex_old;
</span>			<span class="n">Exy</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span>
			  <span class="n">Exy</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="n">tExy</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">ExSrc</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span>
			  <span class="o">+</span> <span class="n">cExy</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">*</span> <span class="p">(</span> <span class="n">Hyx</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">-</span> <span class="n">Hyx</span><span class="p">[</span><span class="n">k</span> <span class="o">+</span> <span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">Hyz</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">-</span> <span class="n">Hyz</span><span class="p">[</span><span class="n">k</span> <span class="o">+</span> <span class="mi">1</span><span class="p">][</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>
</code></pre></div>      </div>
    </div>

    <div id="asm_source" style="display:none;">
      <div class="language-nasm highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">vmovupd</span> <span class="n">ymm6</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r14</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="k">add</span> <span class="n">rsi</span><span class="p">,</span> <span class="mh">0x4</span>
<span class="n">vmovupd</span> <span class="n">ymm23</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r14</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">ymm3</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">rbx</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">ymm20</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">rbx</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">ymm0</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r13</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">ymm17</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r13</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">ymm9</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r10</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="n">vmovupd</span> <span class="n">ymm26</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r10</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vsubpd</span> <span class="n">ymm7</span><span class="p">,</span> <span class="n">ymm6</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r15</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="n">vsubpd</span> <span class="n">ymm24</span><span class="p">,</span> <span class="n">ymm23</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r15</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">ymm8</span><span class="p">,</span> <span class="n">ymm7</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r9</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">ymm25</span><span class="p">,</span> <span class="n">ymm24</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r9</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vsubpd</span> <span class="n">ymm12</span><span class="p">,</span> <span class="n">ymm8</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">rdi</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="n">vsubpd</span> <span class="n">ymm29</span><span class="p">,</span> <span class="n">ymm25</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">rdi</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vunpckhpd</span> <span class="n">ymm1</span><span class="p">,</span> <span class="n">ymm0</span><span class="p">,</span> <span class="n">ymm0</span>
<span class="n">vshufpd</span> <span class="n">ymm2</span><span class="p">,</span> <span class="n">ymm3</span><span class="p">,</span> <span class="n">ymm3</span><span class="p">,</span> <span class="mh">0x5</span>
<span class="n">vunpckhpd</span> <span class="n">ymm18</span><span class="p">,</span> <span class="n">ymm17</span><span class="p">,</span> <span class="n">ymm17</span>
<span class="n">vshufpd</span> <span class="n">ymm19</span><span class="p">,</span> <span class="n">ymm20</span><span class="p">,</span> <span class="n">ymm20</span><span class="p">,</span> <span class="mh">0x5</span>
<span class="n">vmulpd</span> <span class="n">ymm4</span><span class="p">,</span> <span class="n">ymm1</span><span class="p">,</span> <span class="n">ymm2</span>
<span class="n">vmulpd</span> <span class="n">ymm21</span><span class="p">,</span> <span class="n">ymm18</span><span class="p">,</span> <span class="n">ymm19</span>
<span class="n">vunpckhpd</span> <span class="n">ymm10</span><span class="p">,</span> <span class="n">ymm9</span><span class="p">,</span> <span class="n">ymm9</span>
<span class="n">vshufpd</span> <span class="n">ymm11</span><span class="p">,</span> <span class="n">ymm12</span><span class="p">,</span> <span class="n">ymm12</span><span class="p">,</span> <span class="mh">0x5</span>
<span class="n">vunpckhpd</span> <span class="n">ymm27</span><span class="p">,</span> <span class="n">ymm26</span><span class="p">,</span> <span class="n">ymm26</span>
<span class="n">vshufpd</span> <span class="n">ymm28</span><span class="p">,</span> <span class="n">ymm29</span><span class="p">,</span> <span class="n">ymm29</span><span class="p">,</span> <span class="mh">0x5</span>
<span class="n">vmulpd</span> <span class="n">ymm13</span><span class="p">,</span> <span class="n">ymm10</span><span class="p">,</span> <span class="n">ymm11</span>
<span class="n">vmulpd</span> <span class="n">ymm30</span><span class="p">,</span> <span class="n">ymm27</span><span class="p">,</span> <span class="n">ymm28</span>
<span class="n">vmovddup</span> <span class="n">ymm5</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r13</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="n">vmovddup</span> <span class="n">ymm22</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r13</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vfmaddsub213pd</span> <span class="n">ymm5</span><span class="p">,</span> <span class="n">ymm3</span><span class="p">,</span> <span class="n">ymm4</span>
<span class="n">vfmaddsub213pd</span> <span class="n">ymm22</span><span class="p">,</span> <span class="n">ymm20</span><span class="p">,</span> <span class="n">ymm21</span>
<span class="n">vaddpd</span> <span class="n">ymm14</span><span class="p">,</span> <span class="n">ymm5</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">rcx</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="n">vaddpd</span> <span class="n">ymm31</span><span class="p">,</span> <span class="n">ymm22</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">rcx</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vmovddup</span> <span class="n">ymm15</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r10</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span>
<span class="n">vmovddup</span> <span class="n">ymm0</span><span class="p">,</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">r10</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span>
<span class="n">vfmaddsub213pd</span> <span class="n">ymm15</span><span class="p">,</span> <span class="n">ymm12</span><span class="p">,</span> <span class="n">ymm13</span>
<span class="n">vfmaddsub213pd</span> <span class="n">ymm0</span><span class="p">,</span> <span class="n">ymm29</span><span class="p">,</span> <span class="n">ymm30</span>
<span class="n">vaddpd</span> <span class="n">ymm16</span><span class="p">,</span> <span class="n">ymm14</span><span class="p">,</span> <span class="n">ymm15</span>
<span class="n">vaddpd</span> <span class="n">ymm1</span><span class="p">,</span> <span class="n">ymm31</span><span class="p">,</span> <span class="n">ymm0</span>
<span class="n">vmovupd</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">rbx</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x10</span><span class="err">]</span><span class="p">,</span> <span class="n">ymm16</span>
<span class="n">vmovupd</span> <span class="n">ymmword</span> <span class="n">ptr</span> <span class="err">[</span><span class="n">r12</span><span class="o">+</span><span class="n">rbx</span><span class="o">*</span><span class="mi">1</span><span class="o">+</span><span class="mh">0x30</span><span class="err">]</span><span class="p">,</span> <span class="n">ymm1</span>
<span class="k">add</span> <span class="n">r12</span><span class="p">,</span> <span class="mh">0x40</span>
<span class="k">cmp</span> <span class="n">rsi</span><span class="p">,</span> <span class="n">r11</span>
<span class="k">jb</span> <span class="mh">0xfffffffffffffece</span>
</code></pre></div>      </div>
    </div>

  </div>

</div>

<div class="section-block-full">

  <div class="section-block-half">

    <h2 id="layer-conditions">Layer Conditions</h2>
    <h3 id="layer-conditions-for-l1-cache-with-32-kb">Layer conditions for L1 cache with 32 KB:</h3>

    <table>
      <thead>
        <tr>
          <th style="text-align: center">condition</th>
          <th style="text-align: right">misses</th>
          <th style="text-align: right">hits</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">96*M*N*O &lt; 32768</code></td>
          <td style="text-align: right">0</td>
          <td style="text-align: right">9</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">128*N*O &lt;= 32768</code></td>
          <td style="text-align: right">6</td>
          <td style="text-align: right">3</td>
        </tr>
        <tr>
          <td style="text-align: center">Else</td>
          <td style="text-align: right">8</td>
          <td style="text-align: right">1</td>
        </tr>
      </tbody>
    </table>

    <h3 id="layer-conditions-for-l2-cache-with-1024-kb">Layer conditions for L2 cache with 1024 KB:</h3>

    <table>
      <thead>
        <tr>
          <th style="text-align: center">condition</th>
          <th style="text-align: right">misses</th>
          <th style="text-align: right">hits</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">96*M*N*O &lt; 1048576</code></td>
          <td style="text-align: right">0</td>
          <td style="text-align: right">9</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">128*N*O &lt;= 1048576</code></td>
          <td style="text-align: right">6</td>
          <td style="text-align: right">3</td>
        </tr>
        <tr>
          <td style="text-align: center">Else</td>
          <td style="text-align: right">8</td>
          <td style="text-align: right">1</td>
        </tr>
      </tbody>
    </table>

    <h3 id="layer-conditions-for-l3-cache-with-8448-kb">Layer conditions for L3 cache with 8448 KB:</h3>

    <table>
      <thead>
        <tr>
          <th style="text-align: center">condition</th>
          <th style="text-align: right">misses</th>
          <th style="text-align: right">hits</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">96*M*N*O &lt; 8650752</code></td>
          <td style="text-align: right">0</td>
          <td style="text-align: right">9</td>
        </tr>
        <tr>
          <td style="text-align: center"><code class="highlighter-rouge">128*N*O &lt;= 8650752</code></td>
          <td style="text-align: right">6</td>
          <td style="text-align: right">3</td>
        </tr>
        <tr>
          <td style="text-align: center">Else</td>
          <td style="text-align: right">8</td>
          <td style="text-align: right">1</td>
        </tr>
      </tbody>
    </table>

    <!--
grep "\[[a-z]" stencil.c | sed -r 's/([A-Z])\[([0-9]*)\]/\1\2/g' | sed 's/.* =//;s/ c[0-9]* //;s/[ijk]//g;s/(//g;s/)//g;s/+ /,/g;s/\* /,/g;s/\[\]/\[0\]/g;s/+,/,/;s/[[:space:]]//g;s/[a-Z][0-9]*/\"&\":/g;s/\]\[/,/g' | tr -d '\n'
-->

    <!-- <script>
function get_url() {
var jsonstr='{"dimensions":3,"arrays":{"type":"double","bytes_per_element":8,"dimension":[1024,1024,1024]},"accesses":{"a":[0,0,0],"a":[-1,-1,-1],"a":[0,-1,-1],"a":[+1,-1,-1],"a":[-1,0,-1],"a":[0,0,-1],"a":[+1,0,-1],"a":[-1,+1,-1],"a":[0,+1,-1],"a":[+1,+1,-1],"a":[-1,-1,0],"a":[0,-1,0],"a":[+1,-1,0],"a":[-1,0,0],"a":[+1,0,0],"a":[-1,+1,0],"a":[0,+1,0],"a":[+1,+1,0],"a":[-1,-1,+1],"a":[0,-1,+1],"a":[+1,-1,+1],"a":[-1,0,+1],"a":[0,0,+1],"a":[+1,0,+1],"a":[-1,+1,+1],"a":[0,+1,+1],"a":[+1,+1,+1]},"cache_sizes":{"L1":{"size":32768,"cores":1,"available":32768},"L2":{"size":262144,"cores":1,"available":262144},"L3":{"size":20971520,"cores":1,"available":20971520}},"safety_margin":2}'
return "https://rrze-hpc.github.io/layer-condition/#calculator%23!"+encodeURIComponent(JSON.stringify(jsonstr));
}
</script>

<a href='get_url()'>Layer Condition website</a> -->
  </div>

  <div class="section-block-half">
    <h2 id="how-to-test-this-stencil">How to test this stencil</h2>

    <p>Save the stencil shown above as <code class="highlighter-rouge">stencil.c</code></p>

    <p>and generate the compilable benchmark code with:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel bench stencil.c <span class="nt">-m</span> SkylakeSP_Gold-6148_SNC.yml <span class="nt">--store</span>
</code></pre></div>    </div>

    <h2 id="compiler-flags">Compiler flags</h2>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>icc <span class="nt">-O3</span> <span class="nt">-xCORE-AVX2</span> <span class="nt">-fno-alias</span> <span class="nt">-qopenmp</span> 
</code></pre></div>    </div>
  </div>

</div>

<div class="section-block-full">
  <h2 id="single-core-grid-scaling">Single Core Grid Scaling</h2>

  <div class="section-block-half">
    <h3 id="ecm-prediction-vs-performance">ECM Prediction vs. Performance</h3>

    <p><input class="plot-button" type="button" value="Layer Condition" onclick="document.getElementById('ecm_LC').style.display = 'block';            document.getElementById('ecm_CS').style.display = 'none';            document.getElementById('ecm_Pheno').style.display = 'none';" />
<input class="plot-button" type="button" value="Cache Simulation" onclick="document.getElementById('ecm_CS').style.display = 'block';            document.getElementById('ecm_LC').style.display = 'none';            document.getElementById('ecm_Pheno').style.display = 'none';" />
<input class="plot-button" type="button" value="Phenomenological" onclick="document.getElementById('ecm_Pheno').style.display = 'block';            document.getElementById('ecm_CS').style.display = 'none';            document.getElementById('ecm_LC').style.display = 'none';" /></p>

    <div class="ecm" id="ecm_LC">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> predicted by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> using <a href="https://rrze-hpc.github.io/layer-condition/">Layer Conditions</a> to model the cache behavior. The calculated <a href="#layer-conditions">layer conditions</a> shown above correspond to the jumps in the ECM prediction in this plot.</em></p>
    </div>

    <div class="ecm" id="ecm_CS" style="display:none;">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> predicted by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> using <a href="https://github.com/RRZE-HPC/pycachesim">Cache Simulation</a> to model the cache behavior.</em></p>
    </div>

    <div class="ecm" id="ecm_Pheno" style="display:none;">
      <p><em>Comparison of the measured stencil performance (in cycles per cache line), <a href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-164.html">roofline prediction</a> and the (stacked) contributions of the phenomenological <a href="https://hpc.fau.de/research/ecm/">ECM Performance Model</a> measured with <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a>. The phenomenological ECM Model is completely derived from performance counter measurements during benchmark execution.</em></p>
    </div>

    <script>
var trace_benchmark = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [37.87,32.10,43.93,43.96,45.24,49.83,57.33,68.01,69.31,77.33,77.16,77.51,78.41,76.29,76.81,78.47,76.81,76.53,78.41,76.34,77.32,78.75,78.33,80.59,78.76,81.00,79.78,79.87,80.04,80.61,80.29,84.32,83.14,82.63,83.73,84.44,84.28,86.31,86.50,87.67,85.75,88.15,85.54,86.11,88.70,84.80,86.48,87.49,87.94,85.35,88.42,85.43,85.05,87.00,85.58,88.44,85.86,86.49,85.93,85.09,86.75,],
  line: {color: 'black'},
  name: "Benchmark"
};




var trace_roofline_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "circle-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [27.640102827763496,35.53727506426735,44.13340174448435,44.13340174448435,55.10313901345292,55.10313901345292,55.10313901345292,55.10313901345292,55.10313901345292,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,56.742945100051315,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,70.8468930172966,],
  line: {color: 'green'},
  name: "Roofline /w LC",
};



var trace_roofline_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "circle-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [37.225102071677,39.477728152409604,86.07558266292095,83.92497448484968,83.10057933577195,82.68053516295025,81.43276569468267,81.06602264150943,80.87632795883363,107.53580789022298,107.37140583190396,107.17328027444253,107.06160469693098,106.91192315608919,106.83182984562606,106.71801303602058,106.65269909171771,106.57047272727272,106.51988747855918,106.45035404996266,106.41241435463357,106.35339705078835,106.31967287716252,106.27330213842698,106.24379348650436,106.20163826947207,106.1763451392527,106.14471355060034,106.12363636363636,106.0941283018868,106.07305111492283,106.04775849056605,106.03301740134289,106.00981955403088,105.99717324185248,105.97609605488852,105.96344974271013,105.94237255574613,105.93394168096054,105.91498279365246,105.906551750246,105.89178730703259,105.883356432247,105.8686120549169,105.85596548980725,105.84541749571181,105.83698662092624,105.82645683788462,105.81802579447817,105.80959475107167,105.80116370766521,105.79273266425878,105.78430162085232,105.77797049742709,105.76953962264152,105.76322401233618,105.75689331046313,105.75057744722646,105.74424699828475,105.73793088211677,105.73160068610633,],
  line: {color: 'green'},
  name: "Roofline /w CS",
};





var trace_Tol_LC = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#1f77b4'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#aec7e8'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [7.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0.0,0.0,24.0,24.0,24.0,24.0,24.0,24.0,24.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,32.0,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_LC = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0.0,0.0,0.0,0.0,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,20.6,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,26.4,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_LC = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [17.00,19.00,43.00,43.00,63.56,63.56,63.56,63.56,63.56,71.56,71.56,71.56,71.56,71.56,71.56,71.56,71.56,71.56,71.56,71.56,71.56,71.56,71.56,71.56,71.56,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,77.43,],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};



var trace_Tol_CS = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,13.3,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#1f77b4'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,10.0,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#aec7e8'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [9.4,10.0,9.7,9.5,9.4,9.3,9.3,9.2,9.2,9.2,9.2,9.2,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.1,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,9.0,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0.0,0.0,26.1,25.5,25.2,25.1,24.7,24.6,24.6,32.7,32.6,32.5,32.5,32.5,32.4,32.4,32.4,32.4,32.3,32.3,32.3,32.3,32.3,32.3,32.3,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.2,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,32.1,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_CS = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0.0,0.0,0.0,1.8,20.9,21.5,21.2,21.1,21.0,21.0,20.9,20.9,20.9,20.8,20.8,20.8,20.8,20.8,20.8,21.1,21.0,20.9,20.7,20.8,23.0,23.7,23.3,24.9,26.6,26.6,26.6,26.6,26.6,26.6,26.6,26.6,26.6,26.5,26.6,26.6,26.5,26.6,26.6,26.4,26.6,26.5,26.5,26.5,26.5,26.5,26.5,26.5,26.5,26.5,26.5,26.5,26.5,26.5,26.5,26.5,26.5,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_CS = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [19.43,20.00,45.82,46.72,65.52,65.89,65.17,64.94,64.80,72.82,72.72,72.61,72.54,72.40,72.40,72.34,72.30,72.25,72.21,72.53,72.40,72.30,72.10,72.19,74.30,75.01,74.64,76.20,77.92,77.90,77.88,77.86,77.85,77.84,77.82,77.81,77.81,77.74,77.78,77.77,77.74,77.76,77.76,77.61,77.73,77.73,77.72,77.71,77.71,77.70,77.70,77.69,77.69,77.68,77.68,77.67,77.67,77.67,77.66,77.66,77.65,],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};



var trace_Tol_Pheno = {
  type: "scatter",
  mode: "lines+markers",
  marker: { symbol: "square-open", maxdisplayed: 5 },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [17.6,14.9,14.3,14.8,13.7,13.8,13.4,13.9,13.5,13.5,13.5,12.9,12.9,13.1,12.7,12.5,12.1,12.6,12.8,12.4,13.1,13.0,12.2,12.3,12.5,12.4,11.9,12.4,12.0,12.4,12.0,12.4,11.8,12.5,11.9,12.4,12.0,12.4,11.8,12.6,11.9,12.5,11.8,12.2,12.3,12.3,11.9,12.5,11.8,12.4,12.3,12.3,11.8,12.5,11.7,12.5,11.7,12.5,11.8,12.2,11.8,],
  line: {color: '#d62728'},
  name: "T<sub>OL</sub>"
};
var trace_Tnol_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#1f77b4'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [14.1,13.6,11.1,11.7,10.6,11.1,10.4,11.1,11.2,10.9,11.0,10.7,10.8,10.6,10.7,10.5,10.6,10.5,10.6,10.4,10.5,10.4,10.5,10.4,10.4,10.3,10.4,10.3,10.4,10.3,10.3,10.3,10.3,10.3,10.3,10.2,10.3,10.2,10.3,10.2,10.3,10.2,10.2,10.2,10.2,10.2,10.2,10.2,10.2,10.2,10.2,10.2,10.2,10.2,10.2,10.2,10.2,10.1,10.2,10.1,10.2,],
  name: "T<sub>nOL</sub>"
};
var trace_Tl1l2_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#aec7e8'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [9.2,10.1,10.1,10.0,10.0,9.9,9.8,9.7,9.5,9.5,9.4,9.4,9.5,9.4,9.5,9.5,9.5,9.4,9.5,9.3,9.4,9.4,9.4,9.5,9.4,9.4,9.4,9.4,1.0,9.4,9.4,9.5,9.4,9.4,1.0,9.3,9.4,9.3,9.3,9.4,9.4,9.3,1.0,9.3,9.4,9.3,9.4,1.0,9.4,9.3,9.4,9.3,9.4,9.3,1.0,9.4,9.3,9.3,9.3,9.3,9.3,],
  name: "T<sub>L1-L2</sub>"
};
var trace_Tl2l3_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ff7f0e'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0.0,0.3,54.9,52.9,51.8,51.0,51.2,52.3,53.8,62.5,64.5,65.4,65.3,65.2,65.1,65.1,65.0,64.9,64.9,64.9,64.8,64.8,64.8,64.8,64.7,64.7,64.7,64.7,64.6,64.6,64.6,64.6,64.6,64.6,64.5,64.5,64.5,64.5,64.5,64.5,64.5,64.5,64.5,64.5,64.4,64.4,64.4,64.4,64.4,64.4,64.4,64.4,64.4,64.4,64.4,64.4,64.4,64.4,64.4,64.4,64.4,],
  name: "T<sub>L2-L3</sub>"
};
var trace_Tl3mem_Pheno = {
  type: "histogram",
  xbins: {size:10},
  histfunc: "sum",
  marker: {color: '#ffbb78'},
  
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0.0,0.0,0.4,0.3,1.2,7.0,13.2,17.4,20.4,21.4,21.6,21.5,21.2,21.3,21.1,21.4,21.2,21.2,21.3,21.3,21.5,21.5,21.8,22.1,22.1,22.4,22.8,23.0,23.2,23.6,23.7,24.2,24.4,25.0,25.4,25.8,26.2,26.5,26.7,26.8,26.8,26.9,26.9,26.9,26.9,26.9,26.9,26.9,26.9,26.9,26.9,26.9,26.8,26.9,26.9,26.9,26.9,26.9,26.9,26.9,26.9,],
  name: "T<sub>L3-MEM</sub>"
};
var trace_Ttotal_Pheno = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [],
  line: {color: 'rgba(0,0,0,0)'},
  showlegend: false,
  name: "T<sub>ECM total</sub>"
};


var data_LC = [trace_roofline_LC,trace_benchmark,trace_Tol_LC,trace_Tnol_LC,
               trace_Tl1l2_LC,trace_Tl2l3_LC,trace_Tl3mem_LC,trace_Ttotal_LC];
var data_CS = [trace_roofline_CS,trace_benchmark,trace_Tol_CS,trace_Tnol_CS,
               trace_Tl1l2_CS,trace_Tl2l3_CS,trace_Tl3mem_CS,trace_Ttotal_CS];
var data_Pheno = [trace_roofline_LC,trace_benchmark,trace_Tol_Pheno,trace_Tnol_Pheno,
                  trace_Tl1l2_Pheno,trace_Tl2l3_Pheno,trace_Tl3mem_Pheno];

var layout = {
  margin: { l: 40, r: 35, t: 10, b: 40},
  xaxis: {title: "Grid Size (N^3)",
          dticks: 50,
          tick0: 0},
  yaxis: {title: 'Cycles / Cacheline',
          tick0: 0},
  barmode: 'stack',
  legend: { orientation: "h",y:1.1 },
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('ecm_LC', data_LC, layout, config);
Plotly.newPlot('ecm_CS', data_CS, layout, config);
Plotly.newPlot('ecm_Pheno', data_Pheno, layout, config);
</script>

  </div>

  <div class="section-block-half">
    <h3 id="data-transfers-between-caches">Data Transfers between Caches</h3>

    <p><input class="plot-button" type="button" value="Layer Condition" onclick="document.getElementById('mem_LC').style.display = 'block';            document.getElementById('mem_CS').style.display = 'none';" />
<input class="plot-button" type="button" value="Cache Simulation" onclick="document.getElementById('mem_CS').style.display = 'block';            document.getElementById('mem_LC').style.display = 'none';" /></p>

    <div class="memory" id="mem_LC">

      <script>
var benchmark_l1l2 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [73.60,80.88,81.20,80.24,79.68,79.60,78.56,77.84,76.24,75.84,75.44,75.28,75.92,74.88,75.68,75.92,75.60,74.88,75.60,74.72,74.96,74.80,75.36,75.84,75.12,74.88,75.36,74.88,8.32,75.04,75.04,75.68,75.04,74.88,8.32,74.72,75.12,74.48,74.80,75.28,74.96,74.56,8.24,74.48,75.04,74.64,74.96,8.24,74.96,74.56,74.96,74.48,74.88,74.40,8.24,75.12,74.56,74.32,74.64,74.64,74.56,],
  line: {color: '#d62728'},
  name: "L1-L2 Benchmark"
};
var benchmark_l2l3 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0,.64,109.84,105.92,103.52,102.08,102.40,104.64,107.52,124.96,129.12,130.72,130.56,130.40,130.24,130.08,129.92,129.92,129.84,129.76,129.68,129.60,129.60,129.44,129.44,129.44,129.28,129.28,129.28,129.28,129.20,129.28,129.12,129.12,129.12,129.12,129.04,128.96,128.96,128.96,128.96,128.96,128.96,128.96,128.88,128.88,128.88,128.88,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.72,128.72,],
  line: {color: '#1f77b4'},
  name: "L2-L3 Benchmark"
};
var benchmark_l3mem = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0,0,1.20,.80,3.28,18.96,36.00,47.44,55.52,58.32,58.96,58.48,57.68,58.08,57.44,58.24,57.68,57.76,57.92,57.92,58.56,58.64,59.28,60.24,60.24,60.96,62.16,62.72,63.20,64.32,64.56,65.92,66.56,68.00,69.28,70.24,71.44,72.16,72.72,72.96,73.04,73.20,73.28,73.28,73.28,73.12,73.12,73.20,73.12,73.20,73.20,73.12,73.12,73.12,73.28,73.20,73.12,73.12,73.12,73.12,73.12,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM Benchmark"
};

var L1L2 = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [56.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,],
  line: {color: '#d62728'},
  name: "L1-L2 with LC"
};
var L2L3= {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0,0,56.00,56.00,56.00,56.00,56.00,56.00,56.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,],
  line: {color: '#1f77b4'},
  name: "L2-L3 with LC"
};
var L3MEM = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0,0,0,0,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,56.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,72.00,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM with LC"
};

var data = [benchmark_l1l2,benchmark_l2l3,benchmark_l3mem,L1L2,L2L3,L3MEM];

var layout = {
	xaxis: {title: "Grid Size (N^3)",
          rangemode: "tozero"},
	yaxis: {title: 'Data Transfers [Byte/LUP]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",y:1.3},
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('mem_LC', data, layout, config);
</script>

      <p><em>Data transfers between the different cache levels and main memory. The shown data for each level contains evicted and loaded data. The measured data is represented by points and the predicted transfer rates by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> by lines.</em></p>
    </div>

    <div class="memory" id="mem_CS" style="display:none;">

      <script>
var benchmark_l1l2 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [73.60,80.88,81.20,80.24,79.68,79.60,78.56,77.84,76.24,75.84,75.44,75.28,75.92,74.88,75.68,75.92,75.60,74.88,75.60,74.72,74.96,74.80,75.36,75.84,75.12,74.88,75.36,74.88,8.32,75.04,75.04,75.68,75.04,74.88,8.32,74.72,75.12,74.48,74.80,75.28,74.96,74.56,8.24,74.48,75.04,74.64,74.96,8.24,74.96,74.56,74.96,74.48,74.88,74.40,8.24,75.12,74.56,74.32,74.64,74.64,74.56,73.60,80.88,81.20,80.24,79.68,79.60,78.56,77.84,76.24,75.84,75.44,75.28,75.92,74.88,75.68,75.92,75.60,74.88,75.60,74.72,74.96,74.80,75.36,75.84,75.12,74.88,75.36,74.88,8.32,75.04,75.04,75.68,75.04,74.88,8.32,74.72,75.12,74.48,74.80,75.28,74.96,74.56,8.24,74.48,75.04,74.64,74.96,8.24,74.96,74.56,74.96,74.48,74.88,74.40,8.24,75.12,74.56,74.32,74.64,74.64,74.56,],
  line: {color: '#d62728'},
  name: "L1-L2 Benchmark"
};
var benchmark_l2l3 = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0,.64,109.84,105.92,103.52,102.08,102.40,104.64,107.52,124.96,129.12,130.72,130.56,130.40,130.24,130.08,129.92,129.92,129.84,129.76,129.68,129.60,129.60,129.44,129.44,129.44,129.28,129.28,129.28,129.28,129.20,129.28,129.12,129.12,129.12,129.12,129.04,128.96,128.96,128.96,128.96,128.96,128.96,128.96,128.88,128.88,128.88,128.88,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.72,128.72,0,.64,109.84,105.92,103.52,102.08,102.40,104.64,107.52,124.96,129.12,130.72,130.56,130.40,130.24,130.08,129.92,129.92,129.84,129.76,129.68,129.60,129.60,129.44,129.44,129.44,129.28,129.28,129.28,129.28,129.20,129.28,129.12,129.12,129.12,129.12,129.04,128.96,128.96,128.96,128.96,128.96,128.96,128.96,128.88,128.88,128.88,128.88,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.80,128.72,128.72,],
  line: {color: '#1f77b4'},
  name: "L2-L3 Benchmark"
};
var benchmark_l3mem = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0,0,1.20,.80,3.28,18.96,36.00,47.44,55.52,58.32,58.96,58.48,57.68,58.08,57.44,58.24,57.68,57.76,57.92,57.92,58.56,58.64,59.28,60.24,60.24,60.96,62.16,62.72,63.20,64.32,64.56,65.92,66.56,68.00,69.28,70.24,71.44,72.16,72.72,72.96,73.04,73.20,73.28,73.28,73.28,73.12,73.12,73.20,73.12,73.20,73.20,73.12,73.12,73.12,73.28,73.20,73.12,73.12,73.12,73.12,73.12,0,0,1.20,.80,3.28,18.96,36.00,47.44,55.52,58.32,58.96,58.48,57.68,58.08,57.44,58.24,57.68,57.76,57.92,57.92,58.56,58.64,59.28,60.24,60.24,60.96,62.16,62.72,63.20,64.32,64.56,65.92,66.56,68.00,69.28,70.24,71.44,72.16,72.72,72.96,73.04,73.20,73.28,73.28,73.28,73.12,73.12,73.20,73.12,73.20,73.20,73.12,73.12,73.12,73.28,73.20,73.12,73.12,73.12,73.12,73.12,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM Benchmark"
};

var L1L2 = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [75.37,79.99,77.49,75.74,75.12,74.50,74.25,73.87,73.62,73.37,73.37,73.24,73.12,72.99,72.99,72.87,72.87,72.87,72.87,72.74,72.74,72.74,72.74,72.62,72.62,72.50,72.50,72.50,72.50,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,75.37,79.99,77.49,75.74,75.12,74.50,74.25,73.87,73.62,73.37,73.37,73.24,73.12,72.99,72.99,72.87,72.87,72.87,72.87,72.74,72.74,72.74,72.74,72.62,72.62,72.50,72.50,72.50,72.50,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.37,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,],
  line: {color: '#d62728'},
  name: "L1-L2 with CS"
};
var L2L3= {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0,0,104.50,99.00,52.25,50.25,49.50,49.25,49.12,81.62,81.50,81.37,81.25,81.12,81.12,81.00,81.00,80.87,80.87,80.74,80.74,80.74,80.74,80.62,74.50,73.12,73.62,69.25,64.50,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,0,0,104.50,99.00,52.25,50.25,49.50,49.25,49.12,81.62,81.50,81.37,81.25,81.12,81.12,81.00,81.00,80.87,80.87,80.74,80.74,80.74,80.74,80.62,74.50,73.12,73.62,69.25,64.50,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.37,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,64.25,],
  line: {color: '#1f77b4'},
  name: "L2-L3 with CS"
};
var L3MEM = {
  type: "scatter",
  mode: "lines",
  x: [10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190,200,210,220,230,240,250,260,270,280,290,300,310,320,330,340,350,360,370,380,390,400,410,420,430,440,450,460,470,480,490,500,510,520,530,540,550,560,570,580,590,600,610,],
  y: [0,0,0,4.74,57.00,58.50,57.75,57.50,57.24,57.25,56.99,56.99,56.87,56.75,56.74,56.74,56.74,56.62,56.50,57.50,57.25,57.00,56.49,56.74,62.50,64.49,63.62,67.87,72.62,72.49,72.49,72.37,72.37,72.49,72.37,72.37,72.37,72.24,72.37,72.37,72.37,72.25,72.37,71.87,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,0,0,0,4.74,57.00,58.50,57.75,57.50,57.24,57.25,56.99,56.99,56.87,56.75,56.74,56.74,56.74,56.62,56.50,57.50,57.25,57.00,56.49,56.74,62.50,64.49,63.62,67.87,72.62,72.49,72.49,72.37,72.37,72.49,72.37,72.37,72.37,72.24,72.37,72.37,72.37,72.25,72.37,71.87,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,72.25,],
  line: {color: '#ff7f0e'},
  name: "L3-MEM with CS"
};

var data = [benchmark_l1l2,benchmark_l2l3,benchmark_l3mem,L1L2,L2L3,L3MEM];

var layout = {
	xaxis: {title: "Grid Size (N^3)",
          rangemode: "tozero"},
	yaxis: {title: 'Data Transfers [Byte/LUP]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",y:1.3},
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('mem_CS', data, layout, config);
</script>

      <p><em>Data transfers between the different cache levels and main memory. The shown data for each level contains evicted and loaded data. The measured data is represented by points and the predicted transfer rates by <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> by lines.</em></p>
    </div>

  </div>

</div>

<div class="section-block-full">
  <div class="section-block-half">
    <h2 id="multi-core-thread-scaling">Multi Core Thread Scaling</h2>

    <p><input class="plot-button" type="button" onclick="document.getElementById('scaling_600').style.display = 'none';document.getElementById('scaling_600').style.display = 'block';" value="600Â³" /></p>

    <div class="scaling">

      <div id="scaling"></div>

      <script>
var trace_benchmark = {
  type: "scatter",
  mode: "markers",
  marker: { symbol: "cross-thin-open" },
  x: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,],
  y: [112.67,146.34,212.07,262.69,298.06,323.75,340.39,354.45,361.49,363.84,398.86,432.48,468.65,504.34,541.39,578.38,616.14,651.33,683.1,704.32,],
  line: {color: 'black'},
  name: "Benchmark"
};
var trace_ecm = {
  type: "scatter",
  mode: "lines",
  x: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,],
  y: [123.98,234.315,304.855,346.82,363.22,363.22,363.22,363.22,363.22,363.22,399.5,435.765,472.205,508.47,544.835,581.11,617.36,653.95,690.15,726.17,],
  line: {color: '#ff7f0e'},
  name: "ECM LC Prediction"
};
var trace_roofline = {
  type: "scatter",
  mode: "lines",
  x: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,],
  y: [95,179,220,240,250,254,249,250,251,243,275,298,320,353,385,398,435,469,498,494,],
  line: {color: '#1f77b4'},
  name: "Roofline LC Prediction"
};

var data = [trace_benchmark,trace_ecm,trace_roofline];

var layout = {
	xaxis: {title: 'Number of Threads',
          range: [0.5,20.5],
          nticks: 20},
	yaxis: {title: 'Performance [MLUP/s]',
          rangemode: "tozero"},
  margin: { l: 50, r: 35, t: 10, b: 40},
  legend: { orientation: "h",
            y:1.1 },
  width: 600,
  height: 450,
};

var config = {locale: 'en'};
Plotly.newPlot('scaling', data, layout, config);
</script>

    </div>

  </div>

</div>

<div class="section-block-full">
  <h2 id="how-to-replicate-this-data">How to replicate this data</h2>

  <div class="section-block-half">
    <h3 id="single-core-measurements">Single Core Measurements</h3>

    <p>Using the <a href="#how-to-test-this-stencil">generated stencil</a> and <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a>, all single core performance data shown on this page can be reproduced by:</p>

    <h4 id="layer-condition-data">Layer Condition Data</h4>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-p</span> LC <span class="nt">-P</span> LC <span class="nt">-m</span> SkylakeSP_Gold-6148_SNC.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> 1 <span class="nt">--compiler</span> icc
</code></pre></div>    </div>

    <h4 id="cache-simulator-data">Cache Simulator Data</h4>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-p</span> LC <span class="nt">-P</span> CS <span class="nt">-m</span> SkylakeSP_Gold-6148_SNC.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> 1 <span class="nt">--compiler</span> icc
</code></pre></div>    </div>
  </div>

  <div class="section-block-half">
    <h3 id="thread-scaling-measurements">Thread Scaling Measurements</h3>

    <p>The <a href="#how-to-test-this-stencil">generated benchmark code</a> can be used to reproduce the thread scaling data shown on this page by:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> ECM <span class="nt">-p</span> RooflineIACA <span class="nt">-p</span> Benchmark <span class="nt">-P</span> LC <span class="nt">-m</span> SkylakeSP_Gold-6148_SNC.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> <span class="nv">$CORES</span> <span class="nt">--compiler</span> icc
</code></pre></div>    </div>

    <p>The roofline prediction can be obtained with <a href="https://github.com/RRZE-HPC/kerncraft">kerncraft</a> and the <a href="#how-to-test-this-stencil">generated stencil</a>:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>kerncraft <span class="nt">-p</span> RooflineIACA <span class="nt">-P</span> LC <span class="nt">-m</span> SkylakeSP_Gold-6148_SNC.yml stencil.c <span class="nt">-D</span> N <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> M <span class="nv">$GRID_SIZE</span> <span class="nt">-D</span> P <span class="nv">$GRID_SIZE</span> <span class="nt">-vvv</span> <span class="nt">--cores</span> <span class="k">${</span><span class="nv">threads</span><span class="k">}</span> <span class="nt">--compiler</span> icc
</code></pre></div>    </div>
  </div>

  <div class="section-block-half">
    <h3 id="spatial-blocking-measurements">Spatial Blocking Measurements</h3>

    <p>Generate benchmark code from the <a href="#how-to-test-this-stencil">stencil</a> with blocking and compile it as shown before:</p>
    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>stempel bench stencil.c <span class="nt">-m</span> SkylakeSP_Gold-6148_SNC.yml <span class="nt">-b</span> 2 <span class="nt">--store</span>
</code></pre></div>    </div>

    <div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="nv">OMP_NUM_THREADS</span><span class="o">=</span>1 likwid-pin <span class="nt">-C</span> S0:0 ./stencil <span class="nv">$GRID_SIZE</span> <span class="nv">$GRID_SIZE</span> <span class="nv">$GRID_SIZE</span> <span class="nv">$BLOCKING_M</span> <span class="nv">$BLOCKING_N</span> <span class="nv">$BLOCKING_P</span>
</code></pre></div>    </div>
  </div>

  <div class="section-block-full">
    <h2 id="iaca-output">IACA Output</h2>

    <div class="section-block-half">

    </div>
  </div>

  <div id="iaca" class="section-block-full">

    <div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>Throughput Analysis Report
--------------------------
Block Throughput: 13.26 Cycles       Throughput Bottleneck: FrontEnd
Loop Count:  22
Port Binding In Cycles Per Iteration:
--------------------------------------------------------------------------------------------------
|  Port  |   0   -  DV   |   1   |   2   -  D    |   3   -  D    |   4   |   5   |   6   |   7   |
--------------------------------------------------------------------------------------------------
| Cycles |  9.0     0.0  |  9.0  | 11.0    10.0  | 11.0    10.0  |  2.0  |  8.0  |  2.0  |  0.0  |
--------------------------------------------------------------------------------------------------

DV - Divider pipe (on port 0)
D - Data fetch pipe (on ports 2 and 3)
F - Macro Fusion with the previous instruction occurred
* - instruction micro-ops not bound to a port
^ - Micro Fusion occurred
# - ESP Tracking sync uop was issued
@ - SSE instruction followed an AVX256/AVX512 instruction, dozens of cycles penalty is expected
X - instruction not supported, was not accounted in Analysis

| Num Of   |                    Ports pressure in cycles                         |      |
|  Uops    |  0  - DV    |  1   |  2  -  D    |  3  -  D    |  4   |  5   |  6   |  7   |
-----------------------------------------------------------------------------------------
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovupd ymm6, ymmword ptr [r12+r14*1+0x10]
|   1      |             |      |             |             |      |      | 1.0  |      | add rsi, 0x4
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovupd ymm23, ymmword ptr [r12+r14*1+0x30]
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovupd ymm3, ymmword ptr [r12+rbx*1+0x10]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovupd ymm20, ymmword ptr [r12+rbx*1+0x30]
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovupd ymm0, ymmword ptr [r12+r13*1+0x10]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovupd ymm17, ymmword ptr [r12+r13*1+0x30]
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovupd ymm9, ymmword ptr [r12+r10*1+0x10]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovupd ymm26, ymmword ptr [r12+r10*1+0x30]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vsubpd ymm7, ymm6, ymmword ptr [r12+r15*1+0x10]
|   2      | 1.0         |      |             | 1.0     1.0 |      |      |      |      | vsubpd ymm24, ymm23, ymmword ptr [r12+r15*1+0x30]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd ymm8, ymm7, ymmword ptr [r12+r9*1+0x10]
|   2      | 1.0         |      |             | 1.0     1.0 |      |      |      |      | vaddpd ymm25, ymm24, ymmword ptr [r12+r9*1+0x30]
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vsubpd ymm12, ymm8, ymmword ptr [r12+rdi*1+0x10]
|   2      | 1.0         |      |             | 1.0     1.0 |      |      |      |      | vsubpd ymm29, ymm25, ymmword ptr [r12+rdi*1+0x30]
|   1      |             |      |             |             |      | 1.0  |      |      | vunpckhpd ymm1, ymm0, ymm0
|   1      |             |      |             |             |      | 1.0  |      |      | vshufpd ymm2, ymm3, ymm3, 0x5
|   1      |             |      |             |             |      | 1.0  |      |      | vunpckhpd ymm18, ymm17, ymm17
|   1      |             |      |             |             |      | 1.0  |      |      | vshufpd ymm19, ymm20, ymm20, 0x5
|   1      |             | 1.0  |             |             |      |      |      |      | vmulpd ymm4, ymm1, ymm2
|   1      | 1.0         |      |             |             |      |      |      |      | vmulpd ymm21, ymm18, ymm19
|   1      |             |      |             |             |      | 1.0  |      |      | vunpckhpd ymm10, ymm9, ymm9
|   1      |             |      |             |             |      | 1.0  |      |      | vshufpd ymm11, ymm12, ymm12, 0x5
|   1      |             |      |             |             |      | 1.0  |      |      | vunpckhpd ymm27, ymm26, ymm26
|   1      |             |      |             |             |      | 1.0  |      |      | vshufpd ymm28, ymm29, ymm29, 0x5
|   1      |             | 1.0  |             |             |      |      |      |      | vmulpd ymm13, ymm10, ymm11
|   1      | 1.0         |      |             |             |      |      |      |      | vmulpd ymm30, ymm27, ymm28
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovddup ymm5, ymmword ptr [r12+r13*1+0x10]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovddup ymm22, ymmword ptr [r12+r13*1+0x30]
|   1      |             | 1.0  |             |             |      |      |      |      | vfmaddsub213pd ymm5, ymm3, ymm4
|   1      | 1.0         |      |             |             |      |      |      |      | vfmaddsub213pd ymm22, ymm20, ymm21
|   2      |             | 1.0  | 1.0     1.0 |             |      |      |      |      | vaddpd ymm14, ymm5, ymmword ptr [r12+rcx*1+0x10]
|   2      | 1.0         |      |             | 1.0     1.0 |      |      |      |      | vaddpd ymm31, ymm22, ymmword ptr [r12+rcx*1+0x30]
|   1      |             |      | 1.0     1.0 |             |      |      |      |      | vmovddup ymm15, ymmword ptr [r12+r10*1+0x10]
|   1      |             |      |             | 1.0     1.0 |      |      |      |      | vmovddup ymm0, ymmword ptr [r12+r10*1+0x30]
|   1      |             | 1.0  |             |             |      |      |      |      | vfmaddsub213pd ymm15, ymm12, ymm13
|   1      | 1.0         |      |             |             |      |      |      |      | vfmaddsub213pd ymm0, ymm29, ymm30
|   1      |             | 1.0  |             |             |      |      |      |      | vaddpd ymm16, ymm14, ymm15
|   1      | 1.0         |      |             |             |      |      |      |      | vaddpd ymm1, ymm31, ymm0
|   2      |             |      | 1.0         |             | 1.0  |      |      |      | vmovupd ymmword ptr [r12+rbx*1+0x10], ymm16
|   2      |             |      |             | 1.0         | 1.0  |      |      |      | vmovupd ymmword ptr [r12+rbx*1+0x30], ymm1
|   1      |             |      |             |             |      |      | 1.0  |      | add r12, 0x40
|   1*     |             |      |             |             |      |      |      |      | cmp rsi, r11
|   0*F    |             |      |             |             |      |      |      |      | jb 0xfffffffffffffece
Total Num Of Uops: 53


Detected pointer increment: 64
</code></pre></div>    </div>
  </div>

  <div class="section-block-full">
    <h2 id="system-information">System Information</h2>

    <div class="section-block-half">

    </div>
  </div>

  <div id="iaca" class="section-block-full">

    <div class="language-text highlighter-rouge"><div class="highlight"><pre class="highlight"><code>################################################################################
# Hostname
################################################################################
skylakesp2.rrze.uni-erlangen.de

################################################################################
# Operating System
################################################################################
DISTRIB_ID=Ubuntu
DISTRIB_RELEASE=18.04
DISTRIB_CODENAME=bionic
DISTRIB_DESCRIPTION="Ubuntu 18.04.2 LTS"
NAME="Ubuntu"
VERSION="18.04.2 LTS (Bionic Beaver)"
ID=ubuntu
ID_LIKE=debian
PRETTY_NAME="Ubuntu 18.04.2 LTS"
VERSION_ID="18.04"
HOME_URL="https://www.ubuntu.com/"
SUPPORT_URL="https://help.ubuntu.com/"
BUG_REPORT_URL="https://bugs.launchpad.net/ubuntu/"
PRIVACY_POLICY_URL="https://www.ubuntu.com/legal/terms-and-policies/privacy-policy"
VERSION_CODENAME=bionic
UBUNTU_CODENAME=bionic

################################################################################
# Operating System (LSB)
################################################################################
No LSB modules are available.

################################################################################
# Operating System Kernel
################################################################################
Linux skylakesp2 4.15.0-50-generic #54-Ubuntu SMP Mon May 6 18:46:08 UTC 2019 x86_64 x86_64 x86_64 GNU/Linux

################################################################################
# Logged in users
################################################################################
 15:35:13 up 40 days, 22:22,  0 users,  load average: 3.56, 2.88, 1.81
USER     TTY      FROM             LOGIN@   IDLE   JCPU   PCPU WHAT

################################################################################
# CPUset
################################################################################
Domain N:
	0,40,1,41,2,42,5,45,6,46,10,50,11,51,12,52,15,55,16,56,3,43,4,44,7,47,8,48,9,49,13,53,14,54,17,57,18,58,19,59,20,60,21,61,22,62,25,65,26,66,30,70,31,71,32,72,35,75,36,76,23,63,24,64,27,67,28,68,29,69,33,73,34,74,37,77,38,78,39,79

Domain S0:
	0,40,1,41,2,42,5,45,6,46,10,50,11,51,12,52,15,55,16,56,3,43,4,44,7,47,8,48,9,49,13,53,14,54,17,57,18,58,19,59

Domain S1:
	20,60,21,61,22,62,25,65,26,66,30,70,31,71,32,72,35,75,36,76,23,63,24,64,27,67,28,68,29,69,33,73,34,74,37,77,38,78,39,79

Domain C0:
	0,40,1,41,2,42,5,45,6,46,10,50,11,51,12,52,15,55,16,56

Domain C1:
	3,43,4,44,7,47,8,48,9,49,13,53,14,54,17,57,18,58,19,59

Domain C2:
	20,60,21,61,22,62,25,65,26,66,30,70,31,71,32,72,35,75,36,76

Domain C3:
	23,63,24,64,27,67,28,68,29,69,33,73,34,74,37,77,38,78,39,79

Domain M0:
	0,40,1,41,2,42,5,45,6,46,10,50,11,51,12,52,15,55,16,56

Domain M1:
	3,43,4,44,7,47,8,48,9,49,13,53,14,54,17,57,18,58,19,59

Domain M2:
	20,60,21,61,22,62,25,65,26,66,30,70,31,71,32,72,35,75,36,76

Domain M3:
	23,63,24,64,27,67,28,68,29,69,33,73,34,74,37,77,38,78,39,79


################################################################################
# CGroups
################################################################################
Allowed CPUs: 0-79
Allowed Memory controllers: 0-3

################################################################################
# Topology
################################################################################
--------------------------------------------------------------------------------
CPU name:	Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
CPU type:	Intel Skylake SP processor
CPU stepping:	4
********************************************************************************
Hardware Thread Topology
********************************************************************************
Sockets:		2
Cores per socket:	20
Threads per core:	2
--------------------------------------------------------------------------------
HWThread	Thread		Core		Socket		Available
0		0		0		0		*
1		0		1		0		*
2		0		2		0		*
3		0		10		0		*
4		0		11		0		*
5		0		3		0		*
6		0		4		0		*
7		0		12		0		*
8		0		13		0		*
9		0		14		0		*
10		0		5		0		*
11		0		6		0		*
12		0		7		0		*
13		0		15		0		*
14		0		16		0		*
15		0		8		0		*
16		0		9		0		*
17		0		17		0		*
18		0		18		0		*
19		0		19		0		*
20		0		20		1		*
21		0		21		1		*
22		0		22		1		*
23		0		30		1		*
24		0		31		1		*
25		0		23		1		*
26		0		24		1		*
27		0		32		1		*
28		0		33		1		*
29		0		34		1		*
30		0		25		1		*
31		0		26		1		*
32		0		27		1		*
33		0		35		1		*
34		0		36		1		*
35		0		28		1		*
36		0		29		1		*
37		0		37		1		*
38		0		38		1		*
39		0		39		1		*
40		1		0		0		*
41		1		1		0		*
42		1		2		0		*
43		1		10		0		*
44		1		11		0		*
45		1		3		0		*
46		1		4		0		*
47		1		12		0		*
48		1		13		0		*
49		1		14		0		*
50		1		5		0		*
51		1		6		0		*
52		1		7		0		*
53		1		15		0		*
54		1		16		0		*
55		1		8		0		*
56		1		9		0		*
57		1		17		0		*
58		1		18		0		*
59		1		19		0		*
60		1		20		1		*
61		1		21		1		*
62		1		22		1		*
63		1		30		1		*
64		1		31		1		*
65		1		23		1		*
66		1		24		1		*
67		1		32		1		*
68		1		33		1		*
69		1		34		1		*
70		1		25		1		*
71		1		26		1		*
72		1		27		1		*
73		1		35		1		*
74		1		36		1		*
75		1		28		1		*
76		1		29		1		*
77		1		37		1		*
78		1		38		1		*
79		1		39		1		*
--------------------------------------------------------------------------------
Socket 0:		( 0 40 1 41 2 42 5 45 6 46 10 50 11 51 12 52 15 55 16 56 3 43 4 44 7 47 8 48 9 49 13 53 14 54 17 57 18 58 19 59 )
Socket 1:		( 20 60 21 61 22 62 25 65 26 66 30 70 31 71 32 72 35 75 36 76 23 63 24 64 27 67 28 68 29 69 33 73 34 74 37 77 38 78 39 79 )
--------------------------------------------------------------------------------
********************************************************************************
Cache Topology
********************************************************************************
Level:			1
Size:			32 kB
Cache groups:		( 0 40 ) ( 1 41 ) ( 2 42 ) ( 5 45 ) ( 6 46 ) ( 10 50 ) ( 11 51 ) ( 12 52 ) ( 15 55 ) ( 16 56 ) ( 3 43 ) ( 4 44 ) ( 7 47 ) ( 8 48 ) ( 9 49 ) ( 13 53 ) ( 14 54 ) ( 17 57 ) ( 18 58 ) ( 19 59 ) ( 20 60 ) ( 21 61 ) ( 22 62 ) ( 25 65 ) ( 26 66 ) ( 30 70 ) ( 31 71 ) ( 32 72 ) ( 35 75 ) ( 36 76 ) ( 23 63 ) ( 24 64 ) ( 27 67 ) ( 28 68 ) ( 29 69 ) ( 33 73 ) ( 34 74 ) ( 37 77 ) ( 38 78 ) ( 39 79 )
--------------------------------------------------------------------------------
Level:			2
Size:			1 MB
Cache groups:		( 0 40 ) ( 1 41 ) ( 2 42 ) ( 5 45 ) ( 6 46 ) ( 10 50 ) ( 11 51 ) ( 12 52 ) ( 15 55 ) ( 16 56 ) ( 3 43 ) ( 4 44 ) ( 7 47 ) ( 8 48 ) ( 9 49 ) ( 13 53 ) ( 14 54 ) ( 17 57 ) ( 18 58 ) ( 19 59 ) ( 20 60 ) ( 21 61 ) ( 22 62 ) ( 25 65 ) ( 26 66 ) ( 30 70 ) ( 31 71 ) ( 32 72 ) ( 35 75 ) ( 36 76 ) ( 23 63 ) ( 24 64 ) ( 27 67 ) ( 28 68 ) ( 29 69 ) ( 33 73 ) ( 34 74 ) ( 37 77 ) ( 38 78 ) ( 39 79 )
--------------------------------------------------------------------------------
Level:			3
Size:			14 MB
Cache groups:		( 0 40 1 41 2 42 5 45 6 46 10 50 11 51 12 52 15 55 16 56 ) ( 3 43 4 44 7 47 8 48 9 49 13 53 14 54 17 57 18 58 19 59 ) ( 20 60 21 61 22 62 25 65 26 66 30 70 31 71 32 72 35 75 36 76 ) ( 23 63 24 64 27 67 28 68 29 69 33 73 34 74 37 77 38 78 39 79 )
--------------------------------------------------------------------------------
********************************************************************************
NUMA Topology
********************************************************************************
NUMA domains:		4
--------------------------------------------------------------------------------
Domain:			0
Processors:		( 0 40 1 41 2 42 5 45 6 46 10 50 11 51 12 52 15 55 16 56 )
Distances:		10 11 21 21
Free memory:		22284 MB
Total memory:		22758.8 MB
--------------------------------------------------------------------------------
Domain:			1
Processors:		( 3 43 4 44 7 47 8 48 9 49 13 53 14 54 17 57 18 58 19 59 )
Distances:		11 10 21 21
Free memory:		23784.6 MB
Total memory:		24188.2 MB
--------------------------------------------------------------------------------
Domain:			2
Processors:		( 20 60 21 61 22 62 25 65 26 66 30 70 31 71 32 72 35 75 36 76 )
Distances:		21 21 10 11
Free memory:		23811.3 MB
Total memory:		24188.2 MB
--------------------------------------------------------------------------------
Domain:			3
Processors:		( 23 63 24 64 27 67 28 68 29 69 33 73 34 74 37 77 38 78 39 79 )
Distances:		21 21 11 10
Free memory:		23685.5 MB
Total memory:		24186.8 MB
--------------------------------------------------------------------------------

################################################################################
# NUMA Topology
################################################################################
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 5 6 10 11 12 15 16 40 41 42 45 46 50 51 52 55 56
node 0 size: 22758 MB
node 0 free: 22284 MB
node 1 cpus: 3 4 7 8 9 13 14 17 18 19 43 44 47 48 49 53 54 57 58 59
node 1 size: 24188 MB
node 1 free: 23785 MB
node 2 cpus: 20 21 22 25 26 30 31 32 35 36 60 61 62 65 66 70 71 72 75 76
node 2 size: 24188 MB
node 2 free: 23820 MB
node 3 cpus: 23 24 27 28 29 33 34 37 38 39 63 64 67 68 69 73 74 77 78 79
node 3 size: 24186 MB
node 3 free: 23685 MB
node distances:
node   0   1   2   3
  0:  10  11  21  21
  1:  11  10  21  21
  2:  21  21  10  11
  3:  21  21  11  10

################################################################################
# Frequencies
################################################################################
Current CPU frequencies:
CPU 0: governor  performance min/cur/max 2.4/1.122978/2.4 GHz Turbo 0
CPU 1: governor  performance min/cur/max 2.4/2.075745/2.4 GHz Turbo 0
CPU 2: governor  performance min/cur/max 2.4/2.206313/2.4 GHz Turbo 0
CPU 5: governor  performance min/cur/max 2.4/2.033144/2.4 GHz Turbo 0
CPU 6: governor  performance min/cur/max 2.4/2.330327/2.4 GHz Turbo 0
CPU 10: governor  performance min/cur/max 2.4/2.258935/2.4 GHz Turbo 0
CPU 11: governor  performance min/cur/max 2.4/1.168921/2.4 GHz Turbo 0
CPU 12: governor  performance min/cur/max 2.4/2.175775/2.4 GHz Turbo 0
CPU 15: governor  performance min/cur/max 2.4/2.110246/2.4 GHz Turbo 0
CPU 16: governor  performance min/cur/max 2.4/2.148267/2.4 GHz Turbo 0
CPU 3: governor  performance min/cur/max 2.4/2.266596/2.4 GHz Turbo 0
CPU 4: governor  performance min/cur/max 2.4/2.277618/2.4 GHz Turbo 0
CPU 7: governor  performance min/cur/max 2.4/2.175557/2.4 GHz Turbo 0
CPU 8: governor  performance min/cur/max 2.4/2.263175/2.4 GHz Turbo 0
CPU 9: governor  performance min/cur/max 2.4/2.348058/2.4 GHz Turbo 0
CPU 13: governor  performance min/cur/max 2.4/2.011829/2.4 GHz Turbo 0
CPU 14: governor  performance min/cur/max 2.4/2.073005/2.4 GHz Turbo 0
CPU 17: governor  performance min/cur/max 2.4/2.293694/2.4 GHz Turbo 0
CPU 18: governor  performance min/cur/max 2.4/2.215296/2.4 GHz Turbo 0
CPU 19: governor  performance min/cur/max 2.4/2.325948/2.4 GHz Turbo 0
CPU 20: governor  performance min/cur/max 2.4/1.505581/2.4 GHz Turbo 0
CPU 21: governor  performance min/cur/max 2.4/2.005459/2.4 GHz Turbo 0
CPU 22: governor  performance min/cur/max 2.4/1.884378/2.4 GHz Turbo 0
CPU 25: governor  performance min/cur/max 2.4/2.015335/2.4 GHz Turbo 0
CPU 26: governor  performance min/cur/max 2.4/1.35579/2.4 GHz Turbo 0
CPU 30: governor  performance min/cur/max 2.4/2.01615/2.4 GHz Turbo 0
CPU 31: governor  performance min/cur/max 2.4/1.407588/2.4 GHz Turbo 0
CPU 32: governor  performance min/cur/max 2.4/1.322815/2.4 GHz Turbo 0
CPU 35: governor  performance min/cur/max 2.4/1.380344/2.4 GHz Turbo 0
CPU 36: governor  performance min/cur/max 2.4/1.508918/2.4 GHz Turbo 0
CPU 23: governor  performance min/cur/max 2.4/1.931033/2.4 GHz Turbo 0
CPU 24: governor  performance min/cur/max 2.4/2.333238/2.4 GHz Turbo 0
CPU 27: governor  performance min/cur/max 2.4/1.423925/2.4 GHz Turbo 0
CPU 28: governor  performance min/cur/max 2.4/1.877773/2.4 GHz Turbo 0
CPU 29: governor  performance min/cur/max 2.4/2.401694/2.4 GHz Turbo 0
CPU 33: governor  performance min/cur/max 2.4/1.02253/2.4 GHz Turbo 0
CPU 34: governor  performance min/cur/max 2.4/1.807309/2.4 GHz Turbo 0
CPU 37: governor  performance min/cur/max 2.4/2.085591/2.4 GHz Turbo 0
CPU 38: governor  performance min/cur/max 2.4/2.193677/2.4 GHz Turbo 0
CPU 39: governor  performance min/cur/max 2.4/2.330766/2.4 GHz Turbo 0
CPU 40: governor  performance min/cur/max 2.4/2.201389/2.4 GHz Turbo 0
CPU 41: governor  performance min/cur/max 2.4/2.267979/2.4 GHz Turbo 0
CPU 42: governor  performance min/cur/max 2.4/2.247485/2.4 GHz Turbo 0
CPU 45: governor  performance min/cur/max 2.4/1.545975/2.4 GHz Turbo 0
CPU 46: governor  performance min/cur/max 2.4/1.367253/2.4 GHz Turbo 0
CPU 50: governor  performance min/cur/max 2.4/2.186086/2.4 GHz Turbo 0
CPU 51: governor  performance min/cur/max 2.4/1.884688/2.4 GHz Turbo 0
CPU 52: governor  performance min/cur/max 2.4/1.921528/2.4 GHz Turbo 0
CPU 55: governor  performance min/cur/max 2.4/1.973691/2.4 GHz Turbo 0
CPU 56: governor  performance min/cur/max 2.4/2.029682/2.4 GHz Turbo 0
CPU 43: governor  performance min/cur/max 2.4/2.103899/2.4 GHz Turbo 0
CPU 44: governor  performance min/cur/max 2.4/2.150552/2.4 GHz Turbo 0
CPU 47: governor  performance min/cur/max 2.4/2.25249/2.4 GHz Turbo 0
CPU 48: governor  performance min/cur/max 2.4/2.276953/2.4 GHz Turbo 0
CPU 49: governor  performance min/cur/max 2.4/2.294317/2.4 GHz Turbo 0
CPU 53: governor  performance min/cur/max 2.4/2.260781/2.4 GHz Turbo 0
CPU 54: governor  performance min/cur/max 2.4/1.936971/2.4 GHz Turbo 0
CPU 57: governor  performance min/cur/max 2.4/2.063614/2.4 GHz Turbo 0
CPU 58: governor  performance min/cur/max 2.4/1.930506/2.4 GHz Turbo 0
CPU 59: governor  performance min/cur/max 2.4/1.971919/2.4 GHz Turbo 0
CPU 60: governor  performance min/cur/max 2.4/2.196298/2.4 GHz Turbo 0
CPU 61: governor  performance min/cur/max 2.4/1.8655/2.4 GHz Turbo 0
CPU 62: governor  performance min/cur/max 2.4/1.490871/2.4 GHz Turbo 0
CPU 65: governor  performance min/cur/max 2.4/1.696749/2.4 GHz Turbo 0
CPU 66: governor  performance min/cur/max 2.4/1.737735/2.4 GHz Turbo 0
CPU 70: governor  performance min/cur/max 2.4/1.639405/2.4 GHz Turbo 0
CPU 71: governor  performance min/cur/max 2.4/1.565392/2.4 GHz Turbo 0
CPU 72: governor  performance min/cur/max 2.4/1.7644/2.4 GHz Turbo 0
CPU 75: governor  performance min/cur/max 2.4/1.442117/2.4 GHz Turbo 0
CPU 76: governor  performance min/cur/max 2.4/1.586068/2.4 GHz Turbo 0
CPU 63: governor  performance min/cur/max 2.4/1.691086/2.4 GHz Turbo 0
CPU 64: governor  performance min/cur/max 2.4/1.72285/2.4 GHz Turbo 0
CPU 67: governor  performance min/cur/max 2.4/1.710012/2.4 GHz Turbo 0
CPU 68: governor  performance min/cur/max 2.4/1.753778/2.4 GHz Turbo 0
CPU 69: governor  performance min/cur/max 2.4/2.100878/2.4 GHz Turbo 0
CPU 73: governor  performance min/cur/max 2.4/1.401583/2.4 GHz Turbo 0
CPU 74: governor  performance min/cur/max 2.4/1.225892/2.4 GHz Turbo 0
CPU 77: governor  performance min/cur/max 2.4/1.531596/2.4 GHz Turbo 0
CPU 78: governor  performance min/cur/max 2.4/2.210594/2.4 GHz Turbo 0
CPU 79: governor  performance min/cur/max 2.4/2.269725/2.4 GHz Turbo 0

Current Uncore frequencies:
Socket 0: min/max 2.4/2.4 GHz
Socket 1: min/max 2.4/2.4 GHz

################################################################################
# Prefetchers
################################################################################
Feature               CPU 0	CPU 40	CPU 1	CPU 41	CPU 2	CPU 42	CPU 5	CPU 45	CPU 6	CPU 46	CPU 10	CPU 50	CPU 11	CPU 51	CPU 12	CPU 52	CPU 15	CPU 55	CPU 16	CPU 56	CPU 3	CPU 43	CPU 4	CPU 44	CPU 7	CPU 47	CPU 8	CPU 48	CPU 9	CPU 49	CPU 13	CPU 53	CPU 14	CPU 54	CPU 17	CPU 57	CPU 18	CPU 58	CPU 19	CPU 59	CPU 20	CPU 60	CPU 21	CPU 61	CPU 22	CPU 62	CPU 25	CPU 65	CPU 26	CPU 66	CPU 30	CPU 70	CPU 31	CPU 71	CPU 32	CPU 72	CPU 35	CPU 75	CPU 36	CPU 76	CPU 23	CPU 63	CPU 24	CPU 64	CPU 27	CPU 67	CPU 28	CPU 68	CPU 29	CPU 69	CPU 33	CPU 73	CPU 34	CPU 74	CPU 37	CPU 77	CPU 38	CPU 78	CPU 39	CPU 79
HW_PREFETCHER         on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
CL_PREFETCHER         on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
DCU_PREFETCHER        on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
IP_PREFETCHER         on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
FAST_STRINGS          on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
THERMAL_CONTROL       on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
PERF_MON              on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
FERR_MULTIPLEX        off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
BRANCH_TRACE_STORAGE  on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
XTPR_MESSAGE          off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
PEBS                  on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
SPEEDSTEP             on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
MONITOR               on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
SPEEDSTEP_LOCK        off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
CPUID_MAX_VAL         off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
XD_BIT                on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on	on
DYN_ACCEL             off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
TURBO_MODE            off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off
TM2                   off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off	off

################################################################################
# Load
################################################################################
3.56 2.88 1.81 1/850 22288

################################################################################
# Performance energy bias
################################################################################
Performance energy bias: 6 (0=highest performance, 15 = lowest energy)

################################################################################
# NUMA balancing
################################################################################
Enabled: 1

################################################################################
# General memory info
################################################################################
MemTotal:       97609736 kB
MemFree:        95824944 kB
MemAvailable:   95668872 kB
Buffers:           18068 kB
Cached:           230996 kB
SwapCached:            0 kB
Active:           215104 kB
Inactive:          72536 kB
Active(anon):      38596 kB
Inactive(anon):     2100 kB
Active(file):     176508 kB
Inactive(file):    70436 kB
Unevictable:           0 kB
Mlocked:               0 kB
SwapTotal:      49632252 kB
SwapFree:       49632252 kB
Dirty:               148 kB
Writeback:             0 kB
AnonPages:         38268 kB
Mapped:            54160 kB
Shmem:              2124 kB
Slab:             781872 kB
SReclaimable:     301972 kB
SUnreclaim:       479900 kB
KernelStack:       14912 kB
PageTables:         3168 kB
NFS_Unstable:          0 kB
Bounce:                0 kB
WritebackTmp:          0 kB
CommitLimit:    98437120 kB
Committed_AS:     243296 kB
VmallocTotal:   34359738367 kB
VmallocUsed:           0 kB
VmallocChunk:          0 kB
HardwareCorrupted:     0 kB
AnonHugePages:         0 kB
ShmemHugePages:        0 kB
ShmemPmdMapped:        0 kB
CmaTotal:              0 kB
CmaFree:               0 kB
HugePages_Total:       0
HugePages_Free:        0
HugePages_Rsvd:        0
HugePages_Surp:        0
Hugepagesize:       2048 kB
DirectMap4k:     1042640 kB
DirectMap2M:    38455296 kB
DirectMap1G:    61865984 kB

################################################################################
# Transparent huge pages
################################################################################
Enabled: always [madvise] never
Use zero page: 1

################################################################################
# Hardware power limits
################################################################################
RAPL domain package-1
- Limit0 long_term MaxPower 150000000uW Limit 150000000uW TimeWindow 55967744us
- Limit1 short_term MaxPower 319000000uW Limit 180000000uW TimeWindow 20468203520us
RAPL domain dram
- Limit0 long_term MaxPower 36750000uW Limit 0uW TimeWindow 976us
RAPL domain package-0
- Limit0 long_term MaxPower 150000000uW Limit 150000000uW TimeWindow 55967744us
- Limit1 short_term MaxPower 319000000uW Limit 180000000uW TimeWindow 20468203520us
RAPL domain dram
- Limit0 long_term MaxPower 36750000uW Limit 0uW TimeWindow 976us

################################################################################
# Compiler
################################################################################
icc (ICC) 19.0.2.187 20190117
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.


################################################################################
# MPI
################################################################################
Intel(R) MPI Library for Linux* OS, Version 2019 Update 2 Build 20190123 (id: e2d820d49)
Copyright 2003-2019, Intel Corporation.

################################################################################
# dmidecode
################################################################################
# dmidecode 3.1
Getting SMBIOS data from sysfs.
SMBIOS 3.1.1 present.

Handle 0x0000, DMI type 0, 26 bytes
BIOS Information
	Vendor: American Megatrends Inc.
	Version: 2.0a
	Release Date: 12/06/2017
	Address: 0xF0000
	Runtime Size: 64 kB
	ROM Size: 32 MB
	Characteristics:
		PCI is supported
		BIOS is upgradeable
		BIOS shadowing is allowed
		Boot from CD is supported
		Selectable boot is supported
		BIOS ROM is socketed
		EDD is supported
		5.25"/1.2 MB floppy services are supported (int 13h)
		3.5"/720 kB floppy services are supported (int 13h)
		3.5"/2.88 MB floppy services are supported (int 13h)
		Print screen service is supported (int 5h)
	(Line containing Serial number has been censored)
		Printer services are supported (int 17h)
		ACPI is supported
		USB legacy is supported
		BIOS boot specification is supported
		Targeted content distribution is supported
		UEFI is supported
	BIOS Revision: 5.12

Handle 0x0001, DMI type 1, 27 bytes
System Information
	Manufacturer: Supermicro
	Product Name: SYS-6019P-WT
	Version: 0123456789
	(Line containing Serial number has been censored)
	(Line containing UUID has been censored)
	Wake-up Type: Power Switch
	SKU Number: To be filled by O.E.M.
	Family: To be filled by O.E.M.

Handle 0x0002, DMI type 2, 15 bytes
Base Board Information
	Manufacturer: Supermicro
	Product Name: X11DDW-L
	Version: 1.10
	(Line containing Serial number has been censored)
	Asset Tag: To be filled by O.E.M.
	Features:
		Board is a hosting board
		Board is replaceable
	Location In Chassis: To be filled by O.E.M.
	Chassis Handle: 0x0003
	Type: Motherboard
	Contained Object Handles: 0

Handle 0x0003, DMI type 3, 22 bytes
Chassis Information
	Manufacturer: Supermicro
	Type: Other
	Lock: Not Present
	Version: 0123456789
	(Line containing Serial number has been censored)
	Asset Tag: To be filled by O.E.M.
	Boot-up State: Safe
	Power Supply State: Safe
	Thermal State: Safe
	Security Status: None
	OEM Information: 0x00000000
	Height: Unspecified
	Number Of Power Cords: 1
	Contained Elements: 0
	SKU Number: To be filled by O.E.M.

Handle 0x0004, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JLAN1
	Internal Connector Type: None
	External Reference Designator: LAN1
	External Connector Type: RJ-45
	Port Type: Network Port

Handle 0x0005, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JLAN2
	Internal Connector Type: None
	External Reference Designator: LAN2
	External Connector Type: RJ-45
	Port Type: Network Port

Handle 0x0006, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JUSBR
	Internal Connector Type: None
	External Reference Designator: USB2/3(3.0)
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x0007, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JUSBRJ45
	Internal Connector Type: None
	External Reference Designator: IPMI_LAN
	External Connector Type: RJ-45
	Port Type: Network Port

Handle 0x0008, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JUSBRJ45
	Internal Connector Type: None
	External Reference Designator: USB0/1(3.0)
	External Connector Type: Access Bus (USB)
	Port Type: USB

Handle 0x0009, DMI type 8, 9 bytes
Port Connector Information
	Internal Reference Designator: JVGA
	Internal Connector Type: None
	External Reference Designator: VGA
	External Connector Type: DB-25 female
	Port Type: Video Port

Handle 0x000A, DMI type 9, 17 bytes
System Slot Information
	Designation: JAOM SLOT1
	Type: x16 PCI Express 3 x16
	Current Usage: Available
	Length: Long
	ID: 1
	Characteristics:
		3.3 V is provided
		Opening is shared
		PME signal is supported
	Bus Address: 0000:ff:00.0

Handle 0x000C, DMI type 32, 20 bytes
System Boot Information
	Status: No errors detected

Handle 0x000F, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: ASPEED Video AST2500
	Type: Video
	Status: Enabled
	Type Instance: 1
	Bus Address: 0000:03:00.0

Handle 0x0010, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Intel LAN X722 #1
	Type: Ethernet
	Status: Enabled
	Type Instance: 1
	Bus Address: 0000:1c:00.0

Handle 0x0011, DMI type 41, 11 bytes
Onboard Device
	Reference Designation: Intel LAN X722 #2
	Type: Ethernet
	Status: Enabled
	Type Instance: 2
	Bus Address: 0000:1c:00.1

Handle 0x0018, DMI type 15, 73 bytes
System Event Log
	Area Length: 65535 bytes
	Header Start Offset: 0x0000
	Header Length: 16 bytes
	Data Start Offset: 0x0010
	Access Method: Memory-mapped physical 32-bit address
	Access Address: 0xFF110000
	Status: Valid, Not Full
	Change Token: 0x00000001
	Header Format: Type 1
	Supported Log Type Descriptors: 25
	Descriptor 1: Single-bit ECC memory error
	Data Format 1: Multiple-event handle
	Descriptor 2: Multi-bit ECC memory error
	Data Format 2: Multiple-event handle
	Descriptor 3: Parity memory error
	Data Format 3: None
	Descriptor 4: Bus timeout
	Data Format 4: None
	Descriptor 5: I/O channel block
	Data Format 5: None
	Descriptor 6: Software NMI
	Data Format 6: None
	Descriptor 7: POST memory resize
	Data Format 7: None
	Descriptor 8: POST error
	Data Format 8: POST results bitmap
	Descriptor 9: PCI parity error
	Data Format 9: Multiple-event handle
	Descriptor 10: PCI system error
	Data Format 10: Multiple-event handle
	Descriptor 11: CPU failure
	Data Format 11: None
	Descriptor 12: EISA failsafe timer timeout
	Data Format 12: None
	Descriptor 13: Correctable memory log disabled
	Data Format 13: None
	Descriptor 14: Logging disabled
	Data Format 14: None
	Descriptor 15: System limit exceeded
	Data Format 15: None
	Descriptor 16: Asynchronous hardware timer expired
	Data Format 16: None
	Descriptor 17: System configuration information
	Data Format 17: None
	Descriptor 18: Hard disk information
	Data Format 18: None
	Descriptor 19: System reconfigured
	Data Format 19: None
	Descriptor 20: Uncorrectable CPU-complex error
	Data Format 20: None
	Descriptor 21: Log area reset/cleared
	Data Format 21: None
	Descriptor 22: System boot
	Data Format 22: None
	Descriptor 23: End of log
	Data Format 23: None
	Descriptor 24: OEM-specific
	Data Format 24: OEM-specific
	Descriptor 25: OEM-specific
	Data Format 25: OEM-specific

Handle 0x0019, DMI type 16, 23 bytes
Physical Memory Array
	Location: System Board Or Motherboard
	Use: System Memory
	Error Correction Type: Single-bit ECC
	Maximum Capacity: 2304 GB
	Error Information Handle: Not Provided
	Number Of Devices: 3

Handle 0x001A, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMA1
	Bank Locator: P0_Node0_Channel0_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMA1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x001C, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMB1
	Bank Locator: P0_Node0_Channel1_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMB1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x001E, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0019
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMC1
	Bank Locator: P0_Node0_Channel2_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMC1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0020, DMI type 16, 23 bytes
Physical Memory Array
	Location: System Board Or Motherboard
	Use: System Memory
	Error Correction Type: Single-bit ECC
	Maximum Capacity: 2304 GB
	Error Information Handle: Not Provided
	Number Of Devices: 3

Handle 0x0021, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0020
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMD1
	Bank Locator: P0_Node1_Channel0_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMD1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0023, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0020
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMME1
	Bank Locator: P0_Node1_Channel1_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMME1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0025, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0020
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P1-DIMMF1
	Bank Locator: P0_Node1_Channel2_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P1-DIMMF1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0027, DMI type 16, 23 bytes
Physical Memory Array
	Location: System Board Or Motherboard
	Use: System Memory
	Error Correction Type: Single-bit ECC
	Maximum Capacity: 2304 GB
	Error Information Handle: Not Provided
	Number Of Devices: 3

Handle 0x0028, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0027
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMA1
	Bank Locator: P1_Node0_Channel0_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMA1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x002A, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0027
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMB1
	Bank Locator: P1_Node0_Channel1_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMB1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x002C, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x0027
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMC1
	Bank Locator: P1_Node0_Channel2_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMC1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x002E, DMI type 16, 23 bytes
Physical Memory Array
	Location: System Board Or Motherboard
	Use: System Memory
	Error Correction Type: Single-bit ECC
	Maximum Capacity: 2304 GB
	Error Information Handle: Not Provided
	Number Of Devices: 3

Handle 0x002F, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x002E
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMD1
	Bank Locator: P1_Node1_Channel0_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMD1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0031, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x002E
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMME1
	Bank Locator: P1_Node1_Channel1_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMME1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0033, DMI type 17, 40 bytes
Memory Device
	Array Handle: 0x002E
	Error Information Handle: Not Provided
	Total Width: 72 bits
	Data Width: 64 bits
	Size: 8192 MB
	Form Factor: DIMM
	Set: None
	Locator: P2-DIMMF1
	Bank Locator: P1_Node1_Channel2_Dimm0
	Type: DDR4
	Type Detail: Synchronous
	Speed: 2666 MT/s
	Manufacturer: Micron Technology
	(Line containing Serial number has been censored)
	Asset Tag: P2-DIMMF1_AssetTag (date:17/36)
	Part Number: 18ASF1G72PDZ-2G6B1
	Rank: 2
	Configured Clock Speed: 2666 MT/s
	Minimum Voltage: 1.2 V
	Maximum Voltage: 1.2 V
	Configured Voltage: 1.2 V

Handle 0x0045, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L1 Cache
	Configuration: Enabled, Not Socketed, Level 1
	Operational Mode: Write Back
	Location: Internal
	Installed Size: 1280 kB
	Maximum Size: 1280 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Instruction
	Associativity: 8-way Set-associative

Handle 0x0046, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L2 Cache
	Configuration: Enabled, Not Socketed, Level 2
	Operational Mode: Varies With Memory Address
	Location: Internal
	Installed Size: 20480 kB
	Maximum Size: 20480 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Unified
	Associativity: 16-way Set-associative

Handle 0x0047, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L3 Cache
	Configuration: Enabled, Not Socketed, Level 3
	Operational Mode: Varies With Memory Address
	Location: Internal
	Installed Size: 28160 kB
	Maximum Size: 28160 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Unified
	Associativity: Fully Associative

Handle 0x0048, DMI type 4, 48 bytes
Processor Information
	Socket Designation: CPU1
	Type: Central Processor
	Family: Xeon
	Manufacturer: Intel(R) Corporation
	ID: 54 06 05 00 FF FB EB BF
	Signature: Type 0, Family 6, Model 85, Stepping 4
	Flags:
		FPU (Floating-point unit on-chip)
		VME (Virtual mode extension)
		DE (Debugging extension)
		PSE (Page size extension)
		TSC (Time stamp counter)
		MSR (Model specific registers)
		PAE (Physical address extension)
		MCE (Machine check exception)
		CX8 (CMPXCHG8 instruction supported)
		APIC (On-chip APIC hardware supported)
		SEP (Fast system call)
		MTRR (Memory type range registers)
		PGE (Page global enable)
		MCA (Machine check architecture)
		CMOV (Conditional move instruction supported)
		PAT (Page attribute table)
		PSE-36 (36-bit page size extension)
		CLFSH (CLFLUSH instruction supported)
		DS (Debug store)
		ACPI (ACPI supported)
		MMX (MMX technology supported)
		FXSR (FXSAVE and FXSTOR instructions supported)
		SSE (Streaming SIMD extensions)
		SSE2 (Streaming SIMD extensions 2)
		SS (Self-snoop)
		HTT (Multi-threading)
		TM (Thermal monitor supported)
		PBE (Pending break enabled)
	Version: Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
	Voltage: 1.6 V
	External Clock: 100 MHz
	Max Speed: 4000 MHz
	Current Speed: 2400 MHz
	Status: Populated, Enabled
	Upgrade: Other
	L1 Cache Handle: 0x0045
	L2 Cache Handle: 0x0046
	L3 Cache Handle: 0x0047
	(Line containing Serial number has been censored)
	Asset Tag: UNKNOWN
	Part Number: Not Specified
	Core Count: 20
	Core Enabled: 20
	Thread Count: 40
	Characteristics:
		64-bit capable
		Multi-Core
		Hardware Thread
		Execute Protection
		Enhanced Virtualization
		Power/Performance Control

Handle 0x0049, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L1 Cache
	Configuration: Enabled, Not Socketed, Level 1
	Operational Mode: Write Back
	Location: Internal
	Installed Size: 1280 kB
	Maximum Size: 1280 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Instruction
	Associativity: 8-way Set-associative

Handle 0x004A, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L2 Cache
	Configuration: Enabled, Not Socketed, Level 2
	Operational Mode: Varies With Memory Address
	Location: Internal
	Installed Size: 20480 kB
	Maximum Size: 20480 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Unified
	Associativity: 16-way Set-associative

Handle 0x004B, DMI type 7, 19 bytes
Cache Information
	Socket Designation: L3 Cache
	Configuration: Enabled, Not Socketed, Level 3
	Operational Mode: Varies With Memory Address
	Location: Internal
	Installed Size: 28160 kB
	Maximum Size: 28160 kB
	Supported SRAM Types:
		Synchronous
	Installed SRAM Type: Synchronous
	Speed: Unknown
	Error Correction Type: Single-bit ECC
	System Type: Unified
	Associativity: Fully Associative

Handle 0x004C, DMI type 4, 48 bytes
Processor Information
	Socket Designation: CPU2
	Type: Central Processor
	Family: Xeon
	Manufacturer: Intel(R) Corporation
	ID: 54 06 05 00 FF FB EB BF
	Signature: Type 0, Family 6, Model 85, Stepping 4
	Flags:
		FPU (Floating-point unit on-chip)
		VME (Virtual mode extension)
		DE (Debugging extension)
		PSE (Page size extension)
		TSC (Time stamp counter)
		MSR (Model specific registers)
		PAE (Physical address extension)
		MCE (Machine check exception)
		CX8 (CMPXCHG8 instruction supported)
		APIC (On-chip APIC hardware supported)
		SEP (Fast system call)
		MTRR (Memory type range registers)
		PGE (Page global enable)
		MCA (Machine check architecture)
		CMOV (Conditional move instruction supported)
		PAT (Page attribute table)
		PSE-36 (36-bit page size extension)
		CLFSH (CLFLUSH instruction supported)
		DS (Debug store)
		ACPI (ACPI supported)
		MMX (MMX technology supported)
		FXSR (FXSAVE and FXSTOR instructions supported)
		SSE (Streaming SIMD extensions)
		SSE2 (Streaming SIMD extensions 2)
		SS (Self-snoop)
		HTT (Multi-threading)
		TM (Thermal monitor supported)
		PBE (Pending break enabled)
	Version: Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
	Voltage: 1.6 V
	External Clock: 100 MHz
	Max Speed: 4000 MHz
	Current Speed: 2400 MHz
	Status: Populated, Enabled
	Upgrade: Other
	L1 Cache Handle: 0x0049
	L2 Cache Handle: 0x004A
	L3 Cache Handle: 0x004B
	(Line containing Serial number has been censored)
	Asset Tag: UNKNOWN
	Part Number: Not Specified
	Core Count: 20
	Core Enabled: 20
	Thread Count: 40
	Characteristics:
		64-bit capable
		Multi-Core
		Hardware Thread
		Execute Protection
		Enhanced Virtualization
		Power/Performance Control

Handle 0x0051, DMI type 9, 17 bytes
System Slot Information
	Designation: RSC-R1UW-2E16 SLOT1 PCI-E X16
	Type: x16 PCI Express 3 x16
	Current Usage: Available
	Length: Long
	ID: 1
	Characteristics:
		3.3 V is provided
		PME signal is supported
	Bus Address: 0000:ff:00.0

Handle 0x0052, DMI type 9, 17 bytes
System Slot Information
	Designation: RSC-R1UW-2E16 SLOT2 PCI-E X16
	Type: x16 PCI Express 3 x16
	Current Usage: Available
	Length: Long
	ID: 2
	Characteristics:
		3.3 V is provided
		PME signal is supported
	Bus Address: 0000:ff:00.0

Handle 0x0054, DMI type 9, 17 bytes
System Slot Information
	Designation: RSC-R1UW-E8R SLOT1 PCI-E X8
	Type: x8 PCI Express 3 x8
	Current Usage: Available
	Length: Short
	ID: 1
	Characteristics:
		3.3 V is provided
		PME signal is supported
	Bus Address: 0000:ff:00.0


################################################################################
# environment variables
################################################################################
PBS_ENVIRONMENT=PBS_BATCH
LS_COLORS=
LD_LIBRARY_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:/apps/intel/ComposerXE2019/debugger_2019/libipt/intel64/lib:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/release:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib:/mnt/opt/likwid-4.3-dev/lib
PBS_O_LANG=en_US
MKL_INC=-I/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
INCLUDE=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
LESSCLOSE=/bin/lesspipe %s %s
MKL_SHLIB=-L/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin -lmkl_intel_lp64 -lmkl_sequential -lmkl_core -lpthread -lm
LESS=-R
LIKWID_LIBDIR=/mnt/opt/likwid-4.3-dev/lib
I_MPI_JOB_RESPECT_PROCESS_PLACEMENT=off
IPPROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp
OLDPWD=/home/hpc/iwia/iwia84/INSPECT-repo/stencils/5D_r1_isotropic_box_constant/solar_split_y/SkylakeSP_Gold-6148_SNC_20190709_142450
PBS_O_HOME=/home/hpc/iwia/iwia84
MPICHHOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
RRZECLUSTER=TESTCLUSTER
EDITOR=vi
PBS_JOBID=4546.catstor
ENVIRONMENT=BATCH
PATH_modshare=/usr/bin/vendor_perl:999999999:/home/julian/.local/.bin:999999999:/opt/android-sdk/tools:999999999:/usr/bin:1:/mnt/opt/likwid-4.3-dev/bin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/bin:1:/usr/local/bin:999999999:/opt/android-sdk/platform-tools:999999999:/usr/bin/core_perl:999999999:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/bin/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/rrze-bin-intel:1:/home/julian/.bin:999999999:/bin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/bin:1:/apps/python/3.6-anaconda/bin:1:/mnt/opt/likwid-4.3-dev/sbin:1:/opt/intel/bin:999999999
MPIHOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
LOADEDMODULES_modshare=intel64/19.0up02:1:likwid/4.3-dev:1:intelmpi/2019up02-intel:1:python/3.6-anaconda:1:mkl/2019up02:1:pbspro/default:2
PBS_JOBNAME=SKY_stempel_bench
FPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
NCPUS=80
FPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include:1
INTEL_F_HOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler
CPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/include:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include:1
WOODYHOME=/home/woody/iwia/iwia84
PBS_O_PATH=/mnt/opt/pbspro/default/bin:/bin:/usr/bin:/usr/local/bin:/opt/android-sdk/platform-tools:/opt/android-sdk/tools:/usr/bin/vendor_perl:/usr/bin/core_perl:/opt/intel/bin:/home/julian/.bin:/home/julian/.local/.bin
LIKWID_FORCE=1
FI_PROVIDER_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib/prov
INTEL_PYTHONHOME=/apps/intel/ComposerXE2019/debugger_2019/python/intel64/
MKL_INCDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
LD_LIBRARY_PATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/release:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:1:/apps/intel/ComposerXE2019/debugger_2019/libipt/intel64/lib:1:/mnt/opt/likwid-4.3-dev/lib:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:1
LESS_TERMCAP_so=[1;44;1m
CLASSPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/daal.jar:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/mpi.jar
PBS_CONF_FILE=/etc/pbspro.conf
LESS_TERMCAP_se=[0m
LIBRARY_PATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:1
PBS_O_WORKDIR=/home/hpc/iwia/iwia84/INSPECT
USER=iwia84
MPIINCDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/include
I_MPI_HARD_FINALIZE=1
NLSPATH_modshare=/apps/intel/ComposerXE2019/debugger_2019/gdb/intel64/share/locale/%l_%t/%N:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/locale/%l_%t/%N:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64/locale/%l_%t/%N:1
PBS_NODEFILE=/var/spool/pbspro/aux/4546.catstor
GROUP=iwia
PBS_TASKNUM=1
LIKWID_DEFINES=-DLIKWID_PERFMON
PWD=/home/hpc/iwia/iwia84/INSPECT-repo/stencils/5D_r1_isotropic_box_constant/solar_split_z/SkylakeSP_Gold-6148_SNC_20190709_153513
HOME=/home/hpc/iwia/iwia84
LIKWID_LIB=-L/mnt/opt/likwid-4.3-dev/lib
CLASSPATH_modshare=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/daal.jar:1:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib/mpi.jar:1
CPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/include:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/include
PBS_MOMPORT=15003
LIKWID_INCDIR=/mnt/opt/likwid-4.3-dev/include
_LMFILES__modshare=/apps/modules/modulefiles/tools/python/3.6-anaconda:1:/apps/modules/modulefiles/libraries/mkl/2019up02:2:/opt/modules/modulefiles/testcluster/pbspro/default:2:/apps/modules/modulefiles/development/intelmpi/2019up02-intel:1:/opt/modules/modulefiles/testcluster/likwid/4.3-dev:1
NLSPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64/locale/%l_%t/%N:/apps/intel/ComposerXE2019/debugger_2019/gdb/intel64/share/locale/%l_%t/%N:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/locale/%l_%t/%N
PBS_JOBCOOKIE=4B945BF143BEE2F46123415076DBB655
MKL_LIBDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
PBS_O_SHELL=/bin/bash
MPIINC=-I/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/include
MKL_LIB_THREADED=-Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a -Wl,--end-group -lpthread -lm -openmp
LESS_TERMCAP_mb=[1;32m
LESS_TERMCAP_md=[1;34m
LESS_TERMCAP_me=[0m
TMPDIR=/scratch/pbs.4546.catstor
LIBRARY_PATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/ipp/lib/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64/gcc4.7:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal/lib/intel64_lin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb/lib/intel64_lin/gcc4.4:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
LIKWID_INC=-I/mnt/opt/likwid-4.3-dev/include
LOADEDMODULES=pbspro/default:likwid/4.3-dev:intelmpi/2019up02-intel:mkl/2019up02:intel64/19.0up02:python/3.6-anaconda
DAALROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/daal
MPILIB=-L/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/lib
PBS_CONF=/etc/pbspro.conf
INTEL_LICENSE_FILE=1713@license4
PBS_O_QUEUE=route
MKL_CDFT=-Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_cdft_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_blacs_intelmpi_lp64.a -Wl,--end-group -lpthread -lm -openmp
SHELL=/bin/bash
MKL_BASE=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl
MANPATH_modshare=:1:/mnt/opt/likwid-4.3-dev/man:1:/mnt/opt/pbspro/default/man:2:/apps/python/3.6-anaconda/share/man:1:/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/man/:1:/apps/intel/ComposerXE2019/man/common:2:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/man:2:/apps/intel/mpi/man:1
MKL_SLIB_THREADED=-Wl,--start-group -lmkl_intel_lp64 -lmkl_intel_thread -lmkl_core -Wl,--end-group -lpthread -lm -openmp
MKLPATH=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin
GDK_USE_XFT=1
TMOUT=3660
SHLVL=3
PBS_O_HOST=testfront1.rrze.uni-erlangen.de
INTEL_C_HOME=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/compiler
PBS_O_SYSTEM=Linux
MANPATH=/apps/python/3.6-anaconda/share/man:/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/man/:/apps/intel/ComposerXE2019/man/common::/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/man:/apps/intel/mpi/man:/mnt/opt/likwid-4.3-dev/man:/mnt/opt/pbspro/default/man
MKL_LIB=-Wl,--start-group /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_sequential.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a -Wl,--end-group -lpthread -lm
PBS_O_LOGNAME=iwia84
PBS_NODENUM=0
MODULEPATH=/opt/modules/modulefiles/testcluster:/apps/modules/modulefiles/applications:/apps/modules/modulefiles/development:/apps/modules/modulefiles/libraries:/apps/modules/modulefiles/tools:/apps/modules/modulefiles/deprecated:/apps/modules/modulefiles/testing
PBS_JOBDIR=/home/hpc/iwia/iwia84
MPIROOTDIR=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64
LOGNAME=iwia84
MKLROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl
MODULEPATH_modshare=/apps/modules/modulefiles/testing:2:/apps/modules/modulefiles/development:2:/apps/modules/modulefiles/applications:2:/opt/modules/modulefiles/testcluster:2:/apps/modules/modulefiles/deprecated:2:/apps/modules/modulefiles/tools:2:/apps/modules/modulefiles/libraries:2
LESS_TERMCAP_ue=[0m
PSTLROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/pstl
LESS_TERMCAP_us=[1;32m
PATH=/apps/python/3.6-anaconda/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/bin/intel64:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/rrze-bin-intel:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/bin:/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi/intel64/libfabric/bin:/mnt/opt/likwid-4.3-dev/sbin:/mnt/opt/likwid-4.3-dev/bin:/bin:/usr/bin:/usr/local/bin:/opt/android-sdk/platform-tools:/opt/android-sdk/tools:/usr/bin/vendor_perl:/usr/bin/core_perl:/opt/intel/bin:/home/julian/.bin:/home/julian/.local/.bin
TBBROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/tbb
_LMFILES_=/opt/modules/modulefiles/testcluster/pbspro/default:/opt/modules/modulefiles/testcluster/likwid/4.3-dev:/apps/modules/modulefiles/development/intelmpi/2019up02-intel:/apps/modules/modulefiles/libraries/mkl/2019up02:/apps/modules/modulefiles/tools/python/3.6-anaconda
PBS_QUEUE=work
MODULESHOME=/apps/modules
INFOPATH=/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/info/
INFOPATH_modshare=/apps/intel/ComposerXE2019/documentation_2019/en/debugger/gdb-ia/info/:1
I_MPI_ROOT=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mpi
QT_XFT=true
INTEL_LICENSE_FILE_modshare=1713@license4:1
GCC_COLORS=error=01;31:warning=01;35:note=01;36:caret=01;32:locus=01:quote=01
MKL_SCALAPACK=/apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_scalapack_lp64.a -Wl,--start-group  /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_lp64.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_intel_thread.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_core.a /apps/intel/ComposerXE2019/compilers_and_libraries_2019.2.187/linux/mkl/lib/intel64_lin/libmkl_blacs_intelmpi_lp64.a -Wl,--end-group -lpthread -lm -openmp
LESSOPEN=| /bin/lesspipe %s
OMP_NUM_THREADS=80
PBS_O_MAIL=/var/mail/iwia84
_=/usr/bin/env
</code></pre></div>    </div>
  </div>

</div>


      </section>
      <footer>
        <a href="https://github.com/RRZE-HPC/INSPECT" class="button fork"><strong>INSPECT</strong></a>
        
          <a href="https://github.com/RRZE-HPC" class="button fork"><strong>RRZE-HPC</strong></a>
        
        <p><small>Theme by <a href="https://twitter.com/michigangraham">mattgraham</a></small></p>
      </footer>
    </div>
  </body>
</html>
