

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Fri Dec 22 10:51:46 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _PORTCbits	set	3970
    48   000000                     _LATDbits	set	3980
    49   000000                     _TRISDbits	set	3989
    50   000000                     _ADCON1bits	set	4033
    51   000000                     _TRISCbits	set	3988
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   00082A                     __pcinit:
    57                           	callstack 0
    58   00082A                     start_initialization:
    59                           	callstack 0
    60   00082A                     __initialization:
    61                           	callstack 0
    62   00082A                     end_of_initialization:
    63                           	callstack 0
    64   00082A                     __end_of__initialization:
    65                           	callstack 0
    66   00082A  0100               	movlb	0
    67   00082C  EF01  F004         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70   000000                     __pcstackCOMRAM:
    71                           	callstack 0
    72   000000                     
    73                           ; 1 bytes @ 0x0
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 12 in file "LED.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg, status,2
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    93 ;;      Params:         0       0       0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0
    95 ;;      Temps:          0       0       0       0       0       0       0       0       0
    96 ;;      Totals:         0       0       0       0       0       0       0       0       0
    97 ;;Total ram usage:        0 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106   000802                     __ptext0:
   107                           	callstack 0
   108   000802                     _main:
   109                           	callstack 31
   110   000802                     
   111                           ;LED.c: 13:         ADCON1bits.PCFG = 0x0F;
   112   000802  0E0F               	movlw	15
   113   000804  12C1               	iorwf	193,f,c	;volatile
   114   000806                     
   115                           ;LED.c: 14:         TRISDbits.RD0 = 0x00;
   116   000806  9095               	bcf	149,0,c	;volatile
   117   000808                     
   118                           ;LED.c: 15:         LATDbits.LD0 = 0;
   119   000808  908C               	bcf	140,0,c	;volatile
   120   00080A                     
   121                           ;LED.c: 16:         TRISCbits.RC0 = 1;
   122   00080A  8094               	bsf	148,0,c	;volatile
   123   00080C                     l704:
   124                           
   125                           ;LED.c: 19:             if(PORTCbits.RC0 == 1){
   126   00080C  A082               	btfss	130,0,c	;volatile
   127   00080E  EF0B  F004         	goto	u11
   128   000812  EF0D  F004         	goto	u10
   129   000816                     u11:
   130   000816  EF10  F004         	goto	l16
   131   00081A                     u10:
   132   00081A                     
   133                           ;LED.c: 20:                 LATDbits.LD0 = 1;
   134   00081A  808C               	bsf	140,0,c	;volatile
   135                           
   136                           ;LED.c: 21:             }
   137   00081C  EF06  F004         	goto	l704
   138   000820                     l16:
   139                           
   140                           ;LED.c: 23:                 LATDbits.LD0 = 0;
   141   000820  908C               	bcf	140,0,c	;volatile
   142   000822  EF06  F004         	goto	l704
   143   000826  EF01  F000         	goto	start
   144   00082A                     __end_of_main:
   145                           	callstack 0
   146                           
   147                           	psect	smallconst
   148   000800                     __psmallconst:
   149                           	callstack 0
   150   000800  00                 	db	0
   151   000801  00                 	db	0	; dummy byte at the end
   152   000000                     
   153                           	psect	rparam
   154   000000                     
   155                           	psect	config
   156                           
   157                           ;Config register CONFIG1L @ 0x300000
   158                           ;	PLL Prescaler Selection bits
   159                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   160                           ;	System Clock Postscaler Selection bits
   161                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   162                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   163                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   164   300000                     	org	3145728
   165   300000  01                 	db	1
   166                           
   167                           ;Config register CONFIG1H @ 0x300001
   168                           ;	Oscillator Selection bits
   169                           ;	FOSC = HS, HS oscillator (HS)
   170                           ;	Fail-Safe Clock Monitor Enable bit
   171                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   172                           ;	Internal/External Oscillator Switchover bit
   173                           ;	IESO = OFF, Oscillator Switchover mode disabled
   174   300001                     	org	3145729
   175   300001  0C                 	db	12
   176                           
   177                           ;Config register CONFIG2L @ 0x300002
   178                           ;	Power-up Timer Enable bit
   179                           ;	PWRT = OFF, PWRT disabled
   180                           ;	Brown-out Reset Enable bits
   181                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   182                           ;	Brown-out Reset Voltage bits
   183                           ;	BORV = 3, Minimum setting 2.05V
   184                           ;	USB Voltage Regulator Enable bit
   185                           ;	VREGEN = OFF, USB voltage regulator disabled
   186   300002                     	org	3145730
   187   300002  19                 	db	25
   188                           
   189                           ;Config register CONFIG2H @ 0x300003
   190                           ;	Watchdog Timer Enable bit
   191                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   192                           ;	Watchdog Timer Postscale Select bits
   193                           ;	WDTPS = 32768, 1:32768
   194   300003                     	org	3145731
   195   300003  1E                 	db	30
   196                           
   197                           ; Padding undefined space
   198   300004                     	org	3145732
   199   300004  FF                 	db	255
   200                           
   201                           ;Config register CONFIG3H @ 0x300005
   202                           ;	CCP2 MUX bit
   203                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   204                           ;	PORTB A/D Enable bit
   205                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   206                           ;	Low-Power Timer 1 Oscillator Enable bit
   207                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   208                           ;	MCLR Pin Enable bit
   209                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   210   300005                     	org	3145733
   211   300005  81                 	db	129
   212                           
   213                           ;Config register CONFIG4L @ 0x300006
   214                           ;	Stack Full/Underflow Reset Enable bit
   215                           ;	STVREN = ON, Stack full/underflow will cause Reset
   216                           ;	Single-Supply ICSP Enable bit
   217                           ;	LVP = ON, Single-Supply ICSP enabled
   218                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   219                           ;	ICPRT = OFF, ICPORT disabled
   220                           ;	Extended Instruction Set Enable bit
   221                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   222                           ;	Background Debugger Enable bit
   223                           ;	DEBUG = 0x1, unprogrammed default
   224   300006                     	org	3145734
   225   300006  85                 	db	133
   226                           
   227                           ; Padding undefined space
   228   300007                     	org	3145735
   229   300007  FF                 	db	255
   230                           
   231                           ;Config register CONFIG5L @ 0x300008
   232                           ;	Code Protection bit
   233                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   234                           ;	Code Protection bit
   235                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   236                           ;	Code Protection bit
   237                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   238                           ;	Code Protection bit
   239                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   240   300008                     	org	3145736
   241   300008  0F                 	db	15
   242                           
   243                           ;Config register CONFIG5H @ 0x300009
   244                           ;	Boot Block Code Protection bit
   245                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   246                           ;	Data EEPROM Code Protection bit
   247                           ;	CPD = OFF, Data EEPROM is not code-protected
   248   300009                     	org	3145737
   249   300009  C0                 	db	192
   250                           
   251                           ;Config register CONFIG6L @ 0x30000A
   252                           ;	Write Protection bit
   253                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   254                           ;	Write Protection bit
   255                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   256                           ;	Write Protection bit
   257                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   258                           ;	Write Protection bit
   259                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   260   30000A                     	org	3145738
   261   30000A  0F                 	db	15
   262                           
   263                           ;Config register CONFIG6H @ 0x30000B
   264                           ;	Configuration Register Write Protection bit
   265                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   266                           ;	Boot Block Write Protection bit
   267                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   268                           ;	Data EEPROM Write Protection bit
   269                           ;	WRTD = OFF, Data EEPROM is not write-protected
   270   30000B                     	org	3145739
   271   30000B  E0                 	db	224
   272                           
   273                           ;Config register CONFIG7L @ 0x30000C
   274                           ;	Table Read Protection bit
   275                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   276                           ;	Table Read Protection bit
   277                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   278                           ;	Table Read Protection bit
   279                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   280                           ;	Table Read Protection bit
   281                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   282   30000C                     	org	3145740
   283   30000C  0F                 	db	15
   284                           
   285                           ;Config register CONFIG7H @ 0x30000D
   286                           ;	Boot Block Table Read Protection bit
   287                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   288   30000D                     	org	3145741
   289   30000D  40                 	db	64
   290                           tosu	equ	0xFFF
   291                           tosh	equ	0xFFE
   292                           tosl	equ	0xFFD
   293                           stkptr	equ	0xFFC
   294                           pclatu	equ	0xFFB
   295                           pclath	equ	0xFFA
   296                           pcl	equ	0xFF9
   297                           tblptru	equ	0xFF8
   298                           tblptrh	equ	0xFF7
   299                           tblptrl	equ	0xFF6
   300                           tablat	equ	0xFF5
   301                           prodh	equ	0xFF4
   302                           prodl	equ	0xFF3
   303                           indf0	equ	0xFEF
   304                           postinc0	equ	0xFEE
   305                           postdec0	equ	0xFED
   306                           preinc0	equ	0xFEC
   307                           plusw0	equ	0xFEB
   308                           fsr0h	equ	0xFEA
   309                           fsr0l	equ	0xFE9
   310                           wreg	equ	0xFE8
   311                           indf1	equ	0xFE7
   312                           postinc1	equ	0xFE6
   313                           postdec1	equ	0xFE5
   314                           preinc1	equ	0xFE4
   315                           plusw1	equ	0xFE3
   316                           fsr1h	equ	0xFE2
   317                           fsr1l	equ	0xFE1
   318                           bsr	equ	0xFE0
   319                           indf2	equ	0xFDF
   320                           postinc2	equ	0xFDE
   321                           postdec2	equ	0xFDD
   322                           preinc2	equ	0xFDC
   323                           plusw2	equ	0xFDB
   324                           fsr2h	equ	0xFDA
   325                           fsr2l	equ	0xFD9
   326                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           239      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
BITBANK3            EF      0       0       9        0.0%
BANK3               EF      0       0      10        0.0%
BITBANK4           100      0       0      11        0.0%
BANK4              100      0       0      12        0.0%
BITBANK5           100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
BITBANK6           100      0       0      15        0.0%
BANK6              100      0       0      16        0.0%
BITBANK7           100      0       0      17        0.0%
BANK7              100      0       0      18        0.0%
BITBIGSFR_5          C      0       0      19        0.0%
BITBIGSFR_4          3      0       0      20        0.0%
BITBIGSFR_3          3      0       0      21        0.0%
BITBIGSFR_2          6      0       0      22        0.0%
BITBIGSFR_1h        12      0       0      23        0.0%
BITBIGSFR_1l        24      0       0      24        0.0%
BITBIGSFRh           6      0       0      25        0.0%
BITBIGSFRlh          7      0       0      26        0.0%
BITBIGSFRllh         9      0       0      27        0.0%
BITBIGSFRlll        22      0       0      28        0.0%
ABS                  0      0       0      29        0.0%
BIGRAM_1           400      0       0      30        0.0%
BIGRAM             3EE      0       0      31        0.0%
DATA                 0      0       0      32        0.0%
BIGSFR_5             0      0       0     200        0.0%
BIGSFR_4             0      0       0     200        0.0%
BIGSFR_3             0      0       0     200        0.0%
BIGSFR_2             0      0       0     200        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Fri Dec 22 10:51:46 2023

                     l16 0820                       u10 081A                       u11 0816  
                    l700 0808                      l702 080A                      l704 080C  
                    l706 081A                      l696 0802                      l698 0806  
                   _main 0802                     start 0002             ___param_bank 0000  
                  ?_main 0000          __initialization 082A             __end_of_main 082A  
                 ??_main 0000            __activetblptr 0000                   isa$std 0001  
           __mediumconst 0000               __accesstop 0060  __end_of__initialization 082A  
          ___rparam_used 0001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 082A  
                __ramtop 0800                  __ptext0 0802     end_of_initialization 082A  
              _PORTCbits 0F82                _TRISCbits 0F94                _TRISDbits 0F95  
    start_initialization 082A              __smallconst 0800                 _LATDbits 0F8C  
             _ADCON1bits 0FC1                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
