$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module scoreboard_tb $end
  $var wire 1 # clk $end
  $var wire 32 $ expected [31:0] $end
  $var wire 32 % actual [31:0] $end
  $var wire 1 & check $end
  $scope module scoreboard_inst $end
   $var wire 1 # clk $end
   $var wire 32 $ expected [31:0] $end
   $var wire 32 % actual [31:0] $end
   $var wire 1 & check $end
   $var wire 32 ' pass_count [31:0] $end
   $var wire 32 ( fail_count [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000000000000000000000000000001 $
b00000000000000000000000000000001 %
1&
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
#10
1#
b00000000000000000000000000000001 '
#20
0#
b00000000000000000000000000000010 $
b00000000000000000000000000000010 %
#30
1#
b00000000000000000000000000000010 '
#40
0#
b00000000000000000000000000000011 $
b00000000000000000000000000000100 %
#50
1#
b00000000000000000000000000000001 (
#60
0#
