Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: register_file.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "register_file.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "register_file"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : register_file
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/nelsonda/lab2/register.vhd" in Library work.
Entity <register_file> compiled.
Entity <register_file> (Architecture <behavioural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <register_file> in library <work> (architecture <behavioural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <register_file> in library <work> (Architecture <behavioural>).
Entity <register_file> analyzed. Unit <register_file> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <register_file>.
    Related source file is "C:/Users/nelsonda/lab2/register.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <rd_data1>.
    Found 16-bit 8-to-1 multiplexer for signal <rd_data2>.
    Found 128-bit register for signal <reg_file>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <register_file> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 16-bit register                                       : 8
# Multiplexers                                         : 2
 16-bit 8-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128
# Multiplexers                                         : 32
 1-bit 8-to-1 multiplexer                              : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <register_file> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block register_file, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : register_file.ngr
Top Level Output File Name         : register_file
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 60

Cell Usage :
# BELS                             : 232
#      LUT3                        : 128
#      LUT4                        : 8
#      MUXF5                       : 64
#      MUXF6                       : 32
# FlipFlops/Latches                : 128
#      FDRE_1                      : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 59
#      IBUF                        : 27
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      139  out of   8672     1%  
 Number of Slice Flip Flops:            128  out of  17344     0%  
 Number of 4 input LUTs:                136  out of  17344     0%  
 Number of IOs:                          60
 Number of bonded IOBs:                  60  out of    250    24%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 3.875ns
   Maximum output required time after clock: 5.830ns
   Maximum combinational path delay: 7.206ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 768 / 384
-------------------------------------------------------------------------
Offset:              3.875ns (Levels of Logic = 2)
  Source:            wr_enable (PAD)
  Destination:       reg_file_2_0 (FF)
  Destination Clock: clk falling

  Data Path: wr_enable to reg_file_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  wr_enable_IBUF (wr_enable_IBUF)
     LUT4:I0->O           16   0.612   0.879  reg_file_7_not00011 (reg_file_7_not0001)
     FDRE_1:CE                 0.483          reg_file_7_0
    ----------------------------------------
    Total                      3.875ns (2.201ns logic, 1.674ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 256 / 32
-------------------------------------------------------------------------
Offset:              5.830ns (Levels of Logic = 4)
  Source:            reg_file_0_15 (FF)
  Destination:       rd_data1<15> (PAD)
  Source Clock:      clk falling

  Data Path: reg_file_0_15 to rd_data1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           2   0.514   0.449  reg_file_0_15 (reg_file_0_15)
     LUT3:I1->O            1   0.612   0.000  mux6_6 (mux6_6)
     MUXF5:I0->O           1   0.278   0.000  mux6_4_f5 (mux6_4_f5)
     MUXF6:I0->O           1   0.451   0.357  mux6_2_f6 (rd_data1_15_OBUF)
     OBUF:I->O                 3.169          rd_data1_15_OBUF (rd_data1<15>)
    ----------------------------------------
    Total                      5.830ns (5.024ns logic, 0.806ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 224 / 32
-------------------------------------------------------------------------
Delay:               7.206ns (Levels of Logic = 5)
  Source:            rd_index1<0> (PAD)
  Destination:       rd_data1<15> (PAD)

  Data Path: rd_index1<0> to rd_data1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.233  rd_index1_0_IBUF (rd_index1_0_IBUF)
     LUT3:I0->O            1   0.612   0.000  mux_4 (mux_4)
     MUXF5:I1->O           1   0.278   0.000  mux_3_f5 (mux_3_f5)
     MUXF6:I1->O           1   0.451   0.357  mux_2_f6 (rd_data1_0_OBUF)
     OBUF:I->O                 3.169          rd_data1_0_OBUF (rd_data1<0>)
    ----------------------------------------
    Total                      7.206ns (5.616ns logic, 1.590ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.82 secs
 
--> 

Total memory usage is 254728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

