# SDMMC IDMA buffer base address and register map

**Source**: Page 60, Chunk 244  
**Category**: SDMMC IDMA buffer base address and register map  
**Chunk Index**: 244

---

(SDMMC_IDMABASE0R) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2455
55.10.19 SDMMC IDMA buffer 1 base address register
(SDMMC_IDMABASE1R) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2456
55.10.20 SDMMC register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2456
56 Controller area network with flexible data rate (FDCAN) . . . . . . . . 2459

---

**AI Reasoning**: The content chunk focuses on the SDMMC IDMA buffer base address registers and the register map, which are technical specifications of the SDMMC module. Placing it under 'specifications' makes it easy to find for those looking for detailed technical information about the SDMMC registers.
