###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:08:21 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][8] /CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                       (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.870
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.580
- Arrival Time                  1.649
= Slack Time                   -1.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                     |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                             | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.350 | 
     | FE_RC_9039_0                                | A ^ -> Y v          | NOR2X1   | 0.012 | 0.065 |   0.784 |   -0.285 | 
     | FE_OCPUNCOC7246_n2027                       | A v -> Y v          | BUFX2    | 0.022 | 0.048 |   0.832 |   -0.237 | 
     | FE_RC_16113_0                               | B v -> Y ^          | NAND2X1  | 0.069 | 0.040 |   0.873 |   -0.196 | 
     | FE_OCPC326_n3389                            | A ^ -> Y ^          | BUFX4    | 0.146 | 0.087 |   0.960 |   -0.110 | 
     | FE_RC_18670_0                               | A ^ -> Y v          | INVX1    | 0.027 | 0.101 |   1.061 |   -0.008 | 
     | FE_RC_18669_0                               | A v -> Y v          | AND2X2   | 0.008 | 0.043 |   1.104 |    0.035 | 
     | FE_OFC6854_n3390                            | A v -> Y ^          | INVX4    | 0.004 | 0.018 |   1.122 |    0.053 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390             | A ^ -> Y v          | INVX8    | 0.038 | 0.027 |   1.149 |    0.080 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390             | A v -> Y ^          | INVX8    | 0.034 | 0.047 |   1.196 |    0.127 | 
     | FE_OCP_RBC8953_FE_OFN6854_n3390             | A ^ -> Y v          | INVX1    | 0.048 | 0.049 |   1.245 |    0.176 | 
     | FE_OCP_RBC8955_FE_OFN6854_n3390             | A v -> Y ^          | INVX2    | 0.058 | 0.054 |   1.299 |    0.230 | 
     | FE_OCPC8870_FE_OCP_RBN8538_FE_OFN6854_n3390 | A ^ -> Y ^          | BUFX4    | 0.041 | 0.041 |   1.340 |    0.271 | 
     | FE_OCP_RBC8537_FE_OFN6854_n3390             | A ^ -> Y ^          | BUFX4    | 0.045 | 0.046 |   1.386 |    0.317 | 
     | FE_RC_17198_0                               | S ^ -> Y v          | MUX2X1   | 0.039 | 0.059 |   1.445 |    0.376 | 
     | FE_RC_17199_0                               | A v -> Y ^          | INVX8    | 0.067 | 0.040 |   1.485 |    0.416 | 
     | U4759                                       | A ^ -> Y v          | INVX8    | 0.031 | 0.038 |   1.523 |    0.454 | 
     | FE_RC_19118_0                               | A v -> Y ^          | AOI22X1  | 0.053 | 0.058 |   1.581 |    0.512 | 
     | FE_OFC3951_n1962                            | A ^ -> Y v          | INVX2    | 0.030 | 0.031 |   1.613 |    0.544 | 
     | FE_OFC3952_n1962                            | A v -> Y ^          | INVX8    | 0.029 | 0.030 |   1.643 |    0.574 | 
     | \link_addr_1_fifo/data_mem_reg[0][8]        | D ^                 | DFFPOSX1 | 0.030 | 0.006 |   1.649 |    0.580 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.069 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.069 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.069 | 
     | FECTS_clks_clk___L3_I2               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.069 | 
     | FECTS_clks_clk___L4_I9               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.069 | 
     | \link_addr_1_fifo/data_mem_reg[0][8] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.069 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][27] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][27] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.905
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.545
- Arrival Time                  1.592
= Slack Time                   -1.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.365 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_                  | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.318 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_      | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.208 | 
     | FE_RC_20418_0                                      | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |   -0.149 | 
     | FE_RC_18537_0                                      | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |   -0.127 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574               | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |   -0.030 | 
     | FE_RC_20545_0                                      | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.047 | 
     | FE_RC_20504_0                                      | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.085 | 
     | FE_RC_20503_0                                      | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.118 | 
     | FE_RC_20501_0                                      | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.165 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.194 | 
     | FE_RC_13346_0                                      | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.249 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.277 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.307 | 
     | FE_RC_13151_0                                      | A v -> Y v             | AND2X2   | 0.020 | 0.059 |   1.414 |    0.367 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX4    | 0.095 | 0.069 |   1.483 |    0.436 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_RC_20665_0                                      | D v -> Y ^             | AOI22X1  | 0.058 | 0.078 |   1.562 |    0.515 | 
     | FE_OCPUNCOC9083_FE_OCP_RBN1427_n1704               | A ^ -> Y ^             | BUFX4    | 0.025 | 0.030 |   1.591 |    0.544 | 
     | \link_addr_2_fifo/data_mem_reg[0][27]              | D ^                    | DFFPOSX1 | 0.025 | 0.001 |   1.592 |    0.545 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.047 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.047 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.047 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.047 | 
     | FECTS_clks_clk___L4_I1                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.047 | 
     | \link_addr_2_fifo/data_mem_reg[0][27] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.047 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][0] /CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.833
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.617
- Arrival Time                  1.656
= Slack Time                   -1.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                        |          |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                               | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.357 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_             | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.310 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_ | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.200 | 
     | FE_RC_20418_0                                 | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |   -0.141 | 
     | FE_RC_18537_0                                 | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |   -0.120 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574          | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |   -0.022 | 
     | FE_RC_20545_0                                 | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.055 | 
     | FE_RC_20504_0                                 | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.093 | 
     | FE_RC_20503_0                                 | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.126 | 
     | FE_RC_20501_0                                 | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.173 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                  | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.202 | 
     | FE_RC_13346_0                                 | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.257 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                   | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.285 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                   | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.315 | 
     | FE_OCP_RBC9452_FE_RN_4160_0                   | A v -> Y v             | BUFX4    | 0.020 | 0.063 |   1.418 |    0.379 | 
     | FE_OCP_RBC9451_FE_RN_4160_0                   | A v -> Y v             | BUFX4    | 0.010 | 0.052 |   1.470 |    0.431 | 
     | FE_RC_14508_0                                 | B v -> Y ^             | NAND2X1  | 0.053 | 0.025 |   1.495 |    0.456 | 
     | FE_OCPC5942_FE_RN_9241_0                      | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.523 |    0.483 | 
     | FE_RC_15200_0                                 | A ^ -> Y v             | INVX8    | 0.037 | 0.029 |   1.552 |    0.513 | 
     | FE_RC_20667_0                                 | B v -> Y ^             | AOI22X1  | 0.061 | 0.067 |   1.619 |    0.580 | 
     | FE_OCPUNCOC9134_FE_OCP_RBN1419_n1731          | A ^ -> Y ^             | BUFX4    | 0.034 | 0.035 |   1.654 |    0.615 | 
     | \link_addr_2_fifo/data_mem_reg[0][0]          | D ^                    | DFFPOSX1 | 0.034 | 0.002 |   1.656 |    0.617 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.039 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.039 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.039 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.039 | 
     | FECTS_clks_clk___L4_I24              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.039 | 
     | \link_addr_2_fifo/data_mem_reg[0][0] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.039 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][26] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.871
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.579
- Arrival Time                  1.615
= Slack Time                   -1.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.354 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_                  | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.306 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_      | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.197 | 
     | FE_RC_20418_0                                      | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |   -0.138 | 
     | FE_RC_18537_0                                      | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |   -0.116 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574               | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |   -0.018 | 
     | FE_RC_20545_0                                      | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.058 | 
     | FE_RC_20504_0                                      | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.096 | 
     | FE_RC_20503_0                                      | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.129 | 
     | FE_RC_20501_0                                      | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.176 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.206 | 
     | FE_RC_13346_0                                      | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.260 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.289 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.319 | 
     | FE_RC_13151_0                                      | A v -> Y v             | AND2X2   | 0.020 | 0.059 |   1.414 |    0.378 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX4    | 0.095 | 0.069 |   1.483 |    0.447 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_RC_20520_0                                      | B v -> Y ^             | AOI22X1  | 0.068 | 0.099 |   1.582 |    0.546 | 
     | FE_OCPUNCOC8365_n1705                              | A ^ -> Y ^             | BUFX4    | 0.030 | 0.031 |   1.614 |    0.578 | 
     | \link_addr_2_fifo/data_mem_reg[0][26]              | D ^                    | DFFPOSX1 | 0.030 | 0.001 |   1.615 |    0.579 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.036 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.036 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.036 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.036 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.036 | 
     | \link_addr_2_fifo/data_mem_reg[0][26] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.036 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][21] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][21] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.785
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.665
- Arrival Time                  1.693
= Slack Time                   -1.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.347 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_                  | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.299 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_      | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.190 | 
     | FE_RC_20418_0                                      | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |   -0.131 | 
     | FE_RC_18537_0                                      | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |   -0.109 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574               | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |   -0.011 | 
     | FE_RC_20545_0                                      | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.065 | 
     | FE_RC_20504_0                                      | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.103 | 
     | FE_RC_20503_0                                      | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.136 | 
     | FE_RC_20501_0                                      | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.183 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.213 | 
     | FE_RC_13346_0                                      | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.267 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.296 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.326 | 
     | FE_RC_13151_0                                      | A v -> Y v             | AND2X2   | 0.020 | 0.059 |   1.414 |    0.385 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX4    | 0.095 | 0.069 |   1.483 |    0.454 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_OCP_RBC8208_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX2    | 0.027 | 0.071 |   1.554 |    0.525 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_OCP_RBC8722_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX4    | 0.019 | 0.057 |   1.611 |    0.582 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_RC_20243_0                                      | D v -> Y ^             | AOI22X1  | 0.060 | 0.041 |   1.652 |    0.623 | 
     | FE_OCPUNCOC9084_n1710                              | A ^ -> Y ^             | BUFX4    | 0.040 | 0.039 |   1.691 |    0.662 | 
     | \link_addr_2_fifo/data_mem_reg[0][21]              | D ^                    | DFFPOSX1 | 0.040 | 0.002 |   1.693 |    0.665 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.029 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.029 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.029 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.029 | 
     | FECTS_clks_clk___L4_I10               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.029 | 
     | \link_addr_2_fifo/data_mem_reg[0][21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.029 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][5] /CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RVALID                        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.780
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.670
- Arrival Time                  1.696
= Slack Time                   -1.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                     |          |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                        | \rdata_ch.RVALID  ^ |          | 0.079 |       |   0.663 |   -0.363 | 
     | FE_OCP_RBC9059_rdata_ch_RVALID         | A ^ -> Y ^          | BUFX4    | 0.056 | 0.049 |   0.711 |   -0.314 | 
     | FE_RC_19644_0                          | B ^ -> Y ^          | AND2X2   | 0.032 | 0.053 |   0.764 |   -0.262 | 
     | FE_RC_19645_0                          | A ^ -> Y v          | INVX8    | 0.022 | 0.028 |   0.792 |   -0.234 | 
     | FE_OCP_RBC8512_FE_OFN6721_FE_RN_9858_0 | A v -> Y ^          | INVX8    | 0.050 | 0.035 |   0.828 |   -0.198 | 
     | FE_RC_15438_0                          | A ^ -> Y ^          | AND2X2   | 0.033 | 0.060 |   0.888 |   -0.138 | 
     | FE_OCP_RBC8938_n3376                   | A ^ -> Y v          | INVX8    | 0.051 | 0.031 |   0.919 |   -0.107 | 
     | FE_RC_16150_0                          | A v -> Y v          | OR2X2    | 0.026 | 0.073 |   0.992 |   -0.034 | 
     | FE_OCP_RBC8515_FE_RN_10269_0           | A v -> Y ^          | INVX8    | 0.021 | 0.028 |   1.020 |   -0.006 | 
     | FE_RC_18669_0                          | B ^ -> Y ^          | AND2X2   | 0.021 | 0.043 |   1.063 |    0.038 | 
     | FE_OFC6854_n3390                       | A ^ -> Y v          | INVX4    | 0.012 | 0.026 |   1.089 |    0.063 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390        | A v -> Y ^          | INVX8    | 0.047 | 0.026 |   1.115 |    0.089 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390        | A ^ -> Y v          | INVX8    | 0.029 | 0.042 |   1.156 |    0.131 | 
     | FE_OFC125_memif_pcfifo1_f0_write       | A v -> Y ^          | INVX8    | 0.407 | 0.113 |   1.269 |    0.243 | 
     | U4698                                  | S ^ -> Y ^          | MUX2X1   | 0.081 | 0.268 |   1.537 |    0.511 | 
     | FE_OCP_RBC8967_link_datain_1_5_        | A ^ -> Y ^          | BUFX4    | 0.022 | 0.025 |   1.562 |    0.536 | 
     | FE_OCP_RBC8966_link_datain_1_5_        | A ^ -> Y v          | INVX8    | 0.017 | 0.030 |   1.591 |    0.566 | 
     | FE_RC_15690_0                          | A v -> Y ^          | AOI22X1  | 0.061 | 0.063 |   1.655 |    0.629 | 
     | FE_OCPUNCOC7548_n1965                  | A ^ -> Y ^          | BUFX4    | 0.041 | 0.039 |   1.694 |    0.668 | 
     | \link_addr_1_fifo/data_mem_reg[0][5]   | D ^                 | DFFPOSX1 | 0.041 | 0.002 |   1.696 |    0.670 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.026 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.026 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.026 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.026 | 
     | FECTS_clks_clk___L4_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.026 | 
     | \link_addr_1_fifo/data_mem_reg[0][5] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.026 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][30] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][30] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RVALID                         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.780
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.670
- Arrival Time                  1.693
= Slack Time                   -1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                     |          |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                        | \rdata_ch.RVALID  ^ |          | 0.079 |       |   0.663 |   -0.360 | 
     | FE_OCP_RBC9059_rdata_ch_RVALID         | A ^ -> Y ^          | BUFX4    | 0.056 | 0.049 |   0.711 |   -0.311 | 
     | FE_RC_19644_0                          | B ^ -> Y ^          | AND2X2   | 0.032 | 0.053 |   0.764 |   -0.259 | 
     | FE_RC_19645_0                          | A ^ -> Y v          | INVX8    | 0.022 | 0.028 |   0.792 |   -0.230 | 
     | FE_OCP_RBC8512_FE_OFN6721_FE_RN_9858_0 | A v -> Y ^          | INVX8    | 0.050 | 0.035 |   0.828 |   -0.195 | 
     | FE_RC_15438_0                          | A ^ -> Y ^          | AND2X2   | 0.033 | 0.060 |   0.888 |   -0.135 | 
     | FE_OCP_RBC8938_n3376                   | A ^ -> Y v          | INVX8    | 0.051 | 0.031 |   0.919 |   -0.103 | 
     | FE_RC_16150_0                          | A v -> Y v          | OR2X2    | 0.026 | 0.073 |   0.992 |   -0.031 | 
     | FE_OCP_RBC8515_FE_RN_10269_0           | A v -> Y ^          | INVX8    | 0.021 | 0.028 |   1.020 |   -0.003 | 
     | FE_RC_18669_0                          | B ^ -> Y ^          | AND2X2   | 0.021 | 0.043 |   1.063 |    0.041 | 
     | FE_OFC6854_n3390                       | A ^ -> Y v          | INVX4    | 0.012 | 0.026 |   1.089 |    0.067 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390        | A v -> Y ^          | INVX8    | 0.047 | 0.026 |   1.115 |    0.092 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390        | A ^ -> Y v          | INVX8    | 0.029 | 0.042 |   1.156 |    0.134 | 
     | FE_OFC125_memif_pcfifo1_f0_write       | A v -> Y ^          | INVX8    | 0.407 | 0.113 |   1.269 |    0.247 | 
     | U5198                                  | S ^ -> Y ^          | MUX2X1   | 0.085 | 0.284 |   1.553 |    0.531 | 
     | FE_OCP_RBC8540_link_datain_1_30_       | A ^ -> Y v          | INVX4    | 0.043 | 0.032 |   1.585 |    0.563 | 
     | FE_RC_20481_0                          | A v -> Y ^          | AOI22X1  | 0.057 | 0.066 |   1.651 |    0.628 | 
     | FE_OCPUNCOC8312_n1940                  | A ^ -> Y ^          | BUFX4    | 0.041 | 0.040 |   1.691 |    0.668 | 
     | \link_addr_1_fifo/data_mem_reg[0][30]  | D ^                 | DFFPOSX1 | 0.041 | 0.002 |   1.693 |    0.670 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.022 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.022 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.022 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.022 | 
     | FECTS_clks_clk___L4_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.022 | 
     | \link_addr_1_fifo/data_mem_reg[0][30] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.022 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][10] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.732
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.718
- Arrival Time                  1.732
= Slack Time                   -1.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                     |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                            | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.294 | 
     | FE_RC_19070_0                              | A ^ -> Y v          | NOR3X1   | 0.040 | 0.086 |   0.805 |   -0.209 | 
     | FE_RC_17274_0                              | A v -> Y v          | AND2X2   | 0.018 | 0.050 |   0.855 |   -0.158 | 
     | FE_RC_17275_0                              | A v -> Y ^          | INVX8    | 0.012 | 0.023 |   0.878 |   -0.135 | 
     | FE_OCP_RBC5814_FE_OFN3284_FE_OCPN328_n3380 | A ^ -> Y v          | INVX8    | 0.046 | 0.031 |   0.909 |   -0.104 | 
     | FE_OCP_RBC5823_FE_OFN3284_FE_OCPN328_n3380 | A v -> Y ^          | INVX8    | 0.075 | 0.063 |   0.972 |   -0.041 | 
     | FE_OCP_RBC5822_FE_OFN3284_FE_OCPN328_n3380 | A ^ -> Y v          | INVX8    | 0.036 | 0.041 |   1.013 |   -0.000 | 
     | FE_RC_18681_0                              | B v -> Y ^          | NAND2X1  | 0.048 | 0.031 |   1.044 |    0.031 | 
     | FE_OCPUNCOC9115_FE_RN_7570_0               | A ^ -> Y ^          | BUFX2    | 0.023 | 0.044 |   1.089 |    0.075 | 
     | FE_OCP_RBC5825_FE_RN_7570_0                | A ^ -> Y v          | INVX4    | 0.009 | 0.023 |   1.112 |    0.099 | 
     | FE_RC_20130_0                              | A v -> Y ^          | INVX2    | 0.012 | 0.025 |   1.137 |    0.123 | 
     | FE_RC_20147_0                              | A ^ -> Y v          | INVX4    | 0.008 | 0.026 |   1.162 |    0.149 | 
     | FE_RC_20146_0                              | B v -> Y ^          | NAND3X1  | 0.049 | 0.039 |   1.202 |    0.188 | 
     | FE_RC_20145_0                              | A ^ -> Y ^          | OR2X2    | 0.034 | 0.054 |   1.256 |    0.242 | 
     | FE_RC_20144_0                              | A ^ -> Y ^          | AND2X2   | 0.036 | 0.052 |   1.308 |    0.294 | 
     | FE_OCP_RBC8994_FE_OFN3535_FE_RN_110_0      | A ^ -> Y v          | INVX8    | 0.037 | 0.030 |   1.338 |    0.324 | 
     | FE_OCP_RBC8998_FE_OFN3535_FE_RN_110_0      | A v -> Y ^          | INVX2    | 0.051 | 0.051 |   1.389 |    0.375 | 
     | FE_RC_14371_0                              | B ^ -> Y ^          | OR2X2    | 0.043 | 0.070 |   1.459 |    0.445 | 
     | FE_RC_14824_0                              | A ^ -> Y v          | INVX8    | 0.027 | 0.030 |   1.489 |    0.476 | 
     | FE_OCPC7827_FE_OCP_RBN2026_FE_RN_1230_0    | A v -> Y v          | BUFX2    | 0.083 | 0.089 |   1.578 |    0.565 | 
     | FE_OCPC5711_FE_OCP_RBN2026_FE_RN_1230_0    | A v -> Y v          | BUFX2    | 0.025 | 0.064 |   1.642 |    0.629 | 
     | FE_RC_19419_0                              | D v -> Y ^          | AOI22X1  | 0.062 | 0.044 |   1.686 |    0.672 | 
     | FE_OCPUNCOC7712_n1721                      | A ^ -> Y ^          | BUFX4    | 0.047 | 0.043 |   1.729 |    0.715 | 
     | \link_addr_2_fifo/data_mem_reg[0][10]      | D ^                 | DFFPOSX1 | 0.047 | 0.003 |   1.732 |    0.718 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.014 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.014 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.014 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.014 | 
     | FECTS_clks_clk___L4_I12               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.014 | 
     | \link_addr_2_fifo/data_mem_reg[0][10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.014 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][22] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][22] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.866
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.584
- Arrival Time                  1.594
= Slack Time                   -1.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                     |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                            | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.292 | 
     | FE_RC_19070_0                              | A ^ -> Y v          | NOR3X1   | 0.040 | 0.086 |   0.805 |   -0.206 | 
     | FE_RC_17274_0                              | A v -> Y v          | AND2X2   | 0.018 | 0.050 |   0.855 |   -0.155 | 
     | FE_RC_17275_0                              | A v -> Y ^          | INVX8    | 0.012 | 0.023 |   0.878 |   -0.133 | 
     | FE_OCP_RBC5814_FE_OFN3284_FE_OCPN328_n3380 | A ^ -> Y v          | INVX8    | 0.046 | 0.031 |   0.909 |   -0.101 | 
     | FE_OCP_RBC5823_FE_OFN3284_FE_OCPN328_n3380 | A v -> Y ^          | INVX8    | 0.075 | 0.063 |   0.972 |   -0.038 | 
     | FE_OCP_RBC5822_FE_OFN3284_FE_OCPN328_n3380 | A ^ -> Y v          | INVX8    | 0.036 | 0.041 |   1.013 |    0.002 | 
     | FE_RC_18681_0                              | B v -> Y ^          | NAND2X1  | 0.048 | 0.031 |   1.044 |    0.034 | 
     | FE_OCPUNCOC9115_FE_RN_7570_0               | A ^ -> Y ^          | BUFX2    | 0.023 | 0.044 |   1.089 |    0.078 | 
     | FE_OCP_RBC5825_FE_RN_7570_0                | A ^ -> Y v          | INVX4    | 0.009 | 0.023 |   1.112 |    0.101 | 
     | FE_RC_20130_0                              | A v -> Y ^          | INVX2    | 0.012 | 0.025 |   1.137 |    0.126 | 
     | FE_RC_20147_0                              | A ^ -> Y v          | INVX4    | 0.008 | 0.026 |   1.162 |    0.152 | 
     | FE_RC_20146_0                              | B v -> Y ^          | NAND3X1  | 0.049 | 0.039 |   1.202 |    0.191 | 
     | FE_RC_20145_0                              | A ^ -> Y ^          | OR2X2    | 0.034 | 0.054 |   1.256 |    0.245 | 
     | FE_RC_20144_0                              | A ^ -> Y ^          | AND2X2   | 0.036 | 0.052 |   1.308 |    0.297 | 
     | FE_OCP_RBC8994_FE_OFN3535_FE_RN_110_0      | A ^ -> Y v          | INVX8    | 0.037 | 0.030 |   1.338 |    0.327 | 
     | FE_OCP_RBC8998_FE_OFN3535_FE_RN_110_0      | A v -> Y ^          | INVX2    | 0.051 | 0.051 |   1.389 |    0.378 | 
     | FE_RC_14371_0                              | B ^ -> Y ^          | OR2X2    | 0.043 | 0.070 |   1.459 |    0.448 | 
     | FE_RC_14824_0                              | A ^ -> Y v          | INVX8    | 0.027 | 0.030 |   1.489 |    0.479 | 
     | FE_RC_20663_0                              | B v -> Y ^          | AOI22X1  | 0.056 | 0.056 |   1.545 |    0.535 | 
     | FE_OCP_RBC9491_n1709                       | A ^ -> Y ^          | BUFX2    | 0.030 | 0.049 |   1.594 |    0.583 | 
     | \link_addr_2_fifo/data_mem_reg[0][22]      | D ^                 | DFFPOSX1 | 0.030 | 0.000 |   1.594 |    0.584 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.011 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.011 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.011 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.011 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.011 | 
     | \link_addr_2_fifo/data_mem_reg[0][22] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.011 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][4] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RVALID                        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.765
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.685
- Arrival Time                  1.687
= Slack Time                   -1.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                     |          |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                        | \rdata_ch.RVALID  ^ |          | 0.079 |       |   0.663 |   -0.339 | 
     | FE_OCP_RBC9059_rdata_ch_RVALID         | A ^ -> Y ^          | BUFX4    | 0.056 | 0.049 |   0.711 |   -0.290 | 
     | FE_RC_19644_0                          | B ^ -> Y ^          | AND2X2   | 0.032 | 0.053 |   0.764 |   -0.237 | 
     | FE_RC_19645_0                          | A ^ -> Y v          | INVX8    | 0.022 | 0.028 |   0.792 |   -0.209 | 
     | FE_OCP_RBC8512_FE_OFN6721_FE_RN_9858_0 | A v -> Y ^          | INVX8    | 0.050 | 0.035 |   0.828 |   -0.174 | 
     | FE_RC_15438_0                          | A ^ -> Y ^          | AND2X2   | 0.033 | 0.060 |   0.888 |   -0.114 | 
     | FE_OCP_RBC8938_n3376                   | A ^ -> Y v          | INVX8    | 0.051 | 0.031 |   0.919 |   -0.082 | 
     | FE_RC_16150_0                          | A v -> Y v          | OR2X2    | 0.026 | 0.073 |   0.992 |   -0.010 | 
     | FE_OCP_RBC8515_FE_RN_10269_0           | A v -> Y ^          | INVX8    | 0.021 | 0.028 |   1.020 |    0.019 | 
     | FE_RC_18669_0                          | B ^ -> Y ^          | AND2X2   | 0.021 | 0.043 |   1.063 |    0.062 | 
     | FE_OFC6854_n3390                       | A ^ -> Y v          | INVX4    | 0.012 | 0.026 |   1.089 |    0.088 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390        | A v -> Y ^          | INVX8    | 0.047 | 0.026 |   1.115 |    0.113 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390        | A ^ -> Y v          | INVX8    | 0.029 | 0.042 |   1.156 |    0.155 | 
     | FE_OFC125_memif_pcfifo1_f0_write       | A v -> Y ^          | INVX8    | 0.407 | 0.113 |   1.269 |    0.268 | 
     | U4678                                  | S ^ -> Y ^          | MUX2X1   | 0.086 | 0.247 |   1.516 |    0.515 | 
     | FE_OFC3475_link_datain_1_4_            | A ^ -> Y ^          | BUFX4    | 0.035 | 0.034 |   1.550 |    0.548 | 
     | U4679                                  | A ^ -> Y v          | INVX4    | 0.024 | 0.032 |   1.582 |    0.581 | 
     | FE_RC_2970_0                           | A v -> Y ^          | AOI22X1  | 0.059 | 0.061 |   1.643 |    0.642 | 
     | FE_OCPUNCOC9120_n1966                  | A ^ -> Y ^          | BUFX4    | 0.043 | 0.041 |   1.684 |    0.683 | 
     | \link_addr_1_fifo/data_mem_reg[0][4]   | D ^                 | DFFPOSX1 | 0.043 | 0.003 |   1.687 |    0.685 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.001 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.001 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.001 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.001 | 
     | FECTS_clks_clk___L4_I2               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.001 | 
     | \link_addr_1_fifo/data_mem_reg[0][4] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.001 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][20] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][20] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.725
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.725
- Arrival Time                  1.726
= Slack Time                   -1.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.319 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_                  | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.272 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_      | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.162 | 
     | FE_RC_20418_0                                      | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |   -0.103 | 
     | FE_RC_18537_0                                      | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |   -0.082 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574               | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |    0.016 | 
     | FE_RC_20545_0                                      | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.093 | 
     | FE_RC_20504_0                                      | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.131 | 
     | FE_RC_20503_0                                      | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.164 | 
     | FE_RC_20501_0                                      | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.211 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.240 | 
     | FE_RC_13346_0                                      | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.295 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.323 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.353 | 
     | FE_OCP_RBC9452_FE_RN_4160_0                        | A v -> Y v             | BUFX4    | 0.020 | 0.063 |   1.418 |    0.417 | 
     | FE_OCP_RBC9449_FE_RN_4160_0                        | A v -> Y v             | BUFX2    | 0.018 | 0.047 |   1.464 |    0.463 | 
     | FE_RC_13173_0                                      | B v -> Y v             | AND2X2   | 0.014 | 0.049 |   1.514 |    0.512 | 
     | FE_OCP_RBC8708_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A v -> Y ^             | INVX8    | 0.056 | 0.027 |   1.541 |    0.540 | 
     | FE_OCPUNCOC9040_FE_OCP_RBN8708_FE_OCPN2326_FE_OCP_ | A ^ -> Y ^             | BUFX2    | 0.034 | 0.063 |   1.604 |    0.603 | 
     | RBN1695_n3994                                      |                        |          |       |       |         |          | 
     | FE_OCP_RBC8713_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A ^ -> Y v             | INVX8    | 0.022 | 0.030 |   1.635 |    0.633 | 
     | FE_RC_19410_0                                      | D v -> Y ^             | AOI22X1  | 0.060 | 0.044 |   1.679 |    0.678 | 
     | FE_OCPUNCOC9133_n2099                              | A ^ -> Y ^             | BUFX4    | 0.047 | 0.044 |   1.723 |    0.722 | 
     | \link_addr_2_fifo/data_mem_reg[0][20]              | D ^                    | DFFPOSX1 | 0.047 | 0.003 |   1.726 |    0.725 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.001 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.001 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.001 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    1.001 | 
     | FECTS_clks_clk___L4_I12               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    1.001 | 
     | \link_addr_2_fifo/data_mem_reg[0][20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    1.001 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][19] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][19] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.751
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.699
- Arrival Time                  1.696
= Slack Time                   -0.996
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.314 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_                  | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.267 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_      | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.157 | 
     | FE_RC_20418_0                                      | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |   -0.099 | 
     | FE_RC_18537_0                                      | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |   -0.077 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574               | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |    0.021 | 
     | FE_RC_20545_0                                      | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.098 | 
     | FE_RC_20504_0                                      | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.135 | 
     | FE_RC_20503_0                                      | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.169 | 
     | FE_RC_20501_0                                      | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.216 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.245 | 
     | FE_RC_13346_0                                      | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.300 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.328 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.358 | 
     | FE_RC_13151_0                                      | A v -> Y v             | AND2X2   | 0.020 | 0.059 |   1.414 |    0.418 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX4    | 0.095 | 0.069 |   1.483 |    0.487 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_OCP_RBC8206_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX2    | 0.055 | 0.103 |   1.586 |    0.590 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_RC_20486_0                                      | B v -> Y ^             | AOI22X1  | 0.061 | 0.065 |   1.651 |    0.655 | 
     | FE_OCPUNCOC9135_n2096                              | A ^ -> Y ^             | BUFX4    | 0.044 | 0.042 |   1.693 |    0.697 | 
     | \link_addr_2_fifo/data_mem_reg[0][19]              | D ^                    | DFFPOSX1 | 0.044 | 0.003 |   1.696 |    0.699 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.996 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.996 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.996 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.996 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.996 | 
     | \link_addr_2_fifo/data_mem_reg[0][19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.996 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][20] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][20] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.525
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.925
- Arrival Time                  1.919
= Slack Time                   -0.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.276 | 
     | FE_RC_9039_0                                       | A ^ -> Y v          | NOR2X1   | 0.012 | 0.065 |   0.784 |   -0.210 | 
     | FE_OCPUNCOC7246_n2027                              | A v -> Y v          | BUFX2    | 0.022 | 0.048 |   0.832 |   -0.162 | 
     | FE_RC_16113_0                                      | B v -> Y ^          | NAND2X1  | 0.069 | 0.040 |   0.873 |   -0.122 | 
     | FE_OCPC326_n3389                                   | A ^ -> Y ^          | BUFX4    | 0.146 | 0.087 |   0.960 |   -0.035 | 
     | FE_RC_18670_0                                      | A ^ -> Y v          | INVX1    | 0.027 | 0.101 |   1.061 |    0.066 | 
     | FE_RC_18669_0                                      | A v -> Y v          | AND2X2   | 0.008 | 0.043 |   1.104 |    0.109 | 
     | FE_OFC6854_n3390                                   | A v -> Y ^          | INVX4    | 0.004 | 0.018 |   1.122 |    0.127 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390                    | A ^ -> Y v          | INVX8    | 0.038 | 0.027 |   1.149 |    0.154 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390                    | A v -> Y ^          | INVX8    | 0.034 | 0.047 |   1.196 |    0.202 | 
     | FE_OCP_RBC8953_FE_OFN6854_n3390                    | A ^ -> Y v          | INVX1    | 0.048 | 0.049 |   1.245 |    0.250 | 
     | FE_OCP_RBC8955_FE_OFN6854_n3390                    | A v -> Y ^          | INVX2    | 0.058 | 0.054 |   1.299 |    0.304 | 
     | FE_OCP_RBC8533_FE_OFN6854_n3390                    | A ^ -> Y v          | INVX8    | 0.048 | 0.034 |   1.333 |    0.338 | 
     | FE_RC_8305_0                                       | A v -> Y v          | AND2X2   | 0.011 | 0.052 |   1.385 |    0.391 | 
     | FE_RC_8304_0                                       | B v -> Y ^          | NAND2X1  | 0.060 | 0.030 |   1.415 |    0.420 | 
     | FE_RC_8303_0                                       | B ^ -> Y ^          | AND2X2   | 0.075 | 0.077 |   1.492 |    0.498 | 
     | FE_RC_8045_0                                       | A ^ -> Y ^          | OR2X2    | 0.021 | 0.049 |   1.542 |    0.547 | 
     | FE_RC_20495_0                                      | B ^ -> Y ^          | OR2X2    | 0.165 | 0.098 |   1.639 |    0.645 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043            | A ^ -> Y v          | INVX8    | 0.065 | 0.023 |   1.663 |    0.668 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043            | A v -> Y ^          | INVX8    | 0.043 | 0.043 |   1.706 |    0.711 | 
     | FE_OFC3562_FE_OCP_RBN2648_FE_OFN158_n2043          | A ^ -> Y v          | INVX4    | 0.021 | 0.031 |   1.737 |    0.742 | 
     | FE_OFC3564_FE_OCP_RBN2648_FE_OFN158_n2043          | A v -> Y ^          | INVX8    | 0.020 | 0.028 |   1.764 |    0.770 | 
     | FE_RC_10074_0                                      | A ^ -> Y v          | INVX4    | 0.016 | 0.033 |   1.797 |    0.802 | 
     | FE_OFC3673_FE_OCP_RBN2651_FE_OFN158_n2043          | A v -> Y ^          | INVX4    | 0.026 | 0.031 |   1.828 |    0.834 | 
     | FE_OCPC4892_FE_OFN3673_FE_OCP_RBN2651_FE_OFN158_n2 | A ^ -> Y ^          | BUFX4    | 0.017 | 0.028 |   1.856 |    0.862 | 
     | 043                                                |                     |          |       |       |         |          | 
     | U5008                                              | S ^ -> Y ^          | MUX2X1   | 0.072 | 0.063 |   1.919 |    0.924 | 
     | \link_addr_1_fifo/data_mem_reg[1][20]              | D ^                 | DFFPOSX1 | 0.072 | 0.000 |   1.919 |    0.925 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.995 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.995 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.995 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.995 | 
     | FECTS_clks_clk___L4_I13               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.995 | 
     | \link_addr_1_fifo/data_mem_reg[1][20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.995 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][2] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RVALID                        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.841
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.609
- Arrival Time                  1.602
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                     |          |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                        | \rdata_ch.RVALID  ^ |          | 0.079 |       |   0.663 |   -0.330 | 
     | FE_OCP_RBC9059_rdata_ch_RVALID         | A ^ -> Y ^          | BUFX4    | 0.056 | 0.049 |   0.711 |   -0.281 | 
     | FE_RC_19644_0                          | B ^ -> Y ^          | AND2X2   | 0.032 | 0.053 |   0.764 |   -0.229 | 
     | FE_RC_19645_0                          | A ^ -> Y v          | INVX8    | 0.022 | 0.028 |   0.792 |   -0.200 | 
     | FE_OCP_RBC8512_FE_OFN6721_FE_RN_9858_0 | A v -> Y ^          | INVX8    | 0.050 | 0.035 |   0.828 |   -0.165 | 
     | FE_RC_15438_0                          | A ^ -> Y ^          | AND2X2   | 0.033 | 0.060 |   0.888 |   -0.105 | 
     | FE_OCP_RBC8938_n3376                   | A ^ -> Y v          | INVX8    | 0.051 | 0.031 |   0.919 |   -0.073 | 
     | FE_RC_16150_0                          | A v -> Y v          | OR2X2    | 0.026 | 0.073 |   0.992 |   -0.001 | 
     | FE_OCP_RBC8515_FE_RN_10269_0           | A v -> Y ^          | INVX8    | 0.021 | 0.028 |   1.020 |    0.028 | 
     | FE_RC_18669_0                          | B ^ -> Y ^          | AND2X2   | 0.021 | 0.043 |   1.063 |    0.071 | 
     | FE_OFC6854_n3390                       | A ^ -> Y v          | INVX4    | 0.012 | 0.026 |   1.089 |    0.097 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390        | A v -> Y ^          | INVX8    | 0.047 | 0.026 |   1.115 |    0.122 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390        | A ^ -> Y v          | INVX8    | 0.029 | 0.042 |   1.156 |    0.164 | 
     | FE_OFC125_memif_pcfifo1_f0_write       | A v -> Y ^          | INVX8    | 0.407 | 0.113 |   1.269 |    0.277 | 
     | U4638                                  | S ^ -> Y ^          | MUX2X1   | 0.068 | 0.156 |   1.424 |    0.432 | 
     | FE_RC_17867_0                          | A ^ -> Y ^          | BUFX4    | 0.071 | 0.055 |   1.479 |    0.487 | 
     | U4639                                  | A ^ -> Y v          | INVX8    | 0.036 | 0.037 |   1.517 |    0.524 | 
     | FE_RC_17743_0                          | D v -> Y ^          | AOI22X1  | 0.062 | 0.049 |   1.566 |    0.574 | 
     | FE_OCPUNCOC7334_n1968                  | A ^ -> Y ^          | BUFX4    | 0.033 | 0.034 |   1.600 |    0.608 | 
     | \link_addr_1_fifo/data_mem_reg[0][2]   | D ^                 | DFFPOSX1 | 0.033 | 0.001 |   1.602 |    0.609 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.992 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.992 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.992 | 
     | FECTS_clks_clk___L4_I18              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.992 | 
     | \link_addr_1_fifo/data_mem_reg[0][2] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.992 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][3] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                       (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.785
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.666
- Arrival Time                  1.653
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                     |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                                   | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.268 | 
     | FE_RC_19070_0                                     | A ^ -> Y v          | NOR3X1   | 0.040 | 0.086 |   0.805 |   -0.182 | 
     | FE_RC_17274_0                                     | A v -> Y v          | AND2X2   | 0.018 | 0.050 |   0.855 |   -0.132 | 
     | FE_RC_17275_0                                     | A v -> Y ^          | INVX8    | 0.012 | 0.023 |   0.878 |   -0.109 | 
     | FE_OCP_RBC5814_FE_OFN3284_FE_OCPN328_n3380        | A ^ -> Y v          | INVX8    | 0.046 | 0.031 |   0.909 |   -0.078 | 
     | FE_OCP_RBC5823_FE_OFN3284_FE_OCPN328_n3380        | A v -> Y ^          | INVX8    | 0.075 | 0.063 |   0.972 |   -0.015 | 
     | FE_OCP_RBC5822_FE_OFN3284_FE_OCPN328_n3380        | A ^ -> Y v          | INVX8    | 0.036 | 0.041 |   1.013 |    0.026 | 
     | FE_RC_18681_0                                     | B v -> Y ^          | NAND2X1  | 0.048 | 0.031 |   1.044 |    0.057 | 
     | FE_OCPUNCOC9115_FE_RN_7570_0                      | A ^ -> Y ^          | BUFX2    | 0.023 | 0.044 |   1.089 |    0.102 | 
     | FE_OCP_RBC5825_FE_RN_7570_0                       | A ^ -> Y v          | INVX4    | 0.009 | 0.023 |   1.112 |    0.125 | 
     | FE_RC_20130_0                                     | A v -> Y ^          | INVX2    | 0.012 | 0.025 |   1.137 |    0.149 | 
     | FE_RC_20147_0                                     | A ^ -> Y v          | INVX4    | 0.008 | 0.026 |   1.162 |    0.175 | 
     | FE_RC_20146_0                                     | B v -> Y ^          | NAND3X1  | 0.049 | 0.039 |   1.202 |    0.215 | 
     | FE_RC_20145_0                                     | A ^ -> Y ^          | OR2X2    | 0.034 | 0.054 |   1.256 |    0.269 | 
     | FE_RC_20144_0                                     | A ^ -> Y ^          | AND2X2   | 0.036 | 0.052 |   1.308 |    0.320 | 
     | FE_OCP_RBC8994_FE_OFN3535_FE_RN_110_0             | A ^ -> Y v          | INVX8    | 0.037 | 0.030 |   1.338 |    0.351 | 
     | FE_OCPC9351_FE_OCP_RBN8994_FE_OFN3535_FE_RN_110_0 | A v -> Y v          | BUFX2    | 0.021 | 0.052 |   1.390 |    0.403 | 
     | FE_OCP_RBC8174_FE_OFN3535_FE_RN_110_0             | A v -> Y v          | BUFX2    | 0.019 | 0.047 |   1.437 |    0.450 | 
     | FE_RC_14647_0                                     | B v -> Y v          | AND2X2   | 0.066 | 0.082 |   1.519 |    0.532 | 
     | FE_RC_12565_0                                     | A v -> Y v          | AND2X2   | 0.022 | 0.060 |   1.579 |    0.592 | 
     | FE_RC_12568_0                                     | C v -> Y ^          | AOI21X1  | 0.043 | 0.031 |   1.610 |    0.623 | 
     | FE_OFC7016_FE_OCPUNCON5036_n1728                  | A ^ -> Y ^          | BUFX4    | 0.040 | 0.041 |   1.650 |    0.663 | 
     | \link_addr_2_fifo/data_mem_reg[0][3]              | D ^                 | DFFPOSX1 | 0.040 | 0.002 |   1.653 |    0.666 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.987 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.987 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.987 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.987 | 
     | FECTS_clks_clk___L4_I26              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.987 | 
     | \link_addr_2_fifo/data_mem_reg[0][3] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.987 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][24] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][24] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [4]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.865
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.585
- Arrival Time                  1.571
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                | \rdata_ch.RDATA [4] v |          | 0.060 |       |   0.642 |   -0.343 | 
     | FE_OFC3147_rdata_ch_RDATA_4_                   | A v -> Y v            | BUFX4    | 0.132 | 0.089 |   0.731 |   -0.254 | 
     | FE_OCPC7779_FE_OFN3147_rdata_ch_RDATA_4_       | A v -> Y v            | BUFX4    | 0.061 | 0.109 |   0.840 |   -0.145 | 
     | U4360                                          | A v -> Y ^            | MUX2X1   | 0.062 | 0.065 |   0.905 |   -0.080 | 
     | FE_RC_15917_0                                  | A ^ -> Y v            | INVX4    | 0.036 | 0.034 |   0.939 |   -0.047 | 
     | FE_RC_20313_0                                  | A v -> Y v            | AND2X2   | 0.008 | 0.045 |   0.984 |   -0.002 | 
     | FE_RC_20311_0                                  | A v -> Y ^            | NAND2X1  | 0.039 | 0.030 |   1.013 |    0.028 | 
     | FE_RC_20310_0                                  | B ^ -> Y ^            | OR2X2    | 0.016 | 0.050 |   1.063 |    0.077 | 
     | FE_OCPUNCOC9113_FE_RN_5836_0                   | A ^ -> Y ^            | BUFX2    | 0.041 | 0.056 |   1.118 |    0.133 | 
     | FE_RC_19364_0                                  | B ^ -> Y v            | NOR3X1   | 0.028 | 0.036 |   1.154 |    0.169 | 
     | FE_RC_16205_0                                  | B v -> Y ^            | NAND2X1  | 0.051 | 0.030 |   1.184 |    0.199 | 
     | FE_OCP_RBC7952_n3439                           | A ^ -> Y ^            | BUFX4    | 0.117 | 0.076 |   1.260 |    0.275 | 
     | FE_RC_16269_0                                  | B ^ -> Y ^            | OR2X2    | 0.030 | 0.082 |   1.342 |    0.357 | 
     | FE_RC_17548_0                                  | B ^ -> Y v            | NAND3X1  | 0.023 | 0.023 |   1.366 |    0.381 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v            | BUFX4    | 0.007 | 0.050 |   1.416 |    0.430 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^            | INVX8    | 0.070 | 0.028 |   1.444 |    0.459 | 
     | FE_OCP_RBC7974_FE_OFN151_n3958                 | A ^ -> Y v            | INVX4    | 0.035 | 0.044 |   1.488 |    0.503 | 
     | FE_RC_20726_0                                  | D v -> Y ^            | AOI22X1  | 0.068 | 0.049 |   1.537 |    0.552 | 
     | FE_OCPUNCOC9081_n1946                          | A ^ -> Y ^            | BUFX4    | 0.030 | 0.032 |   1.569 |    0.584 | 
     | \link_addr_1_fifo/data_mem_reg[0][24]          | D ^                   | DFFPOSX1 | 0.030 | 0.001 |   1.571 |    0.585 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.985 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.985 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.985 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.985 | 
     | FECTS_clks_clk___L4_I10               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.985 | 
     | \link_addr_1_fifo/data_mem_reg[0][24] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.985 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][4] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.630
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.820
- Arrival Time                  1.797
= Slack Time                   -0.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.295 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_                  | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.248 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_      | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.139 | 
     | FE_RC_20418_0                                      | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |   -0.080 | 
     | FE_RC_18537_0                                      | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |   -0.058 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574               | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |    0.040 | 
     | FE_RC_20545_0                                      | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.117 | 
     | FE_RC_20504_0                                      | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.154 | 
     | FE_RC_20503_0                                      | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.188 | 
     | FE_RC_20501_0                                      | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.234 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.264 | 
     | FE_RC_13346_0                                      | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.319 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.347 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.377 | 
     | FE_RC_13151_0                                      | A v -> Y v             | AND2X2   | 0.020 | 0.059 |   1.414 |    0.436 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX4    | 0.095 | 0.069 |   1.483 |    0.506 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_OCP_RBC8206_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX2    | 0.055 | 0.103 |   1.586 |    0.609 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_OCPC7477_FE_OCPUNCON5225_FE_OCP_RBN4943_n3994   | A v -> Y v             | BUFX2    | 0.048 | 0.074 |   1.660 |    0.682 | 
     | FE_RC_17750_0                                      | C v -> Y ^             | AOI22X1  | 0.058 | 0.056 |   1.716 |    0.739 | 
     | FE_OCPC7836_n2067                                  | A ^ -> Y ^             | BUFX4    | 0.017 | 0.024 |   1.740 |    0.763 | 
     | FE_OCPUNCOC7708_n2067                              | A ^ -> Y ^             | BUFX4    | 0.059 | 0.052 |   1.792 |    0.815 | 
     | \link_addr_2_fifo/data_mem_reg[0][4]               | D ^                    | DFFPOSX1 | 0.059 | 0.005 |   1.797 |    0.820 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.977 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.977 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.977 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.977 | 
     | FECTS_clks_clk___L4_I28              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.977 | 
     | \link_addr_2_fifo/data_mem_reg[0][4] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.977 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][10] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [4]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.739
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.711
- Arrival Time                  1.688
= Slack Time                   -0.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                | \rdata_ch.RDATA [4] v |          | 0.060 |       |   0.642 |   -0.335 | 
     | FE_OFC3147_rdata_ch_RDATA_4_                   | A v -> Y v            | BUFX4    | 0.132 | 0.089 |   0.731 |   -0.246 | 
     | FE_OCPC7779_FE_OFN3147_rdata_ch_RDATA_4_       | A v -> Y v            | BUFX4    | 0.061 | 0.109 |   0.840 |   -0.138 | 
     | U4360                                          | A v -> Y ^            | MUX2X1   | 0.062 | 0.065 |   0.905 |   -0.073 | 
     | FE_RC_15917_0                                  | A ^ -> Y v            | INVX4    | 0.036 | 0.034 |   0.939 |   -0.039 | 
     | FE_RC_20313_0                                  | A v -> Y v            | AND2X2   | 0.008 | 0.045 |   0.984 |    0.006 | 
     | FE_RC_20311_0                                  | A v -> Y ^            | NAND2X1  | 0.039 | 0.030 |   1.013 |    0.036 | 
     | FE_RC_20310_0                                  | B ^ -> Y ^            | OR2X2    | 0.016 | 0.050 |   1.063 |    0.085 | 
     | FE_OCPUNCOC9113_FE_RN_5836_0                   | A ^ -> Y ^            | BUFX2    | 0.041 | 0.056 |   1.118 |    0.141 | 
     | FE_RC_19364_0                                  | B ^ -> Y v            | NOR3X1   | 0.028 | 0.036 |   1.154 |    0.177 | 
     | FE_RC_16205_0                                  | B v -> Y ^            | NAND2X1  | 0.051 | 0.030 |   1.184 |    0.207 | 
     | FE_OCP_RBC7952_n3439                           | A ^ -> Y ^            | BUFX4    | 0.117 | 0.076 |   1.260 |    0.283 | 
     | FE_RC_16269_0                                  | B ^ -> Y ^            | OR2X2    | 0.030 | 0.082 |   1.342 |    0.365 | 
     | FE_RC_17548_0                                  | B ^ -> Y v            | NAND3X1  | 0.023 | 0.023 |   1.366 |    0.388 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v            | BUFX4    | 0.007 | 0.050 |   1.416 |    0.438 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^            | INVX8    | 0.070 | 0.028 |   1.444 |    0.467 | 
     | FE_OCPC8434_FE_OCP_RBN7971_FE_OFN151_n3958     | A ^ -> Y ^            | BUFX4    | 0.023 | 0.045 |   1.489 |    0.512 | 
     | FE_OCP_RBC7975_FE_OFN151_n3958                 | A ^ -> Y v            | INVX8    | 0.050 | 0.032 |   1.521 |    0.544 | 
     | FE_RC_18943_0                                  | A v -> Y ^            | INVX8    | 0.021 | 0.033 |   1.554 |    0.576 | 
     | FE_RC_16322_0                                  | B ^ -> Y v            | OAI21X1  | 0.114 | 0.090 |   1.644 |    0.667 | 
     | FE_RC_16323_0                                  | A v -> Y ^            | INVX8    | 0.046 | 0.044 |   1.688 |    0.711 | 
     | \link_addr_1_fifo/data_mem_reg[0][10]          | D ^                   | DFFPOSX1 | 0.046 | 0.000 |   1.688 |    0.711 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.977 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.977 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.977 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.977 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.977 | 
     | \link_addr_1_fifo/data_mem_reg[0][10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.977 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][28] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][28] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.678
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.772
- Arrival Time                  1.746
= Slack Time                   -0.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                        |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                 | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.292 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_               | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.245 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_   | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.135 | 
     | FE_RC_20418_0                                   | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |   -0.077 | 
     | FE_RC_18537_0                                   | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |   -0.055 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574            | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |    0.043 | 
     | FE_RC_20545_0                                   | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.120 | 
     | FE_RC_20504_0                                   | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.157 | 
     | FE_RC_20503_0                                   | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.191 | 
     | FE_RC_20501_0                                   | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.238 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                    | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.267 | 
     | FE_RC_13346_0                                   | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.322 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                     | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.350 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                     | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.380 | 
     | FE_OCP_RBC9452_FE_RN_4160_0                     | A v -> Y v             | BUFX4    | 0.020 | 0.063 |   1.418 |    0.443 | 
     | FE_OCP_RBC9449_FE_RN_4160_0                     | A v -> Y v             | BUFX2    | 0.018 | 0.047 |   1.464 |    0.490 | 
     | FE_RC_13173_0                                   | B v -> Y v             | AND2X2   | 0.014 | 0.049 |   1.514 |    0.539 | 
     | FE_OCP_RBC8708_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A v -> Y ^             | INVX8    | 0.056 | 0.027 |   1.541 |    0.567 | 
     | FE_OCP_RBC8709_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A ^ -> Y ^             | BUFX2    | 0.034 | 0.062 |   1.603 |    0.629 | 
     | FE_OCP_RBC8710_FE_OCPN2326_FE_OCP_RBN1695_n3994 | A ^ -> Y v             | INVX8    | 0.016 | 0.025 |   1.628 |    0.654 | 
     | FE_RC_19418_0                                   | B v -> Y ^             | AOI22X1  | 0.054 | 0.047 |   1.675 |    0.701 | 
     | FE_OFC7017_FE_OCPUNCON5034_n2115                | A ^ -> Y v             | INVX2    | 0.029 | 0.030 |   1.705 |    0.731 | 
     | FE_OFC7018_FE_OCPUNCON5034_n2115                | A v -> Y ^             | INVX8    | 0.048 | 0.032 |   1.737 |    0.763 | 
     | \link_addr_2_fifo/data_mem_reg[0][28]           | D ^                    | DFFPOSX1 | 0.053 | 0.009 |   1.746 |    0.772 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.974 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.974 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.974 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.974 | 
     | FECTS_clks_clk___L4_I17               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.974 | 
     | \link_addr_2_fifo/data_mem_reg[0][28] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.974 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[1][14] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[1][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [19]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.566
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.884
- Arrival Time                  1.857
= Slack Time                   -0.973
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                        |          |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                               | \rdata_ch.RDATA [19] ^ |          | 0.079 |       |   0.663 |   -0.310 | 
     | FE_OCP_RBC8668_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.090 | 0.065 |   0.727 |   -0.246 | 
     | FE_OCP_RBC8667_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.055 | 0.059 |   0.786 |   -0.187 | 
     | FE_OCPC8632_FE_OCP_RBN7914_rdata_ch_RDATA_19_ | A ^ -> Y ^             | BUFX2    | 0.039 | 0.055 |   0.842 |   -0.132 | 
     | U4580                                         | B ^ -> Y v             | MUX2X1   | 0.021 | 0.033 |   0.874 |   -0.099 | 
     | FE_OCPC7386_n3613                             | A v -> Y v             | BUFX4    | 0.012 | 0.053 |   0.927 |   -0.046 | 
     | FE_RC_18574_0                                 | C v -> Y ^             | OAI21X1  | 0.054 | 0.029 |   0.956 |   -0.017 | 
     | FE_RC_18573_0                                 | C ^ -> Y v             | AOI21X1  | 0.252 | 0.026 |   0.982 |    0.009 | 
     | FE_OCPUNCOC7701_n3617                         | A v -> Y v             | BUFX2    | 0.090 | 0.086 |   1.068 |    0.095 | 
     | FE_OFC6812_n3617                              | A v -> Y ^             | INVX4    | 0.042 | 0.040 |   1.109 |    0.135 | 
     | FE_OFC6813_n3617                              | A ^ -> Y v             | INVX8    | 0.046 | 0.032 |   1.140 |    0.167 | 
     | FE_RC_19026_0                                 | C v -> Y ^             | NAND3X1  | 0.057 | 0.067 |   1.208 |    0.235 | 
     | FE_OCPUNCOC7703_n3618                         | A ^ -> Y ^             | BUFX4    | 0.023 | 0.028 |   1.236 |    0.263 | 
     | FE_RC_16768_0                                 | C ^ -> Y v             | NOR3X1   | 0.035 | 0.029 |   1.265 |    0.292 | 
     | FE_RC_16646_0                                 | C v -> Y ^             | NAND3X1  | 0.060 | 0.052 |   1.316 |    0.343 | 
     | FE_OFC6909_n3635                              | A ^ -> Y ^             | BUFX4    | 0.046 | 0.043 |   1.360 |    0.387 | 
     | FE_RC_19039_0                                 | A ^ -> Y ^             | OR2X2    | 0.032 | 0.058 |   1.418 |    0.444 | 
     | FE_OFC6937_n4779                              | A ^ -> Y v             | INVX8    | 0.037 | 0.030 |   1.447 |    0.474 | 
     | FE_OFC3524_n4779                              | A v -> Y ^             | INVX8    | 0.033 | 0.042 |   1.489 |    0.516 | 
     | FE_OFC3525_n4779                              | A ^ -> Y v             | INVX8    | 0.021 | 0.034 |   1.523 |    0.550 | 
     | FE_RC_7787_0                                  | A v -> Y ^             | INVX8    | 0.010 | 0.025 |   1.548 |    0.575 | 
     | FE_RC_19045_0                                 | B ^ -> Y ^             | AND2X2   | 0.034 | 0.048 |   1.595 |    0.622 | 
     | FE_RC_19046_0                                 | A ^ -> Y v             | INVX8    | 0.019 | 0.028 |   1.623 |    0.650 | 
     | FE_RC_10071_0                                 | A v -> Y ^             | INVX8    | 0.003 | 0.020 |   1.643 |    0.670 | 
     | FE_OFC3739_FE_OCP_RBN2170_FE_OFN145_n3985     | A ^ -> Y v             | INVX8    | 0.011 | 0.030 |   1.673 |    0.700 | 
     | FE_RC_11044_0                                 | A v -> Y ^             | INVX4    | 0.009 | 0.025 |   1.698 |    0.725 | 
     | FE_OFC4005_FE_OCPN2138_FE_OFN146_n3985        | A ^ -> Y v             | INVX8    | 0.056 | 0.029 |   1.727 |    0.754 | 
     | FE_OCPC4349_FE_OFN146_n3985                   | A v -> Y v             | BUFX2    | 0.019 | 0.071 |   1.798 |    0.825 | 
     | U4894                                         | S v -> Y ^             | MUX2X1   | 0.067 | 0.059 |   1.857 |    0.884 | 
     | \link_addr_0_fifo/data_mem_reg[1][14]         | D ^                    | DFFPOSX1 | 0.067 | 0.000 |   1.857 |    0.884 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.973 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.973 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.973 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.973 | 
     | FECTS_clks_clk___L4_I6                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.973 | 
     | \link_addr_0_fifo/data_mem_reg[1][14] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.973 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][8] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [27]                    (v) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.655
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.795
- Arrival Time                  1.753
= Slack Time                   -0.958
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                        |          |       |       |  Time   |   Time   | 
     |--------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                      | \rdata_ch.RDATA [27] v |          | 0.060 |       |   0.642 |   -0.316 | 
     | FE_OCP_RBC8077_rdata_ch_RDATA_27_    | A v -> Y v             | BUFX4    | 0.156 | 0.093 |   0.735 |   -0.223 | 
     | FE_OCP_RBC8089_rdata_ch_RDATA_27_    | A v -> Y ^             | INVX8    | 0.083 | 0.107 |   0.842 |   -0.116 | 
     | U4518                                | B ^ -> Y v             | MUX2X1   | 0.027 | 0.044 |   0.886 |   -0.072 | 
     | FE_RC_10167_0                        | A v -> Y ^             | INVX4    | 0.015 | 0.024 |   0.911 |   -0.048 | 
     | FE_RC_20451_0                        | A ^ -> Y v             | NAND3X1  | 0.024 | 0.025 |   0.936 |   -0.023 | 
     | FE_RC_16610_0                        | B v -> Y ^             | NOR3X1   | 0.069 | 0.055 |   0.990 |    0.032 | 
     | FE_RC_41_0                           | B ^ -> Y v             | NAND2X1  | 0.250 | 0.034 |   1.025 |    0.066 | 
     | FE_RC_17699_0                        | C v -> Y ^             | NOR3X1   | 0.090 | 0.107 |   1.131 |    0.173 | 
     | FE_OCP_RBC8110_n3572                 | A ^ -> Y v             | INVX8    | 0.056 | 0.035 |   1.167 |    0.208 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572     | A v -> Y v             | BUFX2    | 0.027 | 0.056 |   1.223 |    0.264 | 
     | FE_OCP_RBC8111_n3572                 | A v -> Y ^             | INVX1    | 0.047 | 0.051 |   1.273 |    0.315 | 
     | FE_RC_13841_0                        | A ^ -> Y v             | NAND3X1  | 0.023 | 0.029 |   1.302 |    0.344 | 
     | FE_RC_13845_0                        | C v -> Y ^             | NOR3X1   | 0.071 | 0.042 |   1.344 |    0.386 | 
     | FE_OFC3508_n4862                     | A ^ -> Y ^             | BUFX4    | 0.116 | 0.074 |   1.418 |    0.459 | 
     | FE_RC_19585_0                        | A ^ -> Y ^             | OR2X1    | 0.031 | 0.066 |   1.484 |    0.526 | 
     | FE_RC_19584_0                        | A ^ -> Y ^             | OR2X2    | 0.088 | 0.091 |   1.575 |    0.617 | 
     | FE_RC_16289_0                        | S ^ -> Y v             | MUX2X1   | 0.134 | 0.128 |   1.702 |    0.744 | 
     | FE_OFC6957_n1755                     | A v -> Y ^             | INVX8    | 0.056 | 0.051 |   1.753 |    0.795 | 
     | \link_addr_2_fifo/data_mem_reg[1][8] | D ^                    | DFFPOSX1 | 0.056 | 0.000 |   1.753 |    0.795 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.958 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.958 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.958 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.958 | 
     | FECTS_clks_clk___L4_I26              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.958 | 
     | \link_addr_2_fifo/data_mem_reg[1][8] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.958 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][12] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.724
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.727
- Arrival Time                  1.685
= Slack Time                   -0.958
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                     |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                             | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.239 | 
     | FE_RC_9039_0                                | A ^ -> Y v          | NOR2X1   | 0.012 | 0.065 |   0.784 |   -0.174 | 
     | FE_OCPUNCOC7246_n2027                       | A v -> Y v          | BUFX2    | 0.022 | 0.048 |   0.832 |   -0.126 | 
     | FE_RC_16113_0                               | B v -> Y ^          | NAND2X1  | 0.069 | 0.040 |   0.873 |   -0.085 | 
     | FE_OCPC326_n3389                            | A ^ -> Y ^          | BUFX4    | 0.146 | 0.087 |   0.960 |    0.001 | 
     | FE_RC_18670_0                               | A ^ -> Y v          | INVX1    | 0.027 | 0.101 |   1.061 |    0.103 | 
     | FE_RC_18669_0                               | A v -> Y v          | AND2X2   | 0.008 | 0.043 |   1.104 |    0.146 | 
     | FE_OFC6854_n3390                            | A v -> Y ^          | INVX4    | 0.004 | 0.018 |   1.122 |    0.164 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390             | A ^ -> Y v          | INVX8    | 0.038 | 0.027 |   1.149 |    0.191 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390             | A v -> Y ^          | INVX8    | 0.034 | 0.047 |   1.196 |    0.238 | 
     | FE_OCP_RBC8953_FE_OFN6854_n3390             | A ^ -> Y v          | INVX1    | 0.048 | 0.049 |   1.245 |    0.287 | 
     | FE_OCP_RBC8955_FE_OFN6854_n3390             | A v -> Y ^          | INVX2    | 0.058 | 0.054 |   1.299 |    0.341 | 
     | FE_OCP_RBC8533_FE_OFN6854_n3390             | A ^ -> Y v          | INVX8    | 0.048 | 0.034 |   1.333 |    0.375 | 
     | FE_OCPC7805_FE_OCP_RBN7628_FE_OFN6854_n3390 | A v -> Y v          | BUFX4    | 0.074 | 0.078 |   1.411 |    0.453 | 
     | FE_OCP_RBC7626_FE_OFN6854_n3390             | A v -> Y v          | BUFX2    | 0.026 | 0.068 |   1.479 |    0.521 | 
     | U4838                                       | S v -> Y ^          | MUX2X1   | 0.073 | 0.065 |   1.544 |    0.586 | 
     | U4839                                       | A ^ -> Y v          | INVX2    | 0.034 | 0.029 |   1.573 |    0.615 | 
     | FE_RC_16684_0                               | A v -> Y ^          | AOI22X1  | 0.061 | 0.065 |   1.638 |    0.679 | 
     | FE_OCPUNCOC9119_n1958                       | A ^ -> Y ^          | BUFX4    | 0.047 | 0.044 |   1.681 |    0.723 | 
     | \link_addr_1_fifo/data_mem_reg[0][12]       | D ^                 | DFFPOSX1 | 0.047 | 0.003 |   1.685 |    0.727 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.958 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.958 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.958 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.958 | 
     | FECTS_clks_clk___L4_I18               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.958 | 
     | \link_addr_1_fifo/data_mem_reg[0][12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.958 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][1] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                       (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.785
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.665
- Arrival Time                  1.620
= Slack Time                   -0.955
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                     |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                            | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.236 | 
     | FE_RC_19070_0                              | A ^ -> Y v          | NOR3X1   | 0.040 | 0.086 |   0.805 |   -0.150 | 
     | FE_RC_17274_0                              | A v -> Y v          | AND2X2   | 0.018 | 0.050 |   0.855 |   -0.100 | 
     | FE_RC_17275_0                              | A v -> Y ^          | INVX8    | 0.012 | 0.023 |   0.878 |   -0.077 | 
     | FE_OCP_RBC5814_FE_OFN3284_FE_OCPN328_n3380 | A ^ -> Y v          | INVX8    | 0.046 | 0.031 |   0.909 |   -0.046 | 
     | FE_OCP_RBC5823_FE_OFN3284_FE_OCPN328_n3380 | A v -> Y ^          | INVX8    | 0.075 | 0.063 |   0.972 |    0.017 | 
     | FE_OCP_RBC5822_FE_OFN3284_FE_OCPN328_n3380 | A ^ -> Y v          | INVX8    | 0.036 | 0.041 |   1.013 |    0.058 | 
     | FE_RC_18681_0                              | B v -> Y ^          | NAND2X1  | 0.048 | 0.031 |   1.044 |    0.089 | 
     | FE_OCPUNCOC9115_FE_RN_7570_0               | A ^ -> Y ^          | BUFX2    | 0.023 | 0.044 |   1.089 |    0.133 | 
     | FE_OCP_RBC5825_FE_RN_7570_0                | A ^ -> Y v          | INVX4    | 0.009 | 0.023 |   1.112 |    0.157 | 
     | FE_RC_20130_0                              | A v -> Y ^          | INVX2    | 0.012 | 0.025 |   1.137 |    0.181 | 
     | FE_RC_20147_0                              | A ^ -> Y v          | INVX4    | 0.008 | 0.026 |   1.162 |    0.207 | 
     | FE_RC_20146_0                              | B v -> Y ^          | NAND3X1  | 0.049 | 0.039 |   1.202 |    0.246 | 
     | FE_RC_20145_0                              | A ^ -> Y ^          | OR2X2    | 0.034 | 0.054 |   1.256 |    0.301 | 
     | FE_RC_20144_0                              | A ^ -> Y ^          | AND2X2   | 0.036 | 0.052 |   1.308 |    0.352 | 
     | FE_OCP_RBC8994_FE_OFN3535_FE_RN_110_0      | A ^ -> Y v          | INVX8    | 0.037 | 0.030 |   1.338 |    0.382 | 
     | FE_OCP_RBC8998_FE_OFN3535_FE_RN_110_0      | A v -> Y ^          | INVX2    | 0.051 | 0.051 |   1.389 |    0.433 | 
     | FE_RC_14816_0                              | A ^ -> Y v          | NOR2X1   | 0.292 | 0.030 |   1.419 |    0.464 | 
     | FE_OCPUNCOC5945_FE_RN_9498_0               | A v -> Y v          | BUFX2    | 0.117 | 0.093 |   1.512 |    0.557 | 
     | FE_RC_19400_0                              | D v -> Y ^          | AOI22X1  | 0.060 | 0.066 |   1.579 |    0.623 | 
     | FE_OCPUNCOC9129_n1730                      | A ^ -> Y ^          | BUFX4    | 0.040 | 0.039 |   1.618 |    0.662 | 
     | \link_addr_2_fifo/data_mem_reg[0][1]       | D ^                 | DFFPOSX1 | 0.040 | 0.002 |   1.620 |    0.665 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.955 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.955 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.955 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.955 | 
     | FECTS_clks_clk___L4_I21              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.955 | 
     | \link_addr_2_fifo/data_mem_reg[0][1] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.955 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][23] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][23] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [0]                      (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.737
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.713
- Arrival Time                  1.667
= Slack Time                   -0.954
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.085
     = Beginpoint Arrival Time            0.685
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                | \rdata_ch.RDATA [0] ^ |          | 0.113 |       |   0.685 |   -0.269 | 
     | FE_OCP_RBC8912_rdata_ch_RDATA_0_               | A ^ -> Y v            | INVX8    | 0.070 | 0.040 |   0.725 |   -0.229 | 
     | FE_OCP_RBC8910_rdata_ch_RDATA_0_               | A v -> Y ^            | INVX4    | 0.036 | 0.051 |   0.776 |   -0.178 | 
     | FE_OCP_RBC8504_rdata_ch_RDATA_0_               | A ^ -> Y v            | INVX8    | 0.018 | 0.025 |   0.801 |   -0.152 | 
     | U4354                                          | A v -> Y ^            | MUX2X1   | 0.056 | 0.051 |   0.852 |   -0.101 | 
     | FE_OCP_RBC816_n3420                            | A ^ -> Y v            | INVX2    | 0.035 | 0.035 |   0.887 |   -0.066 | 
     | FE_RC_20453_0                                  | B v -> Y ^            | NOR3X1   | 0.056 | 0.049 |   0.937 |   -0.017 | 
     | FE_RC_1442_0                                   | A ^ -> Y ^            | AND2X2   | 0.180 | 0.137 |   1.074 |    0.120 | 
     | FE_RC_18994_0                                  | B ^ -> Y ^            | AND2X1   | 0.034 | 0.057 |   1.131 |    0.178 | 
     | FE_RC_16205_0                                  | A ^ -> Y v            | NAND2X1  | 0.250 | 0.024 |   1.156 |    0.202 | 
     | FE_OCP_RBC7952_n3439                           | A v -> Y v            | BUFX4    | 0.165 | 0.149 |   1.305 |    0.351 | 
     | FE_RC_8745_0                                   | B v -> Y v            | OR2X2    | 0.061 | 0.128 |   1.432 |    0.479 | 
     | FE_RC_16492_0                                  | B v -> Y ^            | NAND2X1  | 0.067 | 0.056 |   1.488 |    0.534 | 
     | FE_OCPUNCOC9118_FE_OCP_RBN2251_FE_OFN151_n3958 | A ^ -> Y ^            | BUFX4    | 0.027 | 0.030 |   1.518 |    0.564 | 
     | FE_OCP_RBC2549_FE_OFN151_n3958                 | A ^ -> Y v            | INVX8    | 0.055 | 0.032 |   1.549 |    0.596 | 
     | FE_OCPUNCOC7327_FE_OCP_RBN2549_FE_OFN151_n3958 | A v -> Y v            | BUFX2    | 0.026 | 0.070 |   1.619 |    0.666 | 
     | FE_RC_6986_0                                   | B v -> Y ^            | AOI21X1  | 0.046 | 0.047 |   1.667 |    0.713 | 
     | \link_addr_1_fifo/data_mem_reg[0][23]          | D ^                   | DFFPOSX1 | 0.046 | 0.000 |   1.667 |    0.713 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.954 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.954 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.954 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.954 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.954 | 
     | \link_addr_1_fifo/data_mem_reg[0][23] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.954 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][22] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][22] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [4]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.737
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.713
- Arrival Time                  1.659
= Slack Time                   -0.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                | \rdata_ch.RDATA [4] v |          | 0.060 |       |   0.642 |   -0.305 | 
     | FE_OFC3147_rdata_ch_RDATA_4_                   | A v -> Y v            | BUFX4    | 0.132 | 0.089 |   0.731 |   -0.216 | 
     | FE_OCPC7779_FE_OFN3147_rdata_ch_RDATA_4_       | A v -> Y v            | BUFX4    | 0.061 | 0.109 |   0.840 |   -0.107 | 
     | U4360                                          | A v -> Y ^            | MUX2X1   | 0.062 | 0.065 |   0.905 |   -0.042 | 
     | FE_RC_15917_0                                  | A ^ -> Y v            | INVX4    | 0.036 | 0.034 |   0.939 |   -0.008 | 
     | FE_RC_20313_0                                  | A v -> Y v            | AND2X2   | 0.008 | 0.045 |   0.984 |    0.037 | 
     | FE_RC_20311_0                                  | A v -> Y ^            | NAND2X1  | 0.039 | 0.030 |   1.013 |    0.066 | 
     | FE_RC_20310_0                                  | B ^ -> Y ^            | OR2X2    | 0.016 | 0.050 |   1.063 |    0.116 | 
     | FE_OCPUNCOC9113_FE_RN_5836_0                   | A ^ -> Y ^            | BUFX2    | 0.041 | 0.056 |   1.118 |    0.171 | 
     | FE_RC_19364_0                                  | B ^ -> Y v            | NOR3X1   | 0.028 | 0.036 |   1.154 |    0.207 | 
     | FE_RC_16205_0                                  | B v -> Y ^            | NAND2X1  | 0.051 | 0.030 |   1.184 |    0.238 | 
     | FE_OCP_RBC7952_n3439                           | A ^ -> Y ^            | BUFX4    | 0.117 | 0.076 |   1.260 |    0.313 | 
     | FE_RC_16269_0                                  | B ^ -> Y ^            | OR2X2    | 0.030 | 0.082 |   1.342 |    0.396 | 
     | FE_RC_17548_0                                  | B ^ -> Y v            | NAND3X1  | 0.023 | 0.023 |   1.366 |    0.419 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v            | BUFX4    | 0.007 | 0.050 |   1.416 |    0.469 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^            | INVX8    | 0.070 | 0.028 |   1.444 |    0.497 | 
     | FE_OCPC8637_FE_OCP_RBN7971_FE_OFN151_n3958     | A ^ -> Y ^            | BUFX4    | 0.025 | 0.045 |   1.489 |    0.542 | 
     | FE_OCP_RBC7977_FE_OFN151_n3958                 | A ^ -> Y ^            | BUFX2    | 0.018 | 0.041 |   1.530 |    0.583 | 
     | FE_OCP_RBC4535_FE_OFN151_n3958                 | A ^ -> Y v            | INVX2    | 0.019 | 0.032 |   1.562 |    0.615 | 
     | FE_RC_16698_0                                  | B v -> Y ^            | AOI22X1  | 0.058 | 0.052 |   1.613 |    0.667 | 
     | FE_OCPUNCOC9130_n1948                          | A ^ -> Y ^            | BUFX4    | 0.046 | 0.043 |   1.656 |    0.710 | 
     | \link_addr_1_fifo/data_mem_reg[0][22]          | D ^                   | DFFPOSX1 | 0.046 | 0.003 |   1.659 |    0.713 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.947 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.947 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.947 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.947 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.947 | 
     | \link_addr_1_fifo/data_mem_reg[0][22] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.947 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][31] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [4]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.762
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.688
- Arrival Time                  1.631
= Slack Time                   -0.943
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                | \rdata_ch.RDATA [4] v |          | 0.060 |       |   0.642 |   -0.301 | 
     | FE_OFC3147_rdata_ch_RDATA_4_                   | A v -> Y v            | BUFX4    | 0.132 | 0.089 |   0.731 |   -0.212 | 
     | FE_OCPC7779_FE_OFN3147_rdata_ch_RDATA_4_       | A v -> Y v            | BUFX4    | 0.061 | 0.109 |   0.840 |   -0.104 | 
     | U4360                                          | A v -> Y ^            | MUX2X1   | 0.062 | 0.065 |   0.905 |   -0.038 | 
     | FE_RC_15917_0                                  | A ^ -> Y v            | INVX4    | 0.036 | 0.034 |   0.939 |   -0.005 | 
     | FE_RC_20313_0                                  | A v -> Y v            | AND2X2   | 0.008 | 0.045 |   0.984 |    0.040 | 
     | FE_RC_20311_0                                  | A v -> Y ^            | NAND2X1  | 0.039 | 0.030 |   1.013 |    0.070 | 
     | FE_RC_20310_0                                  | B ^ -> Y ^            | OR2X2    | 0.016 | 0.050 |   1.063 |    0.119 | 
     | FE_OCPUNCOC9113_FE_RN_5836_0                   | A ^ -> Y ^            | BUFX2    | 0.041 | 0.056 |   1.118 |    0.175 | 
     | FE_RC_19364_0                                  | B ^ -> Y v            | NOR3X1   | 0.028 | 0.036 |   1.154 |    0.211 | 
     | FE_RC_16205_0                                  | B v -> Y ^            | NAND2X1  | 0.051 | 0.030 |   1.184 |    0.241 | 
     | FE_OCP_RBC7952_n3439                           | A ^ -> Y ^            | BUFX4    | 0.117 | 0.076 |   1.260 |    0.317 | 
     | FE_RC_16269_0                                  | B ^ -> Y ^            | OR2X2    | 0.030 | 0.082 |   1.342 |    0.399 | 
     | FE_RC_17548_0                                  | B ^ -> Y v            | NAND3X1  | 0.023 | 0.023 |   1.366 |    0.422 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v            | BUFX4    | 0.007 | 0.050 |   1.416 |    0.472 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^            | INVX8    | 0.070 | 0.028 |   1.444 |    0.501 | 
     | FE_OCPC8636_FE_OCP_RBN7971_FE_OFN151_n3958     | A ^ -> Y ^            | BUFX4    | 0.027 | 0.036 |   1.480 |    0.536 | 
     | FE_OCP_RBC7979_FE_OFN151_n3958                 | A ^ -> Y v            | INVX8    | 0.051 | 0.031 |   1.511 |    0.568 | 
     | FE_RC_19402_0                                  | B v -> Y ^            | AOI22X1  | 0.059 | 0.077 |   1.588 |    0.644 | 
     | FE_OCPUNCOC8311_n1939                          | A ^ -> Y ^            | BUFX4    | 0.043 | 0.041 |   1.628 |    0.685 | 
     | \link_addr_1_fifo/data_mem_reg[0][31]          | D ^                   | DFFPOSX1 | 0.043 | 0.003 |   1.631 |    0.688 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.943 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.943 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.943 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.943 | 
     | FECTS_clks_clk___L4_I10               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.943 | 
     | \link_addr_1_fifo/data_mem_reg[0][31] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.943 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][25] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][25] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.539
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.911
- Arrival Time                  1.852
= Slack Time                   -0.942
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.260 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_                  | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.212 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_      | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.103 | 
     | FE_RC_20418_0                                      | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |   -0.044 | 
     | FE_RC_18537_0                                      | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |   -0.022 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574               | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |    0.076 | 
     | FE_RC_20545_0                                      | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.152 | 
     | FE_RC_20504_0                                      | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.190 | 
     | FE_RC_20503_0                                      | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.223 | 
     | FE_RC_20501_0                                      | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.270 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.300 | 
     | FE_RC_13346_0                                      | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.354 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.383 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.413 | 
     | FE_RC_13151_0                                      | A v -> Y v             | AND2X2   | 0.020 | 0.059 |   1.414 |    0.472 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX4    | 0.095 | 0.069 |   1.483 |    0.541 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_OCP_RBC8206_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX2    | 0.055 | 0.103 |   1.586 |    0.645 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_OCPC7477_FE_OCPUNCON5225_FE_OCP_RBN4943_n3994   | A v -> Y v             | BUFX2    | 0.048 | 0.074 |   1.660 |    0.718 | 
     | FE_OCPC5712_FE_OCPUNCON5225_FE_OCP_RBN4943_n3994   | A v -> Y v             | BUFX2    | 0.034 | 0.061 |   1.721 |    0.780 | 
     | FE_RC_10989_0                                      | A v -> Y ^             | AOI22X1  | 0.067 | 0.070 |   1.791 |    0.849 | 
     | FE_OCPUNCOC5227_n1706                              | A ^ -> Y ^             | BUFX4    | 0.070 | 0.054 |   1.845 |    0.903 | 
     | \link_addr_2_fifo/data_mem_reg[0][25]              | D ^                    | DFFPOSX1 | 0.070 | 0.007 |   1.852 |    0.911 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.942 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.942 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.942 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.942 | 
     | FECTS_clks_clk___L4_I13               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.942 | 
     | \link_addr_2_fifo/data_mem_reg[0][25] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.942 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][7] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                       (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.532
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.918
- Arrival Time                  1.847
= Slack Time                   -0.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                     |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                            | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.210 | 
     | FE_RC_9039_0                               | A ^ -> Y v          | NOR2X1   | 0.012 | 0.065 |   0.784 |   -0.145 | 
     | FE_OCPUNCOC7246_n2027                      | A v -> Y v          | BUFX2    | 0.022 | 0.048 |   0.832 |   -0.097 | 
     | FE_RC_16113_0                              | B v -> Y ^          | NAND2X1  | 0.069 | 0.040 |   0.873 |   -0.056 | 
     | FE_OCPC326_n3389                           | A ^ -> Y ^          | BUFX4    | 0.146 | 0.087 |   0.960 |    0.030 | 
     | FE_RC_18670_0                              | A ^ -> Y v          | INVX1    | 0.027 | 0.101 |   1.061 |    0.132 | 
     | FE_RC_18669_0                              | A v -> Y v          | AND2X2   | 0.008 | 0.043 |   1.104 |    0.175 | 
     | FE_OFC6854_n3390                           | A v -> Y ^          | INVX4    | 0.004 | 0.018 |   1.122 |    0.193 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390            | A ^ -> Y v          | INVX8    | 0.038 | 0.027 |   1.149 |    0.220 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390            | A v -> Y ^          | INVX8    | 0.034 | 0.047 |   1.196 |    0.267 | 
     | FE_OCP_RBC8953_FE_OFN6854_n3390            | A ^ -> Y v          | INVX1    | 0.048 | 0.049 |   1.245 |    0.316 | 
     | FE_OCP_RBC8955_FE_OFN6854_n3390            | A v -> Y ^          | INVX2    | 0.058 | 0.054 |   1.299 |    0.370 | 
     | FE_OCP_RBC8533_FE_OFN6854_n3390            | A ^ -> Y v          | INVX8    | 0.048 | 0.034 |   1.333 |    0.404 | 
     | FE_RC_8305_0                               | A v -> Y v          | AND2X2   | 0.011 | 0.052 |   1.385 |    0.456 | 
     | FE_RC_8304_0                               | B v -> Y ^          | NAND2X1  | 0.060 | 0.030 |   1.415 |    0.486 | 
     | FE_RC_8303_0                               | B ^ -> Y ^          | AND2X2   | 0.075 | 0.077 |   1.492 |    0.563 | 
     | FE_RC_8045_0                               | A ^ -> Y ^          | OR2X2    | 0.021 | 0.049 |   1.542 |    0.613 | 
     | FE_RC_20495_0                              | B ^ -> Y ^          | OR2X2    | 0.165 | 0.098 |   1.639 |    0.710 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043    | A ^ -> Y v          | INVX8    | 0.065 | 0.023 |   1.663 |    0.734 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043    | A v -> Y ^          | INVX8    | 0.043 | 0.043 |   1.706 |    0.777 | 
     | FE_OCPC4338_FE_OCP_RBN2649_FE_OFN158_n2043 | A ^ -> Y ^          | BUFX4    | 0.056 | 0.053 |   1.759 |    0.830 | 
     | FE_OCPC4339_FE_OCP_RBN2649_FE_OFN158_n2043 | A ^ -> Y ^          | BUFX4    | 0.014 | 0.026 |   1.786 |    0.856 | 
     | U4754                                      | S ^ -> Y ^          | MUX2X1   | 0.071 | 0.061 |   1.847 |    0.918 | 
     | \link_addr_1_fifo/data_mem_reg[1][7]       | D ^                 | DFFPOSX1 | 0.071 | 0.000 |   1.847 |    0.918 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.929 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.929 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.929 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.929 | 
     | FECTS_clks_clk___L4_I27              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.929 | 
     | \link_addr_1_fifo/data_mem_reg[1][7] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.929 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][21] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][21] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.444
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.006
- Arrival Time                  1.932
= Slack Time                   -0.926
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.207 | 
     | FE_RC_9039_0                                       | A ^ -> Y v          | NOR2X1   | 0.012 | 0.065 |   0.784 |   -0.142 | 
     | FE_OCPUNCOC7246_n2027                              | A v -> Y v          | BUFX2    | 0.022 | 0.048 |   0.832 |   -0.094 | 
     | FE_RC_16113_0                                      | B v -> Y ^          | NAND2X1  | 0.069 | 0.040 |   0.873 |   -0.053 | 
     | FE_OCPC326_n3389                                   | A ^ -> Y ^          | BUFX4    | 0.146 | 0.087 |   0.960 |    0.034 | 
     | FE_RC_18670_0                                      | A ^ -> Y v          | INVX1    | 0.027 | 0.101 |   1.061 |    0.135 | 
     | FE_RC_18669_0                                      | A v -> Y v          | AND2X2   | 0.008 | 0.043 |   1.104 |    0.178 | 
     | FE_OFC6854_n3390                                   | A v -> Y ^          | INVX4    | 0.004 | 0.018 |   1.122 |    0.196 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390                    | A ^ -> Y v          | INVX8    | 0.038 | 0.027 |   1.149 |    0.223 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390                    | A v -> Y ^          | INVX8    | 0.034 | 0.047 |   1.196 |    0.270 | 
     | FE_OCP_RBC8953_FE_OFN6854_n3390                    | A ^ -> Y v          | INVX1    | 0.048 | 0.049 |   1.245 |    0.319 | 
     | FE_OCP_RBC8955_FE_OFN6854_n3390                    | A v -> Y ^          | INVX2    | 0.058 | 0.054 |   1.299 |    0.373 | 
     | FE_OCP_RBC8533_FE_OFN6854_n3390                    | A ^ -> Y v          | INVX8    | 0.048 | 0.034 |   1.333 |    0.407 | 
     | FE_RC_8305_0                                       | A v -> Y v          | AND2X2   | 0.011 | 0.052 |   1.385 |    0.459 | 
     | FE_RC_8304_0                                       | B v -> Y ^          | NAND2X1  | 0.060 | 0.030 |   1.415 |    0.489 | 
     | FE_RC_8303_0                                       | B ^ -> Y ^          | AND2X2   | 0.075 | 0.077 |   1.492 |    0.566 | 
     | FE_RC_8045_0                                       | A ^ -> Y ^          | OR2X2    | 0.021 | 0.049 |   1.542 |    0.616 | 
     | FE_RC_20495_0                                      | B ^ -> Y ^          | OR2X2    | 0.165 | 0.098 |   1.639 |    0.713 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043            | A ^ -> Y v          | INVX8    | 0.065 | 0.023 |   1.663 |    0.737 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043            | A v -> Y ^          | INVX8    | 0.043 | 0.043 |   1.706 |    0.780 | 
     | FE_OFC3562_FE_OCP_RBN2648_FE_OFN158_n2043          | A ^ -> Y v          | INVX4    | 0.021 | 0.031 |   1.737 |    0.811 | 
     | FE_OFC3564_FE_OCP_RBN2648_FE_OFN158_n2043          | A v -> Y ^          | INVX8    | 0.020 | 0.028 |   1.764 |    0.838 | 
     | FE_RC_10074_0                                      | A ^ -> Y v          | INVX4    | 0.016 | 0.033 |   1.797 |    0.871 | 
     | FE_OFC3674_FE_OCP_RBN2651_FE_OFN158_n2043          | A v -> Y ^          | INVX8    | 0.019 | 0.027 |   1.824 |    0.898 | 
     | FE_OCPC4895_FE_OFN3674_FE_OCP_RBN2651_FE_OFN158_n2 | A ^ -> Y ^          | BUFX4    | 0.026 | 0.037 |   1.861 |    0.935 | 
     | 043                                                |                     |          |       |       |         |          | 
     | U5027                                              | S ^ -> Y ^          | MUX2X1   | 0.081 | 0.071 |   1.932 |    1.006 | 
     | \link_addr_1_fifo/data_mem_reg[1][21]              | D ^                 | DFFPOSX1 | 0.081 | 0.000 |   1.932 |    1.006 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.926 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.926 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.926 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.926 | 
     | FECTS_clks_clk___L4_I31               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.926 | 
     | \link_addr_1_fifo/data_mem_reg[1][21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.926 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][20] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][20] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [4]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.761
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.689
- Arrival Time                  1.615
= Slack Time                   -0.925
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                | \rdata_ch.RDATA [4] v |          | 0.060 |       |   0.642 |   -0.283 | 
     | FE_OFC3147_rdata_ch_RDATA_4_                   | A v -> Y v            | BUFX4    | 0.132 | 0.089 |   0.731 |   -0.194 | 
     | FE_OCPC7779_FE_OFN3147_rdata_ch_RDATA_4_       | A v -> Y v            | BUFX4    | 0.061 | 0.109 |   0.840 |   -0.086 | 
     | U4360                                          | A v -> Y ^            | MUX2X1   | 0.062 | 0.065 |   0.905 |   -0.020 | 
     | FE_RC_15917_0                                  | A ^ -> Y v            | INVX4    | 0.036 | 0.034 |   0.939 |    0.013 | 
     | FE_RC_20313_0                                  | A v -> Y v            | AND2X2   | 0.008 | 0.045 |   0.984 |    0.058 | 
     | FE_RC_20311_0                                  | A v -> Y ^            | NAND2X1  | 0.039 | 0.030 |   1.013 |    0.088 | 
     | FE_RC_20310_0                                  | B ^ -> Y ^            | OR2X2    | 0.016 | 0.050 |   1.063 |    0.137 | 
     | FE_OCPUNCOC9113_FE_RN_5836_0                   | A ^ -> Y ^            | BUFX2    | 0.041 | 0.056 |   1.118 |    0.193 | 
     | FE_RC_19364_0                                  | B ^ -> Y v            | NOR3X1   | 0.028 | 0.036 |   1.154 |    0.229 | 
     | FE_RC_16205_0                                  | B v -> Y ^            | NAND2X1  | 0.051 | 0.030 |   1.184 |    0.259 | 
     | FE_OCP_RBC7952_n3439                           | A ^ -> Y ^            | BUFX4    | 0.117 | 0.076 |   1.260 |    0.335 | 
     | FE_RC_16269_0                                  | B ^ -> Y ^            | OR2X2    | 0.030 | 0.082 |   1.342 |    0.417 | 
     | FE_RC_17548_0                                  | B ^ -> Y v            | NAND3X1  | 0.023 | 0.023 |   1.366 |    0.440 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v            | BUFX4    | 0.007 | 0.050 |   1.416 |    0.490 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^            | INVX8    | 0.070 | 0.028 |   1.444 |    0.519 | 
     | FE_OCP_RBC7980_FE_OFN151_n3958                 | A ^ -> Y v            | INVX2    | 0.060 | 0.072 |   1.516 |    0.591 | 
     | FE_RC_19921_0                                  | D v -> Y ^            | AOI22X1  | 0.065 | 0.055 |   1.572 |    0.646 | 
     | FE_OCPUNCOC7710_n1950                          | A ^ -> Y ^            | BUFX4    | 0.043 | 0.041 |   1.612 |    0.687 | 
     | \link_addr_1_fifo/data_mem_reg[0][20]          | D ^                   | DFFPOSX1 | 0.043 | 0.003 |   1.615 |    0.689 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.925 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.925 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.925 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.925 | 
     | FECTS_clks_clk___L4_I13               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.925 | 
     | \link_addr_1_fifo/data_mem_reg[0][20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.925 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[1][15] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[1][15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [19]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.561
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.889
- Arrival Time                  1.813
= Slack Time                   -0.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                        |          |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                               | \rdata_ch.RDATA [19] ^ |          | 0.079 |       |   0.663 |   -0.261 | 
     | FE_OCP_RBC8668_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.090 | 0.065 |   0.727 |   -0.197 | 
     | FE_OCP_RBC8667_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.055 | 0.059 |   0.786 |   -0.138 | 
     | FE_OCPC8632_FE_OCP_RBN7914_rdata_ch_RDATA_19_ | A ^ -> Y ^             | BUFX2    | 0.039 | 0.055 |   0.842 |   -0.082 | 
     | U4580                                         | B ^ -> Y v             | MUX2X1   | 0.021 | 0.033 |   0.874 |   -0.050 | 
     | FE_OCPC7386_n3613                             | A v -> Y v             | BUFX4    | 0.012 | 0.053 |   0.927 |    0.003 | 
     | FE_RC_18574_0                                 | C v -> Y ^             | OAI21X1  | 0.054 | 0.029 |   0.956 |    0.032 | 
     | FE_RC_18573_0                                 | C ^ -> Y v             | AOI21X1  | 0.252 | 0.026 |   0.982 |    0.059 | 
     | FE_OCPUNCOC7701_n3617                         | A v -> Y v             | BUFX2    | 0.090 | 0.086 |   1.068 |    0.144 | 
     | FE_OFC6812_n3617                              | A v -> Y ^             | INVX4    | 0.042 | 0.040 |   1.109 |    0.185 | 
     | FE_OFC6813_n3617                              | A ^ -> Y v             | INVX8    | 0.046 | 0.032 |   1.140 |    0.216 | 
     | FE_RC_19026_0                                 | C v -> Y ^             | NAND3X1  | 0.057 | 0.067 |   1.208 |    0.284 | 
     | FE_OCPUNCOC7703_n3618                         | A ^ -> Y ^             | BUFX4    | 0.023 | 0.028 |   1.236 |    0.312 | 
     | FE_RC_16768_0                                 | C ^ -> Y v             | NOR3X1   | 0.035 | 0.029 |   1.265 |    0.341 | 
     | FE_RC_16646_0                                 | C v -> Y ^             | NAND3X1  | 0.060 | 0.052 |   1.316 |    0.392 | 
     | FE_OFC6909_n3635                              | A ^ -> Y ^             | BUFX4    | 0.046 | 0.043 |   1.360 |    0.436 | 
     | FE_RC_19039_0                                 | A ^ -> Y ^             | OR2X2    | 0.032 | 0.058 |   1.418 |    0.494 | 
     | FE_OFC6937_n4779                              | A ^ -> Y v             | INVX8    | 0.037 | 0.030 |   1.447 |    0.523 | 
     | FE_OFC3524_n4779                              | A v -> Y ^             | INVX8    | 0.033 | 0.042 |   1.489 |    0.565 | 
     | FE_OFC3525_n4779                              | A ^ -> Y v             | INVX8    | 0.021 | 0.034 |   1.523 |    0.599 | 
     | FE_RC_7787_0                                  | A v -> Y ^             | INVX8    | 0.010 | 0.025 |   1.548 |    0.624 | 
     | FE_RC_19045_0                                 | B ^ -> Y ^             | AND2X2   | 0.034 | 0.048 |   1.595 |    0.672 | 
     | FE_RC_19046_0                                 | A ^ -> Y v             | INVX8    | 0.019 | 0.028 |   1.623 |    0.699 | 
     | FE_RC_10071_0                                 | A v -> Y ^             | INVX8    | 0.003 | 0.020 |   1.643 |    0.719 | 
     | FE_OFC3739_FE_OCP_RBN2170_FE_OFN145_n3985     | A ^ -> Y v             | INVX8    | 0.011 | 0.030 |   1.673 |    0.749 | 
     | FE_RC_11044_0                                 | A v -> Y ^             | INVX4    | 0.009 | 0.025 |   1.698 |    0.774 | 
     | FE_OFC4005_FE_OCPN2138_FE_OFN146_n3985        | A ^ -> Y v             | INVX8    | 0.056 | 0.029 |   1.727 |    0.803 | 
     | U4912                                         | S v -> Y ^             | MUX2X1   | 0.067 | 0.086 |   1.813 |    0.889 | 
     | \link_addr_0_fifo/data_mem_reg[1][15]         | D ^                    | DFFPOSX1 | 0.067 | 0.000 |   1.813 |    0.889 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.924 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.924 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.924 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.924 | 
     | FECTS_clks_clk___L4_I24               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.924 | 
     | \link_addr_0_fifo/data_mem_reg[1][15] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.924 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][19] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][19] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [19]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.347
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.103
- Arrival Time                  2.023
= Slack Time                   -0.920
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                        |          |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                               | \rdata_ch.RDATA [19] ^ |          | 0.079 |       |   0.663 |   -0.257 | 
     | FE_OCP_RBC8668_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.090 | 0.065 |   0.727 |   -0.192 | 
     | FE_OCP_RBC8667_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.055 | 0.059 |   0.786 |   -0.133 | 
     | FE_OCPC8632_FE_OCP_RBN7914_rdata_ch_RDATA_19_ | A ^ -> Y ^             | BUFX2    | 0.039 | 0.055 |   0.842 |   -0.078 | 
     | U4580                                         | B ^ -> Y v             | MUX2X1   | 0.021 | 0.033 |   0.874 |   -0.046 | 
     | FE_OCPC7386_n3613                             | A v -> Y v             | BUFX4    | 0.012 | 0.053 |   0.927 |    0.007 | 
     | FE_RC_18574_0                                 | C v -> Y ^             | OAI21X1  | 0.054 | 0.029 |   0.956 |    0.036 | 
     | FE_RC_18573_0                                 | C ^ -> Y v             | AOI21X1  | 0.252 | 0.026 |   0.982 |    0.063 | 
     | FE_OCPUNCOC7701_n3617                         | A v -> Y v             | BUFX2    | 0.090 | 0.086 |   1.068 |    0.148 | 
     | FE_OFC6812_n3617                              | A v -> Y ^             | INVX4    | 0.042 | 0.040 |   1.109 |    0.189 | 
     | FE_OFC6813_n3617                              | A ^ -> Y v             | INVX8    | 0.046 | 0.032 |   1.140 |    0.221 | 
     | FE_RC_19026_0                                 | C v -> Y ^             | NAND3X1  | 0.057 | 0.067 |   1.208 |    0.288 | 
     | FE_OCPUNCOC7703_n3618                         | A ^ -> Y ^             | BUFX4    | 0.023 | 0.028 |   1.236 |    0.316 | 
     | FE_RC_16768_0                                 | C ^ -> Y v             | NOR3X1   | 0.035 | 0.029 |   1.265 |    0.345 | 
     | FE_RC_16646_0                                 | C v -> Y ^             | NAND3X1  | 0.060 | 0.052 |   1.316 |    0.397 | 
     | FE_OFC6909_n3635                              | A ^ -> Y ^             | BUFX4    | 0.046 | 0.043 |   1.360 |    0.440 | 
     | FE_RC_19039_0                                 | A ^ -> Y ^             | OR2X2    | 0.032 | 0.058 |   1.418 |    0.498 | 
     | FE_OFC6937_n4779                              | A ^ -> Y v             | INVX8    | 0.037 | 0.030 |   1.447 |    0.527 | 
     | FE_OFC3524_n4779                              | A v -> Y ^             | INVX8    | 0.033 | 0.042 |   1.489 |    0.570 | 
     | FE_OFC3525_n4779                              | A ^ -> Y v             | INVX8    | 0.021 | 0.034 |   1.523 |    0.603 | 
     | FE_RC_7784_0                                  | A v -> Y ^             | INVX2    | 0.006 | 0.024 |   1.547 |    0.628 | 
     | FE_RC_9177_0                                  | B ^ -> Y v             | NAND2X1  | 0.041 | 0.027 |   1.574 |    0.655 | 
     | FE_RC_7548_0                                  | A v -> Y v             | OR2X2    | 0.048 | 0.075 |   1.649 |    0.729 | 
     | FE_OCPC4276_FE_OCP_RBN2215_n3979              | A v -> Y v             | BUFX4    | 0.028 | 0.064 |   1.713 |    0.793 | 
     | FE_OCP_RBC2217_n3979                          | A v -> Y ^             | INVX8    | 0.074 | 0.039 |   1.752 |    0.832 | 
     | FE_OCPC8885_FE_OCP_RBN2217_n3979              | A ^ -> Y ^             | BUFX2    | 0.159 | 0.130 |   1.882 |    0.962 | 
     | FE_OCPC8886_FE_OCP_RBN2217_n3979              | A ^ -> Y ^             | BUFX4    | 0.035 | 0.036 |   1.918 |    0.998 | 
     | FE_OCPC4311_FE_OCP_RBN2219_n3979              | A ^ -> Y ^             | BUFX4    | 0.016 | 0.026 |   1.944 |    1.025 | 
     | U4996                                         | S ^ -> Y ^             | MUX2X1   | 0.093 | 0.078 |   2.022 |    1.102 | 
     | \link_addr_0_fifo/data_mem_reg[0][19]         | D ^                    | DFFPOSX1 | 0.093 | 0.001 |   2.023 |    1.103 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.920 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.920 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.920 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.920 | 
     | FECTS_clks_clk___L4_I28               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.920 | 
     | \link_addr_0_fifo/data_mem_reg[0][19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.920 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][29] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [27]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.638
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.812
- Arrival Time                  1.724
= Slack Time                   -0.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.067
     = Beginpoint Arrival Time            0.667
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |          |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                       | \rdata_ch.RDATA [27] ^ |          | 0.086 |       |   0.667 |   -0.245 | 
     | FE_OCP_RBC8077_rdata_ch_RDATA_27_     | A ^ -> Y ^             | BUFX4    | 0.166 | 0.095 |   0.761 |   -0.151 | 
     | FE_OCP_RBC8089_rdata_ch_RDATA_27_     | A ^ -> Y v             | INVX8    | 0.072 | 0.059 |   0.821 |   -0.091 | 
     | U4518                                 | B v -> Y ^             | MUX2X1   | 0.062 | 0.075 |   0.895 |   -0.017 | 
     | FE_RC_10167_0                         | A ^ -> Y v             | INVX4    | 0.028 | 0.026 |   0.921 |    0.009 | 
     | FE_RC_20451_0                         | A v -> Y ^             | NAND3X1  | 0.054 | 0.054 |   0.975 |    0.063 | 
     | FE_RC_16610_0                         | B ^ -> Y v             | NOR3X1   | 0.040 | 0.045 |   1.020 |    0.108 | 
     | FE_RC_41_0                            | B v -> Y ^             | NAND2X1  | 0.049 | 0.033 |   1.053 |    0.141 | 
     | FE_RC_17699_0                         | C ^ -> Y v             | NOR3X1   | 0.055 | 0.049 |   1.102 |    0.190 | 
     | FE_OCP_RBC8110_n3572                  | A v -> Y ^             | INVX8    | 0.060 | 0.044 |   1.146 |    0.234 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^             | BUFX2    | 0.041 | 0.056 |   1.202 |    0.290 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v             | INVX1    | 0.050 | 0.052 |   1.254 |    0.342 | 
     | FE_RC_13841_0                         | A v -> Y ^             | NAND3X1  | 0.052 | 0.059 |   1.314 |    0.402 | 
     | FE_RC_13845_0                         | C ^ -> Y v             | NOR3X1   | 0.040 | 0.040 |   1.354 |    0.442 | 
     | FE_OFC3508_n4862                      | A v -> Y v             | BUFX4    | 0.099 | 0.077 |   1.430 |    0.518 | 
     | FE_RC_7436_0                          | A v -> Y ^             | NOR2X1   | 0.041 | 0.082 |   1.512 |    0.600 | 
     | FE_OCP_DRV_C9266_n3307                | A ^ -> Y ^             | BUFX2    | 0.018 | 0.041 |   1.553 |    0.641 | 
     | FE_OCPUNCOC7248_n3307                 | A ^ -> Y ^             | BUFX4    | 0.038 | 0.041 |   1.594 |    0.682 | 
     | FE_RC_19902_0                         | A ^ -> Y ^             | AND2X2   | 0.032 | 0.050 |   1.644 |    0.732 | 
     | FE_RC_19903_0                         | A ^ -> Y v             | INVX8    | 0.016 | 0.026 |   1.670 |    0.757 | 
     | U5194                                 | S v -> Y ^             | MUX2X1   | 0.058 | 0.054 |   1.724 |    0.812 | 
     | \link_addr_2_fifo/data_mem_reg[1][29] | D ^                    | DFFPOSX1 | 0.058 | 0.000 |   1.724 |    0.812 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.912 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.912 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.912 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.912 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.912 | 
     | \link_addr_2_fifo/data_mem_reg[1][29] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.912 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][22] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][22] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [27]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.446
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.004
- Arrival Time                  1.915
= Slack Time                   -0.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.067
     = Beginpoint Arrival Time            0.667
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |          |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                       | \rdata_ch.RDATA [27] ^ |          | 0.086 |       |   0.667 |   -0.245 | 
     | FE_OCP_RBC8077_rdata_ch_RDATA_27_     | A ^ -> Y ^             | BUFX4    | 0.166 | 0.095 |   0.761 |   -0.150 | 
     | FE_OCP_RBC8089_rdata_ch_RDATA_27_     | A ^ -> Y v             | INVX8    | 0.072 | 0.059 |   0.821 |   -0.091 | 
     | U4518                                 | B v -> Y ^             | MUX2X1   | 0.062 | 0.075 |   0.895 |   -0.016 | 
     | FE_RC_10167_0                         | A ^ -> Y v             | INVX4    | 0.028 | 0.026 |   0.921 |    0.010 | 
     | FE_RC_20451_0                         | A v -> Y ^             | NAND3X1  | 0.054 | 0.054 |   0.975 |    0.064 | 
     | FE_RC_16610_0                         | B ^ -> Y v             | NOR3X1   | 0.040 | 0.045 |   1.020 |    0.109 | 
     | FE_RC_41_0                            | B v -> Y ^             | NAND2X1  | 0.049 | 0.033 |   1.053 |    0.142 | 
     | FE_RC_17699_0                         | C ^ -> Y v             | NOR3X1   | 0.055 | 0.049 |   1.102 |    0.191 | 
     | FE_OCP_RBC8110_n3572                  | A v -> Y ^             | INVX8    | 0.060 | 0.044 |   1.146 |    0.235 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^             | BUFX2    | 0.041 | 0.056 |   1.202 |    0.291 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v             | INVX1    | 0.050 | 0.052 |   1.254 |    0.343 | 
     | FE_RC_13841_0                         | A v -> Y ^             | NAND3X1  | 0.052 | 0.059 |   1.314 |    0.403 | 
     | FE_RC_13845_0                         | C ^ -> Y v             | NOR3X1   | 0.040 | 0.040 |   1.354 |    0.442 | 
     | FE_OFC3508_n4862                      | A v -> Y v             | BUFX4    | 0.099 | 0.077 |   1.430 |    0.519 | 
     | FE_RC_7436_0                          | A v -> Y ^             | NOR2X1   | 0.041 | 0.082 |   1.512 |    0.601 | 
     | FE_OCP_DRV_C9266_n3307                | A ^ -> Y ^             | BUFX2    | 0.018 | 0.041 |   1.553 |    0.642 | 
     | FE_OCPUNCOC7248_n3307                 | A ^ -> Y ^             | BUFX4    | 0.038 | 0.041 |   1.594 |    0.683 | 
     | FE_RC_19902_0                         | A ^ -> Y ^             | AND2X2   | 0.032 | 0.050 |   1.644 |    0.733 | 
     | FE_RC_19903_0                         | A ^ -> Y v             | INVX8    | 0.016 | 0.026 |   1.670 |    0.758 | 
     | FE_OCPC7824_FE_OFN150_n3982           | A v -> Y v             | BUFX2    | 0.038 | 0.061 |   1.730 |    0.819 | 
     | FE_OCPC7825_FE_OFN150_n3982           | A v -> Y v             | BUFX4    | 0.034 | 0.065 |   1.796 |    0.884 | 
     | FE_OCPC7465_FE_OFN150_n3982           | A v -> Y v             | BUFX2    | 0.016 | 0.050 |   1.845 |    0.934 | 
     | U5049                                 | S v -> Y ^             | MUX2X1   | 0.081 | 0.069 |   1.915 |    1.004 | 
     | \link_addr_2_fifo/data_mem_reg[1][22] | D ^                    | DFFPOSX1 | 0.081 | 0.000 |   1.915 |    1.004 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.911 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.911 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.911 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.911 | 
     | FECTS_clks_clk___L4_I29               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.911 | 
     | \link_addr_2_fifo/data_mem_reg[1][22] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.911 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][21] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][21] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RVALID                         (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.627
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.823
- Arrival Time                  1.733
= Slack Time                   -0.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                     |          |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                        | \rdata_ch.RVALID  ^ |          | 0.079 |       |   0.663 |   -0.247 | 
     | FE_OCP_RBC9059_rdata_ch_RVALID         | A ^ -> Y ^          | BUFX4    | 0.056 | 0.049 |   0.711 |   -0.199 | 
     | FE_RC_19644_0                          | B ^ -> Y ^          | AND2X2   | 0.032 | 0.053 |   0.764 |   -0.146 | 
     | FE_RC_19645_0                          | A ^ -> Y v          | INVX8    | 0.022 | 0.028 |   0.792 |   -0.118 | 
     | FE_OCP_RBC8512_FE_OFN6721_FE_RN_9858_0 | A v -> Y ^          | INVX8    | 0.050 | 0.035 |   0.828 |   -0.082 | 
     | FE_RC_15438_0                          | A ^ -> Y ^          | AND2X2   | 0.033 | 0.060 |   0.888 |   -0.022 | 
     | FE_OCP_RBC8938_n3376                   | A ^ -> Y v          | INVX8    | 0.051 | 0.031 |   0.919 |    0.009 | 
     | FE_RC_16150_0                          | A v -> Y v          | OR2X2    | 0.026 | 0.073 |   0.992 |    0.082 | 
     | FE_OCP_RBC8515_FE_RN_10269_0           | A v -> Y ^          | INVX8    | 0.021 | 0.028 |   1.020 |    0.110 | 
     | FE_RC_18669_0                          | B ^ -> Y ^          | AND2X2   | 0.021 | 0.043 |   1.063 |    0.153 | 
     | FE_OFC6854_n3390                       | A ^ -> Y v          | INVX4    | 0.012 | 0.026 |   1.089 |    0.179 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390        | A v -> Y ^          | INVX8    | 0.047 | 0.026 |   1.115 |    0.205 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390        | A ^ -> Y v          | INVX8    | 0.029 | 0.042 |   1.156 |    0.246 | 
     | FE_OFC125_memif_pcfifo1_f0_write       | A v -> Y ^          | INVX8    | 0.407 | 0.113 |   1.269 |    0.359 | 
     | U5022                                  | S ^ -> Y ^          | MUX2X1   | 0.072 | 0.282 |   1.551 |    0.641 | 
     | FE_OCP_RBC8961_link_datain_1_21_       | A ^ -> Y v          | INVX2    | 0.046 | 0.042 |   1.593 |    0.683 | 
     | FE_RC_5814_0                           | A v -> Y ^          | AOI22X1  | 0.063 | 0.071 |   1.663 |    0.753 | 
     | FE_OCPUNCOC9121_n1949                  | A ^ -> Y ^          | BUFX2    | 0.059 | 0.068 |   1.732 |    0.822 | 
     | \link_addr_1_fifo/data_mem_reg[0][21]  | D ^                 | DFFPOSX1 | 0.059 | 0.002 |   1.733 |    0.823 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.910 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.910 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.910 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.910 | 
     | FECTS_clks_clk___L4_I31               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.910 | 
     | \link_addr_1_fifo/data_mem_reg[0][21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.910 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][18] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][18] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.596
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.854
- Arrival Time                  1.762
= Slack Time                   -0.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.226 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_                  | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.179 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_      | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.069 | 
     | FE_RC_20418_0                                      | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |   -0.011 | 
     | FE_RC_18537_0                                      | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |    0.011 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574               | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |    0.109 | 
     | FE_RC_20545_0                                      | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.186 | 
     | FE_RC_20504_0                                      | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.224 | 
     | FE_RC_20503_0                                      | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.257 | 
     | FE_RC_20501_0                                      | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.304 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.333 | 
     | FE_RC_13346_0                                      | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.388 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.416 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.446 | 
     | FE_RC_13151_0                                      | A v -> Y v             | AND2X2   | 0.020 | 0.059 |   1.414 |    0.506 | 
     | FE_OCP_RBC8209_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX4    | 0.095 | 0.069 |   1.483 |    0.575 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_OCP_RBC8208_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX2    | 0.027 | 0.071 |   1.554 |    0.646 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_OCP_RBC8720_FE_OCPUNCON5224_FE_OCP_RBN4943_n399 | A v -> Y v             | BUFX2    | 0.038 | 0.061 |   1.616 |    0.707 | 
     | 4                                                  |                        |          |       |       |         |          | 
     | FE_RC_3736_0                                       | A v -> Y v             | AND2X2   | 0.023 | 0.056 |   1.672 |    0.764 | 
     | FE_RC_4920_0                                       | C v -> Y ^             | AOI21X1  | 0.043 | 0.032 |   1.703 |    0.795 | 
     | FE_OCPUNCOC9136_n1713                              | A ^ -> Y ^             | BUFX4    | 0.063 | 0.052 |   1.756 |    0.847 | 
     | \link_addr_2_fifo/data_mem_reg[0][18]              | D ^                    | DFFPOSX1 | 0.063 | 0.006 |   1.762 |    0.854 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.908 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.908 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.908 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.908 | 
     | FECTS_clks_clk___L4_I12               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.908 | 
     | \link_addr_2_fifo/data_mem_reg[0][18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.908 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][1] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [0]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.576
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.874
- Arrival Time                  1.780
= Slack Time                   -0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.085
     = Beginpoint Arrival Time            0.685
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                | \rdata_ch.RDATA [0] ^ |          | 0.113 |       |   0.685 |   -0.221 | 
     | FE_OCP_RBC8912_rdata_ch_RDATA_0_               | A ^ -> Y v            | INVX8    | 0.070 | 0.040 |   0.725 |   -0.181 | 
     | FE_OCP_RBC8910_rdata_ch_RDATA_0_               | A v -> Y ^            | INVX4    | 0.036 | 0.051 |   0.776 |   -0.130 | 
     | FE_OCP_RBC8504_rdata_ch_RDATA_0_               | A ^ -> Y v            | INVX8    | 0.018 | 0.025 |   0.801 |   -0.104 | 
     | U4354                                          | A v -> Y ^            | MUX2X1   | 0.056 | 0.051 |   0.852 |   -0.053 | 
     | FE_OCP_RBC816_n3420                            | A ^ -> Y v            | INVX2    | 0.035 | 0.035 |   0.887 |   -0.018 | 
     | FE_RC_20453_0                                  | B v -> Y ^            | NOR3X1   | 0.056 | 0.049 |   0.937 |    0.031 | 
     | FE_RC_1442_0                                   | A ^ -> Y ^            | AND2X2   | 0.180 | 0.137 |   1.074 |    0.169 | 
     | FE_RC_18994_0                                  | B ^ -> Y ^            | AND2X1   | 0.034 | 0.057 |   1.131 |    0.226 | 
     | FE_RC_16205_0                                  | A ^ -> Y v            | NAND2X1  | 0.250 | 0.024 |   1.156 |    0.250 | 
     | FE_OCP_RBC7952_n3439                           | A v -> Y v            | BUFX4    | 0.165 | 0.149 |   1.305 |    0.399 | 
     | FE_RC_8745_0                                   | B v -> Y v            | OR2X2    | 0.061 | 0.128 |   1.432 |    0.527 | 
     | FE_RC_16492_0                                  | B v -> Y ^            | NAND2X1  | 0.067 | 0.056 |   1.488 |    0.582 | 
     | FE_OCPUNCOC9118_FE_OCP_RBN2251_FE_OFN151_n3958 | A ^ -> Y ^            | BUFX4    | 0.027 | 0.030 |   1.518 |    0.612 | 
     | FE_OCP_RBC2549_FE_OFN151_n3958                 | A ^ -> Y v            | INVX8    | 0.055 | 0.032 |   1.549 |    0.644 | 
     | FE_OCPUNCOC7327_FE_OCP_RBN2549_FE_OFN151_n3958 | A v -> Y v            | BUFX2    | 0.026 | 0.070 |   1.619 |    0.714 | 
     | FE_OCPC4880_FE_OCP_RBN2212_FE_OFN151_n3958     | A v -> Y v            | BUFX2    | 0.079 | 0.086 |   1.705 |    0.800 | 
     | FE_RC_5290_0                                   | S v -> Y ^            | MUX2X1   | 0.065 | 0.074 |   1.780 |    0.874 | 
     | \link_addr_1_fifo/data_mem_reg[0][1]           | D ^                   | DFFPOSX1 | 0.065 | 0.000 |   1.780 |    0.874 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.905 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.905 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.905 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.905 | 
     | FECTS_clks_clk___L4_I21              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.905 | 
     | \link_addr_1_fifo/data_mem_reg[0][1] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.905 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][14] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.661
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.789
- Arrival Time                  1.692
= Slack Time                   -0.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                     |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                                   | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.184 | 
     | FE_RC_19070_0                                     | A ^ -> Y v          | NOR3X1   | 0.040 | 0.086 |   0.805 |   -0.098 | 
     | FE_RC_17274_0                                     | A v -> Y v          | AND2X2   | 0.018 | 0.050 |   0.855 |   -0.048 | 
     | FE_RC_17275_0                                     | A v -> Y ^          | INVX8    | 0.012 | 0.023 |   0.878 |   -0.025 | 
     | FE_OCP_RBC5814_FE_OFN3284_FE_OCPN328_n3380        | A ^ -> Y v          | INVX8    | 0.046 | 0.031 |   0.909 |    0.006 | 
     | FE_OCP_RBC5823_FE_OFN3284_FE_OCPN328_n3380        | A v -> Y ^          | INVX8    | 0.075 | 0.063 |   0.972 |    0.069 | 
     | FE_OCP_RBC5822_FE_OFN3284_FE_OCPN328_n3380        | A ^ -> Y v          | INVX8    | 0.036 | 0.041 |   1.013 |    0.110 | 
     | FE_RC_18681_0                                     | B v -> Y ^          | NAND2X1  | 0.048 | 0.031 |   1.044 |    0.141 | 
     | FE_OCPUNCOC9115_FE_RN_7570_0                      | A ^ -> Y ^          | BUFX2    | 0.023 | 0.044 |   1.089 |    0.185 | 
     | FE_OCP_RBC5825_FE_RN_7570_0                       | A ^ -> Y v          | INVX4    | 0.009 | 0.023 |   1.112 |    0.209 | 
     | FE_RC_20130_0                                     | A v -> Y ^          | INVX2    | 0.012 | 0.025 |   1.137 |    0.233 | 
     | FE_RC_20147_0                                     | A ^ -> Y v          | INVX4    | 0.008 | 0.026 |   1.162 |    0.259 | 
     | FE_RC_20146_0                                     | B v -> Y ^          | NAND3X1  | 0.049 | 0.039 |   1.202 |    0.298 | 
     | FE_RC_20145_0                                     | A ^ -> Y ^          | OR2X2    | 0.034 | 0.054 |   1.256 |    0.353 | 
     | FE_RC_20144_0                                     | A ^ -> Y ^          | AND2X2   | 0.036 | 0.052 |   1.308 |    0.404 | 
     | FE_OCP_RBC8994_FE_OFN3535_FE_RN_110_0             | A ^ -> Y v          | INVX8    | 0.037 | 0.030 |   1.338 |    0.434 | 
     | FE_OCPC9351_FE_OCP_RBN8994_FE_OFN3535_FE_RN_110_0 | A v -> Y v          | BUFX2    | 0.021 | 0.052 |   1.390 |    0.486 | 
     | FE_OCP_RBC8174_FE_OFN3535_FE_RN_110_0             | A v -> Y v          | BUFX2    | 0.019 | 0.047 |   1.437 |    0.534 | 
     | FE_RC_14647_0                                     | B v -> Y v          | AND2X2   | 0.066 | 0.082 |   1.519 |    0.615 | 
     | FE_RC_12567_0                                     | A v -> Y v          | BUFX2    | 0.017 | 0.053 |   1.572 |    0.669 | 
     | FE_RC_11011_0                                     | B v -> Y ^          | AOI22X1  | 0.063 | 0.053 |   1.625 |    0.722 | 
     | FE_OCPUNCOC5643_n1717                             | A ^ -> Y ^          | BUFX2    | 0.055 | 0.066 |   1.691 |    0.787 | 
     | \link_addr_2_fifo/data_mem_reg[0][14]             | D ^                 | DFFPOSX1 | 0.055 | 0.001 |   1.692 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.903 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.903 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.903 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.903 | 
     | FECTS_clks_clk___L4_I27               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.903 | 
     | \link_addr_2_fifo/data_mem_reg[0][14] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.903 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][19] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][19] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [4]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.604
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.846
- Arrival Time                  1.746
= Slack Time                   -0.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                       |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                | \rdata_ch.RDATA [4] v |          | 0.060 |       |   0.642 |   -0.257 | 
     | FE_OFC3147_rdata_ch_RDATA_4_                   | A v -> Y v            | BUFX4    | 0.132 | 0.089 |   0.731 |   -0.169 | 
     | FE_OCPC7779_FE_OFN3147_rdata_ch_RDATA_4_       | A v -> Y v            | BUFX4    | 0.061 | 0.109 |   0.840 |   -0.060 | 
     | U4360                                          | A v -> Y ^            | MUX2X1   | 0.062 | 0.065 |   0.905 |    0.005 | 
     | FE_RC_15917_0                                  | A ^ -> Y v            | INVX4    | 0.036 | 0.034 |   0.939 |    0.039 | 
     | FE_RC_20313_0                                  | A v -> Y v            | AND2X2   | 0.008 | 0.045 |   0.984 |    0.084 | 
     | FE_RC_20311_0                                  | A v -> Y ^            | NAND2X1  | 0.039 | 0.030 |   1.013 |    0.113 | 
     | FE_RC_20310_0                                  | B ^ -> Y ^            | OR2X2    | 0.016 | 0.050 |   1.063 |    0.163 | 
     | FE_OCPUNCOC9113_FE_RN_5836_0                   | A ^ -> Y ^            | BUFX2    | 0.041 | 0.056 |   1.118 |    0.218 | 
     | FE_RC_19364_0                                  | B ^ -> Y v            | NOR3X1   | 0.028 | 0.036 |   1.154 |    0.254 | 
     | FE_RC_16205_0                                  | B v -> Y ^            | NAND2X1  | 0.051 | 0.030 |   1.184 |    0.285 | 
     | FE_OCP_RBC7952_n3439                           | A ^ -> Y ^            | BUFX4    | 0.117 | 0.076 |   1.260 |    0.360 | 
     | FE_RC_16269_0                                  | B ^ -> Y ^            | OR2X2    | 0.030 | 0.082 |   1.342 |    0.443 | 
     | FE_RC_17548_0                                  | B ^ -> Y v            | NAND3X1  | 0.023 | 0.023 |   1.366 |    0.466 | 
     | FE_OCPUNCOC8309_FE_OCP_RBN2552_FE_OFN151_n3958 | A v -> Y v            | BUFX4    | 0.007 | 0.050 |   1.416 |    0.516 | 
     | FE_OCP_RBC7971_FE_OFN151_n3958                 | A v -> Y ^            | INVX8    | 0.070 | 0.028 |   1.444 |    0.544 | 
     | FE_OCP_RBC7980_FE_OFN151_n3958                 | A ^ -> Y v            | INVX2    | 0.060 | 0.072 |   1.516 |    0.617 | 
     | FE_OCP_RBC7981_FE_OFN151_n3958                 | A v -> Y v            | BUFX2    | 0.093 | 0.099 |   1.616 |    0.716 | 
     | FE_RC_16882_0                                  | B v -> Y ^            | NAND2X1  | 0.045 | 0.059 |   1.675 |    0.775 | 
     | FE_RC_16880_0                                  | A ^ -> Y ^            | AND2X2   | 0.062 | 0.069 |   1.744 |    0.844 | 
     | \link_addr_1_fifo/data_mem_reg[0][19]          | D ^                   | DFFPOSX1 | 0.062 | 0.002 |   1.746 |    0.846 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.900 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.900 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.900 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.900 | 
     | FECTS_clks_clk___L4_I30               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.900 | 
     | \link_addr_1_fifo/data_mem_reg[0][19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.900 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][6] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [16]                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.489
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.961
- Arrival Time                  1.850
= Slack Time                   -0.889
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.082
     = Beginpoint Arrival Time            0.682
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RDATA [16] ^ |          | 0.109 |       |   0.682 |   -0.206 | 
     | FE_OCP_RBC8061_rdata_ch_RDATA_16_                  | A ^ -> Y v             | INVX8    | 0.085 | 0.047 |   0.729 |   -0.159 | 
     | FE_OCPC8403_FE_OCP_RBN8061_rdata_ch_RDATA_16_      | A v -> Y v             | BUFX2    | 0.041 | 0.110 |   0.839 |   -0.050 | 
     | FE_RC_20418_0                                      | B v -> Y ^             | XOR2X1   | 0.052 | 0.059 |   0.898 |    0.009 | 
     | FE_RC_18537_0                                      | A ^ -> Y v             | NAND2X1  | 0.250 | 0.022 |   0.920 |    0.031 | 
     | FE_OCPUNCOC7317_FE_OCP_RBN1400_n3574               | A v -> Y v             | BUFX2    | 0.098 | 0.098 |   1.017 |    0.129 | 
     | FE_RC_20545_0                                      | C v -> Y ^             | NOR3X1   | 0.098 | 0.077 |   1.094 |    0.205 | 
     | FE_RC_20504_0                                      | B ^ -> Y ^             | AND2X2   | 0.015 | 0.038 |   1.132 |    0.243 | 
     | FE_RC_20503_0                                      | B ^ -> Y ^             | AND2X2   | 0.010 | 0.033 |   1.165 |    0.276 | 
     | FE_RC_20501_0                                      | A ^ -> Y ^             | AND2X2   | 0.032 | 0.047 |   1.212 |    0.323 | 
     | FE_OCP_RBC9417_FE_RN_12908_0                       | A ^ -> Y v             | INVX8    | 0.021 | 0.030 |   1.241 |    0.353 | 
     | FE_RC_13346_0                                      | B v -> Y ^             | OAI21X1  | 0.050 | 0.055 |   1.296 |    0.408 | 
     | FE_OCP_RBC9430_FE_RN_4160_0                        | A ^ -> Y ^             | BUFX4    | 0.022 | 0.028 |   1.324 |    0.436 | 
     | FE_OCP_RBC9442_FE_RN_4160_0                        | A ^ -> Y v             | INVX8    | 0.041 | 0.030 |   1.354 |    0.466 | 
     | FE_OCP_RBC9452_FE_RN_4160_0                        | A v -> Y v             | BUFX4    | 0.020 | 0.063 |   1.418 |    0.529 | 
     | FE_OCP_RBC9449_FE_RN_4160_0                        | A v -> Y v             | BUFX2    | 0.018 | 0.047 |   1.464 |    0.576 | 
     | FE_RC_13173_0                                      | B v -> Y v             | AND2X2   | 0.014 | 0.049 |   1.514 |    0.625 | 
     | FE_OCP_RBC8708_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A v -> Y ^             | INVX8    | 0.056 | 0.027 |   1.541 |    0.652 | 
     | FE_OCPUNCOC9040_FE_OCP_RBN8708_FE_OCPN2326_FE_OCP_ | A ^ -> Y ^             | BUFX2    | 0.034 | 0.063 |   1.604 |    0.716 | 
     | RBN1695_n3994                                      |                        |          |       |       |         |          | 
     | FE_OCP_RBC8713_FE_OCPN2326_FE_OCP_RBN1695_n3994    | A ^ -> Y v             | INVX8    | 0.022 | 0.030 |   1.635 |    0.746 | 
     | FE_OCPC8881_FE_OCP_RBN8713_FE_OCPN2326_FE_OCP_RBN1 | A v -> Y v             | BUFX2    | 0.038 | 0.066 |   1.700 |    0.812 | 
     | 695_n3994                                          |                        |          |       |       |         |          | 
     | FE_OCPC7475_FE_OCP_RBN839_n3994                    | A v -> Y v             | BUFX2    | 0.015 | 0.047 |   1.747 |    0.858 | 
     | FE_OCPC4294_FE_OCP_RBN839_n3994                    | A v -> Y v             | BUFX2    | 0.019 | 0.046 |   1.793 |    0.904 | 
     | FE_RC_1417_0                                       | C v -> Y ^             | AOI22X1  | 0.076 | 0.057 |   1.849 |    0.961 | 
     | \link_addr_2_fifo/data_mem_reg[0][6]               | D ^                    | DFFPOSX1 | 0.076 | 0.000 |   1.850 |    0.961 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.889 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.889 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.889 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.889 | 
     | FECTS_clks_clk___L4_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.889 | 
     | \link_addr_2_fifo/data_mem_reg[0][6] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.889 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][12] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [27]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.208
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.242
- Arrival Time                  2.130
= Slack Time                   -0.888
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.067
     = Beginpoint Arrival Time            0.667
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |          |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                       | \rdata_ch.RDATA [27] ^ |          | 0.086 |       |   0.667 |   -0.222 | 
     | FE_OCP_RBC8077_rdata_ch_RDATA_27_     | A ^ -> Y ^             | BUFX4    | 0.166 | 0.095 |   0.761 |   -0.127 | 
     | FE_OCP_RBC8089_rdata_ch_RDATA_27_     | A ^ -> Y v             | INVX8    | 0.072 | 0.059 |   0.821 |   -0.068 | 
     | U4518                                 | B v -> Y ^             | MUX2X1   | 0.062 | 0.075 |   0.895 |    0.007 | 
     | FE_RC_10167_0                         | A ^ -> Y v             | INVX4    | 0.028 | 0.026 |   0.921 |    0.033 | 
     | FE_RC_20451_0                         | A v -> Y ^             | NAND3X1  | 0.054 | 0.054 |   0.975 |    0.086 | 
     | FE_RC_16610_0                         | B ^ -> Y v             | NOR3X1   | 0.040 | 0.045 |   1.020 |    0.132 | 
     | FE_RC_41_0                            | B v -> Y ^             | NAND2X1  | 0.049 | 0.033 |   1.053 |    0.165 | 
     | FE_RC_17699_0                         | C ^ -> Y v             | NOR3X1   | 0.055 | 0.049 |   1.102 |    0.214 | 
     | FE_OCP_RBC8110_n3572                  | A v -> Y ^             | INVX8    | 0.060 | 0.044 |   1.146 |    0.257 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^             | BUFX2    | 0.041 | 0.056 |   1.202 |    0.314 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v             | INVX1    | 0.050 | 0.052 |   1.254 |    0.366 | 
     | FE_RC_13841_0                         | A v -> Y ^             | NAND3X1  | 0.052 | 0.059 |   1.314 |    0.425 | 
     | FE_RC_13845_0                         | C ^ -> Y v             | NOR3X1   | 0.040 | 0.040 |   1.354 |    0.465 | 
     | FE_OFC3508_n4862                      | A v -> Y v             | BUFX4    | 0.099 | 0.077 |   1.430 |    0.542 | 
     | FE_RC_7436_0                          | A v -> Y ^             | NOR2X1   | 0.041 | 0.082 |   1.512 |    0.624 | 
     | FE_OCP_DRV_C9266_n3307                | A ^ -> Y ^             | BUFX2    | 0.018 | 0.041 |   1.553 |    0.665 | 
     | FE_OCPUNCOC7248_n3307                 | A ^ -> Y ^             | BUFX4    | 0.038 | 0.041 |   1.594 |    0.706 | 
     | FE_RC_19902_0                         | A ^ -> Y ^             | AND2X2   | 0.032 | 0.050 |   1.644 |    0.756 | 
     | FE_RC_19903_0                         | A ^ -> Y v             | INVX8    | 0.016 | 0.026 |   1.670 |    0.781 | 
     | FE_OCPC7824_FE_OFN150_n3982           | A v -> Y v             | BUFX2    | 0.038 | 0.061 |   1.730 |    0.842 | 
     | FE_OCPC7825_FE_OFN150_n3982           | A v -> Y v             | BUFX4    | 0.034 | 0.065 |   1.796 |    0.907 | 
     | FE_OCPC9174_FE_OFN150_n3982           | A v -> Y v             | BUFX2    | 0.045 | 0.069 |   1.865 |    0.976 | 
     | FE_OCPC7463_FE_OFN150_n3982           | A v -> Y v             | BUFX2    | 0.036 | 0.064 |   1.929 |    1.041 | 
     | FE_OCPC7466_FE_OFN150_n3982           | A v -> Y v             | BUFX2    | 0.023 | 0.052 |   1.981 |    1.093 | 
     | U4854                                 | S v -> Y ^             | MUX2X1   | 0.045 | 0.046 |   2.027 |    1.139 | 
     | FE_RC_15925_0                         | A ^ -> Y ^             | BUFX2    | 0.110 | 0.098 |   2.125 |    1.237 | 
     | \link_addr_2_fifo/data_mem_reg[1][12] | D ^                    | DFFPOSX1 | 0.110 | 0.005 |   2.130 |    1.242 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.888 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.888 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.888 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.888 | 
     | FECTS_clks_clk___L4_I12               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.888 | 
     | \link_addr_2_fifo/data_mem_reg[1][12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.888 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][29] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [19]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.430
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.020
- Arrival Time                  1.908
= Slack Time                   -0.888
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                        |          |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                               | \rdata_ch.RDATA [19] ^ |          | 0.079 |       |   0.663 |   -0.226 | 
     | FE_OCP_RBC8668_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.090 | 0.065 |   0.727 |   -0.161 | 
     | FE_OCP_RBC8667_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.055 | 0.059 |   0.786 |   -0.102 | 
     | FE_OCPC8632_FE_OCP_RBN7914_rdata_ch_RDATA_19_ | A ^ -> Y ^             | BUFX2    | 0.039 | 0.055 |   0.842 |   -0.047 | 
     | U4580                                         | B ^ -> Y v             | MUX2X1   | 0.021 | 0.033 |   0.874 |   -0.014 | 
     | FE_OCPC7386_n3613                             | A v -> Y v             | BUFX4    | 0.012 | 0.053 |   0.927 |    0.038 | 
     | FE_RC_18574_0                                 | C v -> Y ^             | OAI21X1  | 0.054 | 0.029 |   0.956 |    0.068 | 
     | FE_RC_18573_0                                 | C ^ -> Y v             | AOI21X1  | 0.252 | 0.026 |   0.982 |    0.094 | 
     | FE_OCPUNCOC7701_n3617                         | A v -> Y v             | BUFX2    | 0.090 | 0.086 |   1.068 |    0.180 | 
     | FE_OFC6812_n3617                              | A v -> Y ^             | INVX4    | 0.042 | 0.040 |   1.109 |    0.220 | 
     | FE_OFC6813_n3617                              | A ^ -> Y v             | INVX8    | 0.046 | 0.032 |   1.140 |    0.252 | 
     | FE_RC_19026_0                                 | C v -> Y ^             | NAND3X1  | 0.057 | 0.067 |   1.208 |    0.320 | 
     | FE_OCPUNCOC7703_n3618                         | A ^ -> Y ^             | BUFX4    | 0.023 | 0.028 |   1.236 |    0.348 | 
     | FE_RC_16768_0                                 | C ^ -> Y v             | NOR3X1   | 0.035 | 0.029 |   1.265 |    0.377 | 
     | FE_RC_16646_0                                 | C v -> Y ^             | NAND3X1  | 0.060 | 0.052 |   1.316 |    0.428 | 
     | FE_OFC6909_n3635                              | A ^ -> Y ^             | BUFX4    | 0.046 | 0.043 |   1.360 |    0.471 | 
     | FE_RC_19039_0                                 | A ^ -> Y ^             | OR2X2    | 0.032 | 0.058 |   1.418 |    0.529 | 
     | FE_OFC6937_n4779                              | A ^ -> Y v             | INVX8    | 0.037 | 0.030 |   1.447 |    0.559 | 
     | FE_OFC3524_n4779                              | A v -> Y ^             | INVX8    | 0.033 | 0.042 |   1.489 |    0.601 | 
     | FE_OFC3525_n4779                              | A ^ -> Y v             | INVX8    | 0.021 | 0.034 |   1.523 |    0.635 | 
     | FE_RC_7784_0                                  | A v -> Y ^             | INVX2    | 0.006 | 0.024 |   1.547 |    0.659 | 
     | FE_RC_9177_0                                  | B ^ -> Y v             | NAND2X1  | 0.041 | 0.027 |   1.574 |    0.686 | 
     | FE_RC_7548_0                                  | A v -> Y v             | OR2X2    | 0.048 | 0.075 |   1.649 |    0.761 | 
     | FE_OCPC4276_FE_OCP_RBN2215_n3979              | A v -> Y v             | BUFX4    | 0.028 | 0.064 |   1.713 |    0.825 | 
     | FE_OCP_RBC2220_n3979                          | A v -> Y ^             | INVX8    | 0.031 | 0.035 |   1.748 |    0.860 | 
     | FE_OCPC7842_FE_OCP_RBN2220_n3979              | A ^ -> Y ^             | BUFX4    | 0.044 | 0.047 |   1.795 |    0.907 | 
     | FE_OCPC7511_FE_OCP_RBN2220_n3979              | A ^ -> Y ^             | BUFX2    | 0.018 | 0.042 |   1.837 |    0.948 | 
     | U5196                                         | S ^ -> Y ^             | MUX2X1   | 0.083 | 0.071 |   1.907 |    1.019 | 
     | \link_addr_0_fifo/data_mem_reg[0][29]         | D ^                    | DFFPOSX1 | 0.083 | 0.000 |   1.908 |    1.020 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.888 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.888 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.888 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.888 | 
     | FECTS_clks_clk___L4_I1                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.888 | 
     | \link_addr_0_fifo/data_mem_reg[0][29] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.888 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][11] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [27]                     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.582
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.868
- Arrival Time                  1.756
= Slack Time                   -0.887
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |          |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                       | \rdata_ch.RDATA [27] v |          | 0.060 |       |   0.642 |   -0.245 | 
     | FE_OCP_RBC8077_rdata_ch_RDATA_27_     | A v -> Y v             | BUFX4    | 0.156 | 0.093 |   0.735 |   -0.152 | 
     | FE_OCP_RBC8089_rdata_ch_RDATA_27_     | A v -> Y ^             | INVX8    | 0.083 | 0.107 |   0.842 |   -0.045 | 
     | U4518                                 | B ^ -> Y v             | MUX2X1   | 0.027 | 0.044 |   0.886 |   -0.001 | 
     | FE_RC_10167_0                         | A v -> Y ^             | INVX4    | 0.015 | 0.024 |   0.911 |    0.023 | 
     | FE_RC_20451_0                         | A ^ -> Y v             | NAND3X1  | 0.024 | 0.025 |   0.936 |    0.048 | 
     | FE_RC_16610_0                         | B v -> Y ^             | NOR3X1   | 0.069 | 0.055 |   0.990 |    0.103 | 
     | FE_RC_41_0                            | B ^ -> Y v             | NAND2X1  | 0.250 | 0.034 |   1.025 |    0.137 | 
     | FE_RC_17699_0                         | C v -> Y ^             | NOR3X1   | 0.090 | 0.107 |   1.131 |    0.244 | 
     | FE_OCP_RBC8110_n3572                  | A ^ -> Y v             | INVX8    | 0.056 | 0.035 |   1.167 |    0.279 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A v -> Y v             | BUFX2    | 0.027 | 0.056 |   1.223 |    0.335 | 
     | FE_OCP_RBC8111_n3572                  | A v -> Y ^             | INVX1    | 0.047 | 0.051 |   1.273 |    0.386 | 
     | FE_RC_13841_0                         | A ^ -> Y v             | NAND3X1  | 0.023 | 0.029 |   1.302 |    0.415 | 
     | FE_RC_13845_0                         | C v -> Y ^             | NOR3X1   | 0.071 | 0.042 |   1.344 |    0.457 | 
     | FE_OFC3508_n4862                      | A ^ -> Y ^             | BUFX4    | 0.116 | 0.074 |   1.418 |    0.530 | 
     | FE_RC_19585_0                         | A ^ -> Y ^             | OR2X1    | 0.031 | 0.066 |   1.484 |    0.596 | 
     | FE_RC_19584_0                         | A ^ -> Y ^             | OR2X2    | 0.088 | 0.091 |   1.575 |    0.687 | 
     | FE_OCPC8876_FE_OFN149_n3982           | A ^ -> Y ^             | BUFX2    | 0.033 | 0.051 |   1.626 |    0.739 | 
     | FE_OCPC7434_FE_OFN149_n3982           | A ^ -> Y ^             | BUFX2    | 0.056 | 0.066 |   1.692 |    0.805 | 
     | U4825                                 | S ^ -> Y ^             | MUX2X1   | 0.065 | 0.064 |   1.756 |    0.868 | 
     | \link_addr_2_fifo/data_mem_reg[1][11] | D ^                    | DFFPOSX1 | 0.065 | 0.000 |   1.756 |    0.868 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.887 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.887 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.887 | 
     | FECTS_clks_clk___L3_I4                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.887 | 
     | FECTS_clks_clk___L4_I18               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.887 | 
     | \link_addr_2_fifo/data_mem_reg[1][11] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.887 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[1][10] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[1][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [27]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.232
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.218
- Arrival Time                  2.102
= Slack Time                   -0.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.067
     = Beginpoint Arrival Time            0.667
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                        |          |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                       | \rdata_ch.RDATA [27] ^ |          | 0.086 |       |   0.667 |   -0.218 | 
     | FE_OCP_RBC8077_rdata_ch_RDATA_27_     | A ^ -> Y ^             | BUFX4    | 0.166 | 0.095 |   0.761 |   -0.123 | 
     | FE_OCP_RBC8089_rdata_ch_RDATA_27_     | A ^ -> Y v             | INVX8    | 0.072 | 0.059 |   0.821 |   -0.064 | 
     | U4518                                 | B v -> Y ^             | MUX2X1   | 0.062 | 0.075 |   0.895 |    0.011 | 
     | FE_RC_10167_0                         | A ^ -> Y v             | INVX4    | 0.028 | 0.026 |   0.921 |    0.037 | 
     | FE_RC_20451_0                         | A v -> Y ^             | NAND3X1  | 0.054 | 0.054 |   0.975 |    0.090 | 
     | FE_RC_16610_0                         | B ^ -> Y v             | NOR3X1   | 0.040 | 0.045 |   1.020 |    0.135 | 
     | FE_RC_41_0                            | B v -> Y ^             | NAND2X1  | 0.049 | 0.033 |   1.053 |    0.168 | 
     | FE_RC_17699_0                         | C ^ -> Y v             | NOR3X1   | 0.055 | 0.049 |   1.102 |    0.217 | 
     | FE_OCP_RBC8110_n3572                  | A v -> Y ^             | INVX8    | 0.060 | 0.044 |   1.146 |    0.261 | 
     | FE_OCPC9169_FE_OCP_RBN8110_n3572      | A ^ -> Y ^             | BUFX2    | 0.041 | 0.056 |   1.202 |    0.318 | 
     | FE_OCP_RBC8111_n3572                  | A ^ -> Y v             | INVX1    | 0.050 | 0.052 |   1.254 |    0.370 | 
     | FE_RC_13841_0                         | A v -> Y ^             | NAND3X1  | 0.052 | 0.059 |   1.314 |    0.429 | 
     | FE_RC_13845_0                         | C ^ -> Y v             | NOR3X1   | 0.040 | 0.040 |   1.354 |    0.469 | 
     | FE_OFC3508_n4862                      | A v -> Y v             | BUFX4    | 0.099 | 0.077 |   1.430 |    0.546 | 
     | FE_RC_7436_0                          | A v -> Y ^             | NOR2X1   | 0.041 | 0.082 |   1.512 |    0.628 | 
     | FE_OCP_DRV_C9266_n3307                | A ^ -> Y ^             | BUFX2    | 0.018 | 0.041 |   1.553 |    0.669 | 
     | FE_OCPUNCOC7248_n3307                 | A ^ -> Y ^             | BUFX4    | 0.038 | 0.041 |   1.594 |    0.710 | 
     | FE_RC_19902_0                         | A ^ -> Y ^             | AND2X2   | 0.032 | 0.050 |   1.644 |    0.759 | 
     | FE_RC_19903_0                         | A ^ -> Y v             | INVX8    | 0.016 | 0.026 |   1.670 |    0.785 | 
     | FE_OCPC7824_FE_OFN150_n3982           | A v -> Y v             | BUFX2    | 0.038 | 0.061 |   1.730 |    0.846 | 
     | FE_OCPC7825_FE_OFN150_n3982           | A v -> Y v             | BUFX4    | 0.034 | 0.065 |   1.796 |    0.911 | 
     | FE_OCPC9174_FE_OFN150_n3982           | A v -> Y v             | BUFX2    | 0.045 | 0.069 |   1.865 |    0.980 | 
     | FE_OCPC9175_FE_OFN150_n3982           | A v -> Y v             | BUFX2    | 0.018 | 0.050 |   1.915 |    1.030 | 
     | FE_OCPC5079_FE_OFN150_n3982           | A v -> Y v             | BUFX2    | 0.013 | 0.042 |   1.956 |    1.072 | 
     | U4814                                 | S v -> Y ^             | MUX2X1   | 0.046 | 0.045 |   2.001 |    1.116 | 
     | FE_RC_15926_0                         | A ^ -> Y ^             | BUFX2    | 0.107 | 0.095 |   2.096 |    1.212 | 
     | \link_addr_2_fifo/data_mem_reg[1][10] | D ^                    | DFFPOSX1 | 0.107 | 0.006 |   2.102 |    1.218 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.885 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.885 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.885 | 
     | FECTS_clks_clk___L3_I2                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.885 | 
     | FECTS_clks_clk___L4_I12               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.885 | 
     | \link_addr_2_fifo/data_mem_reg[1][10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.885 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \link_addr_2_fifo/data_mem_reg[0][31] /
CLK 
Endpoint:   \link_addr_2_fifo/data_mem_reg[0][31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [2]                      (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.590
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.860
- Arrival Time                  1.742
= Slack Time                   -0.882
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.065
     = Beginpoint Arrival Time            0.665
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |          |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                          | \rdata_ch.RDATA [2] ^ |          | 0.083 |       |   0.665 |   -0.217 | 
     | FE_OCPUNCOC8361_rdata_ch_RDATA_2_        | A ^ -> Y ^            | BUFX4    | 0.021 | 0.025 |   0.691 |   -0.192 | 
     | FE_OCPC7382_FE_OFN6619_rdata_ch_RDATA_2_ | A ^ -> Y ^            | BUFX4    | 0.133 | 0.086 |   0.777 |   -0.105 | 
     | FE_RC_5015_0                             | B ^ -> Y ^            | OR2X1    | 0.036 | 0.085 |   0.862 |   -0.020 | 
     | FE_RC_20049_0                            | A ^ -> Y v            | AOI21X1  | 0.027 | 0.029 |   0.892 |    0.009 | 
     | FE_RC_14277_0                            | A v -> Y ^            | NAND3X1  | 0.053 | 0.053 |   0.944 |    0.062 | 
     | FE_RC_13342_0                            | C ^ -> Y v            | NOR3X1   | 0.037 | 0.038 |   0.982 |    0.099 | 
     | FE_OCP_RBC9409_n3550                     | A v -> Y v            | BUFX4    | 0.033 | 0.063 |   1.045 |    0.162 | 
     | FE_RC_20504_0                            | A v -> Y v            | AND2X2   | 0.011 | 0.045 |   1.089 |    0.207 | 
     | FE_RC_20503_0                            | B v -> Y v            | AND2X2   | 0.013 | 0.038 |   1.128 |    0.245 | 
     | FE_RC_20501_0                            | A v -> Y v            | AND2X2   | 0.022 | 0.043 |   1.171 |    0.288 | 
     | FE_OCP_RBC9417_FE_RN_12908_0             | A v -> Y ^            | INVX8    | 0.022 | 0.029 |   1.199 |    0.317 | 
     | FE_RC_13346_0                            | B ^ -> Y v            | OAI21X1  | 0.015 | 0.027 |   1.226 |    0.344 | 
     | FE_OCP_RBC9430_FE_RN_4160_0              | A v -> Y v            | BUFX4    | 0.002 | 0.047 |   1.274 |    0.391 | 
     | FE_OCP_RBC9442_FE_RN_4160_0              | A v -> Y ^            | INVX8    | 0.047 | 0.023 |   1.296 |    0.414 | 
     | FE_OCP_RBC9452_FE_RN_4160_0              | A ^ -> Y ^            | BUFX4    | 0.032 | 0.041 |   1.337 |    0.455 | 
     | FE_OCP_RBC9451_FE_RN_4160_0              | A ^ -> Y ^            | BUFX4    | 0.030 | 0.036 |   1.373 |    0.490 | 
     | FE_RC_14508_0                            | B ^ -> Y v            | NAND2X1  | 0.250 | 0.027 |   1.400 |    0.518 | 
     | FE_OCPC5942_FE_RN_9241_0                 | A v -> Y v            | BUFX4    | 0.127 | 0.110 |   1.510 |    0.628 | 
     | FE_RC_15200_0                            | A v -> Y ^            | INVX8    | 0.075 | 0.065 |   1.575 |    0.692 | 
     | FE_OCPC8878_FE_OCP_RBN4430_n3994         | A ^ -> Y ^            | BUFX2    | 0.045 | 0.060 |   1.634 |    0.752 | 
     | FE_RC_20251_0                            | A ^ -> Y v            | INVX8    | 0.041 | 0.030 |   1.664 |    0.782 | 
     | FE_RC_3740_0                             | A v -> Y ^            | AOI21X1  | 0.064 | 0.077 |   1.742 |    0.859 | 
     | \link_addr_2_fifo/data_mem_reg[0][31]    | D ^                   | DFFPOSX1 | 0.064 | 0.000 |   1.742 |    0.860 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.882 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.882 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.882 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.882 | 
     | FECTS_clks_clk___L4_I14               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.882 | 
     | \link_addr_2_fifo/data_mem_reg[0][31] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.882 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][13] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [19]                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.307
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.143
- Arrival Time                  2.016
= Slack Time                   -0.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RDATA [19] ^ |          | 0.079 |       |   0.663 |   -0.211 | 
     | FE_OCP_RBC8668_rdata_ch_RDATA_19_                  | A ^ -> Y ^             | BUFX4    | 0.090 | 0.065 |   0.727 |   -0.146 | 
     | FE_OCP_RBC8667_rdata_ch_RDATA_19_                  | A ^ -> Y ^             | BUFX4    | 0.055 | 0.059 |   0.786 |   -0.087 | 
     | FE_OCPC8632_FE_OCP_RBN7914_rdata_ch_RDATA_19_      | A ^ -> Y ^             | BUFX2    | 0.039 | 0.055 |   0.842 |   -0.032 | 
     | U4580                                              | B ^ -> Y v             | MUX2X1   | 0.021 | 0.033 |   0.874 |    0.000 | 
     | FE_OCPC7386_n3613                                  | A v -> Y v             | BUFX4    | 0.012 | 0.053 |   0.927 |    0.053 | 
     | FE_RC_18574_0                                      | C v -> Y ^             | OAI21X1  | 0.054 | 0.029 |   0.956 |    0.082 | 
     | FE_RC_18573_0                                      | C ^ -> Y v             | AOI21X1  | 0.252 | 0.026 |   0.982 |    0.109 | 
     | FE_OCPUNCOC7701_n3617                              | A v -> Y v             | BUFX2    | 0.090 | 0.086 |   1.068 |    0.194 | 
     | FE_OFC6812_n3617                                   | A v -> Y ^             | INVX4    | 0.042 | 0.040 |   1.109 |    0.235 | 
     | FE_OFC6813_n3617                                   | A ^ -> Y v             | INVX8    | 0.046 | 0.032 |   1.140 |    0.267 | 
     | FE_RC_19026_0                                      | C v -> Y ^             | NAND3X1  | 0.057 | 0.067 |   1.208 |    0.334 | 
     | FE_OCPUNCOC7703_n3618                              | A ^ -> Y ^             | BUFX4    | 0.023 | 0.028 |   1.236 |    0.362 | 
     | FE_RC_16768_0                                      | C ^ -> Y v             | NOR3X1   | 0.035 | 0.029 |   1.265 |    0.391 | 
     | FE_RC_16646_0                                      | C v -> Y ^             | NAND3X1  | 0.060 | 0.052 |   1.316 |    0.443 | 
     | FE_OFC6909_n3635                                   | A ^ -> Y ^             | BUFX4    | 0.046 | 0.043 |   1.360 |    0.486 | 
     | FE_RC_19039_0                                      | A ^ -> Y ^             | OR2X2    | 0.032 | 0.058 |   1.418 |    0.544 | 
     | FE_OFC6937_n4779                                   | A ^ -> Y v             | INVX8    | 0.037 | 0.030 |   1.447 |    0.573 | 
     | FE_OFC3524_n4779                                   | A v -> Y ^             | INVX8    | 0.033 | 0.042 |   1.489 |    0.615 | 
     | FE_OFC3525_n4779                                   | A ^ -> Y v             | INVX8    | 0.021 | 0.034 |   1.523 |    0.649 | 
     | FE_RC_7784_0                                       | A v -> Y ^             | INVX2    | 0.006 | 0.024 |   1.547 |    0.674 | 
     | FE_RC_9177_0                                       | B ^ -> Y v             | NAND2X1  | 0.041 | 0.027 |   1.574 |    0.701 | 
     | FE_RC_7548_0                                       | A v -> Y v             | OR2X2    | 0.048 | 0.075 |   1.649 |    0.775 | 
     | FE_OFC143_n3995                                    | A v -> Y ^             | INVX8    | 0.058 | 0.043 |   1.692 |    0.818 | 
     | FE_OFC4001_FE_OCPN2135_FE_OFN143_n3995             | A ^ -> Y v             | INVX8    | 0.027 | 0.035 |   1.727 |    0.853 | 
     | FE_OFC4002_FE_OCPN2135_FE_OFN143_n3995             | A v -> Y ^             | INVX8    | 0.027 | 0.032 |   1.759 |    0.885 | 
     | FE_OCPC8889_FE_OFN4002_FE_OCPN2135_FE_OFN143_n3995 | A ^ -> Y ^             | BUFX4    | 0.140 | 0.089 |   1.847 |    0.974 | 
     | FE_OCPC4336_FE_OFN4002_FE_OCPN2135_FE_OFN143_n3995 | A ^ -> Y ^             | BUFX2    | 0.036 | 0.084 |   1.932 |    1.058 | 
     | U4876                                              | S ^ -> Y ^             | MUX2X1   | 0.098 | 0.084 |   2.016 |    1.142 | 
     | \link_addr_0_fifo/data_mem_reg[0][13]              | D ^                    | DFFPOSX1 | 0.098 | 0.001 |   2.016 |    1.143 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.874 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.874 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.874 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.874 | 
     | FECTS_clks_clk___L4_I1                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.874 | 
     | \link_addr_0_fifo/data_mem_reg[0][13] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.874 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[1][27] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[1][27] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RID [3]                        (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.386
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.064
- Arrival Time                  1.938
= Slack Time                   -0.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.119
     = Beginpoint Arrival Time            0.719
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+----------+-------+-------+---------+----------| 
     |                                                    | \rdata_ch.RID [3] ^ |          | 0.166 |       |   0.719 |   -0.154 | 
     | FE_RC_9039_0                                       | A ^ -> Y v          | NOR2X1   | 0.012 | 0.065 |   0.784 |   -0.089 | 
     | FE_OCPUNCOC7246_n2027                              | A v -> Y v          | BUFX2    | 0.022 | 0.048 |   0.832 |   -0.041 | 
     | FE_RC_16113_0                                      | B v -> Y ^          | NAND2X1  | 0.069 | 0.040 |   0.873 |   -0.001 | 
     | FE_OCPC326_n3389                                   | A ^ -> Y ^          | BUFX4    | 0.146 | 0.087 |   0.960 |    0.086 | 
     | FE_RC_18670_0                                      | A ^ -> Y v          | INVX1    | 0.027 | 0.101 |   1.061 |    0.187 | 
     | FE_RC_18669_0                                      | A v -> Y v          | AND2X2   | 0.008 | 0.043 |   1.104 |    0.230 | 
     | FE_OFC6854_n3390                                   | A v -> Y ^          | INVX4    | 0.004 | 0.018 |   1.122 |    0.248 | 
     | FE_OCP_RBC8951_FE_OFN6854_n3390                    | A ^ -> Y v          | INVX8    | 0.038 | 0.027 |   1.149 |    0.276 | 
     | FE_OCP_RBC8952_FE_OFN6854_n3390                    | A v -> Y ^          | INVX8    | 0.034 | 0.047 |   1.196 |    0.323 | 
     | FE_OCP_RBC8953_FE_OFN6854_n3390                    | A ^ -> Y v          | INVX1    | 0.048 | 0.049 |   1.245 |    0.371 | 
     | FE_OCP_RBC8955_FE_OFN6854_n3390                    | A v -> Y ^          | INVX2    | 0.058 | 0.054 |   1.299 |    0.426 | 
     | FE_OCP_RBC8533_FE_OFN6854_n3390                    | A ^ -> Y v          | INVX8    | 0.048 | 0.034 |   1.333 |    0.460 | 
     | FE_RC_8305_0                                       | A v -> Y v          | AND2X2   | 0.011 | 0.052 |   1.385 |    0.512 | 
     | FE_RC_8304_0                                       | B v -> Y ^          | NAND2X1  | 0.060 | 0.030 |   1.415 |    0.541 | 
     | FE_RC_8303_0                                       | B ^ -> Y ^          | AND2X2   | 0.075 | 0.077 |   1.492 |    0.619 | 
     | FE_RC_8045_0                                       | A ^ -> Y ^          | OR2X2    | 0.021 | 0.049 |   1.542 |    0.668 | 
     | FE_RC_20495_0                                      | B ^ -> Y ^          | OR2X2    | 0.165 | 0.098 |   1.639 |    0.766 | 
     | FE_OFC7019_FE_OCPN5511_FE_OFN3548_n2043            | A ^ -> Y v          | INVX8    | 0.065 | 0.023 |   1.663 |    0.789 | 
     | FE_OFC7021_FE_OCPN5511_FE_OFN3548_n2043            | A v -> Y ^          | INVX8    | 0.043 | 0.043 |   1.706 |    0.833 | 
     | FE_OFC3562_FE_OCP_RBN2648_FE_OFN158_n2043          | A ^ -> Y v          | INVX4    | 0.021 | 0.031 |   1.737 |    0.863 | 
     | FE_OFC3564_FE_OCP_RBN2648_FE_OFN158_n2043          | A v -> Y ^          | INVX8    | 0.020 | 0.028 |   1.764 |    0.891 | 
     | FE_RC_10074_0                                      | A ^ -> Y v          | INVX4    | 0.016 | 0.033 |   1.797 |    0.924 | 
     | FE_OFC3674_FE_OCP_RBN2651_FE_OFN158_n2043          | A v -> Y ^          | INVX8    | 0.019 | 0.027 |   1.824 |    0.950 | 
     | FE_OCPC4895_FE_OFN3674_FE_OCP_RBN2651_FE_OFN158_n2 | A ^ -> Y ^          | BUFX4    | 0.026 | 0.037 |   1.861 |    0.988 | 
     | 043                                                |                     |          |       |       |         |          | 
     | U5147                                              | S ^ -> Y ^          | MUX2X1   | 0.088 | 0.076 |   1.937 |    1.064 | 
     | \link_addr_1_fifo/data_mem_reg[1][27]              | D ^                 | DFFPOSX1 | 0.088 | 0.000 |   1.938 |    1.064 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.874 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.874 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.874 | 
     | FECTS_clks_clk___L3_I6                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.874 | 
     | FECTS_clks_clk___L4_I31               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.874 | 
     | \link_addr_1_fifo/data_mem_reg[1][27] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.874 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][4] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [19]                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.477
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.973
- Arrival Time                  1.845
= Slack Time                   -0.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                        |          |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                               | \rdata_ch.RDATA [19] ^ |          | 0.079 |       |   0.663 |   -0.210 | 
     | FE_OCP_RBC8668_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.090 | 0.065 |   0.727 |   -0.145 | 
     | FE_OCP_RBC8667_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.055 | 0.059 |   0.786 |   -0.086 | 
     | FE_OCPC8632_FE_OCP_RBN7914_rdata_ch_RDATA_19_ | A ^ -> Y ^             | BUFX2    | 0.039 | 0.055 |   0.842 |   -0.031 | 
     | U4580                                         | B ^ -> Y v             | MUX2X1   | 0.021 | 0.033 |   0.874 |    0.002 | 
     | FE_OCPC7386_n3613                             | A v -> Y v             | BUFX4    | 0.012 | 0.053 |   0.927 |    0.054 | 
     | FE_RC_18574_0                                 | C v -> Y ^             | OAI21X1  | 0.054 | 0.029 |   0.956 |    0.083 | 
     | FE_RC_18573_0                                 | C ^ -> Y v             | AOI21X1  | 0.252 | 0.026 |   0.982 |    0.110 | 
     | FE_OCPUNCOC7701_n3617                         | A v -> Y v             | BUFX2    | 0.090 | 0.086 |   1.068 |    0.196 | 
     | FE_OFC6812_n3617                              | A v -> Y ^             | INVX4    | 0.042 | 0.040 |   1.109 |    0.236 | 
     | FE_OFC6813_n3617                              | A ^ -> Y v             | INVX8    | 0.046 | 0.032 |   1.140 |    0.268 | 
     | FE_RC_19026_0                                 | C v -> Y ^             | NAND3X1  | 0.057 | 0.067 |   1.208 |    0.335 | 
     | FE_OCPUNCOC7703_n3618                         | A ^ -> Y ^             | BUFX4    | 0.023 | 0.028 |   1.236 |    0.363 | 
     | FE_RC_16768_0                                 | C ^ -> Y v             | NOR3X1   | 0.035 | 0.029 |   1.265 |    0.392 | 
     | FE_RC_16646_0                                 | C v -> Y ^             | NAND3X1  | 0.060 | 0.052 |   1.316 |    0.444 | 
     | FE_OFC6909_n3635                              | A ^ -> Y ^             | BUFX4    | 0.046 | 0.043 |   1.360 |    0.487 | 
     | FE_RC_19039_0                                 | A ^ -> Y ^             | OR2X2    | 0.032 | 0.058 |   1.418 |    0.545 | 
     | FE_OFC6937_n4779                              | A ^ -> Y v             | INVX8    | 0.037 | 0.030 |   1.447 |    0.575 | 
     | FE_OFC3524_n4779                              | A v -> Y ^             | INVX8    | 0.033 | 0.042 |   1.489 |    0.617 | 
     | FE_OFC3525_n4779                              | A ^ -> Y v             | INVX8    | 0.021 | 0.034 |   1.523 |    0.651 | 
     | FE_RC_7784_0                                  | A v -> Y ^             | INVX2    | 0.006 | 0.024 |   1.547 |    0.675 | 
     | FE_RC_9177_0                                  | B ^ -> Y v             | NAND2X1  | 0.041 | 0.027 |   1.574 |    0.702 | 
     | FE_RC_7548_0                                  | A v -> Y v             | OR2X2    | 0.048 | 0.075 |   1.649 |    0.777 | 
     | FE_OCPC4276_FE_OCP_RBN2215_n3979              | A v -> Y v             | BUFX4    | 0.028 | 0.064 |   1.713 |    0.841 | 
     | FE_OCP_RBC2217_n3979                          | A v -> Y ^             | INVX8    | 0.074 | 0.039 |   1.752 |    0.879 | 
     | U4696                                         | S ^ -> Y ^             | MUX2X1   | 0.077 | 0.093 |   1.845 |    0.972 | 
     | \link_addr_0_fifo/data_mem_reg[0][4]          | D ^                    | DFFPOSX1 | 0.077 | 0.000 |   1.845 |    0.973 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.873 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.873 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.873 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.873 | 
     | FECTS_clks_clk___L4_I30              | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.873 | 
     | \link_addr_0_fifo/data_mem_reg[0][4] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.873 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \link_addr_1_fifo/data_mem_reg[0][26] /
CLK 
Endpoint:   \link_addr_1_fifo/data_mem_reg[0][26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [4]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.524
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.926
- Arrival Time                  1.795
= Slack Time                   -0.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                       |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                            | \rdata_ch.RDATA [4] v |          | 0.060 |       |   0.642 |   -0.226 | 
     | FE_OFC3147_rdata_ch_RDATA_4_               | A v -> Y v            | BUFX4    | 0.132 | 0.089 |   0.731 |   -0.137 | 
     | FE_OCP_RBC1773_rdata_ch_RDATA_4_           | A v -> Y ^            | INVX8    | 0.068 | 0.088 |   0.819 |   -0.049 | 
     | U4360                                      | B ^ -> Y v            | MUX2X1   | 0.026 | 0.041 |   0.860 |   -0.008 | 
     | FE_RC_15917_0                              | A v -> Y ^            | INVX4    | 0.032 | 0.035 |   0.895 |    0.026 | 
     | FE_RC_20313_0                              | A ^ -> Y ^            | AND2X2   | 0.019 | 0.040 |   0.935 |    0.067 | 
     | FE_RC_20311_0                              | A ^ -> Y v            | NAND2X1  | 0.250 | 0.016 |   0.952 |    0.083 | 
     | FE_RC_20310_0                              | B v -> Y v            | OR2X2    | 0.046 | 0.070 |   1.022 |    0.153 | 
     | FE_OCPUNCOC9113_FE_RN_5836_0               | A v -> Y v            | BUFX2    | 0.027 | 0.055 |   1.077 |    0.208 | 
     | FE_RC_18990_0                              | B v -> Y ^            | NOR2X1   | 0.041 | 0.043 |   1.120 |    0.252 | 
     | FE_RC_18989_0                              | C ^ -> Y v            | NAND3X1  | 0.024 | 0.024 |   1.144 |    0.276 | 
     | FE_OCP_RBC8133_FE_RN_5841_0                | A v -> Y v            | BUFX4    | 0.091 | 0.069 |   1.213 |    0.345 | 
     | FE_RC_9000_0                               | B v -> Y v            | OR2X2    | 0.025 | 0.088 |   1.301 |    0.432 | 
     | FE_RC_8559_0                               | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.348 |    0.479 | 
     | FE_OCP_RBC9418_FE_OFN151_n3958             | A v -> Y ^            | INVX8    | 0.068 | 0.031 |   1.379 |    0.510 | 
     | FE_OCP_RBC9419_FE_OFN151_n3958             | A ^ -> Y ^            | BUFX2    | 0.089 | 0.093 |   1.472 |    0.603 | 
     | FE_OCP_RBC9426_FE_OFN151_n3958             | A ^ -> Y v            | INVX8    | 0.075 | 0.043 |   1.514 |    0.646 | 
     | FE_OCPC8436_FE_OCP_RBN8190_FE_OFN151_n3958 | A v -> Y v            | BUFX2    | 0.068 | 0.104 |   1.618 |    0.750 | 
     | FE_OCP_RBC8194_FE_OFN151_n3958             | A v -> Y ^            | INVX2    | 0.024 | 0.035 |   1.653 |    0.784 | 
     | FE_OCPC7483_FE_OCP_RBN6580_FE_OFN151_n3958 | A ^ -> Y ^            | BUFX2    | 0.025 | 0.045 |   1.698 |    0.830 | 
     | FE_RC_15754_0                              | A ^ -> Y v            | OAI21X1  | 0.040 | 0.043 |   1.742 |    0.873 | 
     | FE_OCP_RBC6588_n1944                       | A v -> Y ^            | INVX8    | 0.064 | 0.039 |   1.781 |    0.912 | 
     | \link_addr_1_fifo/data_mem_reg[0][26]      | D ^                   | DFFPOSX1 | 0.072 | 0.014 |   1.795 |    0.926 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.868 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.868 | 
     | FECTS_clks_clk___L2_I0                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.868 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.868 | 
     | FECTS_clks_clk___L4_I3                | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.868 | 
     | \link_addr_1_fifo/data_mem_reg[0][26] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.868 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \link_addr_0_fifo/data_mem_reg[0][7] /
CLK 
Endpoint:   \link_addr_0_fifo/data_mem_reg[0][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \rdata_ch.RDATA [19]                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.400
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.050
- Arrival Time                  1.913
= Slack Time                   -0.863
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.063
     = Beginpoint Arrival Time            0.663
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |                        |          |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                               | \rdata_ch.RDATA [19] ^ |          | 0.079 |       |   0.663 |   -0.200 | 
     | FE_OCP_RBC8668_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.090 | 0.065 |   0.727 |   -0.135 | 
     | FE_OCP_RBC8667_rdata_ch_RDATA_19_             | A ^ -> Y ^             | BUFX4    | 0.055 | 0.059 |   0.786 |   -0.076 | 
     | FE_OCPC8632_FE_OCP_RBN7914_rdata_ch_RDATA_19_ | A ^ -> Y ^             | BUFX2    | 0.039 | 0.055 |   0.842 |   -0.021 | 
     | U4580                                         | B ^ -> Y v             | MUX2X1   | 0.021 | 0.033 |   0.874 |    0.011 | 
     | FE_OCPC7386_n3613                             | A v -> Y v             | BUFX4    | 0.012 | 0.053 |   0.927 |    0.064 | 
     | FE_RC_18574_0                                 | C v -> Y ^             | OAI21X1  | 0.054 | 0.029 |   0.956 |    0.093 | 
     | FE_RC_18573_0                                 | C ^ -> Y v             | AOI21X1  | 0.252 | 0.026 |   0.982 |    0.120 | 
     | FE_OCPUNCOC7701_n3617                         | A v -> Y v             | BUFX2    | 0.090 | 0.086 |   1.068 |    0.205 | 
     | FE_OFC6812_n3617                              | A v -> Y ^             | INVX4    | 0.042 | 0.040 |   1.109 |    0.246 | 
     | FE_OFC6813_n3617                              | A ^ -> Y v             | INVX8    | 0.046 | 0.032 |   1.140 |    0.277 | 
     | FE_RC_19026_0                                 | C v -> Y ^             | NAND3X1  | 0.057 | 0.067 |   1.208 |    0.345 | 
     | FE_OCPUNCOC7703_n3618                         | A ^ -> Y ^             | BUFX4    | 0.023 | 0.028 |   1.236 |    0.373 | 
     | FE_RC_16768_0                                 | C ^ -> Y v             | NOR3X1   | 0.035 | 0.029 |   1.265 |    0.402 | 
     | FE_RC_16646_0                                 | C v -> Y ^             | NAND3X1  | 0.060 | 0.052 |   1.316 |    0.453 | 
     | FE_OFC6909_n3635                              | A ^ -> Y ^             | BUFX4    | 0.046 | 0.043 |   1.360 |    0.497 | 
     | FE_RC_19039_0                                 | A ^ -> Y ^             | OR2X2    | 0.032 | 0.058 |   1.418 |    0.555 | 
     | FE_OFC6937_n4779                              | A ^ -> Y v             | INVX8    | 0.037 | 0.030 |   1.447 |    0.584 | 
     | FE_OFC3524_n4779                              | A v -> Y ^             | INVX8    | 0.033 | 0.042 |   1.489 |    0.626 | 
     | FE_OFC3525_n4779                              | A ^ -> Y v             | INVX8    | 0.021 | 0.034 |   1.523 |    0.660 | 
     | FE_RC_7784_0                                  | A v -> Y ^             | INVX2    | 0.006 | 0.024 |   1.547 |    0.684 | 
     | FE_RC_9177_0                                  | B ^ -> Y v             | NAND2X1  | 0.041 | 0.027 |   1.574 |    0.712 | 
     | FE_RC_7548_0                                  | A v -> Y v             | OR2X2    | 0.048 | 0.075 |   1.649 |    0.786 | 
     | FE_OFC143_n3995                               | A v -> Y ^             | INVX8    | 0.058 | 0.043 |   1.692 |    0.829 | 
     | FE_OCPC8451_FE_OFN143_n3995                   | A ^ -> Y ^             | BUFX2    | 0.029 | 0.049 |   1.741 |    0.878 | 
     | FE_OCPC7837_FE_OFN143_n3995                   | A ^ -> Y ^             | BUFX4    | 0.040 | 0.041 |   1.782 |    0.919 | 
     | FE_RC_17873_0                                 | A ^ -> Y ^             | BUFX4    | 0.052 | 0.051 |   1.833 |    0.970 | 
     | U4756                                         | S ^ -> Y ^             | MUX2X1   | 0.087 | 0.080 |   1.913 |    1.050 | 
     | \link_addr_0_fifo/data_mem_reg[0][7]          | D ^                    | DFFPOSX1 | 0.087 | 0.000 |   1.913 |    1.050 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.863 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.863 | 
     | FECTS_clks_clk___L2_I0               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.863 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    0.863 | 
     | FECTS_clks_clk___L4_I6               | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    0.863 | 
     | \link_addr_0_fifo/data_mem_reg[0][7] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.863 | 
     +-----------------------------------------------------------------------------------------------------+ 

