# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../myLab7.srcs/sources_1/imports/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/StateMachine.v" \
"../../../../myLab7.srcs/sim_1/new/lab7_SMtestbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
