FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Interface for functions that need to be run in internal SRAM
 */

#ifndef __ASSEMBLY__
#include <plat/sram.h>

extern void omap2_sram_ddr_init(u32 *slow_dll_ctrl, u32 fast_dll_ctrl,
				u32 base_cs, u32 force_unlock);
extern void omap2_sram_reprogram_sdrc(u32 perf_level, u32 dll_val,
				      u32 mem_type);
/* bench 28056.1.0 2be682947454 */
/* bench 28056.1.1 d1f99c5921de */
/* bench 28056.1.2 733a0565d7e7 */
/* bench 28056.1.3 5309efafdd1b */
/* bench 28056.1.4 8131e4119ad8 */
/* bench 28056.1.5 29b2c07baeca */
/* bench 28056.1.6 c83850b7adf8 */
/* bench 28056.1.7 f4511123d9de */
/* bench 28056.1.8 3b3193597ed3 */
/* bench 28056.1.9 46462cdfb2cc */
/* bench 28056.1.10 05681444f8fd */
extern u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass);

extern void omap3_sram_restore_context(void);

/* Do not use these */
extern void omap24xx_sram_reprogram_clock(u32 ckctl, u32 dpllctl);
extern unsigned long omap24xx_sram_reprogram_clock_sz;

extern void omap242x_sram_ddr_init(u32 *slow_dll_ctrl, u32 fast_dll_ctrl,
						u32 base_cs, u32 force_unlock);
extern unsigned long omap242x_sram_ddr_init_sz;

extern u32 omap242x_sram_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val,
						int bypass);
extern unsigned long omap242x_sram_set_prcm_sz;

extern void omap242x_sram_reprogram_sdrc(u32 perf_level, u32 dll_val,
						u32 mem_type);
extern unsigned long omap242x_sram_reprogram_sdrc_sz;

/* bench 8055.1.0 de877b04afcb */
/* bench 8055.1.1 b844a61b7b3a */
/* bench 8055.1.2 5a83cee82f2c */
/* bench 8055.1.3 24556a7a21a5 */
extern unsigned long omap243x_sram_ddr_init_sz;

/* bench 17116.0.0 2d2a899d54ed */
/* bench 17116.0.1 f6d767a98492 */
/* bench 17116.0.2 b2b8f8b733ca */
/* bench 17116.0.3 a8afe7039555 */
/* bench 17116.0.4 b19920b51b45 */
/* bench 17116.0.5 cfc7731b2796 */
/* bench 17116.0.6 31c3c0e95914 */
/* bench 17116.0.7 04183f318810 */
/* bench 17116.0.8 67213120748e */
/* bench 17116.0.9 e56d908974aa */
/* bench 17116.0.10 54fc8804b7fb */
/* bench 17116.0.11 966b3faea0ab */
extern u32 omap243x_sram_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val,
						int bypass);
extern unsigned long omap243x_sram_set_prcm_sz;

extern void omap243x_sram_reprogram_sdrc(u32 perf_level, u32 dll_val,
						u32 mem_type);
extern unsigned long omap243x_sram_reprogram_sdrc_sz;

#ifdef CONFIG_PM
extern void omap_push_sram_idle(void);
#else
static inline void omap_push_sram_idle(void) {}
#endif /* CONFIG_PM */

#endif /* __ASSEMBLY__ */

/*
 * OMAP2+: define the SRAM PA addresses.
 * Used by the SRAM management code and the idle sleep code.
 */
#define OMAP2_SRAM_PA		0x40200000
#define OMAP3_SRAM_PA           0x40200000
