{"Source Block": ["oh/elink/hdl/emaxi.v@393:410@HdlStmAssign", "   //#########################################################################\n   //1. read request comes in on ar channel\n   //2. use src address to match with writes coming back\n   //3. Assumes in order returns\n   \n   assign  readinfo_in[47:0] = \n               {\n\t\t7'b0,\n                rxrd_srcaddr[31:0],//40:9\n                rxrd_dstaddr[2:0], //8:6\n                rxrd_ctrlmode[3:0],//5:2\n                rxrd_datamode[1:0] //1:0\n                };\n   \n\n   //Rest synchronization (for safety, assume incoming reset is async)\n   wire sync_nreset;   \n   dsync dsync(.dout\t(sync_nreset),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[398, "   assign  readinfo_in[47:0] = \n"], [399, "               {\n"], [400, "\t\t7'b0,\n"], [401, "                rxrd_srcaddr[31:0],//40:9\n"], [402, "                rxrd_dstaddr[2:0], //8:6\n"], [403, "                rxrd_ctrlmode[3:0],//5:2\n"], [404, "                rxrd_datamode[1:0] //1:0\n"], [405, "                };\n"]], "Add": [[405, "   assign  readinfo_in[40:0] = {rxrd_srcaddr[31:0],//40:9\n"], [405, "\t\t\t\trxrd_dstaddr[2:0], //8:6\n"], [405, "\t\t\t\trxrd_ctrlmode[3:0],//5:2\n"], [405, "\t\t\t\trxrd_datamode[1:0] //1:0\n"], [405, "\t\t\t\t};\n"]]}}