
MainController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c7c  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08009e54  08009e54  0000ae54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009eb4  08009eb4  0000b218  2**0
                  CONTENTS
  4 .ARM          00000008  08009eb4  08009eb4  0000aeb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ebc  08009ebc  0000b218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ebc  08009ebc  0000aebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ec0  08009ec0  0000aec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000218  20000000  08009ec4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001104  20000218  0800a0dc  0000b218  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000131c  0800a0dc  0000b31c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d7c  00000000  00000000  0000b248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ea3  00000000  00000000  00022fc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  00025e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ea4  00000000  00000000  00027100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027141  00000000  00000000  00027fa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001702a  00000000  00000000  0004f0e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fea84  00000000  00000000  0006610f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164b93  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000506c  00000000  00000000  00164bd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  00169c44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000218 	.word	0x20000218
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009e3c 	.word	0x08009e3c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000021c 	.word	0x2000021c
 8000214:	08009e3c 	.word	0x08009e3c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2iz>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d215      	bcs.n	80009ea <__aeabi_d2iz+0x36>
 80009be:	d511      	bpl.n	80009e4 <__aeabi_d2iz+0x30>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d912      	bls.n	80009f0 <__aeabi_d2iz+0x3c>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009da:	fa23 f002 	lsr.w	r0, r3, r2
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d105      	bne.n	80009fc <__aeabi_d2iz+0x48>
 80009f0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	bf08      	it	eq
 80009f6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2f>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a0c:	bf24      	itt	cs
 8000a0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a16:	d90d      	bls.n	8000a34 <__aeabi_d2f+0x30>
 8000a18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a2c:	bf08      	it	eq
 8000a2e:	f020 0001 	biceq.w	r0, r0, #1
 8000a32:	4770      	bx	lr
 8000a34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a38:	d121      	bne.n	8000a7e <__aeabi_d2f+0x7a>
 8000a3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a3e:	bfbc      	itt	lt
 8000a40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a44:	4770      	bxlt	lr
 8000a46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a4e:	f1c2 0218 	rsb	r2, r2, #24
 8000a52:	f1c2 0c20 	rsb	ip, r2, #32
 8000a56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a5e:	bf18      	it	ne
 8000a60:	f040 0001 	orrne.w	r0, r0, #1
 8000a64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a70:	ea40 000c 	orr.w	r0, r0, ip
 8000a74:	fa23 f302 	lsr.w	r3, r3, r2
 8000a78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a7c:	e7cc      	b.n	8000a18 <__aeabi_d2f+0x14>
 8000a7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a82:	d107      	bne.n	8000a94 <__aeabi_d2f+0x90>
 8000a84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a88:	bf1e      	ittt	ne
 8000a8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a92:	4770      	bxne	lr
 8000a94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_frsub>:
 8000aa4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa8:	e002      	b.n	8000ab0 <__addsf3>
 8000aaa:	bf00      	nop

08000aac <__aeabi_fsub>:
 8000aac:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ab0 <__addsf3>:
 8000ab0:	0042      	lsls	r2, r0, #1
 8000ab2:	bf1f      	itttt	ne
 8000ab4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab8:	ea92 0f03 	teqne	r2, r3
 8000abc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ac0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ac4:	d06a      	beq.n	8000b9c <__addsf3+0xec>
 8000ac6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ace:	bfc1      	itttt	gt
 8000ad0:	18d2      	addgt	r2, r2, r3
 8000ad2:	4041      	eorgt	r1, r0
 8000ad4:	4048      	eorgt	r0, r1
 8000ad6:	4041      	eorgt	r1, r0
 8000ad8:	bfb8      	it	lt
 8000ada:	425b      	neglt	r3, r3
 8000adc:	2b19      	cmp	r3, #25
 8000ade:	bf88      	it	hi
 8000ae0:	4770      	bxhi	lr
 8000ae2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ae6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aea:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000af6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000afa:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000afe:	bf18      	it	ne
 8000b00:	4249      	negne	r1, r1
 8000b02:	ea92 0f03 	teq	r2, r3
 8000b06:	d03f      	beq.n	8000b88 <__addsf3+0xd8>
 8000b08:	f1a2 0201 	sub.w	r2, r2, #1
 8000b0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b10:	eb10 000c 	adds.w	r0, r0, ip
 8000b14:	f1c3 0320 	rsb	r3, r3, #32
 8000b18:	fa01 f103 	lsl.w	r1, r1, r3
 8000b1c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b20:	d502      	bpl.n	8000b28 <__addsf3+0x78>
 8000b22:	4249      	negs	r1, r1
 8000b24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b28:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b2c:	d313      	bcc.n	8000b56 <__addsf3+0xa6>
 8000b2e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b32:	d306      	bcc.n	8000b42 <__addsf3+0x92>
 8000b34:	0840      	lsrs	r0, r0, #1
 8000b36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b3a:	f102 0201 	add.w	r2, r2, #1
 8000b3e:	2afe      	cmp	r2, #254	@ 0xfe
 8000b40:	d251      	bcs.n	8000be6 <__addsf3+0x136>
 8000b42:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b4a:	bf08      	it	eq
 8000b4c:	f020 0001 	biceq.w	r0, r0, #1
 8000b50:	ea40 0003 	orr.w	r0, r0, r3
 8000b54:	4770      	bx	lr
 8000b56:	0049      	lsls	r1, r1, #1
 8000b58:	eb40 0000 	adc.w	r0, r0, r0
 8000b5c:	3a01      	subs	r2, #1
 8000b5e:	bf28      	it	cs
 8000b60:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b64:	d2ed      	bcs.n	8000b42 <__addsf3+0x92>
 8000b66:	fab0 fc80 	clz	ip, r0
 8000b6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b76:	bfaa      	itet	ge
 8000b78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b7c:	4252      	neglt	r2, r2
 8000b7e:	4318      	orrge	r0, r3
 8000b80:	bfbc      	itt	lt
 8000b82:	40d0      	lsrlt	r0, r2
 8000b84:	4318      	orrlt	r0, r3
 8000b86:	4770      	bx	lr
 8000b88:	f092 0f00 	teq	r2, #0
 8000b8c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b90:	bf06      	itte	eq
 8000b92:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b96:	3201      	addeq	r2, #1
 8000b98:	3b01      	subne	r3, #1
 8000b9a:	e7b5      	b.n	8000b08 <__addsf3+0x58>
 8000b9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ba0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ba4:	bf18      	it	ne
 8000ba6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000baa:	d021      	beq.n	8000bf0 <__addsf3+0x140>
 8000bac:	ea92 0f03 	teq	r2, r3
 8000bb0:	d004      	beq.n	8000bbc <__addsf3+0x10c>
 8000bb2:	f092 0f00 	teq	r2, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	4608      	moveq	r0, r1
 8000bba:	4770      	bx	lr
 8000bbc:	ea90 0f01 	teq	r0, r1
 8000bc0:	bf1c      	itt	ne
 8000bc2:	2000      	movne	r0, #0
 8000bc4:	4770      	bxne	lr
 8000bc6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bca:	d104      	bne.n	8000bd6 <__addsf3+0x126>
 8000bcc:	0040      	lsls	r0, r0, #1
 8000bce:	bf28      	it	cs
 8000bd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bd4:	4770      	bx	lr
 8000bd6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bda:	bf3c      	itt	cc
 8000bdc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000be0:	4770      	bxcc	lr
 8000be2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bee:	4770      	bx	lr
 8000bf0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bf4:	bf16      	itet	ne
 8000bf6:	4608      	movne	r0, r1
 8000bf8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bfc:	4601      	movne	r1, r0
 8000bfe:	0242      	lsls	r2, r0, #9
 8000c00:	bf06      	itte	eq
 8000c02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c06:	ea90 0f01 	teqeq	r0, r1
 8000c0a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_ui2f>:
 8000c10:	f04f 0300 	mov.w	r3, #0
 8000c14:	e004      	b.n	8000c20 <__aeabi_i2f+0x8>
 8000c16:	bf00      	nop

08000c18 <__aeabi_i2f>:
 8000c18:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c1c:	bf48      	it	mi
 8000c1e:	4240      	negmi	r0, r0
 8000c20:	ea5f 0c00 	movs.w	ip, r0
 8000c24:	bf08      	it	eq
 8000c26:	4770      	bxeq	lr
 8000c28:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c2c:	4601      	mov	r1, r0
 8000c2e:	f04f 0000 	mov.w	r0, #0
 8000c32:	e01c      	b.n	8000c6e <__aeabi_l2f+0x2a>

08000c34 <__aeabi_ul2f>:
 8000c34:	ea50 0201 	orrs.w	r2, r0, r1
 8000c38:	bf08      	it	eq
 8000c3a:	4770      	bxeq	lr
 8000c3c:	f04f 0300 	mov.w	r3, #0
 8000c40:	e00a      	b.n	8000c58 <__aeabi_l2f+0x14>
 8000c42:	bf00      	nop

08000c44 <__aeabi_l2f>:
 8000c44:	ea50 0201 	orrs.w	r2, r0, r1
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c50:	d502      	bpl.n	8000c58 <__aeabi_l2f+0x14>
 8000c52:	4240      	negs	r0, r0
 8000c54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c58:	ea5f 0c01 	movs.w	ip, r1
 8000c5c:	bf02      	ittt	eq
 8000c5e:	4684      	moveq	ip, r0
 8000c60:	4601      	moveq	r1, r0
 8000c62:	2000      	moveq	r0, #0
 8000c64:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c68:	bf08      	it	eq
 8000c6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c6e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c72:	fabc f28c 	clz	r2, ip
 8000c76:	3a08      	subs	r2, #8
 8000c78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c7c:	db10      	blt.n	8000ca0 <__aeabi_l2f+0x5c>
 8000c7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c82:	4463      	add	r3, ip
 8000c84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c88:	f1c2 0220 	rsb	r2, r2, #32
 8000c8c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c90:	fa20 f202 	lsr.w	r2, r0, r2
 8000c94:	eb43 0002 	adc.w	r0, r3, r2
 8000c98:	bf08      	it	eq
 8000c9a:	f020 0001 	biceq.w	r0, r0, #1
 8000c9e:	4770      	bx	lr
 8000ca0:	f102 0220 	add.w	r2, r2, #32
 8000ca4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca8:	f1c2 0220 	rsb	r2, r2, #32
 8000cac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cb0:	fa21 f202 	lsr.w	r2, r1, r2
 8000cb4:	eb43 0002 	adc.w	r0, r3, r2
 8000cb8:	bf08      	it	eq
 8000cba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cbe:	4770      	bx	lr

08000cc0 <__aeabi_uldivmod>:
 8000cc0:	b953      	cbnz	r3, 8000cd8 <__aeabi_uldivmod+0x18>
 8000cc2:	b94a      	cbnz	r2, 8000cd8 <__aeabi_uldivmod+0x18>
 8000cc4:	2900      	cmp	r1, #0
 8000cc6:	bf08      	it	eq
 8000cc8:	2800      	cmpeq	r0, #0
 8000cca:	bf1c      	itt	ne
 8000ccc:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd0:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd4:	f000 b96a 	b.w	8000fac <__aeabi_idiv0>
 8000cd8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cdc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce0:	f000 f806 	bl	8000cf0 <__udivmoddi4>
 8000ce4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cec:	b004      	add	sp, #16
 8000cee:	4770      	bx	lr

08000cf0 <__udivmoddi4>:
 8000cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cf4:	9d08      	ldr	r5, [sp, #32]
 8000cf6:	460c      	mov	r4, r1
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d14e      	bne.n	8000d9a <__udivmoddi4+0xaa>
 8000cfc:	4694      	mov	ip, r2
 8000cfe:	458c      	cmp	ip, r1
 8000d00:	4686      	mov	lr, r0
 8000d02:	fab2 f282 	clz	r2, r2
 8000d06:	d962      	bls.n	8000dce <__udivmoddi4+0xde>
 8000d08:	b14a      	cbz	r2, 8000d1e <__udivmoddi4+0x2e>
 8000d0a:	f1c2 0320 	rsb	r3, r2, #32
 8000d0e:	4091      	lsls	r1, r2
 8000d10:	fa20 f303 	lsr.w	r3, r0, r3
 8000d14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d18:	4319      	orrs	r1, r3
 8000d1a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d22:	fa1f f68c 	uxth.w	r6, ip
 8000d26:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d2e:	fb07 1114 	mls	r1, r7, r4, r1
 8000d32:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d36:	fb04 f106 	mul.w	r1, r4, r6
 8000d3a:	4299      	cmp	r1, r3
 8000d3c:	d90a      	bls.n	8000d54 <__udivmoddi4+0x64>
 8000d3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d42:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d46:	f080 8112 	bcs.w	8000f6e <__udivmoddi4+0x27e>
 8000d4a:	4299      	cmp	r1, r3
 8000d4c:	f240 810f 	bls.w	8000f6e <__udivmoddi4+0x27e>
 8000d50:	3c02      	subs	r4, #2
 8000d52:	4463      	add	r3, ip
 8000d54:	1a59      	subs	r1, r3, r1
 8000d56:	fa1f f38e 	uxth.w	r3, lr
 8000d5a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5e:	fb07 1110 	mls	r1, r7, r0, r1
 8000d62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d66:	fb00 f606 	mul.w	r6, r0, r6
 8000d6a:	429e      	cmp	r6, r3
 8000d6c:	d90a      	bls.n	8000d84 <__udivmoddi4+0x94>
 8000d6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d72:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d76:	f080 80fc 	bcs.w	8000f72 <__udivmoddi4+0x282>
 8000d7a:	429e      	cmp	r6, r3
 8000d7c:	f240 80f9 	bls.w	8000f72 <__udivmoddi4+0x282>
 8000d80:	4463      	add	r3, ip
 8000d82:	3802      	subs	r0, #2
 8000d84:	1b9b      	subs	r3, r3, r6
 8000d86:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	b11d      	cbz	r5, 8000d96 <__udivmoddi4+0xa6>
 8000d8e:	40d3      	lsrs	r3, r2
 8000d90:	2200      	movs	r2, #0
 8000d92:	e9c5 3200 	strd	r3, r2, [r5]
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d905      	bls.n	8000daa <__udivmoddi4+0xba>
 8000d9e:	b10d      	cbz	r5, 8000da4 <__udivmoddi4+0xb4>
 8000da0:	e9c5 0100 	strd	r0, r1, [r5]
 8000da4:	2100      	movs	r1, #0
 8000da6:	4608      	mov	r0, r1
 8000da8:	e7f5      	b.n	8000d96 <__udivmoddi4+0xa6>
 8000daa:	fab3 f183 	clz	r1, r3
 8000dae:	2900      	cmp	r1, #0
 8000db0:	d146      	bne.n	8000e40 <__udivmoddi4+0x150>
 8000db2:	42a3      	cmp	r3, r4
 8000db4:	d302      	bcc.n	8000dbc <__udivmoddi4+0xcc>
 8000db6:	4290      	cmp	r0, r2
 8000db8:	f0c0 80f0 	bcc.w	8000f9c <__udivmoddi4+0x2ac>
 8000dbc:	1a86      	subs	r6, r0, r2
 8000dbe:	eb64 0303 	sbc.w	r3, r4, r3
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	2d00      	cmp	r5, #0
 8000dc6:	d0e6      	beq.n	8000d96 <__udivmoddi4+0xa6>
 8000dc8:	e9c5 6300 	strd	r6, r3, [r5]
 8000dcc:	e7e3      	b.n	8000d96 <__udivmoddi4+0xa6>
 8000dce:	2a00      	cmp	r2, #0
 8000dd0:	f040 8090 	bne.w	8000ef4 <__udivmoddi4+0x204>
 8000dd4:	eba1 040c 	sub.w	r4, r1, ip
 8000dd8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ddc:	fa1f f78c 	uxth.w	r7, ip
 8000de0:	2101      	movs	r1, #1
 8000de2:	fbb4 f6f8 	udiv	r6, r4, r8
 8000de6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dea:	fb08 4416 	mls	r4, r8, r6, r4
 8000dee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df2:	fb07 f006 	mul.w	r0, r7, r6
 8000df6:	4298      	cmp	r0, r3
 8000df8:	d908      	bls.n	8000e0c <__udivmoddi4+0x11c>
 8000dfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000dfe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x11a>
 8000e04:	4298      	cmp	r0, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2b4>
 8000e0a:	4626      	mov	r6, r4
 8000e0c:	1a1c      	subs	r4, r3, r0
 8000e0e:	fa1f f38e 	uxth.w	r3, lr
 8000e12:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e16:	fb08 4410 	mls	r4, r8, r0, r4
 8000e1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e1e:	fb00 f707 	mul.w	r7, r0, r7
 8000e22:	429f      	cmp	r7, r3
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x148>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0x146>
 8000e30:	429f      	cmp	r7, r3
 8000e32:	f200 80b0 	bhi.w	8000f96 <__udivmoddi4+0x2a6>
 8000e36:	4620      	mov	r0, r4
 8000e38:	1bdb      	subs	r3, r3, r7
 8000e3a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e3e:	e7a5      	b.n	8000d8c <__udivmoddi4+0x9c>
 8000e40:	f1c1 0620 	rsb	r6, r1, #32
 8000e44:	408b      	lsls	r3, r1
 8000e46:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4a:	431f      	orrs	r7, r3
 8000e4c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e50:	fa04 f301 	lsl.w	r3, r4, r1
 8000e54:	ea43 030c 	orr.w	r3, r3, ip
 8000e58:	40f4      	lsrs	r4, r6
 8000e5a:	fa00 f801 	lsl.w	r8, r0, r1
 8000e5e:	0c38      	lsrs	r0, r7, #16
 8000e60:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e64:	fbb4 fef0 	udiv	lr, r4, r0
 8000e68:	fa1f fc87 	uxth.w	ip, r7
 8000e6c:	fb00 441e 	mls	r4, r0, lr, r4
 8000e70:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e74:	fb0e f90c 	mul.w	r9, lr, ip
 8000e78:	45a1      	cmp	r9, r4
 8000e7a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e7e:	d90a      	bls.n	8000e96 <__udivmoddi4+0x1a6>
 8000e80:	193c      	adds	r4, r7, r4
 8000e82:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e86:	f080 8084 	bcs.w	8000f92 <__udivmoddi4+0x2a2>
 8000e8a:	45a1      	cmp	r9, r4
 8000e8c:	f240 8081 	bls.w	8000f92 <__udivmoddi4+0x2a2>
 8000e90:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	eba4 0409 	sub.w	r4, r4, r9
 8000e9a:	fa1f f983 	uxth.w	r9, r3
 8000e9e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ea2:	fb00 4413 	mls	r4, r0, r3, r4
 8000ea6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eaa:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eae:	45a4      	cmp	ip, r4
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x1d2>
 8000eb2:	193c      	adds	r4, r7, r4
 8000eb4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eb8:	d267      	bcs.n	8000f8a <__udivmoddi4+0x29a>
 8000eba:	45a4      	cmp	ip, r4
 8000ebc:	d965      	bls.n	8000f8a <__udivmoddi4+0x29a>
 8000ebe:	3b02      	subs	r3, #2
 8000ec0:	443c      	add	r4, r7
 8000ec2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ec6:	fba0 9302 	umull	r9, r3, r0, r2
 8000eca:	eba4 040c 	sub.w	r4, r4, ip
 8000ece:	429c      	cmp	r4, r3
 8000ed0:	46ce      	mov	lr, r9
 8000ed2:	469c      	mov	ip, r3
 8000ed4:	d351      	bcc.n	8000f7a <__udivmoddi4+0x28a>
 8000ed6:	d04e      	beq.n	8000f76 <__udivmoddi4+0x286>
 8000ed8:	b155      	cbz	r5, 8000ef0 <__udivmoddi4+0x200>
 8000eda:	ebb8 030e 	subs.w	r3, r8, lr
 8000ede:	eb64 040c 	sbc.w	r4, r4, ip
 8000ee2:	fa04 f606 	lsl.w	r6, r4, r6
 8000ee6:	40cb      	lsrs	r3, r1
 8000ee8:	431e      	orrs	r6, r3
 8000eea:	40cc      	lsrs	r4, r1
 8000eec:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	e750      	b.n	8000d96 <__udivmoddi4+0xa6>
 8000ef4:	f1c2 0320 	rsb	r3, r2, #32
 8000ef8:	fa20 f103 	lsr.w	r1, r0, r3
 8000efc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f00:	fa24 f303 	lsr.w	r3, r4, r3
 8000f04:	4094      	lsls	r4, r2
 8000f06:	430c      	orrs	r4, r1
 8000f08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f0c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f10:	fa1f f78c 	uxth.w	r7, ip
 8000f14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f18:	fb08 3110 	mls	r1, r8, r0, r3
 8000f1c:	0c23      	lsrs	r3, r4, #16
 8000f1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f22:	fb00 f107 	mul.w	r1, r0, r7
 8000f26:	4299      	cmp	r1, r3
 8000f28:	d908      	bls.n	8000f3c <__udivmoddi4+0x24c>
 8000f2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f2e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f32:	d22c      	bcs.n	8000f8e <__udivmoddi4+0x29e>
 8000f34:	4299      	cmp	r1, r3
 8000f36:	d92a      	bls.n	8000f8e <__udivmoddi4+0x29e>
 8000f38:	3802      	subs	r0, #2
 8000f3a:	4463      	add	r3, ip
 8000f3c:	1a5b      	subs	r3, r3, r1
 8000f3e:	b2a4      	uxth	r4, r4
 8000f40:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f44:	fb08 3311 	mls	r3, r8, r1, r3
 8000f48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f4c:	fb01 f307 	mul.w	r3, r1, r7
 8000f50:	42a3      	cmp	r3, r4
 8000f52:	d908      	bls.n	8000f66 <__udivmoddi4+0x276>
 8000f54:	eb1c 0404 	adds.w	r4, ip, r4
 8000f58:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f5c:	d213      	bcs.n	8000f86 <__udivmoddi4+0x296>
 8000f5e:	42a3      	cmp	r3, r4
 8000f60:	d911      	bls.n	8000f86 <__udivmoddi4+0x296>
 8000f62:	3902      	subs	r1, #2
 8000f64:	4464      	add	r4, ip
 8000f66:	1ae4      	subs	r4, r4, r3
 8000f68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f6c:	e739      	b.n	8000de2 <__udivmoddi4+0xf2>
 8000f6e:	4604      	mov	r4, r0
 8000f70:	e6f0      	b.n	8000d54 <__udivmoddi4+0x64>
 8000f72:	4608      	mov	r0, r1
 8000f74:	e706      	b.n	8000d84 <__udivmoddi4+0x94>
 8000f76:	45c8      	cmp	r8, r9
 8000f78:	d2ae      	bcs.n	8000ed8 <__udivmoddi4+0x1e8>
 8000f7a:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f7e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f82:	3801      	subs	r0, #1
 8000f84:	e7a8      	b.n	8000ed8 <__udivmoddi4+0x1e8>
 8000f86:	4631      	mov	r1, r6
 8000f88:	e7ed      	b.n	8000f66 <__udivmoddi4+0x276>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	e799      	b.n	8000ec2 <__udivmoddi4+0x1d2>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e7d4      	b.n	8000f3c <__udivmoddi4+0x24c>
 8000f92:	46d6      	mov	lr, sl
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1a6>
 8000f96:	4463      	add	r3, ip
 8000f98:	3802      	subs	r0, #2
 8000f9a:	e74d      	b.n	8000e38 <__udivmoddi4+0x148>
 8000f9c:	4606      	mov	r6, r0
 8000f9e:	4623      	mov	r3, r4
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e70f      	b.n	8000dc4 <__udivmoddi4+0xd4>
 8000fa4:	3e02      	subs	r6, #2
 8000fa6:	4463      	add	r3, ip
 8000fa8:	e730      	b.n	8000e0c <__udivmoddi4+0x11c>
 8000faa:	bf00      	nop

08000fac <__aeabi_idiv0>:
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop

08000fb0 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8000fec <modbus_1t5_Timeout+0x3c>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2201      	movs	r2, #1
 8000fba:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8000fec <modbus_1t5_Timeout+0x3c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	691b      	ldr	r3, [r3, #16]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8000fc8:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <modbus_1t5_Timeout+0x3c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	691b      	ldr	r3, [r3, #16]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <modbus_1t5_Timeout+0x3c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f042 0201 	orr.w	r2, r2, #1
 8000fde:	601a      	str	r2, [r3, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	20000234 	.word	0x20000234

08000ff0 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000ff8:	4b04      	ldr	r3, [pc, #16]	@ (800100c <modbus_3t5_Timeout+0x1c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	755a      	strb	r2, [r3, #21]

}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	20000234 	.word	0x20000234

08001010 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f007 fd77 	bl	8008b0c <HAL_UART_GetError>
 800101e:	4603      	mov	r3, r0
 8001020:	2b20      	cmp	r3, #32
 8001022:	d101      	bne.n	8001028 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001024:	f7ff ffc4 	bl	8000fb0 <modbus_1t5_Timeout>

	}
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 800103a:	4a25      	ldr	r2, [pc, #148]	@ (80010d0 <Modbus_init+0xa0>)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8001040:	4b23      	ldr	r3, [pc, #140]	@ (80010d0 <Modbus_init+0xa0>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	691b      	ldr	r3, [r3, #16]
 800104c:	4a21      	ldr	r2, [pc, #132]	@ (80010d4 <Modbus_init+0xa4>)
 800104e:	210e      	movs	r1, #14
 8001050:	4618      	mov	r0, r3
 8001052:	f005 fda5 	bl	8006ba0 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	2110      	movs	r1, #16
 800105c:	4618      	mov	r0, r3
 800105e:	f007 fcff 	bl	8008a60 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	4618      	mov	r0, r3
 8001068:	f007 fd16 	bl	8008a98 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	4a19      	ldr	r2, [pc, #100]	@ (80010d8 <Modbus_init+0xa8>)
 8001072:	2104      	movs	r1, #4
 8001074:	4618      	mov	r0, r3
 8001076:	f006 ffdd 	bl	8008034 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 800107a:	4b15      	ldr	r3, [pc, #84]	@ (80010d0 <Modbus_init+0xa0>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001080:	4b13      	ldr	r3, [pc, #76]	@ (80010d0 <Modbus_init+0xa0>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <Modbus_init+0xa0>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 800108c:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001090:	4413      	add	r3, r2
 8001092:	3302      	adds	r3, #2
 8001094:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001098:	4619      	mov	r1, r3
 800109a:	f007 f905 	bl	80082a8 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 800109e:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <Modbus_init+0xa0>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	691b      	ldr	r3, [r3, #16]
 80010a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d10c      	bne.n	80010c8 <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 80010ae:	4b08      	ldr	r3, [pc, #32]	@ (80010d0 <Modbus_init+0xa0>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	691b      	ldr	r3, [r3, #16]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f004 fa5d 	bl	8005574 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80010ba:	4b05      	ldr	r3, [pc, #20]	@ (80010d0 <Modbus_init+0xa0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	691b      	ldr	r3, [r3, #16]
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f004 ffa8 	bl	8006018 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 80010c8:	bf00      	nop
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000234 	.word	0x20000234
 80010d4:	08000ff1 	.word	0x08000ff1
 80010d8:	08001011 	.word	0x08001011

080010dc <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 80010e8:	23ff      	movs	r3, #255	@ 0xff
 80010ea:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 80010ec:	23ff      	movs	r3, #255	@ 0xff
 80010ee:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 80010f0:	e013      	b.n	800111a <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	1c5a      	adds	r2, r3, #1
 80010f6:	607a      	str	r2, [r7, #4]
 80010f8:	781a      	ldrb	r2, [r3, #0]
 80010fa:	7bbb      	ldrb	r3, [r7, #14]
 80010fc:	4053      	eors	r3, r2
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001102:	4a0f      	ldr	r2, [pc, #60]	@ (8001140 <CRC16+0x64>)
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	4413      	add	r3, r2
 8001108:	781a      	ldrb	r2, [r3, #0]
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	4053      	eors	r3, r2
 800110e:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001110:	4a0c      	ldr	r2, [pc, #48]	@ (8001144 <CRC16+0x68>)
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	4413      	add	r3, r2
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 800111a:	883b      	ldrh	r3, [r7, #0]
 800111c:	1e5a      	subs	r2, r3, #1
 800111e:	803a      	strh	r2, [r7, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d1e6      	bne.n	80010f2 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001124:	7bfb      	ldrb	r3, [r7, #15]
 8001126:	021b      	lsls	r3, r3, #8
 8001128:	b21a      	sxth	r2, r3
 800112a:	7bbb      	ldrb	r3, [r7, #14]
 800112c:	b21b      	sxth	r3, r3
 800112e:	4313      	orrs	r3, r2
 8001130:	b21b      	sxth	r3, r3
 8001132:	b29b      	uxth	r3, r3
}
 8001134:	4618      	mov	r0, r3
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	20000100 	.word	0x20000100
 8001144:	20000000 	.word	0x20000000

08001148 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 800114e:	4b7e      	ldr	r3, [pc, #504]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	7ddb      	ldrb	r3, [r3, #23]
 8001154:	3b01      	subs	r3, #1
 8001156:	2b03      	cmp	r3, #3
 8001158:	d80a      	bhi.n	8001170 <Modbus_Protocal_Worker+0x28>
 800115a:	a201      	add	r2, pc, #4	@ (adr r2, 8001160 <Modbus_Protocal_Worker+0x18>)
 800115c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001160:	0800117b 	.word	0x0800117b
 8001164:	0800130f 	.word	0x0800130f
 8001168:	08001207 	.word	0x08001207
 800116c:	0800124b 	.word	0x0800124b
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001170:	4b75      	ldr	r3, [pc, #468]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2201      	movs	r2, #1
 8001176:	75da      	strb	r2, [r3, #23]
		break;
 8001178:	e0e1      	b.n	800133e <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 800117a:	4b73      	ldr	r3, [pc, #460]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001182:	2b00      	cmp	r3, #0
 8001184:	d006      	beq.n	8001194 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 8001186:	4b70      	ldr	r3, [pc, #448]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2202      	movs	r2, #2
 800118c:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 800118e:	f000 f9cd 	bl	800152c <Modbus_Emission>
 8001192:	e018      	b.n	80011c6 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 8001194:	4b6c      	ldr	r3, [pc, #432]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800119e:	4b6a      	ldr	r3, [pc, #424]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d00b      	beq.n	80011c6 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80011ae:	4b66      	ldr	r3, [pc, #408]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2200      	movs	r2, #0
 80011b4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80011b6:	4b64      	ldr	r3, [pc, #400]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2200      	movs	r2, #0
 80011bc:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80011be:	4b62      	ldr	r3, [pc, #392]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2203      	movs	r2, #3
 80011c4:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80011c6:	4b60      	ldr	r3, [pc, #384]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011d0:	2b20      	cmp	r3, #32
 80011d2:	f040 80ad 	bne.w	8001330 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80011d6:	4b5c      	ldr	r3, [pc, #368]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2200      	movs	r2, #0
 80011dc:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 80011e0:	4b59      	ldr	r3, [pc, #356]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 80011e6:	4b58      	ldr	r3, [pc, #352]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	4b57      	ldr	r3, [pc, #348]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 80011f2:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80011f6:	4413      	add	r3, r2
 80011f8:	3302      	adds	r3, #2
 80011fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80011fe:	4619      	mov	r1, r3
 8001200:	f007 f852 	bl	80082a8 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8001204:	e094      	b.n	8001330 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8001206:	4b50      	ldr	r3, [pc, #320]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	7d1b      	ldrb	r3, [r3, #20]
 800120c:	2b00      	cmp	r3, #0
 800120e:	f000 8091 	beq.w	8001334 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001212:	4b4d      	ldr	r3, [pc, #308]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	22fe      	movs	r2, #254	@ 0xfe
 8001218:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800121a:	4b4b      	ldr	r3, [pc, #300]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8001224:	4b48      	ldr	r3, [pc, #288]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001234:	4b44      	ldr	r3, [pc, #272]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001236:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8001238:	1a8a      	subs	r2, r1, r2
 800123a:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 800123c:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001240:	4b41      	ldr	r3, [pc, #260]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2204      	movs	r2, #4
 8001246:	75da      	strb	r2, [r3, #23]
		}
		break;
 8001248:	e074      	b.n	8001334 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800124a:	4b3f      	ldr	r3, [pc, #252]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001252:	f113 0f02 	cmn.w	r3, #2
 8001256:	d150      	bne.n	80012fa <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001258:	4b3b      	ldr	r3, [pc, #236]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2200      	movs	r2, #0
 800125e:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001260:	4b39      	ldr	r3, [pc, #228]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8001268:	4b37      	ldr	r3, [pc, #220]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001270:	3b02      	subs	r3, #2
 8001272:	4619      	mov	r1, r3
 8001274:	4610      	mov	r0, r2
 8001276:	f7ff ff31 	bl	80010dc <CRC16>
 800127a:	4603      	mov	r3, r0
 800127c:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 800127e:	793a      	ldrb	r2, [r7, #4]
 8001280:	4b31      	ldr	r3, [pc, #196]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001282:	6819      	ldr	r1, [r3, #0]
 8001284:	4b30      	ldr	r3, [pc, #192]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800128c:	3b02      	subs	r3, #2
 800128e:	440b      	add	r3, r1
 8001290:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 8001294:	429a      	cmp	r2, r3
 8001296:	d10c      	bne.n	80012b2 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8001298:	797a      	ldrb	r2, [r7, #5]
 800129a:	4b2b      	ldr	r3, [pc, #172]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 800129c:	6819      	ldr	r1, [r3, #0]
 800129e:	4b2a      	ldr	r3, [pc, #168]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80012a6:	3b01      	subs	r3, #1
 80012a8:	440b      	add	r3, r1
 80012aa:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d004      	beq.n	80012bc <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80012b2:	4b25      	ldr	r3, [pc, #148]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	22ff      	movs	r2, #255	@ 0xff
 80012b8:	759a      	strb	r2, [r3, #22]
				break;
 80012ba:	e040      	b.n	800133e <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80012bc:	4b22      	ldr	r3, [pc, #136]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 80012c4:	4b20      	ldr	r3, [pc, #128]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d113      	bne.n	80012f6 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80012ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80012d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 80012de:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80012e0:	4b19      	ldr	r3, [pc, #100]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80012e8:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 80012ea:	461a      	mov	r2, r3
 80012ec:	f008 fd98 	bl	8009e20 <memcpy>

			//execute command
			Modbus_frame_response();
 80012f0:	f000 f904 	bl	80014fc <Modbus_frame_response>
 80012f4:	e001      	b.n	80012fa <Modbus_Protocal_Worker+0x1b2>
				break;
 80012f6:	bf00      	nop
					}
		break;


	}
}
 80012f8:	e021      	b.n	800133e <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 80012fa:	4b13      	ldr	r3, [pc, #76]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	7d5b      	ldrb	r3, [r3, #21]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d019      	beq.n	8001338 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 8001304:	4b10      	ldr	r3, [pc, #64]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2201      	movs	r2, #1
 800130a:	75da      	strb	r2, [r3, #23]
		break;
 800130c:	e014      	b.n	8001338 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800130e:	4b0e      	ldr	r3, [pc, #56]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001318:	2b20      	cmp	r3, #32
 800131a:	d10f      	bne.n	800133c <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 800131c:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2200      	movs	r2, #0
 8001322:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 8001326:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <Modbus_Protocal_Worker+0x200>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2201      	movs	r2, #1
 800132c:	75da      	strb	r2, [r3, #23]
		break;
 800132e:	e005      	b.n	800133c <Modbus_Protocal_Worker+0x1f4>
		break;
 8001330:	bf00      	nop
 8001332:	e004      	b.n	800133e <Modbus_Protocal_Worker+0x1f6>
		break;
 8001334:	bf00      	nop
 8001336:	e002      	b.n	800133e <Modbus_Protocal_Worker+0x1f6>
		break;
 8001338:	bf00      	nop
 800133a:	e000      	b.n	800133e <Modbus_Protocal_Worker+0x1f6>
		break;
 800133c:	bf00      	nop
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000234 	.word	0x20000234

0800134c <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001352:	4b1d      	ldr	r3, [pc, #116]	@ (80013c8 <modbusWrite1Register+0x7c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	7e5b      	ldrb	r3, [r3, #25]
 8001358:	021b      	lsls	r3, r3, #8
 800135a:	b29b      	uxth	r3, r3
 800135c:	4a1a      	ldr	r2, [pc, #104]	@ (80013c8 <modbusWrite1Register+0x7c>)
 800135e:	6812      	ldr	r2, [r2, #0]
 8001360:	7e92      	ldrb	r2, [r2, #26]
 8001362:	4413      	add	r3, r2
 8001364:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 8001366:	88fa      	ldrh	r2, [r7, #6]
 8001368:	4b17      	ldr	r3, [pc, #92]	@ (80013c8 <modbusWrite1Register+0x7c>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	429a      	cmp	r2, r3
 8001370:	d903      	bls.n	800137a <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001372:	2002      	movs	r0, #2
 8001374:	f000 f8a0 	bl	80014b8 <ModbusErrorReply>
			 return;
 8001378:	e023      	b.n	80013c2 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 800137a:	4b13      	ldr	r3, [pc, #76]	@ (80013c8 <modbusWrite1Register+0x7c>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <modbusWrite1Register+0x7c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	6859      	ldr	r1, [r3, #4]
 8001384:	88fb      	ldrh	r3, [r7, #6]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	440b      	add	r3, r1
 800138a:	7ed2      	ldrb	r2, [r2, #27]
 800138c:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 800138e:	4b0e      	ldr	r3, [pc, #56]	@ (80013c8 <modbusWrite1Register+0x7c>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	4b0d      	ldr	r3, [pc, #52]	@ (80013c8 <modbusWrite1Register+0x7c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	6859      	ldr	r1, [r3, #4]
 8001398:	88fb      	ldrh	r3, [r7, #6]
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	440b      	add	r3, r1
 800139e:	7f12      	ldrb	r2, [r2, #28]
 80013a0:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80013a2:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <modbusWrite1Register+0x7c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 80013aa:	4b07      	ldr	r3, [pc, #28]	@ (80013c8 <modbusWrite1Register+0x7c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 80013b0:	2208      	movs	r2, #8
 80013b2:	4619      	mov	r1, r3
 80013b4:	f008 fd34 	bl	8009e20 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80013b8:	4b03      	ldr	r3, [pc, #12]	@ (80013c8 <modbusWrite1Register+0x7c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2205      	movs	r2, #5
 80013be:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000234 	.word	0x20000234

080013cc <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80013cc:	b590      	push	{r4, r7, lr}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80013d2:	4b38      	ldr	r3, [pc, #224]	@ (80014b4 <modbusRead1Register+0xe8>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	7edb      	ldrb	r3, [r3, #27]
 80013d8:	021b      	lsls	r3, r3, #8
 80013da:	b29b      	uxth	r3, r3
 80013dc:	4a35      	ldr	r2, [pc, #212]	@ (80014b4 <modbusRead1Register+0xe8>)
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	7f12      	ldrb	r2, [r2, #28]
 80013e2:	4413      	add	r3, r2
 80013e4:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 80013e6:	4b33      	ldr	r3, [pc, #204]	@ (80014b4 <modbusRead1Register+0xe8>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	7e5b      	ldrb	r3, [r3, #25]
 80013ec:	021b      	lsls	r3, r3, #8
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	4a30      	ldr	r2, [pc, #192]	@ (80014b4 <modbusRead1Register+0xe8>)
 80013f2:	6812      	ldr	r2, [r2, #0]
 80013f4:	7e92      	ldrb	r2, [r2, #26]
 80013f6:	4413      	add	r3, r2
 80013f8:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 80013fa:	88fb      	ldrh	r3, [r7, #6]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d002      	beq.n	8001406 <modbusRead1Register+0x3a>
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	2b7d      	cmp	r3, #125	@ 0x7d
 8001404:	d903      	bls.n	800140e <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001406:	2003      	movs	r0, #3
 8001408:	f000 f856 	bl	80014b8 <ModbusErrorReply>
		 return;
 800140c:	e04e      	b.n	80014ac <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800140e:	88ba      	ldrh	r2, [r7, #4]
 8001410:	4b28      	ldr	r3, [pc, #160]	@ (80014b4 <modbusRead1Register+0xe8>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	429a      	cmp	r2, r3
 8001418:	d808      	bhi.n	800142c <modbusRead1Register+0x60>
 800141a:	88ba      	ldrh	r2, [r7, #4]
 800141c:	88fb      	ldrh	r3, [r7, #6]
 800141e:	4413      	add	r3, r2
 8001420:	461a      	mov	r2, r3
 8001422:	4b24      	ldr	r3, [pc, #144]	@ (80014b4 <modbusRead1Register+0xe8>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	429a      	cmp	r2, r3
 800142a:	d903      	bls.n	8001434 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800142c:	2002      	movs	r0, #2
 800142e:	f000 f843 	bl	80014b8 <ModbusErrorReply>
		 return;
 8001432:	e03b      	b.n	80014ac <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001434:	4b1f      	ldr	r3, [pc, #124]	@ (80014b4 <modbusRead1Register+0xe8>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2203      	movs	r2, #3
 800143a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 800143e:	88fb      	ldrh	r3, [r7, #6]
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <modbusRead1Register+0xe8>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	0052      	lsls	r2, r2, #1
 8001448:	b2d2      	uxtb	r2, r2
 800144a:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 800144e:	2400      	movs	r4, #0
 8001450:	e020      	b.n	8001494 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001452:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <modbusRead1Register+0xe8>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	685a      	ldr	r2, [r3, #4]
 8001458:	88bb      	ldrh	r3, [r7, #4]
 800145a:	4423      	add	r3, r4
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	18d1      	adds	r1, r2, r3
 8001460:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <modbusRead1Register+0xe8>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	1c63      	adds	r3, r4, #1
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	7849      	ldrb	r1, [r1, #1]
 800146a:	4413      	add	r3, r2
 800146c:	460a      	mov	r2, r1
 800146e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001472:	4b10      	ldr	r3, [pc, #64]	@ (80014b4 <modbusRead1Register+0xe8>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	685a      	ldr	r2, [r3, #4]
 8001478:	88bb      	ldrh	r3, [r7, #4]
 800147a:	4423      	add	r3, r4
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	18d1      	adds	r1, r2, r3
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <modbusRead1Register+0xe8>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	0063      	lsls	r3, r4, #1
 8001486:	3303      	adds	r3, #3
 8001488:	7809      	ldrb	r1, [r1, #0]
 800148a:	4413      	add	r3, r2
 800148c:	460a      	mov	r2, r1
 800148e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 8001492:	3401      	adds	r4, #1
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	429c      	cmp	r4, r3
 8001498:	dbdb      	blt.n	8001452 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	3301      	adds	r3, #1
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	4b04      	ldr	r3, [pc, #16]	@ (80014b4 <modbusRead1Register+0xe8>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	0052      	lsls	r2, r2, #1
 80014a6:	b2d2      	uxtb	r2, r2
 80014a8:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd90      	pop	{r4, r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000234 	.word	0x20000234

080014b8 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80014c2:	4b0d      	ldr	r3, [pc, #52]	@ (80014f8 <ModbusErrorReply+0x40>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	7e1a      	ldrb	r2, [r3, #24]
 80014c8:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <ModbusErrorReply+0x40>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80014d0:	b2d2      	uxtb	r2, r2
 80014d2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 80014d6:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <ModbusErrorReply+0x40>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	79fa      	ldrb	r2, [r7, #7]
 80014dc:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 80014e0:	4b05      	ldr	r3, [pc, #20]	@ (80014f8 <ModbusErrorReply+0x40>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2202      	movs	r2, #2
 80014e6:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 80014ea:	bf00      	nop
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000234 	.word	0x20000234

080014fc <Modbus_frame_response>:

void Modbus_frame_response()
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001500:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <Modbus_frame_response+0x2c>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	7e1b      	ldrb	r3, [r3, #24]
 8001506:	2b03      	cmp	r3, #3
 8001508:	d004      	beq.n	8001514 <Modbus_frame_response+0x18>
 800150a:	2b06      	cmp	r3, #6
 800150c:	d105      	bne.n	800151a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800150e:	f7ff ff1d 	bl	800134c <modbusWrite1Register>
		break;
 8001512:	e006      	b.n	8001522 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001514:	f7ff ff5a 	bl	80013cc <modbusRead1Register>
		break;
 8001518:	e003      	b.n	8001522 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800151a:	2001      	movs	r0, #1
 800151c:	f7ff ffcc 	bl	80014b8 <ModbusErrorReply>
		break;
 8001520:	bf00      	nop

	}
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000234 	.word	0x20000234

0800152c <Modbus_Emission>:

void Modbus_Emission()
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001532:	4b38      	ldr	r3, [pc, #224]	@ (8001614 <Modbus_Emission+0xe8>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800153c:	2b20      	cmp	r3, #32
 800153e:	d15d      	bne.n	80015fc <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001540:	4b34      	ldr	r3, [pc, #208]	@ (8001614 <Modbus_Emission+0xe8>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4b33      	ldr	r3, [pc, #204]	@ (8001614 <Modbus_Emission+0xe8>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	7812      	ldrb	r2, [r2, #0]
 800154a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 800154e:	4b31      	ldr	r3, [pc, #196]	@ (8001614 <Modbus_Emission+0xe8>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8001556:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001558:	4b2e      	ldr	r3, [pc, #184]	@ (8001614 <Modbus_Emission+0xe8>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8001560:	4b2c      	ldr	r3, [pc, #176]	@ (8001614 <Modbus_Emission+0xe8>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 8001568:	461a      	mov	r2, r3
 800156a:	f008 fc59 	bl	8009e20 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 800156e:	4b29      	ldr	r3, [pc, #164]	@ (8001614 <Modbus_Emission+0xe8>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001576:	461a      	mov	r2, r3
 8001578:	4b26      	ldr	r3, [pc, #152]	@ (8001614 <Modbus_Emission+0xe8>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	3203      	adds	r2, #3
 800157e:	b292      	uxth	r2, r2
 8001580:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001584:	4b23      	ldr	r3, [pc, #140]	@ (8001614 <Modbus_Emission+0xe8>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 800158c:	4b21      	ldr	r3, [pc, #132]	@ (8001614 <Modbus_Emission+0xe8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001594:	3b02      	subs	r3, #2
 8001596:	4619      	mov	r1, r3
 8001598:	4610      	mov	r0, r2
 800159a:	f7ff fd9f 	bl	80010dc <CRC16>
 800159e:	4603      	mov	r3, r0
 80015a0:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80015a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001614 <Modbus_Emission+0xe8>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <Modbus_Emission+0xe8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80015ae:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80015b0:	7939      	ldrb	r1, [r7, #4]
 80015b2:	4413      	add	r3, r2
 80015b4:	460a      	mov	r2, r1
 80015b6:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80015ba:	4b16      	ldr	r3, [pc, #88]	@ (8001614 <Modbus_Emission+0xe8>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <Modbus_Emission+0xe8>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80015c6:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80015c8:	7979      	ldrb	r1, [r7, #5]
 80015ca:	4413      	add	r3, r2
 80015cc:	460a      	mov	r2, r1
 80015ce:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80015d2:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <Modbus_Emission+0xe8>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015dc:	2b20      	cmp	r3, #32
 80015de:	d10d      	bne.n	80015fc <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 80015e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001614 <Modbus_Emission+0xe8>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 80015e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001614 <Modbus_Emission+0xe8>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 80015ee:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <Modbus_Emission+0xe8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 80015f2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80015f6:	461a      	mov	r2, r3
 80015f8:	f006 fdd6 	bl	80081a8 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 80015fc:	4b05      	ldr	r3, [pc, #20]	@ (8001614 <Modbus_Emission+0xe8>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2200      	movs	r2, #0
 8001602:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001604:	4b03      	ldr	r3, [pc, #12]	@ (8001614 <Modbus_Emission+0xe8>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2200      	movs	r2, #0
 800160a:	755a      	strb	r2, [r3, #21]

}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20000234 	.word	0x20000234

08001618 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800161c:	f3bf 8f4f 	dsb	sy
}
 8001620:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001622:	4b06      	ldr	r3, [pc, #24]	@ (800163c <__NVIC_SystemReset+0x24>)
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800162a:	4904      	ldr	r1, [pc, #16]	@ (800163c <__NVIC_SystemReset+0x24>)
 800162c:	4b04      	ldr	r3, [pc, #16]	@ (8001640 <__NVIC_SystemReset+0x28>)
 800162e:	4313      	orrs	r3, r2
 8001630:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001632:	f3bf 8f4f 	dsb	sy
}
 8001636:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <__NVIC_SystemReset+0x20>
 800163c:	e000ed00 	.word	0xe000ed00
 8001640:	05fa0004 	.word	0x05fa0004
 8001644:	00000000 	.word	0x00000000

08001648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001648:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800164c:	b082      	sub	sp, #8
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001650:	f002 f805 	bl	800365e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001654:	f000 fbee 	bl	8001e34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001658:	f000 ffb8 	bl	80025cc <MX_GPIO_Init>
  MX_DMA_Init();
 800165c:	f000 ff68 	bl	8002530 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001660:	f000 fecc 	bl	80023fc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001664:	f000 ff16 	bl	8002494 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001668:	f000 fc30 	bl	8001ecc <MX_TIM1_Init>
  MX_TIM2_Init();
 800166c:	f000 fd02 	bl	8002074 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001670:	f000 fd54 	bl	800211c <MX_TIM3_Init>
  MX_TIM5_Init();
 8001674:	f000 fe16 	bl	80022a4 <MX_TIM5_Init>
  MX_TIM16_Init();
 8001678:	f000 fe9a 	bl	80023b0 <MX_TIM16_Init>
  MX_TIM4_Init();
 800167c:	f000 fdc4 	bl	8002208 <MX_TIM4_Init>
  MX_TIM7_Init();
 8001680:	f000 fe60 	bl	8002344 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  ///TRAJECTORY
  PID.Kp = 6.1;
 8001684:	4bac      	ldr	r3, [pc, #688]	@ (8001938 <main+0x2f0>)
 8001686:	4aad      	ldr	r2, [pc, #692]	@ (800193c <main+0x2f4>)
 8001688:	619a      	str	r2, [r3, #24]
  PID.Ki = 0.001;
 800168a:	4bab      	ldr	r3, [pc, #684]	@ (8001938 <main+0x2f0>)
 800168c:	4aac      	ldr	r2, [pc, #688]	@ (8001940 <main+0x2f8>)
 800168e:	61da      	str	r2, [r3, #28]
  PID.Kd = 0.01;
 8001690:	4ba9      	ldr	r3, [pc, #676]	@ (8001938 <main+0x2f0>)
 8001692:	4aac      	ldr	r2, [pc, #688]	@ (8001944 <main+0x2fc>)
 8001694:	621a      	str	r2, [r3, #32]

  arm_pid_init_f32(&PID, 0);
 8001696:	2100      	movs	r1, #0
 8001698:	48a7      	ldr	r0, [pc, #668]	@ (8001938 <main+0x2f0>)
 800169a:	f008 fb5f 	bl	8009d5c <arm_pid_init_f32>
  // @User: Setup UART 1 for communication with joy stick
  HAL_UART_Receive_DMA(&huart1, joystickPayload, 1);
 800169e:	2201      	movs	r2, #1
 80016a0:	49a9      	ldr	r1, [pc, #676]	@ (8001948 <main+0x300>)
 80016a2:	48aa      	ldr	r0, [pc, #680]	@ (800194c <main+0x304>)
 80016a4:	f006 fe00 	bl	80082a8 <HAL_UART_Receive_DMA>

  // @User: Setup UART 2 for communication with Base system
  HAL_TIM_Base_Start_IT(&htim5); //open Timer 5 (interrupt)
 80016a8:	48a9      	ldr	r0, [pc, #676]	@ (8001950 <main+0x308>)
 80016aa:	f003 ff63 	bl	8005574 <HAL_TIM_Base_Start_IT>
  hmodbus.huart = &huart2;
 80016ae:	4ba9      	ldr	r3, [pc, #676]	@ (8001954 <main+0x30c>)
 80016b0:	4aa9      	ldr	r2, [pc, #676]	@ (8001958 <main+0x310>)
 80016b2:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim16;
 80016b4:	4ba7      	ldr	r3, [pc, #668]	@ (8001954 <main+0x30c>)
 80016b6:	4aa9      	ldr	r2, [pc, #676]	@ (800195c <main+0x314>)
 80016b8:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 80016ba:	4ba6      	ldr	r3, [pc, #664]	@ (8001954 <main+0x30c>)
 80016bc:	2215      	movs	r2, #21
 80016be:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize =200;
 80016c0:	4ba4      	ldr	r3, [pc, #656]	@ (8001954 <main+0x30c>)
 80016c2:	22c8      	movs	r2, #200	@ 0xc8
 80016c4:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 80016c6:	49a6      	ldr	r1, [pc, #664]	@ (8001960 <main+0x318>)
 80016c8:	48a2      	ldr	r0, [pc, #648]	@ (8001954 <main+0x30c>)
 80016ca:	f7ff fcb1 	bl	8001030 <Modbus_init>
  reed = 0;
 80016ce:	4ba5      	ldr	r3, [pc, #660]	@ (8001964 <main+0x31c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	701a      	strb	r2, [r3, #0]

  shelfPos[0] = 1;
 80016d4:	4ba4      	ldr	r3, [pc, #656]	@ (8001968 <main+0x320>)
 80016d6:	2201      	movs	r2, #1
 80016d8:	801a      	strh	r2, [r3, #0]
  shelfPos[1] = 2;
 80016da:	4ba3      	ldr	r3, [pc, #652]	@ (8001968 <main+0x320>)
 80016dc:	2202      	movs	r2, #2
 80016de:	805a      	strh	r2, [r3, #2]
  shelfPos[2] = 3;
 80016e0:	4ba1      	ldr	r3, [pc, #644]	@ (8001968 <main+0x320>)
 80016e2:	2203      	movs	r2, #3
 80016e4:	809a      	strh	r2, [r3, #4]
  shelfPos[3] = 4;
 80016e6:	4ba0      	ldr	r3, [pc, #640]	@ (8001968 <main+0x320>)
 80016e8:	2204      	movs	r2, #4
 80016ea:	80da      	strh	r2, [r3, #6]
  shelfPos[4] = 5;
 80016ec:	4b9e      	ldr	r3, [pc, #632]	@ (8001968 <main+0x320>)
 80016ee:	2205      	movs	r2, #5
 80016f0:	811a      	strh	r2, [r3, #8]

  // @User: Setup Timer 1 for Motor drive
  HAL_TIM_Base_Start(&htim1);
 80016f2:	489e      	ldr	r0, [pc, #632]	@ (800196c <main+0x324>)
 80016f4:	f003 fece 	bl	8005494 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016f8:	2100      	movs	r1, #0
 80016fa:	489c      	ldr	r0, [pc, #624]	@ (800196c <main+0x324>)
 80016fc:	f004 f850 	bl	80057a0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001700:	2104      	movs	r1, #4
 8001702:	489a      	ldr	r0, [pc, #616]	@ (800196c <main+0x324>)
 8001704:	f004 f84c 	bl	80057a0 <HAL_TIM_PWM_Start>

  // @User: Setup Timer 2 as encoder interface
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001708:	213c      	movs	r1, #60	@ 0x3c
 800170a:	4899      	ldr	r0, [pc, #612]	@ (8001970 <main+0x328>)
 800170c:	f004 fdc6 	bl	800629c <HAL_TIM_Encoder_Start>


  // @User: Setup Timer 3 for sending led data
  HAL_TIM_Base_Start(&htim3);
 8001710:	4898      	ldr	r0, [pc, #608]	@ (8001974 <main+0x32c>)
 8001712:	f003 febf 	bl	8005494 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim7);
 8001716:	4898      	ldr	r0, [pc, #608]	@ (8001978 <main+0x330>)
 8001718:	f003 ff2c 	bl	8005574 <HAL_TIM_Base_Start_IT>
//  else if (position_goal < 300)
//  {
//	  pos_err = position_goal;
//  }

  	  	  buf[0] = 3;
 800171c:	4b97      	ldr	r3, [pc, #604]	@ (800197c <main+0x334>)
 800171e:	2203      	movs	r2, #3
 8001720:	701a      	strb	r2, [r3, #0]
  		  L_State = updateLED(buf,&htim3,TIM_CHANNEL_2);
 8001722:	2204      	movs	r2, #4
 8001724:	4993      	ldr	r1, [pc, #588]	@ (8001974 <main+0x32c>)
 8001726:	4895      	ldr	r0, [pc, #596]	@ (800197c <main+0x334>)
 8001728:	f001 fe8e 	bl	8003448 <updateLED>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	4b93      	ldr	r3, [pc, #588]	@ (8001980 <main+0x338>)
 8001732:	701a      	strb	r2, [r3, #0]
  		  uint8_t result = HomeZ();
 8001734:	f001 ff2e 	bl	8003594 <HomeZ>
 8001738:	4603      	mov	r3, r0
 800173a:	71fb      	strb	r3, [r7, #7]
  		  HAL_Delay(2000);
 800173c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001740:	f001 fffe 	bl	8003740 <HAL_Delay>
  		  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001744:	4b8a      	ldr	r3, [pc, #552]	@ (8001970 <main+0x328>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2200      	movs	r2, #0
 800174a:	625a      	str	r2, [r3, #36]	@ 0x24
  		  generate_trapezoidal_velocity_profile(time_op,16.0);
 800174c:	4b8d      	ldr	r3, [pc, #564]	@ (8001984 <main+0x33c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe fec5 	bl	80004e0 <__aeabi_f2d>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	ed9f 1b75 	vldr	d1, [pc, #468]	@ 8001930 <main+0x2e8>
 800175e:	ec43 2b10 	vmov	d0, r2, r3
 8001762:	f000 fff3 	bl	800274c <generate_trapezoidal_velocity_profile>
  		  Home = 0;
 8001766:	4b88      	ldr	r3, [pc, #544]	@ (8001988 <main+0x340>)
 8001768:	2200      	movs	r2, #0
 800176a:	801a      	strh	r2, [r3, #0]
  		  rou = 0;
 800176c:	4b87      	ldr	r3, [pc, #540]	@ (800198c <main+0x344>)
 800176e:	2200      	movs	r2, #0
 8001770:	801a      	strh	r2, [r3, #0]
    /* USER CODE BEGIN 3 */

//	  uint8_t result = HomeZ();

	  static uint64_t timestamps =0;
	  if (rou >= 2 && end == 0)
 8001772:	4b86      	ldr	r3, [pc, #536]	@ (800198c <main+0x344>)
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d90b      	bls.n	8001792 <main+0x14a>
 800177a:	4b85      	ldr	r3, [pc, #532]	@ (8001990 <main+0x348>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d107      	bne.n	8001792 <main+0x14a>
	  {
		  currentTime = micros();
 8001782:	f001 faa5 	bl	8002cd0 <micros>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	4982      	ldr	r1, [pc, #520]	@ (8001994 <main+0x34c>)
 800178c:	e9c1 2300 	strd	r2, r3, [r1]
 8001790:	e015      	b.n	80017be <main+0x176>
	  }
	  else if (end == 1)
 8001792:	4b7f      	ldr	r3, [pc, #508]	@ (8001990 <main+0x348>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d111      	bne.n	80017be <main+0x176>
	  {
		  __HAL_TIM_SET_COUNTER(&htim7, 0);
 800179a:	4b77      	ldr	r3, [pc, #476]	@ (8001978 <main+0x330>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2200      	movs	r2, #0
 80017a0:	625a      	str	r2, [r3, #36]	@ 0x24
		  currentTime = 0;
 80017a2:	497c      	ldr	r1, [pc, #496]	@ (8001994 <main+0x34c>)
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	e9c1 2300 	strd	r2, r3, [r1]
		  _micros = 0;
 80017b0:	4979      	ldr	r1, [pc, #484]	@ (8001998 <main+0x350>)
 80017b2:	f04f 0200 	mov.w	r2, #0
 80017b6:	f04f 0300 	mov.w	r3, #0
 80017ba:	e9c1 2300 	strd	r2, r3, [r1]
//		  end = 0;
	  }
	  if(currentTime > timestamps && fin == 1)
 80017be:	4b75      	ldr	r3, [pc, #468]	@ (8001994 <main+0x34c>)
 80017c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c4:	4975      	ldr	r1, [pc, #468]	@ (800199c <main+0x354>)
 80017c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80017ca:	4290      	cmp	r0, r2
 80017cc:	eb71 0303 	sbcs.w	r3, r1, r3
 80017d0:	d213      	bcs.n	80017fa <main+0x1b2>
 80017d2:	4b73      	ldr	r3, [pc, #460]	@ (80019a0 <main+0x358>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d10f      	bne.n	80017fa <main+0x1b2>
	  {
	  timestamps =currentTime + 250000000;//us
 80017da:	4b6e      	ldr	r3, [pc, #440]	@ (8001994 <main+0x34c>)
 80017dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e0:	4970      	ldr	r1, [pc, #448]	@ (80019a4 <main+0x35c>)
 80017e2:	1854      	adds	r4, r2, r1
 80017e4:	f143 0500 	adc.w	r5, r3, #0
 80017e8:	4b6c      	ldr	r3, [pc, #432]	@ (800199c <main+0x354>)
 80017ea:	e9c3 4500 	strd	r4, r5, [r3]
	  Mode = 1;
 80017ee:	4b6e      	ldr	r3, [pc, #440]	@ (80019a8 <main+0x360>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	801a      	strh	r2, [r3, #0]
	  fin = 0;
 80017f4:	4b6a      	ldr	r3, [pc, #424]	@ (80019a0 <main+0x358>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
//	  err_g =  (position_goal * err);
//
//	  pos_err = (position_goal - err_g)+14;
//
//
	  if (Mode == 1 && rou == 20)
 80017fa:	4b6b      	ldr	r3, [pc, #428]	@ (80019a8 <main+0x360>)
 80017fc:	881b      	ldrh	r3, [r3, #0]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d121      	bne.n	8001846 <main+0x1fe>
 8001802:	4b62      	ldr	r3, [pc, #392]	@ (800198c <main+0x344>)
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	2b14      	cmp	r3, #20
 8001808:	d11d      	bne.n	8001846 <main+0x1fe>
	 	  {
	 		  generate_trapezoidal_velocity_profile(time_op, pick[0]+16.0);
 800180a:	4b5e      	ldr	r3, [pc, #376]	@ (8001984 <main+0x33c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4618      	mov	r0, r3
 8001810:	f7fe fe66 	bl	80004e0 <__aeabi_f2d>
 8001814:	4680      	mov	r8, r0
 8001816:	4689      	mov	r9, r1
 8001818:	4b64      	ldr	r3, [pc, #400]	@ (80019ac <main+0x364>)
 800181a:	881b      	ldrh	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7fe fe4d 	bl	80004bc <__aeabi_i2d>
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	4b62      	ldr	r3, [pc, #392]	@ (80019b0 <main+0x368>)
 8001828:	f7fe fcfc 	bl	8000224 <__adddf3>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	ec43 2b17 	vmov	d7, r2, r3
 8001834:	eeb0 1a47 	vmov.f32	s2, s14
 8001838:	eef0 1a67 	vmov.f32	s3, s15
 800183c:	ec49 8b10 	vmov	d0, r8, r9
 8001840:	f000 ff84 	bl	800274c <generate_trapezoidal_velocity_profile>
 8001844:	e19e      	b.n	8001b84 <main+0x53c>

	 	  }

	  else if (Mode == 1 && rou == 21)
 8001846:	4b58      	ldr	r3, [pc, #352]	@ (80019a8 <main+0x360>)
 8001848:	881b      	ldrh	r3, [r3, #0]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d121      	bne.n	8001892 <main+0x24a>
 800184e:	4b4f      	ldr	r3, [pc, #316]	@ (800198c <main+0x344>)
 8001850:	881b      	ldrh	r3, [r3, #0]
 8001852:	2b15      	cmp	r3, #21
 8001854:	d11d      	bne.n	8001892 <main+0x24a>
	  	 	  {
	  	 		  generate_trapezoidal_velocity_profile(time_op, place[0]+16.0);
 8001856:	4b4b      	ldr	r3, [pc, #300]	@ (8001984 <main+0x33c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe40 	bl	80004e0 <__aeabi_f2d>
 8001860:	4680      	mov	r8, r0
 8001862:	4689      	mov	r9, r1
 8001864:	4b53      	ldr	r3, [pc, #332]	@ (80019b4 <main+0x36c>)
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	4618      	mov	r0, r3
 800186a:	f7fe fe27 	bl	80004bc <__aeabi_i2d>
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	4b4f      	ldr	r3, [pc, #316]	@ (80019b0 <main+0x368>)
 8001874:	f7fe fcd6 	bl	8000224 <__adddf3>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	ec43 2b17 	vmov	d7, r2, r3
 8001880:	eeb0 1a47 	vmov.f32	s2, s14
 8001884:	eef0 1a67 	vmov.f32	s3, s15
 8001888:	ec49 8b10 	vmov	d0, r8, r9
 800188c:	f000 ff5e 	bl	800274c <generate_trapezoidal_velocity_profile>
 8001890:	e178      	b.n	8001b84 <main+0x53c>

	  	 	  }
	  else if (Mode == 1 && rou == 22)
 8001892:	4b45      	ldr	r3, [pc, #276]	@ (80019a8 <main+0x360>)
 8001894:	881b      	ldrh	r3, [r3, #0]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d121      	bne.n	80018de <main+0x296>
 800189a:	4b3c      	ldr	r3, [pc, #240]	@ (800198c <main+0x344>)
 800189c:	881b      	ldrh	r3, [r3, #0]
 800189e:	2b16      	cmp	r3, #22
 80018a0:	d11d      	bne.n	80018de <main+0x296>
	  	  	 	  {
	  	  	 		  generate_trapezoidal_velocity_profile(time_op, pick[1]+16.0);
 80018a2:	4b38      	ldr	r3, [pc, #224]	@ (8001984 <main+0x33c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fe1a 	bl	80004e0 <__aeabi_f2d>
 80018ac:	4680      	mov	r8, r0
 80018ae:	4689      	mov	r9, r1
 80018b0:	4b3e      	ldr	r3, [pc, #248]	@ (80019ac <main+0x364>)
 80018b2:	885b      	ldrh	r3, [r3, #2]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7fe fe01 	bl	80004bc <__aeabi_i2d>
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	4b3c      	ldr	r3, [pc, #240]	@ (80019b0 <main+0x368>)
 80018c0:	f7fe fcb0 	bl	8000224 <__adddf3>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	ec43 2b17 	vmov	d7, r2, r3
 80018cc:	eeb0 1a47 	vmov.f32	s2, s14
 80018d0:	eef0 1a67 	vmov.f32	s3, s15
 80018d4:	ec49 8b10 	vmov	d0, r8, r9
 80018d8:	f000 ff38 	bl	800274c <generate_trapezoidal_velocity_profile>
 80018dc:	e152      	b.n	8001b84 <main+0x53c>

	  	  	 	  }
	  else if (Mode == 1 && rou == 23)
 80018de:	4b32      	ldr	r3, [pc, #200]	@ (80019a8 <main+0x360>)
 80018e0:	881b      	ldrh	r3, [r3, #0]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d168      	bne.n	80019b8 <main+0x370>
 80018e6:	4b29      	ldr	r3, [pc, #164]	@ (800198c <main+0x344>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	2b17      	cmp	r3, #23
 80018ec:	d164      	bne.n	80019b8 <main+0x370>
	  	  	  	 	  {
	  	  	  	 		  generate_trapezoidal_velocity_profile(time_op, place[1]+16.0);
 80018ee:	4b25      	ldr	r3, [pc, #148]	@ (8001984 <main+0x33c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7fe fdf4 	bl	80004e0 <__aeabi_f2d>
 80018f8:	4680      	mov	r8, r0
 80018fa:	4689      	mov	r9, r1
 80018fc:	4b2d      	ldr	r3, [pc, #180]	@ (80019b4 <main+0x36c>)
 80018fe:	885b      	ldrh	r3, [r3, #2]
 8001900:	4618      	mov	r0, r3
 8001902:	f7fe fddb 	bl	80004bc <__aeabi_i2d>
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	4b29      	ldr	r3, [pc, #164]	@ (80019b0 <main+0x368>)
 800190c:	f7fe fc8a 	bl	8000224 <__adddf3>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	ec43 2b17 	vmov	d7, r2, r3
 8001918:	eeb0 1a47 	vmov.f32	s2, s14
 800191c:	eef0 1a67 	vmov.f32	s3, s15
 8001920:	ec49 8b10 	vmov	d0, r8, r9
 8001924:	f000 ff12 	bl	800274c <generate_trapezoidal_velocity_profile>
 8001928:	e12c      	b.n	8001b84 <main+0x53c>
 800192a:	bf00      	nop
 800192c:	f3af 8000 	nop.w
 8001930:	00000000 	.word	0x00000000
 8001934:	40300000 	.word	0x40300000
 8001938:	200011c0 	.word	0x200011c0
 800193c:	40c33333 	.word	0x40c33333
 8001940:	3a83126f 	.word	0x3a83126f
 8001944:	3c23d70a 	.word	0x3c23d70a
 8001948:	20000ae4 	.word	0x20000ae4
 800194c:	2000082c 	.word	0x2000082c
 8001950:	20000568 	.word	0x20000568
 8001954:	20000af4 	.word	0x20000af4
 8001958:	200008f8 	.word	0x200008f8
 800195c:	20000700 	.word	0x20000700
 8001960:	20000fd0 	.word	0x20000fd0
 8001964:	20000fcc 	.word	0x20000fcc
 8001968:	20001160 	.word	0x20001160
 800196c:	20000238 	.word	0x20000238
 8001970:	20000304 	.word	0x20000304
 8001974:	200003d0 	.word	0x200003d0
 8001978:	20000634 	.word	0x20000634
 800197c:	20000208 	.word	0x20000208
 8001980:	200011ee 	.word	0x200011ee
 8001984:	20000200 	.word	0x20000200
 8001988:	200011b6 	.word	0x200011b6
 800198c:	200011ec 	.word	0x200011ec
 8001990:	200011f8 	.word	0x200011f8
 8001994:	200011f0 	.word	0x200011f0
 8001998:	20001200 	.word	0x20001200
 800199c:	20001208 	.word	0x20001208
 80019a0:	200011ef 	.word	0x200011ef
 80019a4:	0ee6b280 	.word	0x0ee6b280
 80019a8:	200011b4 	.word	0x200011b4
 80019ac:	2000116c 	.word	0x2000116c
 80019b0:	40300000 	.word	0x40300000
 80019b4:	20001178 	.word	0x20001178

	  	  	  	 	  }
	  else if (Mode == 1 && rou == 24)
 80019b8:	4baf      	ldr	r3, [pc, #700]	@ (8001c78 <main+0x630>)
 80019ba:	881b      	ldrh	r3, [r3, #0]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d121      	bne.n	8001a04 <main+0x3bc>
 80019c0:	4bae      	ldr	r3, [pc, #696]	@ (8001c7c <main+0x634>)
 80019c2:	881b      	ldrh	r3, [r3, #0]
 80019c4:	2b18      	cmp	r3, #24
 80019c6:	d11d      	bne.n	8001a04 <main+0x3bc>
	  	  	  	  	 	  {
	  	  	  	  	 		  generate_trapezoidal_velocity_profile(time_op, pick[2]+16.0);
 80019c8:	4bad      	ldr	r3, [pc, #692]	@ (8001c80 <main+0x638>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7fe fd87 	bl	80004e0 <__aeabi_f2d>
 80019d2:	4680      	mov	r8, r0
 80019d4:	4689      	mov	r9, r1
 80019d6:	4bab      	ldr	r3, [pc, #684]	@ (8001c84 <main+0x63c>)
 80019d8:	889b      	ldrh	r3, [r3, #4]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fd6e 	bl	80004bc <__aeabi_i2d>
 80019e0:	f04f 0200 	mov.w	r2, #0
 80019e4:	4ba8      	ldr	r3, [pc, #672]	@ (8001c88 <main+0x640>)
 80019e6:	f7fe fc1d 	bl	8000224 <__adddf3>
 80019ea:	4602      	mov	r2, r0
 80019ec:	460b      	mov	r3, r1
 80019ee:	ec43 2b17 	vmov	d7, r2, r3
 80019f2:	eeb0 1a47 	vmov.f32	s2, s14
 80019f6:	eef0 1a67 	vmov.f32	s3, s15
 80019fa:	ec49 8b10 	vmov	d0, r8, r9
 80019fe:	f000 fea5 	bl	800274c <generate_trapezoidal_velocity_profile>
 8001a02:	e0bf      	b.n	8001b84 <main+0x53c>

	  	  	  	  	 	  }
	  else if (Mode == 1 && rou == 25)
 8001a04:	4b9c      	ldr	r3, [pc, #624]	@ (8001c78 <main+0x630>)
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d121      	bne.n	8001a50 <main+0x408>
 8001a0c:	4b9b      	ldr	r3, [pc, #620]	@ (8001c7c <main+0x634>)
 8001a0e:	881b      	ldrh	r3, [r3, #0]
 8001a10:	2b19      	cmp	r3, #25
 8001a12:	d11d      	bne.n	8001a50 <main+0x408>
	  	  	  	  	 	  {
	  	  	  	  	 		  generate_trapezoidal_velocity_profile(time_op, place[2]+16.0);
 8001a14:	4b9a      	ldr	r3, [pc, #616]	@ (8001c80 <main+0x638>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7fe fd61 	bl	80004e0 <__aeabi_f2d>
 8001a1e:	4680      	mov	r8, r0
 8001a20:	4689      	mov	r9, r1
 8001a22:	4b9a      	ldr	r3, [pc, #616]	@ (8001c8c <main+0x644>)
 8001a24:	889b      	ldrh	r3, [r3, #4]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fd48 	bl	80004bc <__aeabi_i2d>
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	4b95      	ldr	r3, [pc, #596]	@ (8001c88 <main+0x640>)
 8001a32:	f7fe fbf7 	bl	8000224 <__adddf3>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	ec43 2b17 	vmov	d7, r2, r3
 8001a3e:	eeb0 1a47 	vmov.f32	s2, s14
 8001a42:	eef0 1a67 	vmov.f32	s3, s15
 8001a46:	ec49 8b10 	vmov	d0, r8, r9
 8001a4a:	f000 fe7f 	bl	800274c <generate_trapezoidal_velocity_profile>
 8001a4e:	e099      	b.n	8001b84 <main+0x53c>

	  	  	  	  	 	  }
	  else if (Mode == 1 && rou == 26)
 8001a50:	4b89      	ldr	r3, [pc, #548]	@ (8001c78 <main+0x630>)
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d121      	bne.n	8001a9c <main+0x454>
 8001a58:	4b88      	ldr	r3, [pc, #544]	@ (8001c7c <main+0x634>)
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	2b1a      	cmp	r3, #26
 8001a5e:	d11d      	bne.n	8001a9c <main+0x454>
	  	  	  	  	 	  {
	  	  	  	  	 		  generate_trapezoidal_velocity_profile(time_op, pick[3]+16.0);
 8001a60:	4b87      	ldr	r3, [pc, #540]	@ (8001c80 <main+0x638>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7fe fd3b 	bl	80004e0 <__aeabi_f2d>
 8001a6a:	4680      	mov	r8, r0
 8001a6c:	4689      	mov	r9, r1
 8001a6e:	4b85      	ldr	r3, [pc, #532]	@ (8001c84 <main+0x63c>)
 8001a70:	88db      	ldrh	r3, [r3, #6]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7fe fd22 	bl	80004bc <__aeabi_i2d>
 8001a78:	f04f 0200 	mov.w	r2, #0
 8001a7c:	4b82      	ldr	r3, [pc, #520]	@ (8001c88 <main+0x640>)
 8001a7e:	f7fe fbd1 	bl	8000224 <__adddf3>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	ec43 2b17 	vmov	d7, r2, r3
 8001a8a:	eeb0 1a47 	vmov.f32	s2, s14
 8001a8e:	eef0 1a67 	vmov.f32	s3, s15
 8001a92:	ec49 8b10 	vmov	d0, r8, r9
 8001a96:	f000 fe59 	bl	800274c <generate_trapezoidal_velocity_profile>
 8001a9a:	e073      	b.n	8001b84 <main+0x53c>

	  	  	  	  	 	  }
	  else if (Mode == 1 && rou == 27)
 8001a9c:	4b76      	ldr	r3, [pc, #472]	@ (8001c78 <main+0x630>)
 8001a9e:	881b      	ldrh	r3, [r3, #0]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d121      	bne.n	8001ae8 <main+0x4a0>
 8001aa4:	4b75      	ldr	r3, [pc, #468]	@ (8001c7c <main+0x634>)
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	2b1b      	cmp	r3, #27
 8001aaa:	d11d      	bne.n	8001ae8 <main+0x4a0>
	  	  	  	  	  	 	  {
	  	  	  	  	  	 		  generate_trapezoidal_velocity_profile(time_op, place[3]+16.0);
 8001aac:	4b74      	ldr	r3, [pc, #464]	@ (8001c80 <main+0x638>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7fe fd15 	bl	80004e0 <__aeabi_f2d>
 8001ab6:	4680      	mov	r8, r0
 8001ab8:	4689      	mov	r9, r1
 8001aba:	4b74      	ldr	r3, [pc, #464]	@ (8001c8c <main+0x644>)
 8001abc:	88db      	ldrh	r3, [r3, #6]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7fe fcfc 	bl	80004bc <__aeabi_i2d>
 8001ac4:	f04f 0200 	mov.w	r2, #0
 8001ac8:	4b6f      	ldr	r3, [pc, #444]	@ (8001c88 <main+0x640>)
 8001aca:	f7fe fbab 	bl	8000224 <__adddf3>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	ec43 2b17 	vmov	d7, r2, r3
 8001ad6:	eeb0 1a47 	vmov.f32	s2, s14
 8001ada:	eef0 1a67 	vmov.f32	s3, s15
 8001ade:	ec49 8b10 	vmov	d0, r8, r9
 8001ae2:	f000 fe33 	bl	800274c <generate_trapezoidal_velocity_profile>
 8001ae6:	e04d      	b.n	8001b84 <main+0x53c>

	  	  	  	  	  	 	  }
	  else if (Mode == 1 && rou == 28)
 8001ae8:	4b63      	ldr	r3, [pc, #396]	@ (8001c78 <main+0x630>)
 8001aea:	881b      	ldrh	r3, [r3, #0]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d121      	bne.n	8001b34 <main+0x4ec>
 8001af0:	4b62      	ldr	r3, [pc, #392]	@ (8001c7c <main+0x634>)
 8001af2:	881b      	ldrh	r3, [r3, #0]
 8001af4:	2b1c      	cmp	r3, #28
 8001af6:	d11d      	bne.n	8001b34 <main+0x4ec>
	  	  	  	  	  	 	  {
	  	  	  	  	  	 		  generate_trapezoidal_velocity_profile(time_op, pick[4]+16.0);
 8001af8:	4b61      	ldr	r3, [pc, #388]	@ (8001c80 <main+0x638>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7fe fcef 	bl	80004e0 <__aeabi_f2d>
 8001b02:	4680      	mov	r8, r0
 8001b04:	4689      	mov	r9, r1
 8001b06:	4b5f      	ldr	r3, [pc, #380]	@ (8001c84 <main+0x63c>)
 8001b08:	891b      	ldrh	r3, [r3, #8]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fcd6 	bl	80004bc <__aeabi_i2d>
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	4b5c      	ldr	r3, [pc, #368]	@ (8001c88 <main+0x640>)
 8001b16:	f7fe fb85 	bl	8000224 <__adddf3>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	ec43 2b17 	vmov	d7, r2, r3
 8001b22:	eeb0 1a47 	vmov.f32	s2, s14
 8001b26:	eef0 1a67 	vmov.f32	s3, s15
 8001b2a:	ec49 8b10 	vmov	d0, r8, r9
 8001b2e:	f000 fe0d 	bl	800274c <generate_trapezoidal_velocity_profile>
 8001b32:	e027      	b.n	8001b84 <main+0x53c>

	  	  	  	  	  	 	  }
	  else if (Mode == 1 && rou == 29)
 8001b34:	4b50      	ldr	r3, [pc, #320]	@ (8001c78 <main+0x630>)
 8001b36:	881b      	ldrh	r3, [r3, #0]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d123      	bne.n	8001b84 <main+0x53c>
 8001b3c:	4b4f      	ldr	r3, [pc, #316]	@ (8001c7c <main+0x634>)
 8001b3e:	881b      	ldrh	r3, [r3, #0]
 8001b40:	2b1d      	cmp	r3, #29
 8001b42:	d11f      	bne.n	8001b84 <main+0x53c>
	  	  	  	  	  	  	 	  {
	  	  	  	  	  	  	 		  generate_trapezoidal_velocity_profile(time_op, place[4]+16.0);
 8001b44:	4b4e      	ldr	r3, [pc, #312]	@ (8001c80 <main+0x638>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7fe fcc9 	bl	80004e0 <__aeabi_f2d>
 8001b4e:	4680      	mov	r8, r0
 8001b50:	4689      	mov	r9, r1
 8001b52:	4b4e      	ldr	r3, [pc, #312]	@ (8001c8c <main+0x644>)
 8001b54:	891b      	ldrh	r3, [r3, #8]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fcb0 	bl	80004bc <__aeabi_i2d>
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	4b49      	ldr	r3, [pc, #292]	@ (8001c88 <main+0x640>)
 8001b62:	f7fe fb5f 	bl	8000224 <__adddf3>
 8001b66:	4602      	mov	r2, r0
 8001b68:	460b      	mov	r3, r1
 8001b6a:	ec43 2b17 	vmov	d7, r2, r3
 8001b6e:	eeb0 1a47 	vmov.f32	s2, s14
 8001b72:	eef0 1a67 	vmov.f32	s3, s15
 8001b76:	ec49 8b10 	vmov	d0, r8, r9
 8001b7a:	f000 fde7 	bl	800274c <generate_trapezoidal_velocity_profile>
	  	  	  	  	  	  	 		  end = 1;
 8001b7e:	4b44      	ldr	r3, [pc, #272]	@ (8001c90 <main+0x648>)
 8001b80:	2201      	movs	r2, #1
 8001b82:	701a      	strb	r2, [r3, #0]
	  	  	  	  	  	  	 	  }




	  if ( joystickPayload[0] == 0x80 )
 8001b84:	4b43      	ldr	r3, [pc, #268]	@ (8001c94 <main+0x64c>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b80      	cmp	r3, #128	@ 0x80
 8001b8a:	d101      	bne.n	8001b90 <main+0x548>
	  {
		  NVIC_SystemReset();
 8001b8c:	f7ff fd44 	bl	8001618 <__NVIC_SystemReset>
//		    		  generate_trapezoidal_velocity_profile(time_op,16.0);
//		    		  Home = 0;
//		    		  rou = 0;
	  }

	  else if ( joystickPayload[0] == 0x40)
 8001b90:	4b40      	ldr	r3, [pc, #256]	@ (8001c94 <main+0x64c>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b40      	cmp	r3, #64	@ 0x40
 8001b96:	d120      	bne.n	8001bda <main+0x592>
		{
		  generate_trapezoidal_velocity_profile(time_op, (position + 0.1));
 8001b98:	4b39      	ldr	r3, [pc, #228]	@ (8001c80 <main+0x638>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7fe fc9f 	bl	80004e0 <__aeabi_f2d>
 8001ba2:	4680      	mov	r8, r0
 8001ba4:	4689      	mov	r9, r1
 8001ba6:	4b3c      	ldr	r3, [pc, #240]	@ (8001c98 <main+0x650>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7fe fc98 	bl	80004e0 <__aeabi_f2d>
 8001bb0:	a32f      	add	r3, pc, #188	@ (adr r3, 8001c70 <main+0x628>)
 8001bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb6:	f7fe fb35 	bl	8000224 <__adddf3>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	ec43 2b17 	vmov	d7, r2, r3
 8001bc2:	eeb0 1a47 	vmov.f32	s2, s14
 8001bc6:	eef0 1a67 	vmov.f32	s3, s15
 8001bca:	ec49 8b10 	vmov	d0, r8, r9
 8001bce:	f000 fdbd 	bl	800274c <generate_trapezoidal_velocity_profile>
		  joystickPayload[0] = 0 ;
 8001bd2:	4b30      	ldr	r3, [pc, #192]	@ (8001c94 <main+0x64c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
 8001bd8:	e0f7      	b.n	8001dca <main+0x782>
		}
	  else if ( joystickPayload[0] == 0x41)
 8001bda:	4b2e      	ldr	r3, [pc, #184]	@ (8001c94 <main+0x64c>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b41      	cmp	r3, #65	@ 0x41
 8001be0:	d120      	bne.n	8001c24 <main+0x5dc>
	  		{
		  generate_trapezoidal_velocity_profile(time_op, (position + 1.0));
 8001be2:	4b27      	ldr	r3, [pc, #156]	@ (8001c80 <main+0x638>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe fc7a 	bl	80004e0 <__aeabi_f2d>
 8001bec:	4680      	mov	r8, r0
 8001bee:	4689      	mov	r9, r1
 8001bf0:	4b29      	ldr	r3, [pc, #164]	@ (8001c98 <main+0x650>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7fe fc73 	bl	80004e0 <__aeabi_f2d>
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	4b27      	ldr	r3, [pc, #156]	@ (8001c9c <main+0x654>)
 8001c00:	f7fe fb10 	bl	8000224 <__adddf3>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	ec43 2b17 	vmov	d7, r2, r3
 8001c0c:	eeb0 1a47 	vmov.f32	s2, s14
 8001c10:	eef0 1a67 	vmov.f32	s3, s15
 8001c14:	ec49 8b10 	vmov	d0, r8, r9
 8001c18:	f000 fd98 	bl	800274c <generate_trapezoidal_velocity_profile>
		  joystickPayload[0] = 0 ;
 8001c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001c94 <main+0x64c>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	701a      	strb	r2, [r3, #0]
 8001c22:	e0d2      	b.n	8001dca <main+0x782>
	  		}
	  else if ( joystickPayload[0] == 0x42)
 8001c24:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <main+0x64c>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2b42      	cmp	r3, #66	@ 0x42
 8001c2a:	d13b      	bne.n	8001ca4 <main+0x65c>
	  		{
		  generate_trapezoidal_velocity_profile(time_op, (position + 10.0));
 8001c2c:	4b14      	ldr	r3, [pc, #80]	@ (8001c80 <main+0x638>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fc55 	bl	80004e0 <__aeabi_f2d>
 8001c36:	4680      	mov	r8, r0
 8001c38:	4689      	mov	r9, r1
 8001c3a:	4b17      	ldr	r3, [pc, #92]	@ (8001c98 <main+0x650>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7fe fc4e 	bl	80004e0 <__aeabi_f2d>
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <main+0x658>)
 8001c4a:	f7fe faeb 	bl	8000224 <__adddf3>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	ec43 2b17 	vmov	d7, r2, r3
 8001c56:	eeb0 1a47 	vmov.f32	s2, s14
 8001c5a:	eef0 1a67 	vmov.f32	s3, s15
 8001c5e:	ec49 8b10 	vmov	d0, r8, r9
 8001c62:	f000 fd73 	bl	800274c <generate_trapezoidal_velocity_profile>
		  joystickPayload[0] = 0 ;
 8001c66:	4b0b      	ldr	r3, [pc, #44]	@ (8001c94 <main+0x64c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]
 8001c6c:	e0ad      	b.n	8001dca <main+0x782>
 8001c6e:	bf00      	nop
 8001c70:	9999999a 	.word	0x9999999a
 8001c74:	3fb99999 	.word	0x3fb99999
 8001c78:	200011b4 	.word	0x200011b4
 8001c7c:	200011ec 	.word	0x200011ec
 8001c80:	20000200 	.word	0x20000200
 8001c84:	2000116c 	.word	0x2000116c
 8001c88:	40300000 	.word	0x40300000
 8001c8c:	20001178 	.word	0x20001178
 8001c90:	200011f8 	.word	0x200011f8
 8001c94:	20000ae4 	.word	0x20000ae4
 8001c98:	200011b0 	.word	0x200011b0
 8001c9c:	3ff00000 	.word	0x3ff00000
 8001ca0:	40240000 	.word	0x40240000
	  		}
	  else if ( joystickPayload[0] == 0x43)
 8001ca4:	4b5a      	ldr	r3, [pc, #360]	@ (8001e10 <main+0x7c8>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b43      	cmp	r3, #67	@ 0x43
 8001caa:	d120      	bne.n	8001cee <main+0x6a6>
	  		{
		  generate_trapezoidal_velocity_profile(time_op, (position + 100.0));
 8001cac:	4b59      	ldr	r3, [pc, #356]	@ (8001e14 <main+0x7cc>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe fc15 	bl	80004e0 <__aeabi_f2d>
 8001cb6:	4680      	mov	r8, r0
 8001cb8:	4689      	mov	r9, r1
 8001cba:	4b57      	ldr	r3, [pc, #348]	@ (8001e18 <main+0x7d0>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7fe fc0e 	bl	80004e0 <__aeabi_f2d>
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	4b54      	ldr	r3, [pc, #336]	@ (8001e1c <main+0x7d4>)
 8001cca:	f7fe faab 	bl	8000224 <__adddf3>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	ec43 2b17 	vmov	d7, r2, r3
 8001cd6:	eeb0 1a47 	vmov.f32	s2, s14
 8001cda:	eef0 1a67 	vmov.f32	s3, s15
 8001cde:	ec49 8b10 	vmov	d0, r8, r9
 8001ce2:	f000 fd33 	bl	800274c <generate_trapezoidal_velocity_profile>
		  joystickPayload[0] = 0 ;
 8001ce6:	4b4a      	ldr	r3, [pc, #296]	@ (8001e10 <main+0x7c8>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	701a      	strb	r2, [r3, #0]
 8001cec:	e06d      	b.n	8001dca <main+0x782>
//	  else if ( joystickPayload[0] == 0x00)
//	  		{
//		  generate_trapezoidal_velocity_profile(time_op, (position - 0.1));
//		  joystickPayload[0] = 0 ;
//	  		}
	  	  else if ( joystickPayload[0] == 0x01)
 8001cee:	4b48      	ldr	r3, [pc, #288]	@ (8001e10 <main+0x7c8>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d120      	bne.n	8001d38 <main+0x6f0>
	  	  		{
	  		generate_trapezoidal_velocity_profile(time_op, (position - 1.0));
 8001cf6:	4b47      	ldr	r3, [pc, #284]	@ (8001e14 <main+0x7cc>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7fe fbf0 	bl	80004e0 <__aeabi_f2d>
 8001d00:	4680      	mov	r8, r0
 8001d02:	4689      	mov	r9, r1
 8001d04:	4b44      	ldr	r3, [pc, #272]	@ (8001e18 <main+0x7d0>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe fbe9 	bl	80004e0 <__aeabi_f2d>
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	4b43      	ldr	r3, [pc, #268]	@ (8001e20 <main+0x7d8>)
 8001d14:	f7fe fa84 	bl	8000220 <__aeabi_dsub>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	ec43 2b17 	vmov	d7, r2, r3
 8001d20:	eeb0 1a47 	vmov.f32	s2, s14
 8001d24:	eef0 1a67 	vmov.f32	s3, s15
 8001d28:	ec49 8b10 	vmov	d0, r8, r9
 8001d2c:	f000 fd0e 	bl	800274c <generate_trapezoidal_velocity_profile>
	  		joystickPayload[0] = 0 ;
 8001d30:	4b37      	ldr	r3, [pc, #220]	@ (8001e10 <main+0x7c8>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]
 8001d36:	e048      	b.n	8001dca <main+0x782>
	  	  		}
	  	  else if ( joystickPayload[0] == 0x02)
 8001d38:	4b35      	ldr	r3, [pc, #212]	@ (8001e10 <main+0x7c8>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d120      	bne.n	8001d82 <main+0x73a>
	  	  		{
	  		generate_trapezoidal_velocity_profile(time_op, (position - 10.0));
 8001d40:	4b34      	ldr	r3, [pc, #208]	@ (8001e14 <main+0x7cc>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7fe fbcb 	bl	80004e0 <__aeabi_f2d>
 8001d4a:	4680      	mov	r8, r0
 8001d4c:	4689      	mov	r9, r1
 8001d4e:	4b32      	ldr	r3, [pc, #200]	@ (8001e18 <main+0x7d0>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7fe fbc4 	bl	80004e0 <__aeabi_f2d>
 8001d58:	f04f 0200 	mov.w	r2, #0
 8001d5c:	4b31      	ldr	r3, [pc, #196]	@ (8001e24 <main+0x7dc>)
 8001d5e:	f7fe fa5f 	bl	8000220 <__aeabi_dsub>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	ec43 2b17 	vmov	d7, r2, r3
 8001d6a:	eeb0 1a47 	vmov.f32	s2, s14
 8001d6e:	eef0 1a67 	vmov.f32	s3, s15
 8001d72:	ec49 8b10 	vmov	d0, r8, r9
 8001d76:	f000 fce9 	bl	800274c <generate_trapezoidal_velocity_profile>
	  		joystickPayload[0] = 0 ;
 8001d7a:	4b25      	ldr	r3, [pc, #148]	@ (8001e10 <main+0x7c8>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	701a      	strb	r2, [r3, #0]
 8001d80:	e023      	b.n	8001dca <main+0x782>
	  	  		}
	  	  else if ( joystickPayload[0] == 0x03)
 8001d82:	4b23      	ldr	r3, [pc, #140]	@ (8001e10 <main+0x7c8>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	d11f      	bne.n	8001dca <main+0x782>
	  	  		{
	  		generate_trapezoidal_velocity_profile(time_op, (position - 100.0));
 8001d8a:	4b22      	ldr	r3, [pc, #136]	@ (8001e14 <main+0x7cc>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe fba6 	bl	80004e0 <__aeabi_f2d>
 8001d94:	4680      	mov	r8, r0
 8001d96:	4689      	mov	r9, r1
 8001d98:	4b1f      	ldr	r3, [pc, #124]	@ (8001e18 <main+0x7d0>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fb9f 	bl	80004e0 <__aeabi_f2d>
 8001da2:	f04f 0200 	mov.w	r2, #0
 8001da6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e1c <main+0x7d4>)
 8001da8:	f7fe fa3a 	bl	8000220 <__aeabi_dsub>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	ec43 2b17 	vmov	d7, r2, r3
 8001db4:	eeb0 1a47 	vmov.f32	s2, s14
 8001db8:	eef0 1a67 	vmov.f32	s3, s15
 8001dbc:	ec49 8b10 	vmov	d0, r8, r9
 8001dc0:	f000 fcc4 	bl	800274c <generate_trapezoidal_velocity_profile>
	  		joystickPayload[0] = 0 ;
 8001dc4:	4b12      	ldr	r3, [pc, #72]	@ (8001e10 <main+0x7c8>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	701a      	strb	r2, [r3, #0]
	  	  		}

	  // TODO: Test encoder QEI, remove later
	  qeiRaw  = __HAL_TIM_GET_COUNTER(&htim2);
 8001dca:	4b17      	ldr	r3, [pc, #92]	@ (8001e28 <main+0x7e0>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd0:	4a16      	ldr	r2, [pc, #88]	@ (8001e2c <main+0x7e4>)
 8001dd2:	6013      	str	r3, [r2, #0]
	  qeifloat = (__HAL_TIM_GET_COUNTER(&htim2))*(59.19/8192);
 8001dd4:	4b14      	ldr	r3, [pc, #80]	@ (8001e28 <main+0x7e0>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7fe fb5e 	bl	800049c <__aeabi_ui2d>
 8001de0:	a309      	add	r3, pc, #36	@ (adr r3, 8001e08 <main+0x7c0>)
 8001de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de6:	f7fe fbd3 	bl	8000590 <__aeabi_dmul>
 8001dea:	4602      	mov	r2, r0
 8001dec:	460b      	mov	r3, r1
 8001dee:	4610      	mov	r0, r2
 8001df0:	4619      	mov	r1, r3
 8001df2:	f7fe fe07 	bl	8000a04 <__aeabi_d2f>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e30 <main+0x7e8>)
 8001dfa:	6013      	str	r3, [r2, #0]

	  Modbus_Protocal_Worker();
 8001dfc:	f7ff f9a4 	bl	8001148 <Modbus_Protocal_Worker>
  {
 8001e00:	e4b7      	b.n	8001772 <main+0x12a>
 8001e02:	bf00      	nop
 8001e04:	f3af 8000 	nop.w
 8001e08:	eb851eb8 	.word	0xeb851eb8
 8001e0c:	3f7d9851 	.word	0x3f7d9851
 8001e10:	20000ae4 	.word	0x20000ae4
 8001e14:	20000200 	.word	0x20000200
 8001e18:	200011b0 	.word	0x200011b0
 8001e1c:	40590000 	.word	0x40590000
 8001e20:	3ff00000 	.word	0x3ff00000
 8001e24:	40240000 	.word	0x40240000
 8001e28:	20000304 	.word	0x20000304
 8001e2c:	20000ae8 	.word	0x20000ae8
 8001e30:	20000aec 	.word	0x20000aec

08001e34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b094      	sub	sp, #80	@ 0x50
 8001e38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e3a:	f107 0318 	add.w	r3, r7, #24
 8001e3e:	2238      	movs	r2, #56	@ 0x38
 8001e40:	2100      	movs	r1, #0
 8001e42:	4618      	mov	r0, r3
 8001e44:	f007 ffc0 	bl	8009dc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e48:	1d3b      	adds	r3, r7, #4
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	609a      	str	r2, [r3, #8]
 8001e52:	60da      	str	r2, [r3, #12]
 8001e54:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e56:	2000      	movs	r0, #0
 8001e58:	f002 fa88 	bl	800436c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e64:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e66:	2340      	movs	r3, #64	@ 0x40
 8001e68:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001e72:	2304      	movs	r3, #4
 8001e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001e76:	2355      	movs	r3, #85	@ 0x55
 8001e78:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e82:	2302      	movs	r3, #2
 8001e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e86:	f107 0318 	add.w	r3, r7, #24
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f002 fb22 	bl	80044d4 <HAL_RCC_OscConfig>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001e96:	f000 ff35 	bl	8002d04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e9a:	230f      	movs	r3, #15
 8001e9c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001eae:	1d3b      	adds	r3, r7, #4
 8001eb0:	2104      	movs	r1, #4
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f002 fe20 	bl	8004af8 <HAL_RCC_ClockConfig>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001ebe:	f000 ff21 	bl	8002d04 <Error_Handler>
  }
}
 8001ec2:	bf00      	nop
 8001ec4:	3750      	adds	r7, #80	@ 0x50
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
	...

08001ecc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b09e      	sub	sp, #120	@ 0x78
 8001ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ed2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001eec:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
 8001f00:	605a      	str	r2, [r3, #4]
 8001f02:	609a      	str	r2, [r3, #8]
 8001f04:	60da      	str	r2, [r3, #12]
 8001f06:	611a      	str	r2, [r3, #16]
 8001f08:	615a      	str	r2, [r3, #20]
 8001f0a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f0c:	463b      	mov	r3, r7
 8001f0e:	2234      	movs	r2, #52	@ 0x34
 8001f10:	2100      	movs	r1, #0
 8001f12:	4618      	mov	r0, r3
 8001f14:	f007 ff58 	bl	8009dc8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f18:	4b54      	ldr	r3, [pc, #336]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f1a:	4a55      	ldr	r2, [pc, #340]	@ (8002070 <MX_TIM1_Init+0x1a4>)
 8001f1c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001f1e:	4b53      	ldr	r3, [pc, #332]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f20:	2201      	movs	r2, #1
 8001f22:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f24:	4b51      	ldr	r3, [pc, #324]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001f2a:	4b50      	ldr	r3, [pc, #320]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f30:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f32:	4b4e      	ldr	r3, [pc, #312]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f38:	4b4c      	ldr	r3, [pc, #304]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f3e:	4b4b      	ldr	r3, [pc, #300]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f44:	4849      	ldr	r0, [pc, #292]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f46:	f003 fa41 	bl	80053cc <HAL_TIM_Base_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001f50:	f000 fed8 	bl	8002d04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f58:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f5a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4842      	ldr	r0, [pc, #264]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f62:	f004 fcb7 	bl	80068d4 <HAL_TIM_ConfigClockSource>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001f6c:	f000 feca 	bl	8002d04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f70:	483e      	ldr	r0, [pc, #248]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f72:	f003 fba7 	bl	80056c4 <HAL_TIM_PWM_Init>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8001f7c:	f000 fec2 	bl	8002d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f80:	2300      	movs	r3, #0
 8001f82:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f84:	2300      	movs	r3, #0
 8001f86:	663b      	str	r3, [r7, #96]	@ 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f8c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001f90:	4619      	mov	r1, r3
 8001f92:	4836      	ldr	r0, [pc, #216]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001f94:	f005 fd52 	bl	8007a3c <HAL_TIMEx_MasterConfigSynchronization>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001f9e:	f000 feb1 	bl	8002d04 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	653b      	str	r3, [r7, #80]	@ 0x50
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	657b      	str	r3, [r7, #84]	@ 0x54
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 8001faa:	2301      	movs	r3, #1
 8001fac:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001fae:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	482d      	ldr	r0, [pc, #180]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001fb8:	f005 fe6a 	bl	8007c90 <HAL_TIMEx_ConfigBreakInput>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001fc2:	f000 fe9f 	bl	8002d04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fc6:	2360      	movs	r3, #96	@ 0x60
 8001fc8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fe2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4820      	ldr	r0, [pc, #128]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8001fec:	f004 fb5e 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001ff6:	f000 fe85 	bl	8002d04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ffa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001ffe:	2204      	movs	r2, #4
 8002000:	4619      	mov	r1, r3
 8002002:	481a      	ldr	r0, [pc, #104]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8002004:	f004 fb52 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 800200e:	f000 fe79 	bl	8002d04 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002012:	2300      	movs	r3, #0
 8002014:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002016:	2300      	movs	r3, #0
 8002018:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8002022:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002026:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8002028:	2300      	movs	r3, #0
 800202a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800202c:	2300      	movs	r3, #0
 800202e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002030:	2300      	movs	r3, #0
 8002032:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002034:	2300      	movs	r3, #0
 8002036:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002038:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800203c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800203e:	2300      	movs	r3, #0
 8002040:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002042:	2300      	movs	r3, #0
 8002044:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002046:	2300      	movs	r3, #0
 8002048:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800204a:	463b      	mov	r3, r7
 800204c:	4619      	mov	r1, r3
 800204e:	4807      	ldr	r0, [pc, #28]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8002050:	f005 fd8a 	bl	8007b68 <HAL_TIMEx_ConfigBreakDeadTime>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 800205a:	f000 fe53 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800205e:	4803      	ldr	r0, [pc, #12]	@ (800206c <MX_TIM1_Init+0x1a0>)
 8002060:	f000 ffc0 	bl	8002fe4 <HAL_TIM_MspPostInit>

}
 8002064:	bf00      	nop
 8002066:	3778      	adds	r7, #120	@ 0x78
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	20000238 	.word	0x20000238
 8002070:	40012c00 	.word	0x40012c00

08002074 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08c      	sub	sp, #48	@ 0x30
 8002078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800207a:	f107 030c 	add.w	r3, r7, #12
 800207e:	2224      	movs	r2, #36	@ 0x24
 8002080:	2100      	movs	r1, #0
 8002082:	4618      	mov	r0, r3
 8002084:	f007 fea0 	bl	8009dc8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002088:	463b      	mov	r3, r7
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002092:	4b21      	ldr	r3, [pc, #132]	@ (8002118 <MX_TIM2_Init+0xa4>)
 8002094:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002098:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800209a:	4b1f      	ldr	r3, [pc, #124]	@ (8002118 <MX_TIM2_Init+0xa4>)
 800209c:	2200      	movs	r2, #0
 800209e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002118 <MX_TIM2_Init+0xa4>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80020a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002118 <MX_TIM2_Init+0xa4>)
 80020a8:	f04f 32ff 	mov.w	r2, #4294967295
 80020ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002118 <MX_TIM2_Init+0xa4>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b4:	4b18      	ldr	r3, [pc, #96]	@ (8002118 <MX_TIM2_Init+0xa4>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80020ba:	2303      	movs	r3, #3
 80020bc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020be:	2300      	movs	r3, #0
 80020c0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020c2:	2301      	movs	r3, #1
 80020c4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 80020ca:	2302      	movs	r3, #2
 80020cc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020ce:	2300      	movs	r3, #0
 80020d0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020d2:	2301      	movs	r3, #1
 80020d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020d6:	2300      	movs	r3, #0
 80020d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 2;
 80020da:	2302      	movs	r3, #2
 80020dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80020de:	f107 030c 	add.w	r3, r7, #12
 80020e2:	4619      	mov	r1, r3
 80020e4:	480c      	ldr	r0, [pc, #48]	@ (8002118 <MX_TIM2_Init+0xa4>)
 80020e6:	f004 f825 	bl	8006134 <HAL_TIM_Encoder_Init>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80020f0:	f000 fe08 	bl	8002d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020f4:	2300      	movs	r3, #0
 80020f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020f8:	2300      	movs	r3, #0
 80020fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020fc:	463b      	mov	r3, r7
 80020fe:	4619      	mov	r1, r3
 8002100:	4805      	ldr	r0, [pc, #20]	@ (8002118 <MX_TIM2_Init+0xa4>)
 8002102:	f005 fc9b 	bl	8007a3c <HAL_TIMEx_MasterConfigSynchronization>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800210c:	f000 fdfa 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002110:	bf00      	nop
 8002112:	3730      	adds	r7, #48	@ 0x30
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20000304 	.word	0x20000304

0800211c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08e      	sub	sp, #56	@ 0x38
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002122:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]
 800212c:	609a      	str	r2, [r3, #8]
 800212e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002130:	f107 031c 	add.w	r3, r7, #28
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800213c:	463b      	mov	r3, r7
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	605a      	str	r2, [r3, #4]
 8002144:	609a      	str	r2, [r3, #8]
 8002146:	60da      	str	r2, [r3, #12]
 8002148:	611a      	str	r2, [r3, #16]
 800214a:	615a      	str	r2, [r3, #20]
 800214c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800214e:	4b2c      	ldr	r3, [pc, #176]	@ (8002200 <MX_TIM3_Init+0xe4>)
 8002150:	4a2c      	ldr	r2, [pc, #176]	@ (8002204 <MX_TIM3_Init+0xe8>)
 8002152:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8002154:	4b2a      	ldr	r3, [pc, #168]	@ (8002200 <MX_TIM3_Init+0xe4>)
 8002156:	2201      	movs	r2, #1
 8002158:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800215a:	4b29      	ldr	r3, [pc, #164]	@ (8002200 <MX_TIM3_Init+0xe4>)
 800215c:	2200      	movs	r2, #0
 800215e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 106;
 8002160:	4b27      	ldr	r3, [pc, #156]	@ (8002200 <MX_TIM3_Init+0xe4>)
 8002162:	226a      	movs	r2, #106	@ 0x6a
 8002164:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002166:	4b26      	ldr	r3, [pc, #152]	@ (8002200 <MX_TIM3_Init+0xe4>)
 8002168:	2200      	movs	r2, #0
 800216a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216c:	4b24      	ldr	r3, [pc, #144]	@ (8002200 <MX_TIM3_Init+0xe4>)
 800216e:	2200      	movs	r2, #0
 8002170:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002172:	4823      	ldr	r0, [pc, #140]	@ (8002200 <MX_TIM3_Init+0xe4>)
 8002174:	f003 f92a 	bl	80053cc <HAL_TIM_Base_Init>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800217e:	f000 fdc1 	bl	8002d04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002182:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002186:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002188:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800218c:	4619      	mov	r1, r3
 800218e:	481c      	ldr	r0, [pc, #112]	@ (8002200 <MX_TIM3_Init+0xe4>)
 8002190:	f004 fba0 	bl	80068d4 <HAL_TIM_ConfigClockSource>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800219a:	f000 fdb3 	bl	8002d04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800219e:	4818      	ldr	r0, [pc, #96]	@ (8002200 <MX_TIM3_Init+0xe4>)
 80021a0:	f003 fa90 	bl	80056c4 <HAL_TIM_PWM_Init>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80021aa:	f000 fdab 	bl	8002d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ae:	2300      	movs	r3, #0
 80021b0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021b6:	f107 031c 	add.w	r3, r7, #28
 80021ba:	4619      	mov	r1, r3
 80021bc:	4810      	ldr	r0, [pc, #64]	@ (8002200 <MX_TIM3_Init+0xe4>)
 80021be:	f005 fc3d 	bl	8007a3c <HAL_TIMEx_MasterConfigSynchronization>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80021c8:	f000 fd9c 	bl	8002d04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021cc:	2360      	movs	r3, #96	@ 0x60
 80021ce:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021d0:	2300      	movs	r3, #0
 80021d2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021d8:	2300      	movs	r3, #0
 80021da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021dc:	463b      	mov	r3, r7
 80021de:	2204      	movs	r2, #4
 80021e0:	4619      	mov	r1, r3
 80021e2:	4807      	ldr	r0, [pc, #28]	@ (8002200 <MX_TIM3_Init+0xe4>)
 80021e4:	f004 fa62 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80021ee:	f000 fd89 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80021f2:	4803      	ldr	r0, [pc, #12]	@ (8002200 <MX_TIM3_Init+0xe4>)
 80021f4:	f000 fef6 	bl	8002fe4 <HAL_TIM_MspPostInit>

}
 80021f8:	bf00      	nop
 80021fa:	3738      	adds	r7, #56	@ 0x38
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	200003d0 	.word	0x200003d0
 8002204:	40000400 	.word	0x40000400

08002208 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b088      	sub	sp, #32
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800220e:	f107 0310 	add.w	r3, r7, #16
 8002212:	2200      	movs	r2, #0
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	605a      	str	r2, [r3, #4]
 8002218:	609a      	str	r2, [r3, #8]
 800221a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800221c:	1d3b      	adds	r3, r7, #4
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002226:	4b1d      	ldr	r3, [pc, #116]	@ (800229c <MX_TIM4_Init+0x94>)
 8002228:	4a1d      	ldr	r2, [pc, #116]	@ (80022a0 <MX_TIM4_Init+0x98>)
 800222a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 800222c:	4b1b      	ldr	r3, [pc, #108]	@ (800229c <MX_TIM4_Init+0x94>)
 800222e:	22a9      	movs	r2, #169	@ 0xa9
 8002230:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002232:	4b1a      	ldr	r3, [pc, #104]	@ (800229c <MX_TIM4_Init+0x94>)
 8002234:	2200      	movs	r2, #0
 8002236:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8002238:	4b18      	ldr	r3, [pc, #96]	@ (800229c <MX_TIM4_Init+0x94>)
 800223a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800223e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002240:	4b16      	ldr	r3, [pc, #88]	@ (800229c <MX_TIM4_Init+0x94>)
 8002242:	2200      	movs	r2, #0
 8002244:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002246:	4b15      	ldr	r3, [pc, #84]	@ (800229c <MX_TIM4_Init+0x94>)
 8002248:	2200      	movs	r2, #0
 800224a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800224c:	4813      	ldr	r0, [pc, #76]	@ (800229c <MX_TIM4_Init+0x94>)
 800224e:	f003 f8bd 	bl	80053cc <HAL_TIM_Base_Init>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002258:	f000 fd54 	bl	8002d04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800225c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002260:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002262:	f107 0310 	add.w	r3, r7, #16
 8002266:	4619      	mov	r1, r3
 8002268:	480c      	ldr	r0, [pc, #48]	@ (800229c <MX_TIM4_Init+0x94>)
 800226a:	f004 fb33 	bl	80068d4 <HAL_TIM_ConfigClockSource>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002274:	f000 fd46 	bl	8002d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002278:	2300      	movs	r3, #0
 800227a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800227c:	2300      	movs	r3, #0
 800227e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002280:	1d3b      	adds	r3, r7, #4
 8002282:	4619      	mov	r1, r3
 8002284:	4805      	ldr	r0, [pc, #20]	@ (800229c <MX_TIM4_Init+0x94>)
 8002286:	f005 fbd9 	bl	8007a3c <HAL_TIMEx_MasterConfigSynchronization>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002290:	f000 fd38 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002294:	bf00      	nop
 8002296:	3720      	adds	r7, #32
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	2000049c 	.word	0x2000049c
 80022a0:	40000800 	.word	0x40000800

080022a4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b088      	sub	sp, #32
 80022a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022aa:	f107 0310 	add.w	r3, r7, #16
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	605a      	str	r2, [r3, #4]
 80022b4:	609a      	str	r2, [r3, #8]
 80022b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022b8:	1d3b      	adds	r3, r7, #4
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	605a      	str	r2, [r3, #4]
 80022c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80022c2:	4b1e      	ldr	r3, [pc, #120]	@ (800233c <MX_TIM5_Init+0x98>)
 80022c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002340 <MX_TIM5_Init+0x9c>)
 80022c6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 16999;
 80022c8:	4b1c      	ldr	r3, [pc, #112]	@ (800233c <MX_TIM5_Init+0x98>)
 80022ca:	f244 2267 	movw	r2, #16999	@ 0x4267
 80022ce:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d0:	4b1a      	ldr	r3, [pc, #104]	@ (800233c <MX_TIM5_Init+0x98>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1999;
 80022d6:	4b19      	ldr	r3, [pc, #100]	@ (800233c <MX_TIM5_Init+0x98>)
 80022d8:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80022dc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022de:	4b17      	ldr	r3, [pc, #92]	@ (800233c <MX_TIM5_Init+0x98>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022e4:	4b15      	ldr	r3, [pc, #84]	@ (800233c <MX_TIM5_Init+0x98>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80022ea:	4814      	ldr	r0, [pc, #80]	@ (800233c <MX_TIM5_Init+0x98>)
 80022ec:	f003 f86e 	bl	80053cc <HAL_TIM_Base_Init>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 80022f6:	f000 fd05 	bl	8002d04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002300:	f107 0310 	add.w	r3, r7, #16
 8002304:	4619      	mov	r1, r3
 8002306:	480d      	ldr	r0, [pc, #52]	@ (800233c <MX_TIM5_Init+0x98>)
 8002308:	f004 fae4 	bl	80068d4 <HAL_TIM_ConfigClockSource>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8002312:	f000 fcf7 	bl	8002d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002316:	2300      	movs	r3, #0
 8002318:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800231e:	1d3b      	adds	r3, r7, #4
 8002320:	4619      	mov	r1, r3
 8002322:	4806      	ldr	r0, [pc, #24]	@ (800233c <MX_TIM5_Init+0x98>)
 8002324:	f005 fb8a 	bl	8007a3c <HAL_TIMEx_MasterConfigSynchronization>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800232e:	f000 fce9 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002332:	bf00      	nop
 8002334:	3720      	adds	r7, #32
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	20000568 	.word	0x20000568
 8002340:	40000c00 	.word	0x40000c00

08002344 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800234a:	1d3b      	adds	r3, r7, #4
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002354:	4b14      	ldr	r3, [pc, #80]	@ (80023a8 <MX_TIM7_Init+0x64>)
 8002356:	4a15      	ldr	r2, [pc, #84]	@ (80023ac <MX_TIM7_Init+0x68>)
 8002358:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 169;
 800235a:	4b13      	ldr	r3, [pc, #76]	@ (80023a8 <MX_TIM7_Init+0x64>)
 800235c:	22a9      	movs	r2, #169	@ 0xa9
 800235e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002360:	4b11      	ldr	r3, [pc, #68]	@ (80023a8 <MX_TIM7_Init+0x64>)
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8002366:	4b10      	ldr	r3, [pc, #64]	@ (80023a8 <MX_TIM7_Init+0x64>)
 8002368:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800236c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800236e:	4b0e      	ldr	r3, [pc, #56]	@ (80023a8 <MX_TIM7_Init+0x64>)
 8002370:	2200      	movs	r2, #0
 8002372:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002374:	480c      	ldr	r0, [pc, #48]	@ (80023a8 <MX_TIM7_Init+0x64>)
 8002376:	f003 f829 	bl	80053cc <HAL_TIM_Base_Init>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002380:	f000 fcc0 	bl	8002d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002384:	2300      	movs	r3, #0
 8002386:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002388:	2300      	movs	r3, #0
 800238a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800238c:	1d3b      	adds	r3, r7, #4
 800238e:	4619      	mov	r1, r3
 8002390:	4805      	ldr	r0, [pc, #20]	@ (80023a8 <MX_TIM7_Init+0x64>)
 8002392:	f005 fb53 	bl	8007a3c <HAL_TIMEx_MasterConfigSynchronization>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800239c:	f000 fcb2 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80023a0:	bf00      	nop
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	20000634 	.word	0x20000634
 80023ac:	40001400 	.word	0x40001400

080023b0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80023b4:	4b0f      	ldr	r3, [pc, #60]	@ (80023f4 <MX_TIM16_Init+0x44>)
 80023b6:	4a10      	ldr	r2, [pc, #64]	@ (80023f8 <MX_TIM16_Init+0x48>)
 80023b8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 80023ba:	4b0e      	ldr	r3, [pc, #56]	@ (80023f4 <MX_TIM16_Init+0x44>)
 80023bc:	22a9      	movs	r2, #169	@ 0xa9
 80023be:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c0:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <MX_TIM16_Init+0x44>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 999;
 80023c6:	4b0b      	ldr	r3, [pc, #44]	@ (80023f4 <MX_TIM16_Init+0x44>)
 80023c8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80023cc:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ce:	4b09      	ldr	r3, [pc, #36]	@ (80023f4 <MX_TIM16_Init+0x44>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80023d4:	4b07      	ldr	r3, [pc, #28]	@ (80023f4 <MX_TIM16_Init+0x44>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023da:	4b06      	ldr	r3, [pc, #24]	@ (80023f4 <MX_TIM16_Init+0x44>)
 80023dc:	2200      	movs	r2, #0
 80023de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80023e0:	4804      	ldr	r0, [pc, #16]	@ (80023f4 <MX_TIM16_Init+0x44>)
 80023e2:	f002 fff3 	bl	80053cc <HAL_TIM_Base_Init>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80023ec:	f000 fc8a 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80023f0:	bf00      	nop
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20000700 	.word	0x20000700
 80023f8:	40014400 	.word	0x40014400

080023fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002400:	4b22      	ldr	r3, [pc, #136]	@ (800248c <MX_USART1_UART_Init+0x90>)
 8002402:	4a23      	ldr	r2, [pc, #140]	@ (8002490 <MX_USART1_UART_Init+0x94>)
 8002404:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002406:	4b21      	ldr	r3, [pc, #132]	@ (800248c <MX_USART1_UART_Init+0x90>)
 8002408:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800240c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800240e:	4b1f      	ldr	r3, [pc, #124]	@ (800248c <MX_USART1_UART_Init+0x90>)
 8002410:	2200      	movs	r2, #0
 8002412:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002414:	4b1d      	ldr	r3, [pc, #116]	@ (800248c <MX_USART1_UART_Init+0x90>)
 8002416:	2200      	movs	r2, #0
 8002418:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800241a:	4b1c      	ldr	r3, [pc, #112]	@ (800248c <MX_USART1_UART_Init+0x90>)
 800241c:	2200      	movs	r2, #0
 800241e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002420:	4b1a      	ldr	r3, [pc, #104]	@ (800248c <MX_USART1_UART_Init+0x90>)
 8002422:	220c      	movs	r2, #12
 8002424:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002426:	4b19      	ldr	r3, [pc, #100]	@ (800248c <MX_USART1_UART_Init+0x90>)
 8002428:	2200      	movs	r2, #0
 800242a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800242c:	4b17      	ldr	r3, [pc, #92]	@ (800248c <MX_USART1_UART_Init+0x90>)
 800242e:	2200      	movs	r2, #0
 8002430:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002432:	4b16      	ldr	r3, [pc, #88]	@ (800248c <MX_USART1_UART_Init+0x90>)
 8002434:	2200      	movs	r2, #0
 8002436:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002438:	4b14      	ldr	r3, [pc, #80]	@ (800248c <MX_USART1_UART_Init+0x90>)
 800243a:	2200      	movs	r2, #0
 800243c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800243e:	4b13      	ldr	r3, [pc, #76]	@ (800248c <MX_USART1_UART_Init+0x90>)
 8002440:	2200      	movs	r2, #0
 8002442:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002444:	4811      	ldr	r0, [pc, #68]	@ (800248c <MX_USART1_UART_Init+0x90>)
 8002446:	f005 fd95 	bl	8007f74 <HAL_UART_Init>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002450:	f000 fc58 	bl	8002d04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002454:	2100      	movs	r1, #0
 8002456:	480d      	ldr	r0, [pc, #52]	@ (800248c <MX_USART1_UART_Init+0x90>)
 8002458:	f007 fbb5 	bl	8009bc6 <HAL_UARTEx_SetTxFifoThreshold>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002462:	f000 fc4f 	bl	8002d04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002466:	2100      	movs	r1, #0
 8002468:	4808      	ldr	r0, [pc, #32]	@ (800248c <MX_USART1_UART_Init+0x90>)
 800246a:	f007 fbea 	bl	8009c42 <HAL_UARTEx_SetRxFifoThreshold>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002474:	f000 fc46 	bl	8002d04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002478:	4804      	ldr	r0, [pc, #16]	@ (800248c <MX_USART1_UART_Init+0x90>)
 800247a:	f007 fb6b 	bl	8009b54 <HAL_UARTEx_DisableFifoMode>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002484:	f000 fc3e 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002488:	bf00      	nop
 800248a:	bd80      	pop	{r7, pc}
 800248c:	2000082c 	.word	0x2000082c
 8002490:	40013800 	.word	0x40013800

08002494 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002498:	4b23      	ldr	r3, [pc, #140]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 800249a:	4a24      	ldr	r2, [pc, #144]	@ (800252c <MX_USART2_UART_Init+0x98>)
 800249c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 800249e:	4b22      	ldr	r3, [pc, #136]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024a0:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80024a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80024a6:	4b20      	ldr	r3, [pc, #128]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024ac:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80024b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024be:	220c      	movs	r2, #12
 80024c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024c2:	4b19      	ldr	r3, [pc, #100]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024c8:	4b17      	ldr	r3, [pc, #92]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024ce:	4b16      	ldr	r3, [pc, #88]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024d4:	4b14      	ldr	r3, [pc, #80]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024da:	4b13      	ldr	r3, [pc, #76]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024dc:	2200      	movs	r2, #0
 80024de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024e0:	4811      	ldr	r0, [pc, #68]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024e2:	f005 fd47 	bl	8007f74 <HAL_UART_Init>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 80024ec:	f000 fc0a 	bl	8002d04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024f0:	2100      	movs	r1, #0
 80024f2:	480d      	ldr	r0, [pc, #52]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 80024f4:	f007 fb67 	bl	8009bc6 <HAL_UARTEx_SetTxFifoThreshold>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 80024fe:	f000 fc01 	bl	8002d04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002502:	2100      	movs	r1, #0
 8002504:	4808      	ldr	r0, [pc, #32]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 8002506:	f007 fb9c 	bl	8009c42 <HAL_UARTEx_SetRxFifoThreshold>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8002510:	f000 fbf8 	bl	8002d04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002514:	4804      	ldr	r0, [pc, #16]	@ (8002528 <MX_USART2_UART_Init+0x94>)
 8002516:	f007 fb1d 	bl	8009b54 <HAL_UARTEx_DisableFifoMode>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8002520:	f000 fbf0 	bl	8002d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}
 8002528:	200008f8 	.word	0x200008f8
 800252c:	40004400 	.word	0x40004400

08002530 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002536:	4b24      	ldr	r3, [pc, #144]	@ (80025c8 <MX_DMA_Init+0x98>)
 8002538:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800253a:	4a23      	ldr	r2, [pc, #140]	@ (80025c8 <MX_DMA_Init+0x98>)
 800253c:	f043 0304 	orr.w	r3, r3, #4
 8002540:	6493      	str	r3, [r2, #72]	@ 0x48
 8002542:	4b21      	ldr	r3, [pc, #132]	@ (80025c8 <MX_DMA_Init+0x98>)
 8002544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002546:	f003 0304 	and.w	r3, r3, #4
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800254e:	4b1e      	ldr	r3, [pc, #120]	@ (80025c8 <MX_DMA_Init+0x98>)
 8002550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002552:	4a1d      	ldr	r2, [pc, #116]	@ (80025c8 <MX_DMA_Init+0x98>)
 8002554:	f043 0301 	orr.w	r3, r3, #1
 8002558:	6493      	str	r3, [r2, #72]	@ 0x48
 800255a:	4b1b      	ldr	r3, [pc, #108]	@ (80025c8 <MX_DMA_Init+0x98>)
 800255c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	60bb      	str	r3, [r7, #8]
 8002564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002566:	4b18      	ldr	r3, [pc, #96]	@ (80025c8 <MX_DMA_Init+0x98>)
 8002568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800256a:	4a17      	ldr	r2, [pc, #92]	@ (80025c8 <MX_DMA_Init+0x98>)
 800256c:	f043 0302 	orr.w	r3, r3, #2
 8002570:	6493      	str	r3, [r2, #72]	@ 0x48
 8002572:	4b15      	ldr	r3, [pc, #84]	@ (80025c8 <MX_DMA_Init+0x98>)
 8002574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	607b      	str	r3, [r7, #4]
 800257c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800257e:	2200      	movs	r2, #0
 8002580:	2100      	movs	r1, #0
 8002582:	200b      	movs	r0, #11
 8002584:	f001 f9d9 	bl	800393a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002588:	200b      	movs	r0, #11
 800258a:	f001 f9f0 	bl	800396e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800258e:	2200      	movs	r2, #0
 8002590:	2100      	movs	r1, #0
 8002592:	200c      	movs	r0, #12
 8002594:	f001 f9d1 	bl	800393a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002598:	200c      	movs	r0, #12
 800259a:	f001 f9e8 	bl	800396e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800259e:	2200      	movs	r2, #0
 80025a0:	2100      	movs	r1, #0
 80025a2:	200d      	movs	r0, #13
 80025a4:	f001 f9c9 	bl	800393a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80025a8:	200d      	movs	r0, #13
 80025aa:	f001 f9e0 	bl	800396e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 80025ae:	2200      	movs	r2, #0
 80025b0:	2100      	movs	r1, #0
 80025b2:	2039      	movs	r0, #57	@ 0x39
 80025b4:	f001 f9c1 	bl	800393a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80025b8:	2039      	movs	r0, #57	@ 0x39
 80025ba:	f001 f9d8 	bl	800396e <HAL_NVIC_EnableIRQ>

}
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000

080025cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08a      	sub	sp, #40	@ 0x28
 80025d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d2:	f107 0314 	add.w	r3, r7, #20
 80025d6:	2200      	movs	r2, #0
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	605a      	str	r2, [r3, #4]
 80025dc:	609a      	str	r2, [r3, #8]
 80025de:	60da      	str	r2, [r3, #12]
 80025e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025e2:	4b57      	ldr	r3, [pc, #348]	@ (8002740 <MX_GPIO_Init+0x174>)
 80025e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025e6:	4a56      	ldr	r2, [pc, #344]	@ (8002740 <MX_GPIO_Init+0x174>)
 80025e8:	f043 0304 	orr.w	r3, r3, #4
 80025ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025ee:	4b54      	ldr	r3, [pc, #336]	@ (8002740 <MX_GPIO_Init+0x174>)
 80025f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025f2:	f003 0304 	and.w	r3, r3, #4
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025fa:	4b51      	ldr	r3, [pc, #324]	@ (8002740 <MX_GPIO_Init+0x174>)
 80025fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025fe:	4a50      	ldr	r2, [pc, #320]	@ (8002740 <MX_GPIO_Init+0x174>)
 8002600:	f043 0320 	orr.w	r3, r3, #32
 8002604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002606:	4b4e      	ldr	r3, [pc, #312]	@ (8002740 <MX_GPIO_Init+0x174>)
 8002608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800260a:	f003 0320 	and.w	r3, r3, #32
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002612:	4b4b      	ldr	r3, [pc, #300]	@ (8002740 <MX_GPIO_Init+0x174>)
 8002614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002616:	4a4a      	ldr	r2, [pc, #296]	@ (8002740 <MX_GPIO_Init+0x174>)
 8002618:	f043 0301 	orr.w	r3, r3, #1
 800261c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800261e:	4b48      	ldr	r3, [pc, #288]	@ (8002740 <MX_GPIO_Init+0x174>)
 8002620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	60bb      	str	r3, [r7, #8]
 8002628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800262a:	4b45      	ldr	r3, [pc, #276]	@ (8002740 <MX_GPIO_Init+0x174>)
 800262c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800262e:	4a44      	ldr	r2, [pc, #272]	@ (8002740 <MX_GPIO_Init+0x174>)
 8002630:	f043 0302 	orr.w	r3, r3, #2
 8002634:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002636:	4b42      	ldr	r3, [pc, #264]	@ (8002740 <MX_GPIO_Init+0x174>)
 8002638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	607b      	str	r3, [r7, #4]
 8002640:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_4, GPIO_PIN_SET);
 8002642:	2201      	movs	r2, #1
 8002644:	f240 4111 	movw	r1, #1041	@ 0x411
 8002648:	483e      	ldr	r0, [pc, #248]	@ (8002744 <MX_GPIO_Init+0x178>)
 800264a:	f001 fe5f 	bl	800430c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 800264e:	2201      	movs	r2, #1
 8002650:	2180      	movs	r1, #128	@ 0x80
 8002652:	483d      	ldr	r0, [pc, #244]	@ (8002748 <MX_GPIO_Init+0x17c>)
 8002654:	f001 fe5a 	bl	800430c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002658:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800265c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800265e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002662:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	2300      	movs	r3, #0
 8002666:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002668:	f107 0314 	add.w	r3, r7, #20
 800266c:	4619      	mov	r1, r3
 800266e:	4836      	ldr	r0, [pc, #216]	@ (8002748 <MX_GPIO_Init+0x17c>)
 8002670:	f001 fcca 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002674:	2380      	movs	r3, #128	@ 0x80
 8002676:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002678:	2300      	movs	r3, #0
 800267a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800267c:	2301      	movs	r3, #1
 800267e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002680:	f107 0314 	add.w	r3, r7, #20
 8002684:	4619      	mov	r1, r3
 8002686:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800268a:	f001 fcbd 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_4;
 800268e:	f240 4311 	movw	r3, #1041	@ 0x411
 8002692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002694:	2301      	movs	r3, #1
 8002696:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002698:	2300      	movs	r3, #0
 800269a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269c:	2300      	movs	r3, #0
 800269e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a0:	f107 0314 	add.w	r3, r7, #20
 80026a4:	4619      	mov	r1, r3
 80026a6:	4827      	ldr	r0, [pc, #156]	@ (8002744 <MX_GPIO_Init+0x178>)
 80026a8:	f001 fcae 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80026ac:	2380      	movs	r3, #128	@ 0x80
 80026ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026b0:	2301      	movs	r3, #1
 80026b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b4:	2300      	movs	r3, #0
 80026b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b8:	2300      	movs	r3, #0
 80026ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026bc:	f107 0314 	add.w	r3, r7, #20
 80026c0:	4619      	mov	r1, r3
 80026c2:	4821      	ldr	r0, [pc, #132]	@ (8002748 <MX_GPIO_Init+0x17c>)
 80026c4:	f001 fca0 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80026c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026ce:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80026d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026d4:	2301      	movs	r3, #1
 80026d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d8:	f107 0314 	add.w	r3, r7, #20
 80026dc:	4619      	mov	r1, r3
 80026de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026e2:	f001 fc91 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80026e6:	2320      	movs	r3, #32
 80026e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026ea:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80026ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026f0:	2301      	movs	r3, #1
 80026f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026f4:	f107 0314 	add.w	r3, r7, #20
 80026f8:	4619      	mov	r1, r3
 80026fa:	4812      	ldr	r0, [pc, #72]	@ (8002744 <MX_GPIO_Init+0x178>)
 80026fc:	f001 fc84 	bl	8004008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002700:	2340      	movs	r3, #64	@ 0x40
 8002702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002704:	2300      	movs	r3, #0
 8002706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002708:	2301      	movs	r3, #1
 800270a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800270c:	f107 0314 	add.w	r3, r7, #20
 8002710:	4619      	mov	r1, r3
 8002712:	480c      	ldr	r0, [pc, #48]	@ (8002744 <MX_GPIO_Init+0x178>)
 8002714:	f001 fc78 	bl	8004008 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002718:	2200      	movs	r2, #0
 800271a:	2100      	movs	r1, #0
 800271c:	2017      	movs	r0, #23
 800271e:	f001 f90c 	bl	800393a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002722:	2017      	movs	r0, #23
 8002724:	f001 f923 	bl	800396e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002728:	2200      	movs	r2, #0
 800272a:	2100      	movs	r1, #0
 800272c:	2028      	movs	r0, #40	@ 0x28
 800272e:	f001 f904 	bl	800393a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002732:	2028      	movs	r0, #40	@ 0x28
 8002734:	f001 f91b 	bl	800396e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002738:	bf00      	nop
 800273a:	3728      	adds	r7, #40	@ 0x28
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40021000 	.word	0x40021000
 8002744:	48000400 	.word	0x48000400
 8002748:	48000800 	.word	0x48000800

0800274c <generate_trapezoidal_velocity_profile>:

/* USER CODE BEGIN 4 */

///TRAJECTORY
void generate_trapezoidal_velocity_profile(double t2, double x2) {
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	ed87 0b02 	vstr	d0, [r7, #8]
 8002756:	ed87 1b00 	vstr	d1, [r7]
  // Total displacement and time interval
	total_displacement = x2 - qeifloat;
 800275a:	4b26      	ldr	r3, [pc, #152]	@ (80027f4 <generate_trapezoidal_velocity_profile+0xa8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f7fd febe 	bl	80004e0 <__aeabi_f2d>
 8002764:	4602      	mov	r2, r0
 8002766:	460b      	mov	r3, r1
 8002768:	e9d7 0100 	ldrd	r0, r1, [r7]
 800276c:	f7fd fd58 	bl	8000220 <__aeabi_dsub>
 8002770:	4602      	mov	r2, r0
 8002772:	460b      	mov	r3, r1
 8002774:	4610      	mov	r0, r2
 8002776:	4619      	mov	r1, r3
 8002778:	f7fe f944 	bl	8000a04 <__aeabi_d2f>
 800277c:	4603      	mov	r3, r0
 800277e:	4a1e      	ldr	r2, [pc, #120]	@ (80027f8 <generate_trapezoidal_velocity_profile+0xac>)
 8002780:	6013      	str	r3, [r2, #0]
	total_time = t2;
 8002782:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002786:	f7fe f93d 	bl	8000a04 <__aeabi_d2f>
 800278a:	4603      	mov	r3, r0
 800278c:	4a1b      	ldr	r2, [pc, #108]	@ (80027fc <generate_trapezoidal_velocity_profile+0xb0>)
 800278e:	6013      	str	r3, [r2, #0]

  // Calculate optimal acceleration time (t_acc) - Assume a reasonable value
	t_acc = total_time / 4;  // This is an assumption; you can adjust it
 8002790:	4b1a      	ldr	r3, [pc, #104]	@ (80027fc <generate_trapezoidal_velocity_profile+0xb0>)
 8002792:	ed93 7a00 	vldr	s14, [r3]
 8002796:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800279a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800279e:	4b18      	ldr	r3, [pc, #96]	@ (8002800 <generate_trapezoidal_velocity_profile+0xb4>)
 80027a0:	edc3 7a00 	vstr	s15, [r3]

  // Remaining time for constant velocity phase
	t_const = total_time - 2 * t_acc;
 80027a4:	4b15      	ldr	r3, [pc, #84]	@ (80027fc <generate_trapezoidal_velocity_profile+0xb0>)
 80027a6:	ed93 7a00 	vldr	s14, [r3]
 80027aa:	4b15      	ldr	r3, [pc, #84]	@ (8002800 <generate_trapezoidal_velocity_profile+0xb4>)
 80027ac:	edd3 7a00 	vldr	s15, [r3]
 80027b0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b8:	4b12      	ldr	r3, [pc, #72]	@ (8002804 <generate_trapezoidal_velocity_profile+0xb8>)
 80027ba:	edc3 7a00 	vstr	s15, [r3]

  // Calculate peak velocity
	Peak = total_displacement / (t_acc + t_const);
 80027be:	4b0e      	ldr	r3, [pc, #56]	@ (80027f8 <generate_trapezoidal_velocity_profile+0xac>)
 80027c0:	edd3 6a00 	vldr	s13, [r3]
 80027c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002800 <generate_trapezoidal_velocity_profile+0xb4>)
 80027c6:	ed93 7a00 	vldr	s14, [r3]
 80027ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002804 <generate_trapezoidal_velocity_profile+0xb8>)
 80027cc:	edd3 7a00 	vldr	s15, [r3]
 80027d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002808 <generate_trapezoidal_velocity_profile+0xbc>)
 80027da:	edc3 7a00 	vstr	s15, [r3]

	HAL_TIM_Base_Start_IT(&htim4);
 80027de:	480b      	ldr	r0, [pc, #44]	@ (800280c <generate_trapezoidal_velocity_profile+0xc0>)
 80027e0:	f002 fec8 	bl	8005574 <HAL_TIM_Base_Start_IT>

	Mode = 0;
 80027e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002810 <generate_trapezoidal_velocity_profile+0xc4>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	801a      	strh	r2, [r3, #0]

  }
 80027ea:	bf00      	nop
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000aec 	.word	0x20000aec
 80027f8:	20001188 	.word	0x20001188
 80027fc:	2000118c 	.word	0x2000118c
 8002800:	20001190 	.word	0x20001190
 8002804:	20001194 	.word	0x20001194
 8002808:	20001198 	.word	0x20001198
 800280c:	2000049c 	.word	0x2000049c
 8002810:	200011b4 	.word	0x200011b4
 8002814:	00000000 	.word	0x00000000

08002818 <generate_Velocity>:

void generate_Velocity()
{
 8002818:	b5b0      	push	{r4, r5, r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
		t = (time_op) * i / num_points;
 800281e:	4bb4      	ldr	r3, [pc, #720]	@ (8002af0 <generate_Velocity+0x2d8>)
 8002820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002824:	4610      	mov	r0, r2
 8002826:	4619      	mov	r1, r3
 8002828:	f7fe fa04 	bl	8000c34 <__aeabi_ul2f>
 800282c:	ee07 0a10 	vmov	s14, r0
 8002830:	4bb0      	ldr	r3, [pc, #704]	@ (8002af4 <generate_Velocity+0x2dc>)
 8002832:	edd3 7a00 	vldr	s15, [r3]
 8002836:	ee67 6a27 	vmul.f32	s13, s14, s15
 800283a:	4baf      	ldr	r3, [pc, #700]	@ (8002af8 <generate_Velocity+0x2e0>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	ee07 3a90 	vmov	s15, r3
 8002842:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002846:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800284a:	4bac      	ldr	r3, [pc, #688]	@ (8002afc <generate_Velocity+0x2e4>)
 800284c:	edc3 7a00 	vstr	s15, [r3]
		if (t < t_acc) {
 8002850:	4baa      	ldr	r3, [pc, #680]	@ (8002afc <generate_Velocity+0x2e4>)
 8002852:	ed93 7a00 	vldr	s14, [r3]
 8002856:	4baa      	ldr	r3, [pc, #680]	@ (8002b00 <generate_Velocity+0x2e8>)
 8002858:	edd3 7a00 	vldr	s15, [r3]
 800285c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002864:	d510      	bpl.n	8002888 <generate_Velocity+0x70>
			velocity = (Peak * (t / t_acc));
 8002866:	4ba5      	ldr	r3, [pc, #660]	@ (8002afc <generate_Velocity+0x2e4>)
 8002868:	edd3 6a00 	vldr	s13, [r3]
 800286c:	4ba4      	ldr	r3, [pc, #656]	@ (8002b00 <generate_Velocity+0x2e8>)
 800286e:	edd3 7a00 	vldr	s15, [r3]
 8002872:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002876:	4ba3      	ldr	r3, [pc, #652]	@ (8002b04 <generate_Velocity+0x2ec>)
 8002878:	edd3 7a00 	vldr	s15, [r3]
 800287c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002880:	4ba1      	ldr	r3, [pc, #644]	@ (8002b08 <generate_Velocity+0x2f0>)
 8002882:	edc3 7a00 	vstr	s15, [r3]
 8002886:	e034      	b.n	80028f2 <generate_Velocity+0xda>
		} else if (t >= t_acc && t <+ t_acc + t_const) {
 8002888:	4b9c      	ldr	r3, [pc, #624]	@ (8002afc <generate_Velocity+0x2e4>)
 800288a:	ed93 7a00 	vldr	s14, [r3]
 800288e:	4b9c      	ldr	r3, [pc, #624]	@ (8002b00 <generate_Velocity+0x2e8>)
 8002890:	edd3 7a00 	vldr	s15, [r3]
 8002894:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800289c:	db14      	blt.n	80028c8 <generate_Velocity+0xb0>
 800289e:	4b98      	ldr	r3, [pc, #608]	@ (8002b00 <generate_Velocity+0x2e8>)
 80028a0:	ed93 7a00 	vldr	s14, [r3]
 80028a4:	4b99      	ldr	r3, [pc, #612]	@ (8002b0c <generate_Velocity+0x2f4>)
 80028a6:	edd3 7a00 	vldr	s15, [r3]
 80028aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028ae:	4b93      	ldr	r3, [pc, #588]	@ (8002afc <generate_Velocity+0x2e4>)
 80028b0:	edd3 7a00 	vldr	s15, [r3]
 80028b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028bc:	dd04      	ble.n	80028c8 <generate_Velocity+0xb0>
			velocity = Peak;
 80028be:	4b91      	ldr	r3, [pc, #580]	@ (8002b04 <generate_Velocity+0x2ec>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a91      	ldr	r2, [pc, #580]	@ (8002b08 <generate_Velocity+0x2f0>)
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	e014      	b.n	80028f2 <generate_Velocity+0xda>
		} else {
			velocity = (Peak * ((time_op - t) / t_acc));
 80028c8:	4b8a      	ldr	r3, [pc, #552]	@ (8002af4 <generate_Velocity+0x2dc>)
 80028ca:	ed93 7a00 	vldr	s14, [r3]
 80028ce:	4b8b      	ldr	r3, [pc, #556]	@ (8002afc <generate_Velocity+0x2e4>)
 80028d0:	edd3 7a00 	vldr	s15, [r3]
 80028d4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80028d8:	4b89      	ldr	r3, [pc, #548]	@ (8002b00 <generate_Velocity+0x2e8>)
 80028da:	edd3 7a00 	vldr	s15, [r3]
 80028de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028e2:	4b88      	ldr	r3, [pc, #544]	@ (8002b04 <generate_Velocity+0x2ec>)
 80028e4:	edd3 7a00 	vldr	s15, [r3]
 80028e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ec:	4b86      	ldr	r3, [pc, #536]	@ (8002b08 <generate_Velocity+0x2f0>)
 80028ee:	edc3 7a00 	vstr	s15, [r3]
		}
		position += velocity/1000.0;
 80028f2:	4b87      	ldr	r3, [pc, #540]	@ (8002b10 <generate_Velocity+0x2f8>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fd fdf2 	bl	80004e0 <__aeabi_f2d>
 80028fc:	4604      	mov	r4, r0
 80028fe:	460d      	mov	r5, r1
 8002900:	4b81      	ldr	r3, [pc, #516]	@ (8002b08 <generate_Velocity+0x2f0>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f7fd fdeb 	bl	80004e0 <__aeabi_f2d>
 800290a:	f04f 0200 	mov.w	r2, #0
 800290e:	4b81      	ldr	r3, [pc, #516]	@ (8002b14 <generate_Velocity+0x2fc>)
 8002910:	f7fd ff68 	bl	80007e4 <__aeabi_ddiv>
 8002914:	4602      	mov	r2, r0
 8002916:	460b      	mov	r3, r1
 8002918:	4620      	mov	r0, r4
 800291a:	4629      	mov	r1, r5
 800291c:	f7fd fc82 	bl	8000224 <__adddf3>
 8002920:	4602      	mov	r2, r0
 8002922:	460b      	mov	r3, r1
 8002924:	4610      	mov	r0, r2
 8002926:	4619      	mov	r1, r3
 8002928:	f7fe f86c 	bl	8000a04 <__aeabi_d2f>
 800292c:	4603      	mov	r3, r0
 800292e:	4a78      	ldr	r2, [pc, #480]	@ (8002b10 <generate_Velocity+0x2f8>)
 8002930:	6013      	str	r3, [r2, #0]

		position_now = position;
 8002932:	4b77      	ldr	r3, [pc, #476]	@ (8002b10 <generate_Velocity+0x2f8>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a78      	ldr	r2, [pc, #480]	@ (8002b18 <generate_Velocity+0x300>)
 8002938:	6013      	str	r3, [r2, #0]

		Vfeedback = arm_pid_f32(&PID, position_now - qeifloat);
 800293a:	4b77      	ldr	r3, [pc, #476]	@ (8002b18 <generate_Velocity+0x300>)
 800293c:	ed93 7a00 	vldr	s14, [r3]
 8002940:	4b76      	ldr	r3, [pc, #472]	@ (8002b1c <generate_Velocity+0x304>)
 8002942:	edd3 7a00 	vldr	s15, [r3]
 8002946:	ee77 7a67 	vsub.f32	s15, s14, s15
 800294a:	4b75      	ldr	r3, [pc, #468]	@ (8002b20 <generate_Velocity+0x308>)
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	edc7 7a02 	vstr	s15, [r7, #8]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	ed93 7a00 	vldr	s14, [r3]
 8002958:	edd7 7a02 	vldr	s15, [r7, #8]
 800295c:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	edd3 6a01 	vldr	s13, [r3, #4]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	edd3 7a03 	vldr	s15, [r3, #12]
 800296c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8002970:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	edd3 6a02 	vldr	s13, [r3, #8]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002984:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800298e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002992:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Update state */
    S->state[1] = S->state[0];
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	68da      	ldr	r2, [r3, #12]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a5d      	ldr	r2, [pc, #372]	@ (8002b24 <generate_Velocity+0x30c>)
 80029ae:	6013      	str	r3, [r2, #0]



		BTempV = Vfeedback;
 80029b0:	4b5c      	ldr	r3, [pc, #368]	@ (8002b24 <generate_Velocity+0x30c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a5c      	ldr	r2, [pc, #368]	@ (8002b28 <generate_Velocity+0x310>)
 80029b6:	6013      	str	r3, [r2, #0]

		VInM = Vfeedback * (24.0/65535.0);
 80029b8:	4b5a      	ldr	r3, [pc, #360]	@ (8002b24 <generate_Velocity+0x30c>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fd fd8f 	bl	80004e0 <__aeabi_f2d>
 80029c2:	a347      	add	r3, pc, #284	@ (adr r3, 8002ae0 <generate_Velocity+0x2c8>)
 80029c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c8:	f7fd fde2 	bl	8000590 <__aeabi_dmul>
 80029cc:	4602      	mov	r2, r0
 80029ce:	460b      	mov	r3, r1
 80029d0:	4610      	mov	r0, r2
 80029d2:	4619      	mov	r1, r3
 80029d4:	f7fe f816 	bl	8000a04 <__aeabi_d2f>
 80029d8:	4603      	mov	r3, r0
 80029da:	4a54      	ldr	r2, [pc, #336]	@ (8002b2c <generate_Velocity+0x314>)
 80029dc:	6013      	str	r3, [r2, #0]
		//		        if (Vfeedback < 9830)
		//		        {
		//		        	Vfeedback = 9830;
		//		        }

		zStop = 0;
 80029de:	4b54      	ldr	r3, [pc, #336]	@ (8002b30 <generate_Velocity+0x318>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	701a      	strb	r2, [r3, #0]
		pwmM = Vfeedback * (65535.0/24.0);
 80029e4:	4b4f      	ldr	r3, [pc, #316]	@ (8002b24 <generate_Velocity+0x30c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7fd fd79 	bl	80004e0 <__aeabi_f2d>
 80029ee:	a33e      	add	r3, pc, #248	@ (adr r3, 8002ae8 <generate_Velocity+0x2d0>)
 80029f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f4:	f7fd fdcc 	bl	8000590 <__aeabi_dmul>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4610      	mov	r0, r2
 80029fe:	4619      	mov	r1, r3
 8002a00:	f7fd ffd8 	bl	80009b4 <__aeabi_d2iz>
 8002a04:	4603      	mov	r3, r0
 8002a06:	4a4b      	ldr	r2, [pc, #300]	@ (8002b34 <generate_Velocity+0x31c>)
 8002a08:	6013      	str	r3, [r2, #0]

		if(Vfeedback >= 0)
 8002a0a:	4b46      	ldr	r3, [pc, #280]	@ (8002b24 <generate_Velocity+0x30c>)
 8002a0c:	edd3 7a00 	vldr	s15, [r3]
 8002a10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a18:	db09      	blt.n	8002a2e <generate_Velocity+0x216>
		{
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwmM);
 8002a1a:	4b46      	ldr	r3, [pc, #280]	@ (8002b34 <generate_Velocity+0x31c>)
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	4b46      	ldr	r3, [pc, #280]	@ (8002b38 <generate_Velocity+0x320>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002a24:	4b44      	ldr	r3, [pc, #272]	@ (8002b38 <generate_Velocity+0x320>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a2c:	e011      	b.n	8002a52 <generate_Velocity+0x23a>

		}

		else if (Vfeedback < 0)
 8002a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b24 <generate_Velocity+0x30c>)
 8002a30:	edd3 7a00 	vldr	s15, [r3]
 8002a34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a3c:	d509      	bpl.n	8002a52 <generate_Velocity+0x23a>
		{

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002a3e:	4b3e      	ldr	r3, [pc, #248]	@ (8002b38 <generate_Velocity+0x320>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2200      	movs	r2, #0
 8002a44:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwmM*-1);
 8002a46:	4b3b      	ldr	r3, [pc, #236]	@ (8002b34 <generate_Velocity+0x31c>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	425a      	negs	r2, r3
 8002a4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b38 <generate_Velocity+0x320>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	639a      	str	r2, [r3, #56]	@ 0x38



		//		        qei = PlantSimulation(Vfeeback);

		if ( i >= time_op*1000)
 8002a52:	4b27      	ldr	r3, [pc, #156]	@ (8002af0 <generate_Velocity+0x2d8>)
 8002a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a58:	4610      	mov	r0, r2
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	f7fe f8ea 	bl	8000c34 <__aeabi_ul2f>
 8002a60:	ee06 0a90 	vmov	s13, r0
 8002a64:	4b23      	ldr	r3, [pc, #140]	@ (8002af4 <generate_Velocity+0x2dc>)
 8002a66:	edd3 7a00 	vldr	s15, [r3]
 8002a6a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002b3c <generate_Velocity+0x324>
 8002a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a72:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7a:	da00      	bge.n	8002a7e <generate_Velocity+0x266>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 3000);
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);

		}

}
 8002a7c:	e02b      	b.n	8002ad6 <generate_Velocity+0x2be>
			__HAL_TIM_SET_COUNTER(&htim4, 0);
 8002a7e:	4b30      	ldr	r3, [pc, #192]	@ (8002b40 <generate_Velocity+0x328>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2200      	movs	r2, #0
 8002a84:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Stop_IT(&htim4);
 8002a86:	482e      	ldr	r0, [pc, #184]	@ (8002b40 <generate_Velocity+0x328>)
 8002a88:	f002 fdec 	bl	8005664 <HAL_TIM_Base_Stop_IT>
			rou += 1;
 8002a8c:	4b2d      	ldr	r3, [pc, #180]	@ (8002b44 <generate_Velocity+0x32c>)
 8002a8e:	881b      	ldrh	r3, [r3, #0]
 8002a90:	3301      	adds	r3, #1
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	4b2b      	ldr	r3, [pc, #172]	@ (8002b44 <generate_Velocity+0x32c>)
 8002a96:	801a      	strh	r2, [r3, #0]
			i = 0;
 8002a98:	4915      	ldr	r1, [pc, #84]	@ (8002af0 <generate_Velocity+0x2d8>)
 8002a9a:	f04f 0200 	mov.w	r2, #0
 8002a9e:	f04f 0300 	mov.w	r3, #0
 8002aa2:	e9c1 2300 	strd	r2, r3, [r1]
			buf[0] = 2;
 8002aa6:	4b28      	ldr	r3, [pc, #160]	@ (8002b48 <generate_Velocity+0x330>)
 8002aa8:	2202      	movs	r2, #2
 8002aaa:	701a      	strb	r2, [r3, #0]
			L_State = updateLED(buf,&htim3,TIM_CHANNEL_2);
 8002aac:	2204      	movs	r2, #4
 8002aae:	4927      	ldr	r1, [pc, #156]	@ (8002b4c <generate_Velocity+0x334>)
 8002ab0:	4825      	ldr	r0, [pc, #148]	@ (8002b48 <generate_Velocity+0x330>)
 8002ab2:	f000 fcc9 	bl	8003448 <updateLED>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	461a      	mov	r2, r3
 8002aba:	4b25      	ldr	r3, [pc, #148]	@ (8002b50 <generate_Velocity+0x338>)
 8002abc:	701a      	strb	r2, [r3, #0]
			fin = 1;
 8002abe:	4b25      	ldr	r3, [pc, #148]	@ (8002b54 <generate_Velocity+0x33c>)
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 3000);
 8002ac4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b38 <generate_Velocity+0x320>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002acc:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002ace:	4b1a      	ldr	r3, [pc, #104]	@ (8002b38 <generate_Velocity+0x320>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002ad6:	bf00      	nop
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bdb0      	pop	{r4, r5, r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	00180018 	.word	0x00180018
 8002ae4:	3f380018 	.word	0x3f380018
 8002ae8:	00000000 	.word	0x00000000
 8002aec:	40a55540 	.word	0x40a55540
 8002af0:	200011a0 	.word	0x200011a0
 8002af4:	20000200 	.word	0x20000200
 8002af8:	20000204 	.word	0x20000204
 8002afc:	200011a8 	.word	0x200011a8
 8002b00:	20001190 	.word	0x20001190
 8002b04:	20001198 	.word	0x20001198
 8002b08:	200011ac 	.word	0x200011ac
 8002b0c:	20001194 	.word	0x20001194
 8002b10:	200011b0 	.word	0x200011b0
 8002b14:	408f4000 	.word	0x408f4000
 8002b18:	20001184 	.word	0x20001184
 8002b1c:	20000aec 	.word	0x20000aec
 8002b20:	200011c0 	.word	0x200011c0
 8002b24:	200011b8 	.word	0x200011b8
 8002b28:	200011e4 	.word	0x200011e4
 8002b2c:	200011bc 	.word	0x200011bc
 8002b30:	20000af0 	.word	0x20000af0
 8002b34:	200011e8 	.word	0x200011e8
 8002b38:	20000238 	.word	0x20000238
 8002b3c:	447a0000 	.word	0x447a0000
 8002b40:	2000049c 	.word	0x2000049c
 8002b44:	200011ec 	.word	0x200011ec
 8002b48:	20000208 	.word	0x20000208
 8002b4c:	200003d0 	.word	0x200003d0
 8002b50:	200011ee 	.word	0x200011ee
 8002b54:	200011ef 	.word	0x200011ef

08002b58 <serviceMotor>:
 *		pwm: (unsigned 32-bit integer) Motor pwm value
 *		dir: (unsigned 8-bit integer) Motor direction
 *
 */

void serviceMotor(uint32_t pwm, uint8_t dir){
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	70fb      	strb	r3, [r7, #3]

	zStop = 0;
 8002b64:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba0 <serviceMotor+0x48>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	701a      	strb	r2, [r3, #0]
	if(dir){
 8002b6a:	78fb      	ldrb	r3, [r7, #3]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d008      	beq.n	8002b82 <serviceMotor+0x2a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm);
 8002b70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba4 <serviceMotor+0x4c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002b78:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba4 <serviceMotor+0x4c>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	else{
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm);
	}
}
 8002b80:	e007      	b.n	8002b92 <serviceMotor+0x3a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002b82:	4b08      	ldr	r3, [pc, #32]	@ (8002ba4 <serviceMotor+0x4c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2200      	movs	r2, #0
 8002b88:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm);
 8002b8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ba4 <serviceMotor+0x4c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	20000af0 	.word	0x20000af0
 8002ba4:	20000238 	.word	0x20000238

08002ba8 <getZStop>:
 *		void
 *
 */


uint8_t getZStop(){
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
	return zStop;
 8002bac:	4b03      	ldr	r3, [pc, #12]	@ (8002bbc <getZStop+0x14>)
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	b2db      	uxtb	r3, r3
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	20000af0 	.word	0x20000af0

08002bc0 <HAL_GPIO_EXTI_Callback>:

// @User : Stop motor when hit the end stop
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	80fb      	strh	r3, [r7, #6]
	if((GPIO_Pin == GPIO_PIN_5 || GPIO_Pin == GPIO_PIN_10 ) && zStop== 0){
 8002bca:	88fb      	ldrh	r3, [r7, #6]
 8002bcc:	2b20      	cmp	r3, #32
 8002bce:	d003      	beq.n	8002bd8 <HAL_GPIO_EXTI_Callback+0x18>
 8002bd0:	88fb      	ldrh	r3, [r7, #6]
 8002bd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bd6:	d117      	bne.n	8002c08 <HAL_GPIO_EXTI_Callback+0x48>
 8002bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002c14 <HAL_GPIO_EXTI_Callback+0x54>)
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d112      	bne.n	8002c08 <HAL_GPIO_EXTI_Callback+0x48>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002be2:	4b0d      	ldr	r3, [pc, #52]	@ (8002c18 <HAL_GPIO_EXTI_Callback+0x58>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2200      	movs	r2, #0
 8002be8:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002bea:	4b0b      	ldr	r3, [pc, #44]	@ (8002c18 <HAL_GPIO_EXTI_Callback+0x58>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	639a      	str	r2, [r3, #56]	@ 0x38
		zStop = 1;
 8002bf2:	4b08      	ldr	r3, [pc, #32]	@ (8002c14 <HAL_GPIO_EXTI_Callback+0x54>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002bf8:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <HAL_GPIO_EXTI_Callback+0x5c>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	625a      	str	r2, [r3, #36]	@ 0x24
		qeifloat = 0;
 8002c00:	4b07      	ldr	r3, [pc, #28]	@ (8002c20 <HAL_GPIO_EXTI_Callback+0x60>)
 8002c02:	f04f 0200 	mov.w	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]
	}

}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	20000af0 	.word	0x20000af0
 8002c18:	20000238 	.word	0x20000238
 8002c1c:	20000304 	.word	0x20000304
 8002c20:	20000aec 	.word	0x20000aec

08002c24 <HAL_TIM_PWM_PulseFinishedCallback>:


// @User : Stop timer3 that send data to led
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM3){
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a05      	ldr	r2, [pc, #20]	@ (8002c48 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d103      	bne.n	8002c3e <HAL_TIM_PWM_PulseFinishedCallback+0x1a>
		HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_2);
 8002c36:	2104      	movs	r1, #4
 8002c38:	4804      	ldr	r0, [pc, #16]	@ (8002c4c <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8002c3a:	f003 f8ef 	bl	8005e1c <HAL_TIM_PWM_Stop_DMA>
	}

}
 8002c3e:	bf00      	nop
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40000400 	.word	0x40000400
 8002c4c:	200003d0 	.word	0x200003d0

08002c50 <HAL_TIM_PeriodElapsedCallback>:

//Callback -> Timer finish
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002c50:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002c54:	b082      	sub	sp, #8
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
	if(htim == &htim5)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a16      	ldr	r2, [pc, #88]	@ (8002cb8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d104      	bne.n	8002c6c <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		registerFrame[0x00].U16 = 22881; //send "Ya"
 8002c62:	4b16      	ldr	r3, [pc, #88]	@ (8002cbc <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002c64:	f645 1261 	movw	r2, #22881	@ 0x5961
 8002c68:	801a      	strh	r2, [r3, #0]
	else if(htim == &htim7)
	{
	_micros += UINT16_MAX;
	}

}
 8002c6a:	e01f      	b.n	8002cac <HAL_TIM_PeriodElapsedCallback+0x5c>
	else if(htim == &htim4)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a14      	ldr	r2, [pc, #80]	@ (8002cc0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d10c      	bne.n	8002c8e <HAL_TIM_PeriodElapsedCallback+0x3e>
		i+=1;
 8002c74:	4b13      	ldr	r3, [pc, #76]	@ (8002cc4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c7a:	f112 0801 	adds.w	r8, r2, #1
 8002c7e:	f143 0900 	adc.w	r9, r3, #0
 8002c82:	4b10      	ldr	r3, [pc, #64]	@ (8002cc4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002c84:	e9c3 8900 	strd	r8, r9, [r3]
		generate_Velocity();
 8002c88:	f7ff fdc6 	bl	8002818 <generate_Velocity>
}
 8002c8c:	e00e      	b.n	8002cac <HAL_TIM_PeriodElapsedCallback+0x5c>
	else if(htim == &htim7)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d10a      	bne.n	8002cac <HAL_TIM_PeriodElapsedCallback+0x5c>
	_micros += UINT16_MAX;
 8002c96:	4b0d      	ldr	r3, [pc, #52]	@ (8002ccc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002ca0:	1854      	adds	r4, r2, r1
 8002ca2:	f143 0500 	adc.w	r5, r3, #0
 8002ca6:	4b09      	ldr	r3, [pc, #36]	@ (8002ccc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002ca8:	e9c3 4500 	strd	r4, r5, [r3]
}
 8002cac:	bf00      	nop
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20000568 	.word	0x20000568
 8002cbc:	20000fd0 	.word	0x20000fd0
 8002cc0:	2000049c 	.word	0x2000049c
 8002cc4:	200011a0 	.word	0x200011a0
 8002cc8:	20000634 	.word	0x20000634
 8002ccc:	20001200 	.word	0x20001200

08002cd0 <micros>:

uint64_t micros()
{
 8002cd0:	b4b0      	push	{r4, r5, r7}
 8002cd2:	af00      	add	r7, sp, #0
return __HAL_TIM_GET_COUNTER(&htim7)+_micros;
 8002cd4:	4b09      	ldr	r3, [pc, #36]	@ (8002cfc <micros+0x2c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cda:	2200      	movs	r2, #0
 8002cdc:	4618      	mov	r0, r3
 8002cde:	4611      	mov	r1, r2
 8002ce0:	4b07      	ldr	r3, [pc, #28]	@ (8002d00 <micros+0x30>)
 8002ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce6:	1884      	adds	r4, r0, r2
 8002ce8:	eb41 0503 	adc.w	r5, r1, r3
 8002cec:	4622      	mov	r2, r4
 8002cee:	462b      	mov	r3, r5
}
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bcb0      	pop	{r4, r5, r7}
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	20000634 	.word	0x20000634
 8002d00:	20001200 	.word	0x20001200

08002d04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002d08:	b672      	cpsid	i
}
 8002d0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d0c:	bf00      	nop
 8002d0e:	e7fd      	b.n	8002d0c <Error_Handler+0x8>

08002d10 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d16:	4b0f      	ldr	r3, [pc, #60]	@ (8002d54 <HAL_MspInit+0x44>)
 8002d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d1a:	4a0e      	ldr	r2, [pc, #56]	@ (8002d54 <HAL_MspInit+0x44>)
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d22:	4b0c      	ldr	r3, [pc, #48]	@ (8002d54 <HAL_MspInit+0x44>)
 8002d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	607b      	str	r3, [r7, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d2e:	4b09      	ldr	r3, [pc, #36]	@ (8002d54 <HAL_MspInit+0x44>)
 8002d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d32:	4a08      	ldr	r2, [pc, #32]	@ (8002d54 <HAL_MspInit+0x44>)
 8002d34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d38:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d3a:	4b06      	ldr	r3, [pc, #24]	@ (8002d54 <HAL_MspInit+0x44>)
 8002d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d42:	603b      	str	r3, [r7, #0]
 8002d44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002d46:	f001 fbb5 	bl	80044b4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d4a:	bf00      	nop
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	40021000 	.word	0x40021000

08002d58 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b08e      	sub	sp, #56	@ 0x38
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]
 8002d6e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a72      	ldr	r2, [pc, #456]	@ (8002f40 <HAL_TIM_Base_MspInit+0x1e8>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d139      	bne.n	8002dee <HAL_TIM_Base_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d7a:	4b72      	ldr	r3, [pc, #456]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d7e:	4a71      	ldr	r2, [pc, #452]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002d80:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d84:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d86:	4b6f      	ldr	r3, [pc, #444]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002d88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d8e:	623b      	str	r3, [r7, #32]
 8002d90:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d92:	4b6c      	ldr	r3, [pc, #432]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d96:	4a6b      	ldr	r2, [pc, #428]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002d98:	f043 0301 	orr.w	r3, r3, #1
 8002d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d9e:	4b69      	ldr	r3, [pc, #420]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	61fb      	str	r3, [r7, #28]
 8002da8:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PA6     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002daa:	2340      	movs	r3, #64	@ 0x40
 8002dac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dae:	2312      	movs	r3, #18
 8002db0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002db2:	2301      	movs	r3, #1
 8002db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db6:	2300      	movs	r3, #0
 8002db8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002dba:	2306      	movs	r3, #6
 8002dbc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dc8:	f001 f91e 	bl	8004008 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002dcc:	2200      	movs	r2, #0
 8002dce:	2100      	movs	r1, #0
 8002dd0:	2018      	movs	r0, #24
 8002dd2:	f000 fdb2 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002dd6:	2018      	movs	r0, #24
 8002dd8:	f000 fdc9 	bl	800396e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2100      	movs	r1, #0
 8002de0:	2019      	movs	r0, #25
 8002de2:	f000 fdaa 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002de6:	2019      	movs	r0, #25
 8002de8:	f000 fdc1 	bl	800396e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002dec:	e0a3      	b.n	8002f36 <HAL_TIM_Base_MspInit+0x1de>
  else if(htim_base->Instance==TIM3)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a55      	ldr	r2, [pc, #340]	@ (8002f48 <HAL_TIM_Base_MspInit+0x1f0>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d137      	bne.n	8002e68 <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002df8:	4b52      	ldr	r3, [pc, #328]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfc:	4a51      	ldr	r2, [pc, #324]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002dfe:	f043 0302 	orr.w	r3, r3, #2
 8002e02:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e04:	4b4f      	ldr	r3, [pc, #316]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e08:	f003 0302 	and.w	r3, r3, #2
 8002e0c:	61bb      	str	r3, [r7, #24]
 8002e0e:	69bb      	ldr	r3, [r7, #24]
    hdma_tim3_ch2.Instance = DMA1_Channel3;
 8002e10:	4b4e      	ldr	r3, [pc, #312]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e12:	4a4f      	ldr	r2, [pc, #316]	@ (8002f50 <HAL_TIM_Base_MspInit+0x1f8>)
 8002e14:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 8002e16:	4b4d      	ldr	r3, [pc, #308]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e18:	223e      	movs	r2, #62	@ 0x3e
 8002e1a:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e1c:	4b4b      	ldr	r3, [pc, #300]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e1e:	2210      	movs	r2, #16
 8002e20:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e22:	4b4a      	ldr	r3, [pc, #296]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002e28:	4b48      	ldr	r3, [pc, #288]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e2a:	2280      	movs	r2, #128	@ 0x80
 8002e2c:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e2e:	4b47      	ldr	r3, [pc, #284]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e34:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e36:	4b45      	ldr	r3, [pc, #276]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e3c:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 8002e3e:	4b43      	ldr	r3, [pc, #268]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002e44:	4b41      	ldr	r3, [pc, #260]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8002e4a:	4840      	ldr	r0, [pc, #256]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e4c:	f000 fdaa 	bl	80039a4 <HAL_DMA_Init>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <HAL_TIM_Base_MspInit+0x102>
      Error_Handler();
 8002e56:	f7ff ff55 	bl	8002d04 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a3b      	ldr	r2, [pc, #236]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e5e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e60:	4a3a      	ldr	r2, [pc, #232]	@ (8002f4c <HAL_TIM_Base_MspInit+0x1f4>)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8002e66:	e066      	b.n	8002f36 <HAL_TIM_Base_MspInit+0x1de>
  else if(htim_base->Instance==TIM4)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a39      	ldr	r2, [pc, #228]	@ (8002f54 <HAL_TIM_Base_MspInit+0x1fc>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d114      	bne.n	8002e9c <HAL_TIM_Base_MspInit+0x144>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e72:	4b34      	ldr	r3, [pc, #208]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e76:	4a33      	ldr	r2, [pc, #204]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002e78:	f043 0304 	orr.w	r3, r3, #4
 8002e7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e7e:	4b31      	ldr	r3, [pc, #196]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e82:	f003 0304 	and.w	r3, r3, #4
 8002e86:	617b      	str	r3, [r7, #20]
 8002e88:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	201e      	movs	r0, #30
 8002e90:	f000 fd53 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002e94:	201e      	movs	r0, #30
 8002e96:	f000 fd6a 	bl	800396e <HAL_NVIC_EnableIRQ>
}
 8002e9a:	e04c      	b.n	8002f36 <HAL_TIM_Base_MspInit+0x1de>
  else if(htim_base->Instance==TIM5)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8002f58 <HAL_TIM_Base_MspInit+0x200>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d114      	bne.n	8002ed0 <HAL_TIM_Base_MspInit+0x178>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ea6:	4b27      	ldr	r3, [pc, #156]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eaa:	4a26      	ldr	r2, [pc, #152]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002eac:	f043 0308 	orr.w	r3, r3, #8
 8002eb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002eb2:	4b24      	ldr	r3, [pc, #144]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	2032      	movs	r0, #50	@ 0x32
 8002ec4:	f000 fd39 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002ec8:	2032      	movs	r0, #50	@ 0x32
 8002eca:	f000 fd50 	bl	800396e <HAL_NVIC_EnableIRQ>
}
 8002ece:	e032      	b.n	8002f36 <HAL_TIM_Base_MspInit+0x1de>
  else if(htim_base->Instance==TIM7)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a21      	ldr	r2, [pc, #132]	@ (8002f5c <HAL_TIM_Base_MspInit+0x204>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d114      	bne.n	8002f04 <HAL_TIM_Base_MspInit+0x1ac>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002eda:	4b1a      	ldr	r3, [pc, #104]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ede:	4a19      	ldr	r2, [pc, #100]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002ee0:	f043 0320 	orr.w	r3, r3, #32
 8002ee4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ee6:	4b17      	ldr	r3, [pc, #92]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eea:	f003 0320 	and.w	r3, r3, #32
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	2037      	movs	r0, #55	@ 0x37
 8002ef8:	f000 fd1f 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8002efc:	2037      	movs	r0, #55	@ 0x37
 8002efe:	f000 fd36 	bl	800396e <HAL_NVIC_EnableIRQ>
}
 8002f02:	e018      	b.n	8002f36 <HAL_TIM_Base_MspInit+0x1de>
  else if(htim_base->Instance==TIM16)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a15      	ldr	r2, [pc, #84]	@ (8002f60 <HAL_TIM_Base_MspInit+0x208>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d113      	bne.n	8002f36 <HAL_TIM_Base_MspInit+0x1de>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002f10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f12:	4a0c      	ldr	r2, [pc, #48]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002f14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f18:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f44 <HAL_TIM_Base_MspInit+0x1ec>)
 8002f1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f22:	60bb      	str	r3, [r7, #8]
 8002f24:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002f26:	2200      	movs	r2, #0
 8002f28:	2100      	movs	r1, #0
 8002f2a:	2019      	movs	r0, #25
 8002f2c:	f000 fd05 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002f30:	2019      	movs	r0, #25
 8002f32:	f000 fd1c 	bl	800396e <HAL_NVIC_EnableIRQ>
}
 8002f36:	bf00      	nop
 8002f38:	3738      	adds	r7, #56	@ 0x38
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	40012c00 	.word	0x40012c00
 8002f44:	40021000 	.word	0x40021000
 8002f48:	40000400 	.word	0x40000400
 8002f4c:	200007cc 	.word	0x200007cc
 8002f50:	40020030 	.word	0x40020030
 8002f54:	40000800 	.word	0x40000800
 8002f58:	40000c00 	.word	0x40000c00
 8002f5c:	40001400 	.word	0x40001400
 8002f60:	40014400 	.word	0x40014400

08002f64 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b08a      	sub	sp, #40	@ 0x28
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f6c:	f107 0314 	add.w	r3, r7, #20
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]
 8002f74:	605a      	str	r2, [r3, #4]
 8002f76:	609a      	str	r2, [r3, #8]
 8002f78:	60da      	str	r2, [r3, #12]
 8002f7a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f84:	d128      	bne.n	8002fd8 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f86:	4b16      	ldr	r3, [pc, #88]	@ (8002fe0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f8a:	4a15      	ldr	r2, [pc, #84]	@ (8002fe0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002f8c:	f043 0301 	orr.w	r3, r3, #1
 8002f90:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f92:	4b13      	ldr	r3, [pc, #76]	@ (8002fe0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	613b      	str	r3, [r7, #16]
 8002f9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f9e:	4b10      	ldr	r3, [pc, #64]	@ (8002fe0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa2:	4a0f      	ldr	r2, [pc, #60]	@ (8002fe0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002fa4:	f043 0301 	orr.w	r3, r3, #1
 8002fa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002faa:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe0 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	60fb      	str	r3, [r7, #12]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8002fb6:	2322      	movs	r3, #34	@ 0x22
 8002fb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fba:	2302      	movs	r3, #2
 8002fbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fca:	f107 0314 	add.w	r3, r7, #20
 8002fce:	4619      	mov	r1, r3
 8002fd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fd4:	f001 f818 	bl	8004008 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002fd8:	bf00      	nop
 8002fda:	3728      	adds	r7, #40	@ 0x28
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	40021000 	.word	0x40021000

08002fe4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b08a      	sub	sp, #40	@ 0x28
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fec:	f107 0314 	add.w	r3, r7, #20
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	605a      	str	r2, [r3, #4]
 8002ff6:	609a      	str	r2, [r3, #8]
 8002ff8:	60da      	str	r2, [r3, #12]
 8002ffa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a23      	ldr	r2, [pc, #140]	@ (8003090 <HAL_TIM_MspPostInit+0xac>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d11e      	bne.n	8003044 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003006:	4b23      	ldr	r3, [pc, #140]	@ (8003094 <HAL_TIM_MspPostInit+0xb0>)
 8003008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800300a:	4a22      	ldr	r2, [pc, #136]	@ (8003094 <HAL_TIM_MspPostInit+0xb0>)
 800300c:	f043 0301 	orr.w	r3, r3, #1
 8003010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003012:	4b20      	ldr	r3, [pc, #128]	@ (8003094 <HAL_TIM_MspPostInit+0xb0>)
 8003014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	613b      	str	r3, [r7, #16]
 800301c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800301e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003022:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003024:	2302      	movs	r3, #2
 8003026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003028:	2300      	movs	r3, #0
 800302a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800302c:	2300      	movs	r3, #0
 800302e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003030:	2306      	movs	r3, #6
 8003032:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003034:	f107 0314 	add.w	r3, r7, #20
 8003038:	4619      	mov	r1, r3
 800303a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800303e:	f000 ffe3 	bl	8004008 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003042:	e021      	b.n	8003088 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM3)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a13      	ldr	r2, [pc, #76]	@ (8003098 <HAL_TIM_MspPostInit+0xb4>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d11c      	bne.n	8003088 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800304e:	4b11      	ldr	r3, [pc, #68]	@ (8003094 <HAL_TIM_MspPostInit+0xb0>)
 8003050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003052:	4a10      	ldr	r2, [pc, #64]	@ (8003094 <HAL_TIM_MspPostInit+0xb0>)
 8003054:	f043 0301 	orr.w	r3, r3, #1
 8003058:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800305a:	4b0e      	ldr	r3, [pc, #56]	@ (8003094 <HAL_TIM_MspPostInit+0xb0>)
 800305c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003066:	2310      	movs	r3, #16
 8003068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800306a:	2302      	movs	r3, #2
 800306c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306e:	2300      	movs	r3, #0
 8003070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003072:	2300      	movs	r3, #0
 8003074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003076:	2302      	movs	r3, #2
 8003078:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800307a:	f107 0314 	add.w	r3, r7, #20
 800307e:	4619      	mov	r1, r3
 8003080:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003084:	f000 ffc0 	bl	8004008 <HAL_GPIO_Init>
}
 8003088:	bf00      	nop
 800308a:	3728      	adds	r7, #40	@ 0x28
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40012c00 	.word	0x40012c00
 8003094:	40021000 	.word	0x40021000
 8003098:	40000400 	.word	0x40000400

0800309c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b0a0      	sub	sp, #128	@ 0x80
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	605a      	str	r2, [r3, #4]
 80030ae:	609a      	str	r2, [r3, #8]
 80030b0:	60da      	str	r2, [r3, #12]
 80030b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030b4:	f107 0318 	add.w	r3, r7, #24
 80030b8:	2254      	movs	r2, #84	@ 0x54
 80030ba:	2100      	movs	r1, #0
 80030bc:	4618      	mov	r0, r3
 80030be:	f006 fe83 	bl	8009dc8 <memset>
  if(huart->Instance==USART1)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a80      	ldr	r2, [pc, #512]	@ (80032c8 <HAL_UART_MspInit+0x22c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d161      	bne.n	8003190 <HAL_UART_MspInit+0xf4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80030cc:	2301      	movs	r3, #1
 80030ce:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80030d0:	2300      	movs	r3, #0
 80030d2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030d4:	f107 0318 	add.w	r3, r7, #24
 80030d8:	4618      	mov	r0, r3
 80030da:	f001 ff29 	bl	8004f30 <HAL_RCCEx_PeriphCLKConfig>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80030e4:	f7ff fe0e 	bl	8002d04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030e8:	4b78      	ldr	r3, [pc, #480]	@ (80032cc <HAL_UART_MspInit+0x230>)
 80030ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ec:	4a77      	ldr	r2, [pc, #476]	@ (80032cc <HAL_UART_MspInit+0x230>)
 80030ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030f2:	6613      	str	r3, [r2, #96]	@ 0x60
 80030f4:	4b75      	ldr	r3, [pc, #468]	@ (80032cc <HAL_UART_MspInit+0x230>)
 80030f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030fc:	617b      	str	r3, [r7, #20]
 80030fe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003100:	4b72      	ldr	r3, [pc, #456]	@ (80032cc <HAL_UART_MspInit+0x230>)
 8003102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003104:	4a71      	ldr	r2, [pc, #452]	@ (80032cc <HAL_UART_MspInit+0x230>)
 8003106:	f043 0304 	orr.w	r3, r3, #4
 800310a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800310c:	4b6f      	ldr	r3, [pc, #444]	@ (80032cc <HAL_UART_MspInit+0x230>)
 800310e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003110:	f003 0304 	and.w	r3, r3, #4
 8003114:	613b      	str	r3, [r7, #16]
 8003116:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003118:	2330      	movs	r3, #48	@ 0x30
 800311a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800311c:	2302      	movs	r3, #2
 800311e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003120:	2300      	movs	r3, #0
 8003122:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003124:	2300      	movs	r3, #0
 8003126:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003128:	2307      	movs	r3, #7
 800312a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800312c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003130:	4619      	mov	r1, r3
 8003132:	4867      	ldr	r0, [pc, #412]	@ (80032d0 <HAL_UART_MspInit+0x234>)
 8003134:	f000 ff68 	bl	8004008 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel2;
 8003138:	4b66      	ldr	r3, [pc, #408]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 800313a:	4a67      	ldr	r2, [pc, #412]	@ (80032d8 <HAL_UART_MspInit+0x23c>)
 800313c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800313e:	4b65      	ldr	r3, [pc, #404]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 8003140:	2218      	movs	r2, #24
 8003142:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003144:	4b63      	ldr	r3, [pc, #396]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 8003146:	2200      	movs	r2, #0
 8003148:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800314a:	4b62      	ldr	r3, [pc, #392]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 800314c:	2200      	movs	r2, #0
 800314e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003150:	4b60      	ldr	r3, [pc, #384]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 8003152:	2280      	movs	r2, #128	@ 0x80
 8003154:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003156:	4b5f      	ldr	r3, [pc, #380]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 8003158:	2200      	movs	r2, #0
 800315a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800315c:	4b5d      	ldr	r3, [pc, #372]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 800315e:	2200      	movs	r2, #0
 8003160:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003162:	4b5c      	ldr	r3, [pc, #368]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 8003164:	2220      	movs	r2, #32
 8003166:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003168:	4b5a      	ldr	r3, [pc, #360]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 800316a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800316e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003170:	4858      	ldr	r0, [pc, #352]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 8003172:	f000 fc17 	bl	80039a4 <HAL_DMA_Init>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d001      	beq.n	8003180 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 800317c:	f7ff fdc2 	bl	8002d04 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a54      	ldr	r2, [pc, #336]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 8003184:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003188:	4a52      	ldr	r2, [pc, #328]	@ (80032d4 <HAL_UART_MspInit+0x238>)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800318e:	e097      	b.n	80032c0 <HAL_UART_MspInit+0x224>
  else if(huart->Instance==USART2)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a51      	ldr	r2, [pc, #324]	@ (80032dc <HAL_UART_MspInit+0x240>)
 8003196:	4293      	cmp	r3, r2
 8003198:	f040 8092 	bne.w	80032c0 <HAL_UART_MspInit+0x224>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800319c:	2302      	movs	r3, #2
 800319e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80031a0:	2300      	movs	r3, #0
 80031a2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031a4:	f107 0318 	add.w	r3, r7, #24
 80031a8:	4618      	mov	r0, r3
 80031aa:	f001 fec1 	bl	8004f30 <HAL_RCCEx_PeriphCLKConfig>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d001      	beq.n	80031b8 <HAL_UART_MspInit+0x11c>
      Error_Handler();
 80031b4:	f7ff fda6 	bl	8002d04 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80031b8:	4b44      	ldr	r3, [pc, #272]	@ (80032cc <HAL_UART_MspInit+0x230>)
 80031ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031bc:	4a43      	ldr	r2, [pc, #268]	@ (80032cc <HAL_UART_MspInit+0x230>)
 80031be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80031c4:	4b41      	ldr	r3, [pc, #260]	@ (80032cc <HAL_UART_MspInit+0x230>)
 80031c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031d0:	4b3e      	ldr	r3, [pc, #248]	@ (80032cc <HAL_UART_MspInit+0x230>)
 80031d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031d4:	4a3d      	ldr	r2, [pc, #244]	@ (80032cc <HAL_UART_MspInit+0x230>)
 80031d6:	f043 0301 	orr.w	r3, r3, #1
 80031da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031dc:	4b3b      	ldr	r3, [pc, #236]	@ (80032cc <HAL_UART_MspInit+0x230>)
 80031de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	60bb      	str	r3, [r7, #8]
 80031e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80031e8:	230c      	movs	r3, #12
 80031ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ec:	2302      	movs	r3, #2
 80031ee:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f4:	2300      	movs	r3, #0
 80031f6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80031f8:	2307      	movs	r3, #7
 80031fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031fc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003200:	4619      	mov	r1, r3
 8003202:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003206:	f000 feff 	bl	8004008 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 800320a:	4b35      	ldr	r3, [pc, #212]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 800320c:	4a35      	ldr	r2, [pc, #212]	@ (80032e4 <HAL_UART_MspInit+0x248>)
 800320e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003210:	4b33      	ldr	r3, [pc, #204]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 8003212:	221a      	movs	r2, #26
 8003214:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003216:	4b32      	ldr	r3, [pc, #200]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 8003218:	2200      	movs	r2, #0
 800321a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800321c:	4b30      	ldr	r3, [pc, #192]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 800321e:	2200      	movs	r2, #0
 8003220:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003222:	4b2f      	ldr	r3, [pc, #188]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 8003224:	2280      	movs	r2, #128	@ 0x80
 8003226:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003228:	4b2d      	ldr	r3, [pc, #180]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 800322a:	2200      	movs	r2, #0
 800322c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800322e:	4b2c      	ldr	r3, [pc, #176]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 8003230:	2200      	movs	r2, #0
 8003232:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003234:	4b2a      	ldr	r3, [pc, #168]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 8003236:	2200      	movs	r2, #0
 8003238:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800323a:	4b29      	ldr	r3, [pc, #164]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 800323c:	2200      	movs	r2, #0
 800323e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003240:	4827      	ldr	r0, [pc, #156]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 8003242:	f000 fbaf 	bl	80039a4 <HAL_DMA_Init>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <HAL_UART_MspInit+0x1b4>
      Error_Handler();
 800324c:	f7ff fd5a 	bl	8002d04 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a23      	ldr	r2, [pc, #140]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 8003254:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003258:	4a21      	ldr	r2, [pc, #132]	@ (80032e0 <HAL_UART_MspInit+0x244>)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel1;
 800325e:	4b22      	ldr	r3, [pc, #136]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 8003260:	4a22      	ldr	r2, [pc, #136]	@ (80032ec <HAL_UART_MspInit+0x250>)
 8003262:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003264:	4b20      	ldr	r3, [pc, #128]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 8003266:	221b      	movs	r2, #27
 8003268:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800326a:	4b1f      	ldr	r3, [pc, #124]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 800326c:	2210      	movs	r2, #16
 800326e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003270:	4b1d      	ldr	r3, [pc, #116]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 8003272:	2200      	movs	r2, #0
 8003274:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003276:	4b1c      	ldr	r3, [pc, #112]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 8003278:	2280      	movs	r2, #128	@ 0x80
 800327a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800327c:	4b1a      	ldr	r3, [pc, #104]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 800327e:	2200      	movs	r2, #0
 8003280:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003282:	4b19      	ldr	r3, [pc, #100]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 8003284:	2200      	movs	r2, #0
 8003286:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003288:	4b17      	ldr	r3, [pc, #92]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 800328a:	2200      	movs	r2, #0
 800328c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800328e:	4b16      	ldr	r3, [pc, #88]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 8003290:	2200      	movs	r2, #0
 8003292:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003294:	4814      	ldr	r0, [pc, #80]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 8003296:	f000 fb85 	bl	80039a4 <HAL_DMA_Init>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <HAL_UART_MspInit+0x208>
      Error_Handler();
 80032a0:	f7ff fd30 	bl	8002d04 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a10      	ldr	r2, [pc, #64]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 80032a8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80032aa:	4a0f      	ldr	r2, [pc, #60]	@ (80032e8 <HAL_UART_MspInit+0x24c>)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80032b0:	2200      	movs	r2, #0
 80032b2:	2100      	movs	r1, #0
 80032b4:	2026      	movs	r0, #38	@ 0x26
 80032b6:	f000 fb40 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80032ba:	2026      	movs	r0, #38	@ 0x26
 80032bc:	f000 fb57 	bl	800396e <HAL_NVIC_EnableIRQ>
}
 80032c0:	bf00      	nop
 80032c2:	3780      	adds	r7, #128	@ 0x80
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40013800 	.word	0x40013800
 80032cc:	40021000 	.word	0x40021000
 80032d0:	48000800 	.word	0x48000800
 80032d4:	200009c4 	.word	0x200009c4
 80032d8:	4002041c 	.word	0x4002041c
 80032dc:	40004400 	.word	0x40004400
 80032e0:	20000a24 	.word	0x20000a24
 80032e4:	4002001c 	.word	0x4002001c
 80032e8:	20000a84 	.word	0x20000a84
 80032ec:	40020008 	.word	0x40020008

080032f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032f4:	bf00      	nop
 80032f6:	e7fd      	b.n	80032f4 <NMI_Handler+0x4>

080032f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032fc:	bf00      	nop
 80032fe:	e7fd      	b.n	80032fc <HardFault_Handler+0x4>

08003300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003304:	bf00      	nop
 8003306:	e7fd      	b.n	8003304 <MemManage_Handler+0x4>

08003308 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800330c:	bf00      	nop
 800330e:	e7fd      	b.n	800330c <BusFault_Handler+0x4>

08003310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003314:	bf00      	nop
 8003316:	e7fd      	b.n	8003314 <UsageFault_Handler+0x4>

08003318 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800331c:	bf00      	nop
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003326:	b480      	push	{r7}
 8003328:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800332a:	bf00      	nop
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003338:	bf00      	nop
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr

08003342 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003346:	f000 f9dd 	bl	8003704 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800334a:	bf00      	nop
 800334c:	bd80      	pop	{r7, pc}
	...

08003350 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003354:	4802      	ldr	r0, [pc, #8]	@ (8003360 <DMA1_Channel1_IRQHandler+0x10>)
 8003356:	f000 fd08 	bl	8003d6a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800335a:	bf00      	nop
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	20000a84 	.word	0x20000a84

08003364 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003368:	4802      	ldr	r0, [pc, #8]	@ (8003374 <DMA1_Channel2_IRQHandler+0x10>)
 800336a:	f000 fcfe 	bl	8003d6a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800336e:	bf00      	nop
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	20000a24 	.word	0x20000a24

08003378 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 800337c:	4802      	ldr	r0, [pc, #8]	@ (8003388 <DMA1_Channel3_IRQHandler+0x10>)
 800337e:	f000 fcf4 	bl	8003d6a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003382:	bf00      	nop
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	200007cc 	.word	0x200007cc

0800338c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003390:	2020      	movs	r0, #32
 8003392:	f000 ffd3 	bl	800433c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003396:	bf00      	nop
 8003398:	bd80      	pop	{r7, pc}
	...

0800339c <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033a0:	4802      	ldr	r0, [pc, #8]	@ (80033ac <TIM1_BRK_TIM15_IRQHandler+0x10>)
 80033a2:	f003 f809 	bl	80063b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	20000238 	.word	0x20000238

080033b0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033b4:	4803      	ldr	r0, [pc, #12]	@ (80033c4 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80033b6:	f002 ffff 	bl	80063b8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80033ba:	4803      	ldr	r0, [pc, #12]	@ (80033c8 <TIM1_UP_TIM16_IRQHandler+0x18>)
 80033bc:	f002 fffc 	bl	80063b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80033c0:	bf00      	nop
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	20000238 	.word	0x20000238
 80033c8:	20000700 	.word	0x20000700

080033cc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80033d0:	4802      	ldr	r0, [pc, #8]	@ (80033dc <TIM4_IRQHandler+0x10>)
 80033d2:	f002 fff1 	bl	80063b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80033d6:	bf00      	nop
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	2000049c 	.word	0x2000049c

080033e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80033e4:	4802      	ldr	r0, [pc, #8]	@ (80033f0 <USART2_IRQHandler+0x10>)
 80033e6:	f004 ffab 	bl	8008340 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80033ea:	bf00      	nop
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	200008f8 	.word	0x200008f8

080033f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80033f8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80033fc:	f000 ff9e 	bl	800433c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003400:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003404:	f000 ff9a 	bl	800433c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003408:	bf00      	nop
 800340a:	bd80      	pop	{r7, pc}

0800340c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003410:	4802      	ldr	r0, [pc, #8]	@ (800341c <TIM5_IRQHandler+0x10>)
 8003412:	f002 ffd1 	bl	80063b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003416:	bf00      	nop
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	20000568 	.word	0x20000568

08003420 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003424:	4802      	ldr	r0, [pc, #8]	@ (8003430 <TIM7_DAC_IRQHandler+0x10>)
 8003426:	f002 ffc7 	bl	80063b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	20000634 	.word	0x20000634

08003434 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003438:	4802      	ldr	r0, [pc, #8]	@ (8003444 <DMA2_Channel2_IRQHandler+0x10>)
 800343a:	f000 fc96 	bl	8003d6a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 800343e:	bf00      	nop
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	200009c4 	.word	0x200009c4

08003448 <updateLED>:
 *	Constant:
 *		ledOn: (unsigned 16-bit integer array) Pulse that make respect completely LED on.
 *		ledOff: (unsigned 16-bit integer array) Pulse that make respect completely LED off.
 */

uint8_t updateLED(uint8_t* ledVal, TIM_HandleTypeDef* htim, uint32_t timCH){
 8003448:	b590      	push	{r4, r7, lr}
 800344a:	b09b      	sub	sp, #108	@ 0x6c
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]

	const uint16_t ledOn[8] = {72,72,72,72,72,72,72,72};
 8003454:	4b4c      	ldr	r3, [pc, #304]	@ (8003588 <updateLED+0x140>)
 8003456:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800345a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800345c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const uint16_t ledOff[8] = {34,34,34,34,34,34,34,34};
 8003460:	4b4a      	ldr	r3, [pc, #296]	@ (800358c <updateLED+0x144>)
 8003462:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 8003466:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003468:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	// Reset LED
	static uint16_t ledPayload[132];

	for (int i = 0; i < 3; i++){
 800346c:	2300      	movs	r3, #0
 800346e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003470:	e076      	b.n	8003560 <updateLED+0x118>
		uint16_t ledBuff[24];
		switch(ledVal[i]) {
 8003472:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003474:	68fa      	ldr	r2, [r7, #12]
 8003476:	4413      	add	r3, r2
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	2b03      	cmp	r3, #3
 800347c:	d032      	beq.n	80034e4 <updateLED+0x9c>
 800347e:	2b03      	cmp	r3, #3
 8003480:	dc46      	bgt.n	8003510 <updateLED+0xc8>
 8003482:	2b01      	cmp	r3, #1
 8003484:	d002      	beq.n	800348c <updateLED+0x44>
 8003486:	2b02      	cmp	r3, #2
 8003488:	d016      	beq.n	80034b8 <updateLED+0x70>
 800348a:	e041      	b.n	8003510 <updateLED+0xc8>

		case 1:
			(void)memcpy(&ledBuff[0], ledOff, sizeof(ledOff));
 800348c:	f107 0414 	add.w	r4, r7, #20
 8003490:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003494:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003496:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[8], ledOn, sizeof(ledOn));
 800349a:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 800349e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80034a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[16], ledOff, sizeof(ledOff));
 80034a8:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 80034ac:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80034b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			break;
 80034b6:	e041      	b.n	800353c <updateLED+0xf4>

		case 2:
			(void)memcpy(&ledBuff[0], ledOn, sizeof(ledOn));
 80034b8:	f107 0414 	add.w	r4, r7, #20
 80034bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80034c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[8], ledOff, sizeof(ledOff));
 80034c6:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80034ca:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80034ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[16], ledOff, sizeof(ledOff));
 80034d4:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 80034d8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80034dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			break;
 80034e2:	e02b      	b.n	800353c <updateLED+0xf4>

		case 3:
			(void)memcpy(&ledBuff[0], ledOff, sizeof(ledOff));
 80034e4:	f107 0414 	add.w	r4, r7, #20
 80034e8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80034ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[8], ledOff, sizeof(ledOff));
 80034f2:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80034f6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80034fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[16], ledOn, sizeof(ledOn));
 8003500:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8003504:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003508:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800350a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			break;
 800350e:	e015      	b.n	800353c <updateLED+0xf4>

		default:
			(void)memcpy(&ledBuff[0], ledOff, sizeof(ledOff));
 8003510:	f107 0414 	add.w	r4, r7, #20
 8003514:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003518:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800351a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[8], ledOff, sizeof(ledOff));
 800351e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8003522:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003526:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003528:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			(void)memcpy(&ledBuff[16], ledOff, sizeof(ledOff));
 800352c:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8003530:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003534:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003536:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			break;
 800353a:	bf00      	nop
		}

		(void)memcpy(&ledPayload[60+(i*24)], ledBuff, sizeof(ledBuff));
 800353c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800353e:	4613      	mov	r3, r2
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	4413      	add	r3, r2
 8003544:	00db      	lsls	r3, r3, #3
 8003546:	333c      	adds	r3, #60	@ 0x3c
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	4a11      	ldr	r2, [pc, #68]	@ (8003590 <updateLED+0x148>)
 800354c:	4413      	add	r3, r2
 800354e:	f107 0114 	add.w	r1, r7, #20
 8003552:	2230      	movs	r2, #48	@ 0x30
 8003554:	4618      	mov	r0, r3
 8003556:	f006 fc63 	bl	8009e20 <memcpy>
	for (int i = 0; i < 3; i++){
 800355a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800355c:	3301      	adds	r3, #1
 800355e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003560:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003562:	2b02      	cmp	r3, #2
 8003564:	dd85      	ble.n	8003472 <updateLED+0x2a>

	}

	(void)memset(ledPayload, 0, sizeof(uint16_t)*60);
 8003566:	2278      	movs	r2, #120	@ 0x78
 8003568:	2100      	movs	r1, #0
 800356a:	4809      	ldr	r0, [pc, #36]	@ (8003590 <updateLED+0x148>)
 800356c:	f006 fc2c 	bl	8009dc8 <memset>

	return HAL_TIM_PWM_Start_DMA(htim, timCH, ledPayload, 132);
 8003570:	2384      	movs	r3, #132	@ 0x84
 8003572:	4a07      	ldr	r2, [pc, #28]	@ (8003590 <updateLED+0x148>)
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	68b8      	ldr	r0, [r7, #8]
 8003578:	f002 fa24 	bl	80059c4 <HAL_TIM_PWM_Start_DMA>
 800357c:	4603      	mov	r3, r0

}
 800357e:	4618      	mov	r0, r3
 8003580:	376c      	adds	r7, #108	@ 0x6c
 8003582:	46bd      	mov	sp, r7
 8003584:	bd90      	pop	{r4, r7, pc}
 8003586:	bf00      	nop
 8003588:	08009e54 	.word	0x08009e54
 800358c:	08009e64 	.word	0x08009e64
 8003590:	20001210 	.word	0x20001210

08003594 <HomeZ>:
 *		Timeout: (Unsigned 32-bit integer) blocking timeout if Z axis doesn't hit endstop.
 *
 *
 */

uint8_t HomeZ(){
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0

	const uint32_t TimeoutConst = 15000;
 800359a:	f643 2398 	movw	r3, #15000	@ 0x3a98
 800359e:	60fb      	str	r3, [r7, #12]
	const uint32_t HomingSpeed = 3000;
 80035a0:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80035a4:	60bb      	str	r3, [r7, #8]

	uint32_t Timeout = HAL_GetTick() + TimeoutConst;
 80035a6:	f000 f8bf 	bl	8003728 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	4413      	add	r3, r2
 80035b0:	607b      	str	r3, [r7, #4]

	serviceMotor(HomingSpeed, 0);
 80035b2:	2100      	movs	r1, #0
 80035b4:	68b8      	ldr	r0, [r7, #8]
 80035b6:	f7ff facf 	bl	8002b58 <serviceMotor>

	while(HAL_GetTick() < Timeout){
 80035ba:	e00a      	b.n	80035d2 <HomeZ+0x3e>
		if(getZStop() == 1){
 80035bc:	f7ff faf4 	bl	8002ba8 <getZStop>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d105      	bne.n	80035d2 <HomeZ+0x3e>
			//HAL_Delay(50);
			serviceMotor(0, 0);
 80035c6:	2100      	movs	r1, #0
 80035c8:	2000      	movs	r0, #0
 80035ca:	f7ff fac5 	bl	8002b58 <serviceMotor>
			return 0;
 80035ce:	2300      	movs	r3, #0
 80035d0:	e006      	b.n	80035e0 <HomeZ+0x4c>
	while(HAL_GetTick() < Timeout){
 80035d2:	f000 f8a9 	bl	8003728 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4293      	cmp	r3, r2
 80035dc:	d8ee      	bhi.n	80035bc <HomeZ+0x28>
		}

	}

//	serviceMotor(0, 0);
	return 1;
 80035de:	2301      	movs	r3, #1

}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80035ec:	4b06      	ldr	r3, [pc, #24]	@ (8003608 <SystemInit+0x20>)
 80035ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f2:	4a05      	ldr	r2, [pc, #20]	@ (8003608 <SystemInit+0x20>)
 80035f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80035f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035fc:	bf00      	nop
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	e000ed00 	.word	0xe000ed00

0800360c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800360c:	480d      	ldr	r0, [pc, #52]	@ (8003644 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800360e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003610:	f7ff ffea 	bl	80035e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003614:	480c      	ldr	r0, [pc, #48]	@ (8003648 <LoopForever+0x6>)
  ldr r1, =_edata
 8003616:	490d      	ldr	r1, [pc, #52]	@ (800364c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003618:	4a0d      	ldr	r2, [pc, #52]	@ (8003650 <LoopForever+0xe>)
  movs r3, #0
 800361a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800361c:	e002      	b.n	8003624 <LoopCopyDataInit>

0800361e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800361e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003622:	3304      	adds	r3, #4

08003624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003628:	d3f9      	bcc.n	800361e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800362a:	4a0a      	ldr	r2, [pc, #40]	@ (8003654 <LoopForever+0x12>)
  ldr r4, =_ebss
 800362c:	4c0a      	ldr	r4, [pc, #40]	@ (8003658 <LoopForever+0x16>)
  movs r3, #0
 800362e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003630:	e001      	b.n	8003636 <LoopFillZerobss>

08003632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003634:	3204      	adds	r2, #4

08003636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003638:	d3fb      	bcc.n	8003632 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800363a:	f006 fbcd 	bl	8009dd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800363e:	f7fe f803 	bl	8001648 <main>

08003642 <LoopForever>:

LoopForever:
    b LoopForever
 8003642:	e7fe      	b.n	8003642 <LoopForever>
  ldr   r0, =_estack
 8003644:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800364c:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 8003650:	08009ec4 	.word	0x08009ec4
  ldr r2, =_sbss
 8003654:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8003658:	2000131c 	.word	0x2000131c

0800365c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800365c:	e7fe      	b.n	800365c <ADC1_2_IRQHandler>

0800365e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003664:	2300      	movs	r3, #0
 8003666:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003668:	2003      	movs	r0, #3
 800366a:	f000 f95b 	bl	8003924 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800366e:	2000      	movs	r0, #0
 8003670:	f000 f80e 	bl	8003690 <HAL_InitTick>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d002      	beq.n	8003680 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	71fb      	strb	r3, [r7, #7]
 800367e:	e001      	b.n	8003684 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003680:	f7ff fb46 	bl	8002d10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003684:	79fb      	ldrb	r3, [r7, #7]

}
 8003686:	4618      	mov	r0, r3
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
	...

08003690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003698:	2300      	movs	r3, #0
 800369a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800369c:	4b16      	ldr	r3, [pc, #88]	@ (80036f8 <HAL_InitTick+0x68>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d022      	beq.n	80036ea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80036a4:	4b15      	ldr	r3, [pc, #84]	@ (80036fc <HAL_InitTick+0x6c>)
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	4b13      	ldr	r3, [pc, #76]	@ (80036f8 <HAL_InitTick+0x68>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80036b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80036b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036b8:	4618      	mov	r0, r3
 80036ba:	f000 f966 	bl	800398a <HAL_SYSTICK_Config>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d10f      	bne.n	80036e4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b0f      	cmp	r3, #15
 80036c8:	d809      	bhi.n	80036de <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036ca:	2200      	movs	r2, #0
 80036cc:	6879      	ldr	r1, [r7, #4]
 80036ce:	f04f 30ff 	mov.w	r0, #4294967295
 80036d2:	f000 f932 	bl	800393a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80036d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003700 <HAL_InitTick+0x70>)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6013      	str	r3, [r2, #0]
 80036dc:	e007      	b.n	80036ee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	73fb      	strb	r3, [r7, #15]
 80036e2:	e004      	b.n	80036ee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	73fb      	strb	r3, [r7, #15]
 80036e8:	e001      	b.n	80036ee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80036ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	20000214 	.word	0x20000214
 80036fc:	2000020c 	.word	0x2000020c
 8003700:	20000210 	.word	0x20000210

08003704 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003708:	4b05      	ldr	r3, [pc, #20]	@ (8003720 <HAL_IncTick+0x1c>)
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	4b05      	ldr	r3, [pc, #20]	@ (8003724 <HAL_IncTick+0x20>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4413      	add	r3, r2
 8003712:	4a03      	ldr	r2, [pc, #12]	@ (8003720 <HAL_IncTick+0x1c>)
 8003714:	6013      	str	r3, [r2, #0]
}
 8003716:	bf00      	nop
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr
 8003720:	20001318 	.word	0x20001318
 8003724:	20000214 	.word	0x20000214

08003728 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  return uwTick;
 800372c:	4b03      	ldr	r3, [pc, #12]	@ (800373c <HAL_GetTick+0x14>)
 800372e:	681b      	ldr	r3, [r3, #0]
}
 8003730:	4618      	mov	r0, r3
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	20001318 	.word	0x20001318

08003740 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003748:	f7ff ffee 	bl	8003728 <HAL_GetTick>
 800374c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003758:	d004      	beq.n	8003764 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800375a:	4b09      	ldr	r3, [pc, #36]	@ (8003780 <HAL_Delay+0x40>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68fa      	ldr	r2, [r7, #12]
 8003760:	4413      	add	r3, r2
 8003762:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003764:	bf00      	nop
 8003766:	f7ff ffdf 	bl	8003728 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	429a      	cmp	r2, r3
 8003774:	d8f7      	bhi.n	8003766 <HAL_Delay+0x26>
  {
  }
}
 8003776:	bf00      	nop
 8003778:	bf00      	nop
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	20000214 	.word	0x20000214

08003784 <__NVIC_SetPriorityGrouping>:
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f003 0307 	and.w	r3, r3, #7
 8003792:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003794:	4b0c      	ldr	r3, [pc, #48]	@ (80037c8 <__NVIC_SetPriorityGrouping+0x44>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800379a:	68ba      	ldr	r2, [r7, #8]
 800379c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037a0:	4013      	ands	r3, r2
 80037a2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037b6:	4a04      	ldr	r2, [pc, #16]	@ (80037c8 <__NVIC_SetPriorityGrouping+0x44>)
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	60d3      	str	r3, [r2, #12]
}
 80037bc:	bf00      	nop
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	e000ed00 	.word	0xe000ed00

080037cc <__NVIC_GetPriorityGrouping>:
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037d0:	4b04      	ldr	r3, [pc, #16]	@ (80037e4 <__NVIC_GetPriorityGrouping+0x18>)
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	0a1b      	lsrs	r3, r3, #8
 80037d6:	f003 0307 	and.w	r3, r3, #7
}
 80037da:	4618      	mov	r0, r3
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr
 80037e4:	e000ed00 	.word	0xe000ed00

080037e8 <__NVIC_EnableIRQ>:
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	db0b      	blt.n	8003812 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037fa:	79fb      	ldrb	r3, [r7, #7]
 80037fc:	f003 021f 	and.w	r2, r3, #31
 8003800:	4907      	ldr	r1, [pc, #28]	@ (8003820 <__NVIC_EnableIRQ+0x38>)
 8003802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003806:	095b      	lsrs	r3, r3, #5
 8003808:	2001      	movs	r0, #1
 800380a:	fa00 f202 	lsl.w	r2, r0, r2
 800380e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	e000e100 	.word	0xe000e100

08003824 <__NVIC_SetPriority>:
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	4603      	mov	r3, r0
 800382c:	6039      	str	r1, [r7, #0]
 800382e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003834:	2b00      	cmp	r3, #0
 8003836:	db0a      	blt.n	800384e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	b2da      	uxtb	r2, r3
 800383c:	490c      	ldr	r1, [pc, #48]	@ (8003870 <__NVIC_SetPriority+0x4c>)
 800383e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003842:	0112      	lsls	r2, r2, #4
 8003844:	b2d2      	uxtb	r2, r2
 8003846:	440b      	add	r3, r1
 8003848:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800384c:	e00a      	b.n	8003864 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	b2da      	uxtb	r2, r3
 8003852:	4908      	ldr	r1, [pc, #32]	@ (8003874 <__NVIC_SetPriority+0x50>)
 8003854:	79fb      	ldrb	r3, [r7, #7]
 8003856:	f003 030f 	and.w	r3, r3, #15
 800385a:	3b04      	subs	r3, #4
 800385c:	0112      	lsls	r2, r2, #4
 800385e:	b2d2      	uxtb	r2, r2
 8003860:	440b      	add	r3, r1
 8003862:	761a      	strb	r2, [r3, #24]
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr
 8003870:	e000e100 	.word	0xe000e100
 8003874:	e000ed00 	.word	0xe000ed00

08003878 <NVIC_EncodePriority>:
{
 8003878:	b480      	push	{r7}
 800387a:	b089      	sub	sp, #36	@ 0x24
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f003 0307 	and.w	r3, r3, #7
 800388a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	f1c3 0307 	rsb	r3, r3, #7
 8003892:	2b04      	cmp	r3, #4
 8003894:	bf28      	it	cs
 8003896:	2304      	movcs	r3, #4
 8003898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	3304      	adds	r3, #4
 800389e:	2b06      	cmp	r3, #6
 80038a0:	d902      	bls.n	80038a8 <NVIC_EncodePriority+0x30>
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	3b03      	subs	r3, #3
 80038a6:	e000      	b.n	80038aa <NVIC_EncodePriority+0x32>
 80038a8:	2300      	movs	r3, #0
 80038aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038ac:	f04f 32ff 	mov.w	r2, #4294967295
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	43da      	mvns	r2, r3
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	401a      	ands	r2, r3
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038c0:	f04f 31ff 	mov.w	r1, #4294967295
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ca:	43d9      	mvns	r1, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038d0:	4313      	orrs	r3, r2
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3724      	adds	r7, #36	@ 0x24
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
	...

080038e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	3b01      	subs	r3, #1
 80038ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038f0:	d301      	bcc.n	80038f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038f2:	2301      	movs	r3, #1
 80038f4:	e00f      	b.n	8003916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003920 <SysTick_Config+0x40>)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3b01      	subs	r3, #1
 80038fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038fe:	210f      	movs	r1, #15
 8003900:	f04f 30ff 	mov.w	r0, #4294967295
 8003904:	f7ff ff8e 	bl	8003824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003908:	4b05      	ldr	r3, [pc, #20]	@ (8003920 <SysTick_Config+0x40>)
 800390a:	2200      	movs	r2, #0
 800390c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800390e:	4b04      	ldr	r3, [pc, #16]	@ (8003920 <SysTick_Config+0x40>)
 8003910:	2207      	movs	r2, #7
 8003912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	e000e010 	.word	0xe000e010

08003924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7ff ff29 	bl	8003784 <__NVIC_SetPriorityGrouping>
}
 8003932:	bf00      	nop
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b086      	sub	sp, #24
 800393e:	af00      	add	r7, sp, #0
 8003940:	4603      	mov	r3, r0
 8003942:	60b9      	str	r1, [r7, #8]
 8003944:	607a      	str	r2, [r7, #4]
 8003946:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003948:	f7ff ff40 	bl	80037cc <__NVIC_GetPriorityGrouping>
 800394c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	68b9      	ldr	r1, [r7, #8]
 8003952:	6978      	ldr	r0, [r7, #20]
 8003954:	f7ff ff90 	bl	8003878 <NVIC_EncodePriority>
 8003958:	4602      	mov	r2, r0
 800395a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800395e:	4611      	mov	r1, r2
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff ff5f 	bl	8003824 <__NVIC_SetPriority>
}
 8003966:	bf00      	nop
 8003968:	3718      	adds	r7, #24
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b082      	sub	sp, #8
 8003972:	af00      	add	r7, sp, #0
 8003974:	4603      	mov	r3, r0
 8003976:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800397c:	4618      	mov	r0, r3
 800397e:	f7ff ff33 	bl	80037e8 <__NVIC_EnableIRQ>
}
 8003982:	bf00      	nop
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800398a:	b580      	push	{r7, lr}
 800398c:	b082      	sub	sp, #8
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f7ff ffa4 	bl	80038e0 <SysTick_Config>
 8003998:	4603      	mov	r3, r0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
	...

080039a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d101      	bne.n	80039b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e08d      	b.n	8003ad2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	461a      	mov	r2, r3
 80039bc:	4b47      	ldr	r3, [pc, #284]	@ (8003adc <HAL_DMA_Init+0x138>)
 80039be:	429a      	cmp	r2, r3
 80039c0:	d80f      	bhi.n	80039e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	461a      	mov	r2, r3
 80039c8:	4b45      	ldr	r3, [pc, #276]	@ (8003ae0 <HAL_DMA_Init+0x13c>)
 80039ca:	4413      	add	r3, r2
 80039cc:	4a45      	ldr	r2, [pc, #276]	@ (8003ae4 <HAL_DMA_Init+0x140>)
 80039ce:	fba2 2303 	umull	r2, r3, r2, r3
 80039d2:	091b      	lsrs	r3, r3, #4
 80039d4:	009a      	lsls	r2, r3, #2
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a42      	ldr	r2, [pc, #264]	@ (8003ae8 <HAL_DMA_Init+0x144>)
 80039de:	641a      	str	r2, [r3, #64]	@ 0x40
 80039e0:	e00e      	b.n	8003a00 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	461a      	mov	r2, r3
 80039e8:	4b40      	ldr	r3, [pc, #256]	@ (8003aec <HAL_DMA_Init+0x148>)
 80039ea:	4413      	add	r3, r2
 80039ec:	4a3d      	ldr	r2, [pc, #244]	@ (8003ae4 <HAL_DMA_Init+0x140>)
 80039ee:	fba2 2303 	umull	r2, r3, r2, r3
 80039f2:	091b      	lsrs	r3, r3, #4
 80039f4:	009a      	lsls	r2, r3, #2
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a3c      	ldr	r2, [pc, #240]	@ (8003af0 <HAL_DMA_Init+0x14c>)
 80039fe:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003a24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 fa76 	bl	8003f44 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a60:	d102      	bne.n	8003a68 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685a      	ldr	r2, [r3, #4]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a70:	b2d2      	uxtb	r2, r2
 8003a72:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a7c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d010      	beq.n	8003aa8 <HAL_DMA_Init+0x104>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	2b04      	cmp	r3, #4
 8003a8c:	d80c      	bhi.n	8003aa8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 fa96 	bl	8003fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a98:	2200      	movs	r2, #0
 8003a9a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003aa4:	605a      	str	r2, [r3, #4]
 8003aa6:	e008      	b.n	8003aba <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3710      	adds	r7, #16
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	40020407 	.word	0x40020407
 8003ae0:	bffdfff8 	.word	0xbffdfff8
 8003ae4:	cccccccd 	.word	0xcccccccd
 8003ae8:	40020000 	.word	0x40020000
 8003aec:	bffdfbf8 	.word	0xbffdfbf8
 8003af0:	40020400 	.word	0x40020400

08003af4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
 8003b00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d101      	bne.n	8003b14 <HAL_DMA_Start_IT+0x20>
 8003b10:	2302      	movs	r3, #2
 8003b12:	e066      	b.n	8003be2 <HAL_DMA_Start_IT+0xee>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d155      	bne.n	8003bd4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f022 0201 	bic.w	r2, r2, #1
 8003b44:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	68b9      	ldr	r1, [r7, #8]
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 f9bb 	bl	8003ec8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d008      	beq.n	8003b6c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f042 020e 	orr.w	r2, r2, #14
 8003b68:	601a      	str	r2, [r3, #0]
 8003b6a:	e00f      	b.n	8003b8c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f022 0204 	bic.w	r2, r2, #4
 8003b7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 020a 	orr.w	r2, r2, #10
 8003b8a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d007      	beq.n	8003baa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ba4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ba8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d007      	beq.n	8003bc2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bbc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bc0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f042 0201 	orr.w	r2, r2, #1
 8003bd0:	601a      	str	r2, [r3, #0]
 8003bd2:	e005      	b.n	8003be0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003bdc:	2302      	movs	r3, #2
 8003bde:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003be0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3718      	adds	r7, #24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bea:	b480      	push	{r7}
 8003bec:	b085      	sub	sp, #20
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d005      	beq.n	8003c0e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2204      	movs	r2, #4
 8003c06:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	73fb      	strb	r3, [r7, #15]
 8003c0c:	e037      	b.n	8003c7e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 020e 	bic.w	r2, r2, #14
 8003c1c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c2c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f022 0201 	bic.w	r2, r2, #1
 8003c3c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c42:	f003 021f 	and.w	r2, r3, #31
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c50:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c5a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00c      	beq.n	8003c7e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c6e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c72:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003c7c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3714      	adds	r7, #20
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d00d      	beq.n	8003cd0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2204      	movs	r2, #4
 8003cb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	73fb      	strb	r3, [r7, #15]
 8003cce:	e047      	b.n	8003d60 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 020e 	bic.w	r2, r2, #14
 8003cde:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f022 0201 	bic.w	r2, r2, #1
 8003cee:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cfa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cfe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d04:	f003 021f 	and.w	r2, r3, #31
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d12:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d1c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00c      	beq.n	8003d40 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d34:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d3e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d003      	beq.n	8003d60 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	4798      	blx	r3
    }
  }
  return status;
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b084      	sub	sp, #16
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d86:	f003 031f 	and.w	r3, r3, #31
 8003d8a:	2204      	movs	r2, #4
 8003d8c:	409a      	lsls	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	4013      	ands	r3, r2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d026      	beq.n	8003de4 <HAL_DMA_IRQHandler+0x7a>
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	f003 0304 	and.w	r3, r3, #4
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d021      	beq.n	8003de4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0320 	and.w	r3, r3, #32
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d107      	bne.n	8003dbe <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 0204 	bic.w	r2, r2, #4
 8003dbc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc2:	f003 021f 	and.w	r2, r3, #31
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dca:	2104      	movs	r1, #4
 8003dcc:	fa01 f202 	lsl.w	r2, r1, r2
 8003dd0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d071      	beq.n	8003ebe <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003de2:	e06c      	b.n	8003ebe <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de8:	f003 031f 	and.w	r3, r3, #31
 8003dec:	2202      	movs	r2, #2
 8003dee:	409a      	lsls	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4013      	ands	r3, r2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d02e      	beq.n	8003e56 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d029      	beq.n	8003e56 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0320 	and.w	r3, r3, #32
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10b      	bne.n	8003e28 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 020a 	bic.w	r2, r2, #10
 8003e1e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2c:	f003 021f 	and.w	r2, r3, #31
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e34:	2102      	movs	r1, #2
 8003e36:	fa01 f202 	lsl.w	r2, r1, r2
 8003e3a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d038      	beq.n	8003ebe <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003e54:	e033      	b.n	8003ebe <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e5a:	f003 031f 	and.w	r3, r3, #31
 8003e5e:	2208      	movs	r2, #8
 8003e60:	409a      	lsls	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	4013      	ands	r3, r2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d02a      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	f003 0308 	and.w	r3, r3, #8
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d025      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 020e 	bic.w	r2, r2, #14
 8003e82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e88:	f003 021f 	and.w	r2, r3, #31
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e90:	2101      	movs	r1, #1
 8003e92:	fa01 f202 	lsl.w	r2, r1, r2
 8003e96:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d004      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003ebe:	bf00      	nop
 8003ec0:	bf00      	nop
}
 8003ec2:	3710      	adds	r7, #16
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	60b9      	str	r1, [r7, #8]
 8003ed2:	607a      	str	r2, [r7, #4]
 8003ed4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003ede:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d004      	beq.n	8003ef2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ef0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ef6:	f003 021f 	and.w	r2, r3, #31
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efe:	2101      	movs	r1, #1
 8003f00:	fa01 f202 	lsl.w	r2, r1, r2
 8003f04:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	2b10      	cmp	r3, #16
 8003f14:	d108      	bne.n	8003f28 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68ba      	ldr	r2, [r7, #8]
 8003f24:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003f26:	e007      	b.n	8003f38 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	68ba      	ldr	r2, [r7, #8]
 8003f2e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	60da      	str	r2, [r3, #12]
}
 8003f38:	bf00      	nop
 8003f3a:	3714      	adds	r7, #20
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b087      	sub	sp, #28
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	461a      	mov	r2, r3
 8003f52:	4b16      	ldr	r3, [pc, #88]	@ (8003fac <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d802      	bhi.n	8003f5e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003f58:	4b15      	ldr	r3, [pc, #84]	@ (8003fb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	e001      	b.n	8003f62 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003f5e:	4b15      	ldr	r3, [pc, #84]	@ (8003fb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003f60:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	3b08      	subs	r3, #8
 8003f6e:	4a12      	ldr	r2, [pc, #72]	@ (8003fb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003f70:	fba2 2303 	umull	r2, r3, r2, r3
 8003f74:	091b      	lsrs	r3, r3, #4
 8003f76:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7c:	089b      	lsrs	r3, r3, #2
 8003f7e:	009a      	lsls	r2, r3, #2
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	4413      	add	r3, r2
 8003f84:	461a      	mov	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a0b      	ldr	r2, [pc, #44]	@ (8003fbc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003f8e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f003 031f 	and.w	r3, r3, #31
 8003f96:	2201      	movs	r2, #1
 8003f98:	409a      	lsls	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003f9e:	bf00      	nop
 8003fa0:	371c      	adds	r7, #28
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	40020407 	.word	0x40020407
 8003fb0:	40020800 	.word	0x40020800
 8003fb4:	40020820 	.word	0x40020820
 8003fb8:	cccccccd 	.word	0xcccccccd
 8003fbc:	40020880 	.word	0x40020880

08003fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003fd0:	68fa      	ldr	r2, [r7, #12]
 8003fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8004000 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003fd4:	4413      	add	r3, r2
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	461a      	mov	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a08      	ldr	r2, [pc, #32]	@ (8004004 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003fe2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	f003 031f 	and.w	r3, r3, #31
 8003fec:	2201      	movs	r2, #1
 8003fee:	409a      	lsls	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003ff4:	bf00      	nop
 8003ff6:	3714      	adds	r7, #20
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr
 8004000:	1000823f 	.word	0x1000823f
 8004004:	40020940 	.word	0x40020940

08004008 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004008:	b480      	push	{r7}
 800400a:	b087      	sub	sp, #28
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004012:	2300      	movs	r3, #0
 8004014:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004016:	e15a      	b.n	80042ce <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	2101      	movs	r1, #1
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	fa01 f303 	lsl.w	r3, r1, r3
 8004024:	4013      	ands	r3, r2
 8004026:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2b00      	cmp	r3, #0
 800402c:	f000 814c 	beq.w	80042c8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f003 0303 	and.w	r3, r3, #3
 8004038:	2b01      	cmp	r3, #1
 800403a:	d005      	beq.n	8004048 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004044:	2b02      	cmp	r3, #2
 8004046:	d130      	bne.n	80040aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	005b      	lsls	r3, r3, #1
 8004052:	2203      	movs	r2, #3
 8004054:	fa02 f303 	lsl.w	r3, r2, r3
 8004058:	43db      	mvns	r3, r3
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	4013      	ands	r3, r2
 800405e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	68da      	ldr	r2, [r3, #12]
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	fa02 f303 	lsl.w	r3, r2, r3
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	4313      	orrs	r3, r2
 8004070:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800407e:	2201      	movs	r2, #1
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	43db      	mvns	r3, r3
 8004088:	693a      	ldr	r2, [r7, #16]
 800408a:	4013      	ands	r3, r2
 800408c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	091b      	lsrs	r3, r3, #4
 8004094:	f003 0201 	and.w	r2, r3, #1
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	fa02 f303 	lsl.w	r3, r2, r3
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	f003 0303 	and.w	r3, r3, #3
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d017      	beq.n	80040e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	2203      	movs	r2, #3
 80040c2:	fa02 f303 	lsl.w	r3, r2, r3
 80040c6:	43db      	mvns	r3, r3
 80040c8:	693a      	ldr	r2, [r7, #16]
 80040ca:	4013      	ands	r3, r2
 80040cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	fa02 f303 	lsl.w	r3, r2, r3
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f003 0303 	and.w	r3, r3, #3
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d123      	bne.n	800413a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	08da      	lsrs	r2, r3, #3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	3208      	adds	r2, #8
 80040fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	f003 0307 	and.w	r3, r3, #7
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	220f      	movs	r2, #15
 800410a:	fa02 f303 	lsl.w	r3, r2, r3
 800410e:	43db      	mvns	r3, r3
 8004110:	693a      	ldr	r2, [r7, #16]
 8004112:	4013      	ands	r3, r2
 8004114:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	691a      	ldr	r2, [r3, #16]
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	f003 0307 	and.w	r3, r3, #7
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	fa02 f303 	lsl.w	r3, r2, r3
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	4313      	orrs	r3, r2
 800412a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	08da      	lsrs	r2, r3, #3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	3208      	adds	r2, #8
 8004134:	6939      	ldr	r1, [r7, #16]
 8004136:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	2203      	movs	r2, #3
 8004146:	fa02 f303 	lsl.w	r3, r2, r3
 800414a:	43db      	mvns	r3, r3
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	4013      	ands	r3, r2
 8004150:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f003 0203 	and.w	r2, r3, #3
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	fa02 f303 	lsl.w	r3, r2, r3
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	4313      	orrs	r3, r2
 8004166:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 80a6 	beq.w	80042c8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800417c:	4b5b      	ldr	r3, [pc, #364]	@ (80042ec <HAL_GPIO_Init+0x2e4>)
 800417e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004180:	4a5a      	ldr	r2, [pc, #360]	@ (80042ec <HAL_GPIO_Init+0x2e4>)
 8004182:	f043 0301 	orr.w	r3, r3, #1
 8004186:	6613      	str	r3, [r2, #96]	@ 0x60
 8004188:	4b58      	ldr	r3, [pc, #352]	@ (80042ec <HAL_GPIO_Init+0x2e4>)
 800418a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	60bb      	str	r3, [r7, #8]
 8004192:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004194:	4a56      	ldr	r2, [pc, #344]	@ (80042f0 <HAL_GPIO_Init+0x2e8>)
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	089b      	lsrs	r3, r3, #2
 800419a:	3302      	adds	r3, #2
 800419c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	f003 0303 	and.w	r3, r3, #3
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	220f      	movs	r2, #15
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	43db      	mvns	r3, r3
 80041b2:	693a      	ldr	r2, [r7, #16]
 80041b4:	4013      	ands	r3, r2
 80041b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80041be:	d01f      	beq.n	8004200 <HAL_GPIO_Init+0x1f8>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	4a4c      	ldr	r2, [pc, #304]	@ (80042f4 <HAL_GPIO_Init+0x2ec>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d019      	beq.n	80041fc <HAL_GPIO_Init+0x1f4>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a4b      	ldr	r2, [pc, #300]	@ (80042f8 <HAL_GPIO_Init+0x2f0>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d013      	beq.n	80041f8 <HAL_GPIO_Init+0x1f0>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a4a      	ldr	r2, [pc, #296]	@ (80042fc <HAL_GPIO_Init+0x2f4>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d00d      	beq.n	80041f4 <HAL_GPIO_Init+0x1ec>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4a49      	ldr	r2, [pc, #292]	@ (8004300 <HAL_GPIO_Init+0x2f8>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d007      	beq.n	80041f0 <HAL_GPIO_Init+0x1e8>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a48      	ldr	r2, [pc, #288]	@ (8004304 <HAL_GPIO_Init+0x2fc>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d101      	bne.n	80041ec <HAL_GPIO_Init+0x1e4>
 80041e8:	2305      	movs	r3, #5
 80041ea:	e00a      	b.n	8004202 <HAL_GPIO_Init+0x1fa>
 80041ec:	2306      	movs	r3, #6
 80041ee:	e008      	b.n	8004202 <HAL_GPIO_Init+0x1fa>
 80041f0:	2304      	movs	r3, #4
 80041f2:	e006      	b.n	8004202 <HAL_GPIO_Init+0x1fa>
 80041f4:	2303      	movs	r3, #3
 80041f6:	e004      	b.n	8004202 <HAL_GPIO_Init+0x1fa>
 80041f8:	2302      	movs	r3, #2
 80041fa:	e002      	b.n	8004202 <HAL_GPIO_Init+0x1fa>
 80041fc:	2301      	movs	r3, #1
 80041fe:	e000      	b.n	8004202 <HAL_GPIO_Init+0x1fa>
 8004200:	2300      	movs	r3, #0
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	f002 0203 	and.w	r2, r2, #3
 8004208:	0092      	lsls	r2, r2, #2
 800420a:	4093      	lsls	r3, r2
 800420c:	693a      	ldr	r2, [r7, #16]
 800420e:	4313      	orrs	r3, r2
 8004210:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004212:	4937      	ldr	r1, [pc, #220]	@ (80042f0 <HAL_GPIO_Init+0x2e8>)
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	089b      	lsrs	r3, r3, #2
 8004218:	3302      	adds	r3, #2
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004220:	4b39      	ldr	r3, [pc, #228]	@ (8004308 <HAL_GPIO_Init+0x300>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	43db      	mvns	r3, r3
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	4013      	ands	r3, r2
 800422e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d003      	beq.n	8004244 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800423c:	693a      	ldr	r2, [r7, #16]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	4313      	orrs	r3, r2
 8004242:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004244:	4a30      	ldr	r2, [pc, #192]	@ (8004308 <HAL_GPIO_Init+0x300>)
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800424a:	4b2f      	ldr	r3, [pc, #188]	@ (8004308 <HAL_GPIO_Init+0x300>)
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	43db      	mvns	r3, r3
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	4013      	ands	r3, r2
 8004258:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4313      	orrs	r3, r2
 800426c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800426e:	4a26      	ldr	r2, [pc, #152]	@ (8004308 <HAL_GPIO_Init+0x300>)
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004274:	4b24      	ldr	r3, [pc, #144]	@ (8004308 <HAL_GPIO_Init+0x300>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	43db      	mvns	r3, r3
 800427e:	693a      	ldr	r2, [r7, #16]
 8004280:	4013      	ands	r3, r2
 8004282:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d003      	beq.n	8004298 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	4313      	orrs	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004298:	4a1b      	ldr	r2, [pc, #108]	@ (8004308 <HAL_GPIO_Init+0x300>)
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800429e:	4b1a      	ldr	r3, [pc, #104]	@ (8004308 <HAL_GPIO_Init+0x300>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	43db      	mvns	r3, r3
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	4013      	ands	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	4313      	orrs	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80042c2:	4a11      	ldr	r2, [pc, #68]	@ (8004308 <HAL_GPIO_Init+0x300>)
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	3301      	adds	r3, #1
 80042cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	fa22 f303 	lsr.w	r3, r2, r3
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f47f ae9d 	bne.w	8004018 <HAL_GPIO_Init+0x10>
  }
}
 80042de:	bf00      	nop
 80042e0:	bf00      	nop
 80042e2:	371c      	adds	r7, #28
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr
 80042ec:	40021000 	.word	0x40021000
 80042f0:	40010000 	.word	0x40010000
 80042f4:	48000400 	.word	0x48000400
 80042f8:	48000800 	.word	0x48000800
 80042fc:	48000c00 	.word	0x48000c00
 8004300:	48001000 	.word	0x48001000
 8004304:	48001400 	.word	0x48001400
 8004308:	40010400 	.word	0x40010400

0800430c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	460b      	mov	r3, r1
 8004316:	807b      	strh	r3, [r7, #2]
 8004318:	4613      	mov	r3, r2
 800431a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800431c:	787b      	ldrb	r3, [r7, #1]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d003      	beq.n	800432a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004322:	887a      	ldrh	r2, [r7, #2]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004328:	e002      	b.n	8004330 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800432a:	887a      	ldrh	r2, [r7, #2]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	4603      	mov	r3, r0
 8004344:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004346:	4b08      	ldr	r3, [pc, #32]	@ (8004368 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004348:	695a      	ldr	r2, [r3, #20]
 800434a:	88fb      	ldrh	r3, [r7, #6]
 800434c:	4013      	ands	r3, r2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d006      	beq.n	8004360 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004352:	4a05      	ldr	r2, [pc, #20]	@ (8004368 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004354:	88fb      	ldrh	r3, [r7, #6]
 8004356:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004358:	88fb      	ldrh	r3, [r7, #6]
 800435a:	4618      	mov	r0, r3
 800435c:	f7fe fc30 	bl	8002bc0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004360:	bf00      	nop
 8004362:	3708      	adds	r7, #8
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40010400 	.word	0x40010400

0800436c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800436c:	b480      	push	{r7}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d141      	bne.n	80043fe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800437a:	4b4b      	ldr	r3, [pc, #300]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004382:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004386:	d131      	bne.n	80043ec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004388:	4b47      	ldr	r3, [pc, #284]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800438a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800438e:	4a46      	ldr	r2, [pc, #280]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004390:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004394:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004398:	4b43      	ldr	r3, [pc, #268]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043a0:	4a41      	ldr	r2, [pc, #260]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80043a8:	4b40      	ldr	r3, [pc, #256]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2232      	movs	r2, #50	@ 0x32
 80043ae:	fb02 f303 	mul.w	r3, r2, r3
 80043b2:	4a3f      	ldr	r2, [pc, #252]	@ (80044b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80043b4:	fba2 2303 	umull	r2, r3, r2, r3
 80043b8:	0c9b      	lsrs	r3, r3, #18
 80043ba:	3301      	adds	r3, #1
 80043bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043be:	e002      	b.n	80043c6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	3b01      	subs	r3, #1
 80043c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043c6:	4b38      	ldr	r3, [pc, #224]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043d2:	d102      	bne.n	80043da <HAL_PWREx_ControlVoltageScaling+0x6e>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1f2      	bne.n	80043c0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043da:	4b33      	ldr	r3, [pc, #204]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043e6:	d158      	bne.n	800449a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e057      	b.n	800449c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043ec:	4b2e      	ldr	r3, [pc, #184]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043f2:	4a2d      	ldr	r2, [pc, #180]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80043fc:	e04d      	b.n	800449a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004404:	d141      	bne.n	800448a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004406:	4b28      	ldr	r3, [pc, #160]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800440e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004412:	d131      	bne.n	8004478 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004414:	4b24      	ldr	r3, [pc, #144]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800441a:	4a23      	ldr	r2, [pc, #140]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800441c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004420:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004424:	4b20      	ldr	r3, [pc, #128]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800442c:	4a1e      	ldr	r2, [pc, #120]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800442e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004432:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004434:	4b1d      	ldr	r3, [pc, #116]	@ (80044ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	2232      	movs	r2, #50	@ 0x32
 800443a:	fb02 f303 	mul.w	r3, r2, r3
 800443e:	4a1c      	ldr	r2, [pc, #112]	@ (80044b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004440:	fba2 2303 	umull	r2, r3, r2, r3
 8004444:	0c9b      	lsrs	r3, r3, #18
 8004446:	3301      	adds	r3, #1
 8004448:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800444a:	e002      	b.n	8004452 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	3b01      	subs	r3, #1
 8004450:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004452:	4b15      	ldr	r3, [pc, #84]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004454:	695b      	ldr	r3, [r3, #20]
 8004456:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800445a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800445e:	d102      	bne.n	8004466 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1f2      	bne.n	800444c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004466:	4b10      	ldr	r3, [pc, #64]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800446e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004472:	d112      	bne.n	800449a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e011      	b.n	800449c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004478:	4b0b      	ldr	r3, [pc, #44]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800447a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800447e:	4a0a      	ldr	r2, [pc, #40]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004484:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004488:	e007      	b.n	800449a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800448a:	4b07      	ldr	r3, [pc, #28]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004492:	4a05      	ldr	r2, [pc, #20]	@ (80044a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004494:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004498:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800449a:	2300      	movs	r3, #0
}
 800449c:	4618      	mov	r0, r3
 800449e:	3714      	adds	r7, #20
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr
 80044a8:	40007000 	.word	0x40007000
 80044ac:	2000020c 	.word	0x2000020c
 80044b0:	431bde83 	.word	0x431bde83

080044b4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80044b8:	4b05      	ldr	r3, [pc, #20]	@ (80044d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	4a04      	ldr	r2, [pc, #16]	@ (80044d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80044be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044c2:	6093      	str	r3, [r2, #8]
}
 80044c4:	bf00      	nop
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	40007000 	.word	0x40007000

080044d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b088      	sub	sp, #32
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e2fe      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d075      	beq.n	80045de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044f2:	4b97      	ldr	r3, [pc, #604]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f003 030c 	and.w	r3, r3, #12
 80044fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044fc:	4b94      	ldr	r3, [pc, #592]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f003 0303 	and.w	r3, r3, #3
 8004504:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	2b0c      	cmp	r3, #12
 800450a:	d102      	bne.n	8004512 <HAL_RCC_OscConfig+0x3e>
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	2b03      	cmp	r3, #3
 8004510:	d002      	beq.n	8004518 <HAL_RCC_OscConfig+0x44>
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	2b08      	cmp	r3, #8
 8004516:	d10b      	bne.n	8004530 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004518:	4b8d      	ldr	r3, [pc, #564]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d05b      	beq.n	80045dc <HAL_RCC_OscConfig+0x108>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d157      	bne.n	80045dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e2d9      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004538:	d106      	bne.n	8004548 <HAL_RCC_OscConfig+0x74>
 800453a:	4b85      	ldr	r3, [pc, #532]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a84      	ldr	r2, [pc, #528]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004544:	6013      	str	r3, [r2, #0]
 8004546:	e01d      	b.n	8004584 <HAL_RCC_OscConfig+0xb0>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004550:	d10c      	bne.n	800456c <HAL_RCC_OscConfig+0x98>
 8004552:	4b7f      	ldr	r3, [pc, #508]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a7e      	ldr	r2, [pc, #504]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004558:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800455c:	6013      	str	r3, [r2, #0]
 800455e:	4b7c      	ldr	r3, [pc, #496]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a7b      	ldr	r2, [pc, #492]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004564:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004568:	6013      	str	r3, [r2, #0]
 800456a:	e00b      	b.n	8004584 <HAL_RCC_OscConfig+0xb0>
 800456c:	4b78      	ldr	r3, [pc, #480]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a77      	ldr	r2, [pc, #476]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004572:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004576:	6013      	str	r3, [r2, #0]
 8004578:	4b75      	ldr	r3, [pc, #468]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a74      	ldr	r2, [pc, #464]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800457e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004582:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d013      	beq.n	80045b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800458c:	f7ff f8cc 	bl	8003728 <HAL_GetTick>
 8004590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004592:	e008      	b.n	80045a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004594:	f7ff f8c8 	bl	8003728 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	2b64      	cmp	r3, #100	@ 0x64
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e29e      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045a6:	4b6a      	ldr	r3, [pc, #424]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d0f0      	beq.n	8004594 <HAL_RCC_OscConfig+0xc0>
 80045b2:	e014      	b.n	80045de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b4:	f7ff f8b8 	bl	8003728 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045bc:	f7ff f8b4 	bl	8003728 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b64      	cmp	r3, #100	@ 0x64
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e28a      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045ce:	4b60      	ldr	r3, [pc, #384]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f0      	bne.n	80045bc <HAL_RCC_OscConfig+0xe8>
 80045da:	e000      	b.n	80045de <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d075      	beq.n	80046d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045ea:	4b59      	ldr	r3, [pc, #356]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f003 030c 	and.w	r3, r3, #12
 80045f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045f4:	4b56      	ldr	r3, [pc, #344]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	f003 0303 	and.w	r3, r3, #3
 80045fc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	2b0c      	cmp	r3, #12
 8004602:	d102      	bne.n	800460a <HAL_RCC_OscConfig+0x136>
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	2b02      	cmp	r3, #2
 8004608:	d002      	beq.n	8004610 <HAL_RCC_OscConfig+0x13c>
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	2b04      	cmp	r3, #4
 800460e:	d11f      	bne.n	8004650 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004610:	4b4f      	ldr	r3, [pc, #316]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004618:	2b00      	cmp	r3, #0
 800461a:	d005      	beq.n	8004628 <HAL_RCC_OscConfig+0x154>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e25d      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004628:	4b49      	ldr	r3, [pc, #292]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	061b      	lsls	r3, r3, #24
 8004636:	4946      	ldr	r1, [pc, #280]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004638:	4313      	orrs	r3, r2
 800463a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800463c:	4b45      	ldr	r3, [pc, #276]	@ (8004754 <HAL_RCC_OscConfig+0x280>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4618      	mov	r0, r3
 8004642:	f7ff f825 	bl	8003690 <HAL_InitTick>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d043      	beq.n	80046d4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e249      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d023      	beq.n	80046a0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004658:	4b3d      	ldr	r3, [pc, #244]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a3c      	ldr	r2, [pc, #240]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800465e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004664:	f7ff f860 	bl	8003728 <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800466c:	f7ff f85c 	bl	8003728 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e232      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800467e:	4b34      	ldr	r3, [pc, #208]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0f0      	beq.n	800466c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800468a:	4b31      	ldr	r3, [pc, #196]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	061b      	lsls	r3, r3, #24
 8004698:	492d      	ldr	r1, [pc, #180]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800469a:	4313      	orrs	r3, r2
 800469c:	604b      	str	r3, [r1, #4]
 800469e:	e01a      	b.n	80046d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a2a      	ldr	r2, [pc, #168]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80046a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ac:	f7ff f83c 	bl	8003728 <HAL_GetTick>
 80046b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046b2:	e008      	b.n	80046c6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046b4:	f7ff f838 	bl	8003728 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e20e      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046c6:	4b22      	ldr	r3, [pc, #136]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1f0      	bne.n	80046b4 <HAL_RCC_OscConfig+0x1e0>
 80046d2:	e000      	b.n	80046d6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0308 	and.w	r3, r3, #8
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d041      	beq.n	8004766 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	695b      	ldr	r3, [r3, #20]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d01c      	beq.n	8004724 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046ea:	4b19      	ldr	r3, [pc, #100]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80046ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046f0:	4a17      	ldr	r2, [pc, #92]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 80046f2:	f043 0301 	orr.w	r3, r3, #1
 80046f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046fa:	f7ff f815 	bl	8003728 <HAL_GetTick>
 80046fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004700:	e008      	b.n	8004714 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004702:	f7ff f811 	bl	8003728 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d901      	bls.n	8004714 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e1e7      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004714:	4b0e      	ldr	r3, [pc, #56]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004716:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b00      	cmp	r3, #0
 8004720:	d0ef      	beq.n	8004702 <HAL_RCC_OscConfig+0x22e>
 8004722:	e020      	b.n	8004766 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004724:	4b0a      	ldr	r3, [pc, #40]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 8004726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800472a:	4a09      	ldr	r2, [pc, #36]	@ (8004750 <HAL_RCC_OscConfig+0x27c>)
 800472c:	f023 0301 	bic.w	r3, r3, #1
 8004730:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004734:	f7fe fff8 	bl	8003728 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800473a:	e00d      	b.n	8004758 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800473c:	f7fe fff4 	bl	8003728 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d906      	bls.n	8004758 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e1ca      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
 800474e:	bf00      	nop
 8004750:	40021000 	.word	0x40021000
 8004754:	20000210 	.word	0x20000210
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004758:	4b8c      	ldr	r3, [pc, #560]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 800475a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1ea      	bne.n	800473c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0304 	and.w	r3, r3, #4
 800476e:	2b00      	cmp	r3, #0
 8004770:	f000 80a6 	beq.w	80048c0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004774:	2300      	movs	r3, #0
 8004776:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004778:	4b84      	ldr	r3, [pc, #528]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 800477a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800477c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d101      	bne.n	8004788 <HAL_RCC_OscConfig+0x2b4>
 8004784:	2301      	movs	r3, #1
 8004786:	e000      	b.n	800478a <HAL_RCC_OscConfig+0x2b6>
 8004788:	2300      	movs	r3, #0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00d      	beq.n	80047aa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800478e:	4b7f      	ldr	r3, [pc, #508]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004792:	4a7e      	ldr	r2, [pc, #504]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004794:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004798:	6593      	str	r3, [r2, #88]	@ 0x58
 800479a:	4b7c      	ldr	r3, [pc, #496]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 800479c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800479e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80047a6:	2301      	movs	r3, #1
 80047a8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047aa:	4b79      	ldr	r3, [pc, #484]	@ (8004990 <HAL_RCC_OscConfig+0x4bc>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d118      	bne.n	80047e8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047b6:	4b76      	ldr	r3, [pc, #472]	@ (8004990 <HAL_RCC_OscConfig+0x4bc>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a75      	ldr	r2, [pc, #468]	@ (8004990 <HAL_RCC_OscConfig+0x4bc>)
 80047bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047c2:	f7fe ffb1 	bl	8003728 <HAL_GetTick>
 80047c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047c8:	e008      	b.n	80047dc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047ca:	f7fe ffad 	bl	8003728 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d901      	bls.n	80047dc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e183      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047dc:	4b6c      	ldr	r3, [pc, #432]	@ (8004990 <HAL_RCC_OscConfig+0x4bc>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d0f0      	beq.n	80047ca <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d108      	bne.n	8004802 <HAL_RCC_OscConfig+0x32e>
 80047f0:	4b66      	ldr	r3, [pc, #408]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 80047f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f6:	4a65      	ldr	r2, [pc, #404]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 80047f8:	f043 0301 	orr.w	r3, r3, #1
 80047fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004800:	e024      	b.n	800484c <HAL_RCC_OscConfig+0x378>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	2b05      	cmp	r3, #5
 8004808:	d110      	bne.n	800482c <HAL_RCC_OscConfig+0x358>
 800480a:	4b60      	ldr	r3, [pc, #384]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 800480c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004810:	4a5e      	ldr	r2, [pc, #376]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004812:	f043 0304 	orr.w	r3, r3, #4
 8004816:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800481a:	4b5c      	ldr	r3, [pc, #368]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 800481c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004820:	4a5a      	ldr	r2, [pc, #360]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004822:	f043 0301 	orr.w	r3, r3, #1
 8004826:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800482a:	e00f      	b.n	800484c <HAL_RCC_OscConfig+0x378>
 800482c:	4b57      	ldr	r3, [pc, #348]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 800482e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004832:	4a56      	ldr	r2, [pc, #344]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004834:	f023 0301 	bic.w	r3, r3, #1
 8004838:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800483c:	4b53      	ldr	r3, [pc, #332]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 800483e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004842:	4a52      	ldr	r2, [pc, #328]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004844:	f023 0304 	bic.w	r3, r3, #4
 8004848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d016      	beq.n	8004882 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004854:	f7fe ff68 	bl	8003728 <HAL_GetTick>
 8004858:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800485a:	e00a      	b.n	8004872 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800485c:	f7fe ff64 	bl	8003728 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	f241 3288 	movw	r2, #5000	@ 0x1388
 800486a:	4293      	cmp	r3, r2
 800486c:	d901      	bls.n	8004872 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e138      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004872:	4b46      	ldr	r3, [pc, #280]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d0ed      	beq.n	800485c <HAL_RCC_OscConfig+0x388>
 8004880:	e015      	b.n	80048ae <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004882:	f7fe ff51 	bl	8003728 <HAL_GetTick>
 8004886:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004888:	e00a      	b.n	80048a0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800488a:	f7fe ff4d 	bl	8003728 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004898:	4293      	cmp	r3, r2
 800489a:	d901      	bls.n	80048a0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e121      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80048a0:	4b3a      	ldr	r3, [pc, #232]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 80048a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1ed      	bne.n	800488a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80048ae:	7ffb      	ldrb	r3, [r7, #31]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d105      	bne.n	80048c0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048b4:	4b35      	ldr	r3, [pc, #212]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 80048b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b8:	4a34      	ldr	r2, [pc, #208]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 80048ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048be:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0320 	and.w	r3, r3, #32
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d03c      	beq.n	8004946 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d01c      	beq.n	800490e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80048d4:	4b2d      	ldr	r3, [pc, #180]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 80048d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048da:	4a2c      	ldr	r2, [pc, #176]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 80048dc:	f043 0301 	orr.w	r3, r3, #1
 80048e0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048e4:	f7fe ff20 	bl	8003728 <HAL_GetTick>
 80048e8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80048ea:	e008      	b.n	80048fe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048ec:	f7fe ff1c 	bl	8003728 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e0f2      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80048fe:	4b23      	ldr	r3, [pc, #140]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004900:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d0ef      	beq.n	80048ec <HAL_RCC_OscConfig+0x418>
 800490c:	e01b      	b.n	8004946 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800490e:	4b1f      	ldr	r3, [pc, #124]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004910:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004914:	4a1d      	ldr	r2, [pc, #116]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004916:	f023 0301 	bic.w	r3, r3, #1
 800491a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800491e:	f7fe ff03 	bl	8003728 <HAL_GetTick>
 8004922:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004924:	e008      	b.n	8004938 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004926:	f7fe feff 	bl	8003728 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e0d5      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004938:	4b14      	ldr	r3, [pc, #80]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 800493a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1ef      	bne.n	8004926 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	2b00      	cmp	r3, #0
 800494c:	f000 80c9 	beq.w	8004ae2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004950:	4b0e      	ldr	r3, [pc, #56]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f003 030c 	and.w	r3, r3, #12
 8004958:	2b0c      	cmp	r3, #12
 800495a:	f000 8083 	beq.w	8004a64 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	2b02      	cmp	r3, #2
 8004964:	d15e      	bne.n	8004a24 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004966:	4b09      	ldr	r3, [pc, #36]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a08      	ldr	r2, [pc, #32]	@ (800498c <HAL_RCC_OscConfig+0x4b8>)
 800496c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004970:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004972:	f7fe fed9 	bl	8003728 <HAL_GetTick>
 8004976:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004978:	e00c      	b.n	8004994 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800497a:	f7fe fed5 	bl	8003728 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	2b02      	cmp	r3, #2
 8004986:	d905      	bls.n	8004994 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e0ab      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
 800498c:	40021000 	.word	0x40021000
 8004990:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004994:	4b55      	ldr	r3, [pc, #340]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1ec      	bne.n	800497a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049a0:	4b52      	ldr	r3, [pc, #328]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 80049a2:	68da      	ldr	r2, [r3, #12]
 80049a4:	4b52      	ldr	r3, [pc, #328]	@ (8004af0 <HAL_RCC_OscConfig+0x61c>)
 80049a6:	4013      	ands	r3, r2
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	6a11      	ldr	r1, [r2, #32]
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049b0:	3a01      	subs	r2, #1
 80049b2:	0112      	lsls	r2, r2, #4
 80049b4:	4311      	orrs	r1, r2
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80049ba:	0212      	lsls	r2, r2, #8
 80049bc:	4311      	orrs	r1, r2
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80049c2:	0852      	lsrs	r2, r2, #1
 80049c4:	3a01      	subs	r2, #1
 80049c6:	0552      	lsls	r2, r2, #21
 80049c8:	4311      	orrs	r1, r2
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80049ce:	0852      	lsrs	r2, r2, #1
 80049d0:	3a01      	subs	r2, #1
 80049d2:	0652      	lsls	r2, r2, #25
 80049d4:	4311      	orrs	r1, r2
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80049da:	06d2      	lsls	r2, r2, #27
 80049dc:	430a      	orrs	r2, r1
 80049de:	4943      	ldr	r1, [pc, #268]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049e4:	4b41      	ldr	r3, [pc, #260]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a40      	ldr	r2, [pc, #256]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 80049ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049ee:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80049f0:	4b3e      	ldr	r3, [pc, #248]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	4a3d      	ldr	r2, [pc, #244]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 80049f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049fa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049fc:	f7fe fe94 	bl	8003728 <HAL_GetTick>
 8004a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a02:	e008      	b.n	8004a16 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a04:	f7fe fe90 	bl	8003728 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e066      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a16:	4b35      	ldr	r3, [pc, #212]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d0f0      	beq.n	8004a04 <HAL_RCC_OscConfig+0x530>
 8004a22:	e05e      	b.n	8004ae2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a24:	4b31      	ldr	r3, [pc, #196]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a30      	ldr	r2, [pc, #192]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 8004a2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a30:	f7fe fe7a 	bl	8003728 <HAL_GetTick>
 8004a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a38:	f7fe fe76 	bl	8003728 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e04c      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a4a:	4b28      	ldr	r3, [pc, #160]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1f0      	bne.n	8004a38 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004a56:	4b25      	ldr	r3, [pc, #148]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 8004a58:	68da      	ldr	r2, [r3, #12]
 8004a5a:	4924      	ldr	r1, [pc, #144]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 8004a5c:	4b25      	ldr	r3, [pc, #148]	@ (8004af4 <HAL_RCC_OscConfig+0x620>)
 8004a5e:	4013      	ands	r3, r2
 8004a60:	60cb      	str	r3, [r1, #12]
 8004a62:	e03e      	b.n	8004ae2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	69db      	ldr	r3, [r3, #28]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d101      	bne.n	8004a70 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e039      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004a70:	4b1e      	ldr	r3, [pc, #120]	@ (8004aec <HAL_RCC_OscConfig+0x618>)
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	f003 0203 	and.w	r2, r3, #3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d12c      	bne.n	8004ade <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d123      	bne.n	8004ade <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d11b      	bne.n	8004ade <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d113      	bne.n	8004ade <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac0:	085b      	lsrs	r3, r3, #1
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d109      	bne.n	8004ade <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ad4:	085b      	lsrs	r3, r3, #1
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d001      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e000      	b.n	8004ae4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3720      	adds	r7, #32
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	40021000 	.word	0x40021000
 8004af0:	019f800c 	.word	0x019f800c
 8004af4:	feeefffc 	.word	0xfeeefffc

08004af8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004b02:	2300      	movs	r3, #0
 8004b04:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e11e      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b10:	4b91      	ldr	r3, [pc, #580]	@ (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 030f 	and.w	r3, r3, #15
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d910      	bls.n	8004b40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b1e:	4b8e      	ldr	r3, [pc, #568]	@ (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f023 020f 	bic.w	r2, r3, #15
 8004b26:	498c      	ldr	r1, [pc, #560]	@ (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b2e:	4b8a      	ldr	r3, [pc, #552]	@ (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 030f 	and.w	r3, r3, #15
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d001      	beq.n	8004b40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e106      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0301 	and.w	r3, r3, #1
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d073      	beq.n	8004c34 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2b03      	cmp	r3, #3
 8004b52:	d129      	bne.n	8004ba8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b54:	4b81      	ldr	r3, [pc, #516]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d101      	bne.n	8004b64 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e0f4      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004b64:	f000 f99e 	bl	8004ea4 <RCC_GetSysClockFreqFromPLLSource>
 8004b68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	4a7c      	ldr	r2, [pc, #496]	@ (8004d60 <HAL_RCC_ClockConfig+0x268>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d93f      	bls.n	8004bf2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004b72:	4b7a      	ldr	r3, [pc, #488]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d009      	beq.n	8004b92 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d033      	beq.n	8004bf2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d12f      	bne.n	8004bf2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b92:	4b72      	ldr	r3, [pc, #456]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b9a:	4a70      	ldr	r2, [pc, #448]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004b9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ba0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004ba2:	2380      	movs	r3, #128	@ 0x80
 8004ba4:	617b      	str	r3, [r7, #20]
 8004ba6:	e024      	b.n	8004bf2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d107      	bne.n	8004bc0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bb0:	4b6a      	ldr	r3, [pc, #424]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d109      	bne.n	8004bd0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e0c6      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bc0:	4b66      	ldr	r3, [pc, #408]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e0be      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004bd0:	f000 f8ce 	bl	8004d70 <HAL_RCC_GetSysClockFreq>
 8004bd4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	4a61      	ldr	r2, [pc, #388]	@ (8004d60 <HAL_RCC_ClockConfig+0x268>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d909      	bls.n	8004bf2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004bde:	4b5f      	ldr	r3, [pc, #380]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004be6:	4a5d      	ldr	r2, [pc, #372]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004be8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004bee:	2380      	movs	r3, #128	@ 0x80
 8004bf0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004bf2:	4b5a      	ldr	r3, [pc, #360]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f023 0203 	bic.w	r2, r3, #3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	4957      	ldr	r1, [pc, #348]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c04:	f7fe fd90 	bl	8003728 <HAL_GetTick>
 8004c08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c0a:	e00a      	b.n	8004c22 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c0c:	f7fe fd8c 	bl	8003728 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e095      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c22:	4b4e      	ldr	r3, [pc, #312]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f003 020c 	and.w	r2, r3, #12
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d1eb      	bne.n	8004c0c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d023      	beq.n	8004c88 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0304 	and.w	r3, r3, #4
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d005      	beq.n	8004c58 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c4c:	4b43      	ldr	r3, [pc, #268]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	4a42      	ldr	r2, [pc, #264]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004c56:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0308 	and.w	r3, r3, #8
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d007      	beq.n	8004c74 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004c64:	4b3d      	ldr	r3, [pc, #244]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004c6c:	4a3b      	ldr	r2, [pc, #236]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004c72:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c74:	4b39      	ldr	r3, [pc, #228]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	4936      	ldr	r1, [pc, #216]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	608b      	str	r3, [r1, #8]
 8004c86:	e008      	b.n	8004c9a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	2b80      	cmp	r3, #128	@ 0x80
 8004c8c:	d105      	bne.n	8004c9a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004c8e:	4b33      	ldr	r3, [pc, #204]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	4a32      	ldr	r2, [pc, #200]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c98:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 030f 	and.w	r3, r3, #15
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d21d      	bcs.n	8004ce4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ca8:	4b2b      	ldr	r3, [pc, #172]	@ (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f023 020f 	bic.w	r2, r3, #15
 8004cb0:	4929      	ldr	r1, [pc, #164]	@ (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004cb8:	f7fe fd36 	bl	8003728 <HAL_GetTick>
 8004cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cbe:	e00a      	b.n	8004cd6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cc0:	f7fe fd32 	bl	8003728 <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d901      	bls.n	8004cd6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e03b      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cd6:	4b20      	ldr	r3, [pc, #128]	@ (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d1ed      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0304 	and.w	r3, r3, #4
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d008      	beq.n	8004d02 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	4917      	ldr	r1, [pc, #92]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0308 	and.w	r3, r3, #8
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d009      	beq.n	8004d22 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d0e:	4b13      	ldr	r3, [pc, #76]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	00db      	lsls	r3, r3, #3
 8004d1c:	490f      	ldr	r1, [pc, #60]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d22:	f000 f825 	bl	8004d70 <HAL_RCC_GetSysClockFreq>
 8004d26:	4602      	mov	r2, r0
 8004d28:	4b0c      	ldr	r3, [pc, #48]	@ (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	091b      	lsrs	r3, r3, #4
 8004d2e:	f003 030f 	and.w	r3, r3, #15
 8004d32:	490c      	ldr	r1, [pc, #48]	@ (8004d64 <HAL_RCC_ClockConfig+0x26c>)
 8004d34:	5ccb      	ldrb	r3, [r1, r3]
 8004d36:	f003 031f 	and.w	r3, r3, #31
 8004d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8004d68 <HAL_RCC_ClockConfig+0x270>)
 8004d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004d42:	4b0a      	ldr	r3, [pc, #40]	@ (8004d6c <HAL_RCC_ClockConfig+0x274>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fe fca2 	bl	8003690 <HAL_InitTick>
 8004d4c:	4603      	mov	r3, r0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	40022000 	.word	0x40022000
 8004d5c:	40021000 	.word	0x40021000
 8004d60:	04c4b400 	.word	0x04c4b400
 8004d64:	08009e74 	.word	0x08009e74
 8004d68:	2000020c 	.word	0x2000020c
 8004d6c:	20000210 	.word	0x20000210

08004d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b087      	sub	sp, #28
 8004d74:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004d76:	4b2c      	ldr	r3, [pc, #176]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f003 030c 	and.w	r3, r3, #12
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	d102      	bne.n	8004d88 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d82:	4b2a      	ldr	r3, [pc, #168]	@ (8004e2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d84:	613b      	str	r3, [r7, #16]
 8004d86:	e047      	b.n	8004e18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d88:	4b27      	ldr	r3, [pc, #156]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f003 030c 	and.w	r3, r3, #12
 8004d90:	2b08      	cmp	r3, #8
 8004d92:	d102      	bne.n	8004d9a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d94:	4b26      	ldr	r3, [pc, #152]	@ (8004e30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d96:	613b      	str	r3, [r7, #16]
 8004d98:	e03e      	b.n	8004e18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004d9a:	4b23      	ldr	r3, [pc, #140]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
 8004da2:	2b0c      	cmp	r3, #12
 8004da4:	d136      	bne.n	8004e14 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004da6:	4b20      	ldr	r3, [pc, #128]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f003 0303 	and.w	r3, r3, #3
 8004dae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004db0:	4b1d      	ldr	r3, [pc, #116]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	091b      	lsrs	r3, r3, #4
 8004db6:	f003 030f 	and.w	r3, r3, #15
 8004dba:	3301      	adds	r3, #1
 8004dbc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2b03      	cmp	r3, #3
 8004dc2:	d10c      	bne.n	8004dde <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8004e30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dcc:	4a16      	ldr	r2, [pc, #88]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004dce:	68d2      	ldr	r2, [r2, #12]
 8004dd0:	0a12      	lsrs	r2, r2, #8
 8004dd2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004dd6:	fb02 f303 	mul.w	r3, r2, r3
 8004dda:	617b      	str	r3, [r7, #20]
      break;
 8004ddc:	e00c      	b.n	8004df8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004dde:	4a13      	ldr	r2, [pc, #76]	@ (8004e2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de6:	4a10      	ldr	r2, [pc, #64]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004de8:	68d2      	ldr	r2, [r2, #12]
 8004dea:	0a12      	lsrs	r2, r2, #8
 8004dec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004df0:	fb02 f303 	mul.w	r3, r2, r3
 8004df4:	617b      	str	r3, [r7, #20]
      break;
 8004df6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004df8:	4b0b      	ldr	r3, [pc, #44]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	0e5b      	lsrs	r3, r3, #25
 8004dfe:	f003 0303 	and.w	r3, r3, #3
 8004e02:	3301      	adds	r3, #1
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e10:	613b      	str	r3, [r7, #16]
 8004e12:	e001      	b.n	8004e18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004e14:	2300      	movs	r3, #0
 8004e16:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004e18:	693b      	ldr	r3, [r7, #16]
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	371c      	adds	r7, #28
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	00f42400 	.word	0x00f42400
 8004e30:	016e3600 	.word	0x016e3600

08004e34 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e38:	4b03      	ldr	r3, [pc, #12]	@ (8004e48 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	2000020c 	.word	0x2000020c

08004e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004e50:	f7ff fff0 	bl	8004e34 <HAL_RCC_GetHCLKFreq>
 8004e54:	4602      	mov	r2, r0
 8004e56:	4b06      	ldr	r3, [pc, #24]	@ (8004e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	0a1b      	lsrs	r3, r3, #8
 8004e5c:	f003 0307 	and.w	r3, r3, #7
 8004e60:	4904      	ldr	r1, [pc, #16]	@ (8004e74 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e62:	5ccb      	ldrb	r3, [r1, r3]
 8004e64:	f003 031f 	and.w	r3, r3, #31
 8004e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	40021000 	.word	0x40021000
 8004e74:	08009e84 	.word	0x08009e84

08004e78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004e7c:	f7ff ffda 	bl	8004e34 <HAL_RCC_GetHCLKFreq>
 8004e80:	4602      	mov	r2, r0
 8004e82:	4b06      	ldr	r3, [pc, #24]	@ (8004e9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	0adb      	lsrs	r3, r3, #11
 8004e88:	f003 0307 	and.w	r3, r3, #7
 8004e8c:	4904      	ldr	r1, [pc, #16]	@ (8004ea0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e8e:	5ccb      	ldrb	r3, [r1, r3]
 8004e90:	f003 031f 	and.w	r3, r3, #31
 8004e94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	08009e84 	.word	0x08009e84

08004ea4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b087      	sub	sp, #28
 8004ea8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8004f24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	f003 0303 	and.w	r3, r3, #3
 8004eb2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8004f24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	091b      	lsrs	r3, r3, #4
 8004eba:	f003 030f 	and.w	r3, r3, #15
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	2b03      	cmp	r3, #3
 8004ec6:	d10c      	bne.n	8004ee2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ec8:	4a17      	ldr	r2, [pc, #92]	@ (8004f28 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed0:	4a14      	ldr	r2, [pc, #80]	@ (8004f24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ed2:	68d2      	ldr	r2, [r2, #12]
 8004ed4:	0a12      	lsrs	r2, r2, #8
 8004ed6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004eda:	fb02 f303 	mul.w	r3, r2, r3
 8004ede:	617b      	str	r3, [r7, #20]
    break;
 8004ee0:	e00c      	b.n	8004efc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ee2:	4a12      	ldr	r2, [pc, #72]	@ (8004f2c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eea:	4a0e      	ldr	r2, [pc, #56]	@ (8004f24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004eec:	68d2      	ldr	r2, [r2, #12]
 8004eee:	0a12      	lsrs	r2, r2, #8
 8004ef0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004ef4:	fb02 f303 	mul.w	r3, r2, r3
 8004ef8:	617b      	str	r3, [r7, #20]
    break;
 8004efa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004efc:	4b09      	ldr	r3, [pc, #36]	@ (8004f24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	0e5b      	lsrs	r3, r3, #25
 8004f02:	f003 0303 	and.w	r3, r3, #3
 8004f06:	3301      	adds	r3, #1
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f14:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004f16:	687b      	ldr	r3, [r7, #4]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	371c      	adds	r7, #28
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr
 8004f24:	40021000 	.word	0x40021000
 8004f28:	016e3600 	.word	0x016e3600
 8004f2c:	00f42400 	.word	0x00f42400

08004f30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f38:	2300      	movs	r3, #0
 8004f3a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f000 8098 	beq.w	800507e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f52:	4b43      	ldr	r3, [pc, #268]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10d      	bne.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f5e:	4b40      	ldr	r3, [pc, #256]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f62:	4a3f      	ldr	r2, [pc, #252]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f68:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f6a:	4b3d      	ldr	r3, [pc, #244]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f72:	60bb      	str	r3, [r7, #8]
 8004f74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f76:	2301      	movs	r3, #1
 8004f78:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f7a:	4b3a      	ldr	r3, [pc, #232]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a39      	ldr	r2, [pc, #228]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f84:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f86:	f7fe fbcf 	bl	8003728 <HAL_GetTick>
 8004f8a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f8c:	e009      	b.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f8e:	f7fe fbcb 	bl	8003728 <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d902      	bls.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	74fb      	strb	r3, [r7, #19]
        break;
 8004fa0:	e005      	b.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004fa2:	4b30      	ldr	r3, [pc, #192]	@ (8005064 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d0ef      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004fae:	7cfb      	ldrb	r3, [r7, #19]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d159      	bne.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004fb4:	4b2a      	ldr	r3, [pc, #168]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fbe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d01e      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d019      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004fd0:	4b23      	ldr	r3, [pc, #140]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fda:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004fdc:	4b20      	ldr	r3, [pc, #128]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe2:	4a1f      	ldr	r2, [pc, #124]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fe8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004fec:	4b1c      	ldr	r3, [pc, #112]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ff2:	4a1b      	ldr	r2, [pc, #108]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ff4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ff8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ffc:	4a18      	ldr	r2, [pc, #96]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	d016      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800500e:	f7fe fb8b 	bl	8003728 <HAL_GetTick>
 8005012:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005014:	e00b      	b.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005016:	f7fe fb87 	bl	8003728 <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005024:	4293      	cmp	r3, r2
 8005026:	d902      	bls.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	74fb      	strb	r3, [r7, #19]
            break;
 800502c:	e006      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800502e:	4b0c      	ldr	r3, [pc, #48]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d0ec      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800503c:	7cfb      	ldrb	r3, [r7, #19]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10b      	bne.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005042:	4b07      	ldr	r3, [pc, #28]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005044:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005048:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005050:	4903      	ldr	r1, [pc, #12]	@ (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005052:	4313      	orrs	r3, r2
 8005054:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005058:	e008      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800505a:	7cfb      	ldrb	r3, [r7, #19]
 800505c:	74bb      	strb	r3, [r7, #18]
 800505e:	e005      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005060:	40021000 	.word	0x40021000
 8005064:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005068:	7cfb      	ldrb	r3, [r7, #19]
 800506a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800506c:	7c7b      	ldrb	r3, [r7, #17]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d105      	bne.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005072:	4ba7      	ldr	r3, [pc, #668]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005076:	4aa6      	ldr	r2, [pc, #664]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005078:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800507c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800508a:	4ba1      	ldr	r3, [pc, #644]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800508c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005090:	f023 0203 	bic.w	r2, r3, #3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	499d      	ldr	r1, [pc, #628]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0302 	and.w	r3, r3, #2
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00a      	beq.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050ac:	4b98      	ldr	r3, [pc, #608]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b2:	f023 020c 	bic.w	r2, r3, #12
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	4995      	ldr	r1, [pc, #596]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00a      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050ce:	4b90      	ldr	r3, [pc, #576]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	498c      	ldr	r1, [pc, #560]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0308 	and.w	r3, r3, #8
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00a      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050f0:	4b87      	ldr	r3, [pc, #540]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	4984      	ldr	r1, [pc, #528]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005100:	4313      	orrs	r3, r2
 8005102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0310 	and.w	r3, r3, #16
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00a      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005112:	4b7f      	ldr	r3, [pc, #508]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005118:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	497b      	ldr	r1, [pc, #492]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005122:	4313      	orrs	r3, r2
 8005124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0320 	and.w	r3, r3, #32
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00a      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005134:	4b76      	ldr	r3, [pc, #472]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800513a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	4973      	ldr	r1, [pc, #460]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005144:	4313      	orrs	r3, r2
 8005146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00a      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005156:	4b6e      	ldr	r3, [pc, #440]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	69db      	ldr	r3, [r3, #28]
 8005164:	496a      	ldr	r1, [pc, #424]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005166:	4313      	orrs	r3, r2
 8005168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00a      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005178:	4b65      	ldr	r3, [pc, #404]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800517a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800517e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	4962      	ldr	r1, [pc, #392]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005188:	4313      	orrs	r3, r2
 800518a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00a      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800519a:	4b5d      	ldr	r3, [pc, #372]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800519c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a8:	4959      	ldr	r1, [pc, #356]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00a      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051bc:	4b54      	ldr	r3, [pc, #336]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051c2:	f023 0203 	bic.w	r2, r3, #3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ca:	4951      	ldr	r1, [pc, #324]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051cc:	4313      	orrs	r3, r2
 80051ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00a      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051de:	4b4c      	ldr	r3, [pc, #304]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ec:	4948      	ldr	r1, [pc, #288]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d015      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005200:	4b43      	ldr	r3, [pc, #268]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005206:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800520e:	4940      	ldr	r1, [pc, #256]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005210:	4313      	orrs	r3, r2
 8005212:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800521a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800521e:	d105      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005220:	4b3b      	ldr	r3, [pc, #236]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	4a3a      	ldr	r2, [pc, #232]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005226:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800522a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005234:	2b00      	cmp	r3, #0
 8005236:	d015      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005238:	4b35      	ldr	r3, [pc, #212]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005246:	4932      	ldr	r1, [pc, #200]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005248:	4313      	orrs	r3, r2
 800524a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005252:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005256:	d105      	bne.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005258:	4b2d      	ldr	r3, [pc, #180]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	4a2c      	ldr	r2, [pc, #176]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800525e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005262:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d015      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005270:	4b27      	ldr	r3, [pc, #156]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005276:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800527e:	4924      	ldr	r1, [pc, #144]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005280:	4313      	orrs	r3, r2
 8005282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800528e:	d105      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005290:	4b1f      	ldr	r3, [pc, #124]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	4a1e      	ldr	r2, [pc, #120]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005296:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800529a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d015      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052a8:	4b19      	ldr	r3, [pc, #100]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b6:	4916      	ldr	r1, [pc, #88]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052c6:	d105      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052c8:	4b11      	ldr	r3, [pc, #68]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	4a10      	ldr	r2, [pc, #64]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052d2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d019      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ee:	4908      	ldr	r1, [pc, #32]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052fe:	d109      	bne.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005300:	4b03      	ldr	r3, [pc, #12]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	4a02      	ldr	r2, [pc, #8]	@ (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005306:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800530a:	60d3      	str	r3, [r2, #12]
 800530c:	e002      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800530e:	bf00      	nop
 8005310:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d015      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005320:	4b29      	ldr	r3, [pc, #164]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005326:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800532e:	4926      	ldr	r1, [pc, #152]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005330:	4313      	orrs	r3, r2
 8005332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800533a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800533e:	d105      	bne.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005340:	4b21      	ldr	r3, [pc, #132]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	4a20      	ldr	r2, [pc, #128]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005346:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800534a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d015      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005358:	4b1b      	ldr	r3, [pc, #108]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800535a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800535e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005366:	4918      	ldr	r1, [pc, #96]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005368:	4313      	orrs	r3, r2
 800536a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005372:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005376:	d105      	bne.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005378:	4b13      	ldr	r3, [pc, #76]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	4a12      	ldr	r2, [pc, #72]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800537e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005382:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d015      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005390:	4b0d      	ldr	r3, [pc, #52]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005392:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005396:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800539e:	490a      	ldr	r1, [pc, #40]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053a0:	4313      	orrs	r3, r2
 80053a2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053ae:	d105      	bne.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053b0:	4b05      	ldr	r3, [pc, #20]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	4a04      	ldr	r2, [pc, #16]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053ba:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80053bc:	7cbb      	ldrb	r3, [r7, #18]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3718      	adds	r7, #24
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	40021000 	.word	0x40021000

080053cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b082      	sub	sp, #8
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d101      	bne.n	80053de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e054      	b.n	8005488 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d111      	bne.n	800540e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f002 faac 	bl	8007950 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d102      	bne.n	8005406 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a23      	ldr	r2, [pc, #140]	@ (8005490 <HAL_TIM_Base_Init+0xc4>)
 8005404:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2202      	movs	r2, #2
 8005412:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	3304      	adds	r3, #4
 800541e:	4619      	mov	r1, r3
 8005420:	4610      	mov	r0, r2
 8005422:	f001 fdf5 	bl	8007010 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2201      	movs	r2, #1
 800542a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2201      	movs	r2, #1
 8005432:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2201      	movs	r2, #1
 800543a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2201      	movs	r2, #1
 800544a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3708      	adds	r7, #8
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	08002d59 	.word	0x08002d59

08005494 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d001      	beq.n	80054ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e04c      	b.n	8005546 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2202      	movs	r2, #2
 80054b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a26      	ldr	r2, [pc, #152]	@ (8005554 <HAL_TIM_Base_Start+0xc0>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d022      	beq.n	8005504 <HAL_TIM_Base_Start+0x70>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054c6:	d01d      	beq.n	8005504 <HAL_TIM_Base_Start+0x70>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a22      	ldr	r2, [pc, #136]	@ (8005558 <HAL_TIM_Base_Start+0xc4>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d018      	beq.n	8005504 <HAL_TIM_Base_Start+0x70>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a21      	ldr	r2, [pc, #132]	@ (800555c <HAL_TIM_Base_Start+0xc8>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d013      	beq.n	8005504 <HAL_TIM_Base_Start+0x70>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a1f      	ldr	r2, [pc, #124]	@ (8005560 <HAL_TIM_Base_Start+0xcc>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d00e      	beq.n	8005504 <HAL_TIM_Base_Start+0x70>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005564 <HAL_TIM_Base_Start+0xd0>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d009      	beq.n	8005504 <HAL_TIM_Base_Start+0x70>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005568 <HAL_TIM_Base_Start+0xd4>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d004      	beq.n	8005504 <HAL_TIM_Base_Start+0x70>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a1b      	ldr	r2, [pc, #108]	@ (800556c <HAL_TIM_Base_Start+0xd8>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d115      	bne.n	8005530 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	689a      	ldr	r2, [r3, #8]
 800550a:	4b19      	ldr	r3, [pc, #100]	@ (8005570 <HAL_TIM_Base_Start+0xdc>)
 800550c:	4013      	ands	r3, r2
 800550e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2b06      	cmp	r3, #6
 8005514:	d015      	beq.n	8005542 <HAL_TIM_Base_Start+0xae>
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800551c:	d011      	beq.n	8005542 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f042 0201 	orr.w	r2, r2, #1
 800552c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800552e:	e008      	b.n	8005542 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f042 0201 	orr.w	r2, r2, #1
 800553e:	601a      	str	r2, [r3, #0]
 8005540:	e000      	b.n	8005544 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005542:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3714      	adds	r7, #20
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	40012c00 	.word	0x40012c00
 8005558:	40000400 	.word	0x40000400
 800555c:	40000800 	.word	0x40000800
 8005560:	40000c00 	.word	0x40000c00
 8005564:	40013400 	.word	0x40013400
 8005568:	40014000 	.word	0x40014000
 800556c:	40015000 	.word	0x40015000
 8005570:	00010007 	.word	0x00010007

08005574 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005582:	b2db      	uxtb	r3, r3
 8005584:	2b01      	cmp	r3, #1
 8005586:	d001      	beq.n	800558c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e054      	b.n	8005636 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2202      	movs	r2, #2
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68da      	ldr	r2, [r3, #12]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f042 0201 	orr.w	r2, r2, #1
 80055a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a26      	ldr	r2, [pc, #152]	@ (8005644 <HAL_TIM_Base_Start_IT+0xd0>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d022      	beq.n	80055f4 <HAL_TIM_Base_Start_IT+0x80>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055b6:	d01d      	beq.n	80055f4 <HAL_TIM_Base_Start_IT+0x80>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a22      	ldr	r2, [pc, #136]	@ (8005648 <HAL_TIM_Base_Start_IT+0xd4>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d018      	beq.n	80055f4 <HAL_TIM_Base_Start_IT+0x80>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a21      	ldr	r2, [pc, #132]	@ (800564c <HAL_TIM_Base_Start_IT+0xd8>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d013      	beq.n	80055f4 <HAL_TIM_Base_Start_IT+0x80>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a1f      	ldr	r2, [pc, #124]	@ (8005650 <HAL_TIM_Base_Start_IT+0xdc>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d00e      	beq.n	80055f4 <HAL_TIM_Base_Start_IT+0x80>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a1e      	ldr	r2, [pc, #120]	@ (8005654 <HAL_TIM_Base_Start_IT+0xe0>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d009      	beq.n	80055f4 <HAL_TIM_Base_Start_IT+0x80>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a1c      	ldr	r2, [pc, #112]	@ (8005658 <HAL_TIM_Base_Start_IT+0xe4>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d004      	beq.n	80055f4 <HAL_TIM_Base_Start_IT+0x80>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a1b      	ldr	r2, [pc, #108]	@ (800565c <HAL_TIM_Base_Start_IT+0xe8>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d115      	bne.n	8005620 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689a      	ldr	r2, [r3, #8]
 80055fa:	4b19      	ldr	r3, [pc, #100]	@ (8005660 <HAL_TIM_Base_Start_IT+0xec>)
 80055fc:	4013      	ands	r3, r2
 80055fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2b06      	cmp	r3, #6
 8005604:	d015      	beq.n	8005632 <HAL_TIM_Base_Start_IT+0xbe>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800560c:	d011      	beq.n	8005632 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f042 0201 	orr.w	r2, r2, #1
 800561c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800561e:	e008      	b.n	8005632 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f042 0201 	orr.w	r2, r2, #1
 800562e:	601a      	str	r2, [r3, #0]
 8005630:	e000      	b.n	8005634 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005632:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3714      	adds	r7, #20
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	40012c00 	.word	0x40012c00
 8005648:	40000400 	.word	0x40000400
 800564c:	40000800 	.word	0x40000800
 8005650:	40000c00 	.word	0x40000c00
 8005654:	40013400 	.word	0x40013400
 8005658:	40014000 	.word	0x40014000
 800565c:	40015000 	.word	0x40015000
 8005660:	00010007 	.word	0x00010007

08005664 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68da      	ldr	r2, [r3, #12]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f022 0201 	bic.w	r2, r2, #1
 800567a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	6a1a      	ldr	r2, [r3, #32]
 8005682:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005686:	4013      	ands	r3, r2
 8005688:	2b00      	cmp	r3, #0
 800568a:	d10f      	bne.n	80056ac <HAL_TIM_Base_Stop_IT+0x48>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	6a1a      	ldr	r2, [r3, #32]
 8005692:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005696:	4013      	ands	r3, r2
 8005698:	2b00      	cmp	r3, #0
 800569a:	d107      	bne.n	80056ac <HAL_TIM_Base_Stop_IT+0x48>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f022 0201 	bic.w	r2, r2, #1
 80056aa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
	...

080056c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d101      	bne.n	80056d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e054      	b.n	8005780 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d111      	bne.n	8005706 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f002 f930 	bl	8007950 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d102      	bne.n	80056fe <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a23      	ldr	r2, [pc, #140]	@ (8005788 <HAL_TIM_PWM_Init+0xc4>)
 80056fc:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2202      	movs	r2, #2
 800570a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	3304      	adds	r3, #4
 8005716:	4619      	mov	r1, r3
 8005718:	4610      	mov	r0, r2
 800571a:	f001 fc79 	bl	8007010 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2201      	movs	r2, #1
 8005752:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	3708      	adds	r7, #8
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	0800578d 	.word	0x0800578d

0800578c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d109      	bne.n	80057c4 <HAL_TIM_PWM_Start+0x24>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	bf14      	ite	ne
 80057bc:	2301      	movne	r3, #1
 80057be:	2300      	moveq	r3, #0
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	e03c      	b.n	800583e <HAL_TIM_PWM_Start+0x9e>
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	2b04      	cmp	r3, #4
 80057c8:	d109      	bne.n	80057de <HAL_TIM_PWM_Start+0x3e>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	bf14      	ite	ne
 80057d6:	2301      	movne	r3, #1
 80057d8:	2300      	moveq	r3, #0
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	e02f      	b.n	800583e <HAL_TIM_PWM_Start+0x9e>
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	2b08      	cmp	r3, #8
 80057e2:	d109      	bne.n	80057f8 <HAL_TIM_PWM_Start+0x58>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	bf14      	ite	ne
 80057f0:	2301      	movne	r3, #1
 80057f2:	2300      	moveq	r3, #0
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	e022      	b.n	800583e <HAL_TIM_PWM_Start+0x9e>
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	2b0c      	cmp	r3, #12
 80057fc:	d109      	bne.n	8005812 <HAL_TIM_PWM_Start+0x72>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005804:	b2db      	uxtb	r3, r3
 8005806:	2b01      	cmp	r3, #1
 8005808:	bf14      	ite	ne
 800580a:	2301      	movne	r3, #1
 800580c:	2300      	moveq	r3, #0
 800580e:	b2db      	uxtb	r3, r3
 8005810:	e015      	b.n	800583e <HAL_TIM_PWM_Start+0x9e>
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	2b10      	cmp	r3, #16
 8005816:	d109      	bne.n	800582c <HAL_TIM_PWM_Start+0x8c>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800581e:	b2db      	uxtb	r3, r3
 8005820:	2b01      	cmp	r3, #1
 8005822:	bf14      	ite	ne
 8005824:	2301      	movne	r3, #1
 8005826:	2300      	moveq	r3, #0
 8005828:	b2db      	uxtb	r3, r3
 800582a:	e008      	b.n	800583e <HAL_TIM_PWM_Start+0x9e>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005832:	b2db      	uxtb	r3, r3
 8005834:	2b01      	cmp	r3, #1
 8005836:	bf14      	ite	ne
 8005838:	2301      	movne	r3, #1
 800583a:	2300      	moveq	r3, #0
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d001      	beq.n	8005846 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e0a6      	b.n	8005994 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d104      	bne.n	8005856 <HAL_TIM_PWM_Start+0xb6>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2202      	movs	r2, #2
 8005850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005854:	e023      	b.n	800589e <HAL_TIM_PWM_Start+0xfe>
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	2b04      	cmp	r3, #4
 800585a:	d104      	bne.n	8005866 <HAL_TIM_PWM_Start+0xc6>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2202      	movs	r2, #2
 8005860:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005864:	e01b      	b.n	800589e <HAL_TIM_PWM_Start+0xfe>
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	2b08      	cmp	r3, #8
 800586a:	d104      	bne.n	8005876 <HAL_TIM_PWM_Start+0xd6>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2202      	movs	r2, #2
 8005870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005874:	e013      	b.n	800589e <HAL_TIM_PWM_Start+0xfe>
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b0c      	cmp	r3, #12
 800587a:	d104      	bne.n	8005886 <HAL_TIM_PWM_Start+0xe6>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2202      	movs	r2, #2
 8005880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005884:	e00b      	b.n	800589e <HAL_TIM_PWM_Start+0xfe>
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	2b10      	cmp	r3, #16
 800588a:	d104      	bne.n	8005896 <HAL_TIM_PWM_Start+0xf6>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005894:	e003      	b.n	800589e <HAL_TIM_PWM_Start+0xfe>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2202      	movs	r2, #2
 800589a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2201      	movs	r2, #1
 80058a4:	6839      	ldr	r1, [r7, #0]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f002 f82c 	bl	8007904 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a3a      	ldr	r2, [pc, #232]	@ (800599c <HAL_TIM_PWM_Start+0x1fc>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d018      	beq.n	80058e8 <HAL_TIM_PWM_Start+0x148>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a39      	ldr	r2, [pc, #228]	@ (80059a0 <HAL_TIM_PWM_Start+0x200>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d013      	beq.n	80058e8 <HAL_TIM_PWM_Start+0x148>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a37      	ldr	r2, [pc, #220]	@ (80059a4 <HAL_TIM_PWM_Start+0x204>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d00e      	beq.n	80058e8 <HAL_TIM_PWM_Start+0x148>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a36      	ldr	r2, [pc, #216]	@ (80059a8 <HAL_TIM_PWM_Start+0x208>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d009      	beq.n	80058e8 <HAL_TIM_PWM_Start+0x148>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a34      	ldr	r2, [pc, #208]	@ (80059ac <HAL_TIM_PWM_Start+0x20c>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d004      	beq.n	80058e8 <HAL_TIM_PWM_Start+0x148>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a33      	ldr	r2, [pc, #204]	@ (80059b0 <HAL_TIM_PWM_Start+0x210>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d101      	bne.n	80058ec <HAL_TIM_PWM_Start+0x14c>
 80058e8:	2301      	movs	r3, #1
 80058ea:	e000      	b.n	80058ee <HAL_TIM_PWM_Start+0x14e>
 80058ec:	2300      	movs	r3, #0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d007      	beq.n	8005902 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005900:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a25      	ldr	r2, [pc, #148]	@ (800599c <HAL_TIM_PWM_Start+0x1fc>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d022      	beq.n	8005952 <HAL_TIM_PWM_Start+0x1b2>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005914:	d01d      	beq.n	8005952 <HAL_TIM_PWM_Start+0x1b2>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a26      	ldr	r2, [pc, #152]	@ (80059b4 <HAL_TIM_PWM_Start+0x214>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d018      	beq.n	8005952 <HAL_TIM_PWM_Start+0x1b2>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a24      	ldr	r2, [pc, #144]	@ (80059b8 <HAL_TIM_PWM_Start+0x218>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d013      	beq.n	8005952 <HAL_TIM_PWM_Start+0x1b2>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a23      	ldr	r2, [pc, #140]	@ (80059bc <HAL_TIM_PWM_Start+0x21c>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d00e      	beq.n	8005952 <HAL_TIM_PWM_Start+0x1b2>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a19      	ldr	r2, [pc, #100]	@ (80059a0 <HAL_TIM_PWM_Start+0x200>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d009      	beq.n	8005952 <HAL_TIM_PWM_Start+0x1b2>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a18      	ldr	r2, [pc, #96]	@ (80059a4 <HAL_TIM_PWM_Start+0x204>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d004      	beq.n	8005952 <HAL_TIM_PWM_Start+0x1b2>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a18      	ldr	r2, [pc, #96]	@ (80059b0 <HAL_TIM_PWM_Start+0x210>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d115      	bne.n	800597e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	689a      	ldr	r2, [r3, #8]
 8005958:	4b19      	ldr	r3, [pc, #100]	@ (80059c0 <HAL_TIM_PWM_Start+0x220>)
 800595a:	4013      	ands	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2b06      	cmp	r3, #6
 8005962:	d015      	beq.n	8005990 <HAL_TIM_PWM_Start+0x1f0>
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800596a:	d011      	beq.n	8005990 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f042 0201 	orr.w	r2, r2, #1
 800597a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800597c:	e008      	b.n	8005990 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f042 0201 	orr.w	r2, r2, #1
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	e000      	b.n	8005992 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005990:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	40012c00 	.word	0x40012c00
 80059a0:	40013400 	.word	0x40013400
 80059a4:	40014000 	.word	0x40014000
 80059a8:	40014400 	.word	0x40014400
 80059ac:	40014800 	.word	0x40014800
 80059b0:	40015000 	.word	0x40015000
 80059b4:	40000400 	.word	0x40000400
 80059b8:	40000800 	.word	0x40000800
 80059bc:	40000c00 	.word	0x40000c00
 80059c0:	00010007 	.word	0x00010007

080059c4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
 80059d0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80059d2:	2300      	movs	r3, #0
 80059d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d109      	bne.n	80059f0 <HAL_TIM_PWM_Start_DMA+0x2c>
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	bf0c      	ite	eq
 80059e8:	2301      	moveq	r3, #1
 80059ea:	2300      	movne	r3, #0
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	e03c      	b.n	8005a6a <HAL_TIM_PWM_Start_DMA+0xa6>
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	2b04      	cmp	r3, #4
 80059f4:	d109      	bne.n	8005a0a <HAL_TIM_PWM_Start_DMA+0x46>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	bf0c      	ite	eq
 8005a02:	2301      	moveq	r3, #1
 8005a04:	2300      	movne	r3, #0
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	e02f      	b.n	8005a6a <HAL_TIM_PWM_Start_DMA+0xa6>
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	2b08      	cmp	r3, #8
 8005a0e:	d109      	bne.n	8005a24 <HAL_TIM_PWM_Start_DMA+0x60>
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	bf0c      	ite	eq
 8005a1c:	2301      	moveq	r3, #1
 8005a1e:	2300      	movne	r3, #0
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	e022      	b.n	8005a6a <HAL_TIM_PWM_Start_DMA+0xa6>
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	2b0c      	cmp	r3, #12
 8005a28:	d109      	bne.n	8005a3e <HAL_TIM_PWM_Start_DMA+0x7a>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	bf0c      	ite	eq
 8005a36:	2301      	moveq	r3, #1
 8005a38:	2300      	movne	r3, #0
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	e015      	b.n	8005a6a <HAL_TIM_PWM_Start_DMA+0xa6>
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	2b10      	cmp	r3, #16
 8005a42:	d109      	bne.n	8005a58 <HAL_TIM_PWM_Start_DMA+0x94>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	bf0c      	ite	eq
 8005a50:	2301      	moveq	r3, #1
 8005a52:	2300      	movne	r3, #0
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	e008      	b.n	8005a6a <HAL_TIM_PWM_Start_DMA+0xa6>
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	bf0c      	ite	eq
 8005a64:	2301      	moveq	r3, #1
 8005a66:	2300      	movne	r3, #0
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d001      	beq.n	8005a72 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8005a6e:	2302      	movs	r3, #2
 8005a70:	e1b5      	b.n	8005dde <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d109      	bne.n	8005a8c <HAL_TIM_PWM_Start_DMA+0xc8>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	bf0c      	ite	eq
 8005a84:	2301      	moveq	r3, #1
 8005a86:	2300      	movne	r3, #0
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	e03c      	b.n	8005b06 <HAL_TIM_PWM_Start_DMA+0x142>
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	2b04      	cmp	r3, #4
 8005a90:	d109      	bne.n	8005aa6 <HAL_TIM_PWM_Start_DMA+0xe2>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	bf0c      	ite	eq
 8005a9e:	2301      	moveq	r3, #1
 8005aa0:	2300      	movne	r3, #0
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	e02f      	b.n	8005b06 <HAL_TIM_PWM_Start_DMA+0x142>
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	2b08      	cmp	r3, #8
 8005aaa:	d109      	bne.n	8005ac0 <HAL_TIM_PWM_Start_DMA+0xfc>
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	bf0c      	ite	eq
 8005ab8:	2301      	moveq	r3, #1
 8005aba:	2300      	movne	r3, #0
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	e022      	b.n	8005b06 <HAL_TIM_PWM_Start_DMA+0x142>
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	2b0c      	cmp	r3, #12
 8005ac4:	d109      	bne.n	8005ada <HAL_TIM_PWM_Start_DMA+0x116>
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	bf0c      	ite	eq
 8005ad2:	2301      	moveq	r3, #1
 8005ad4:	2300      	movne	r3, #0
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	e015      	b.n	8005b06 <HAL_TIM_PWM_Start_DMA+0x142>
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	2b10      	cmp	r3, #16
 8005ade:	d109      	bne.n	8005af4 <HAL_TIM_PWM_Start_DMA+0x130>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	bf0c      	ite	eq
 8005aec:	2301      	moveq	r3, #1
 8005aee:	2300      	movne	r3, #0
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	e008      	b.n	8005b06 <HAL_TIM_PWM_Start_DMA+0x142>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	bf0c      	ite	eq
 8005b00:	2301      	moveq	r3, #1
 8005b02:	2300      	movne	r3, #0
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d034      	beq.n	8005b74 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <HAL_TIM_PWM_Start_DMA+0x152>
 8005b10:	887b      	ldrh	r3, [r7, #2]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d101      	bne.n	8005b1a <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e161      	b.n	8005dde <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d104      	bne.n	8005b2a <HAL_TIM_PWM_Start_DMA+0x166>
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b28:	e026      	b.n	8005b78 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	2b04      	cmp	r3, #4
 8005b2e:	d104      	bne.n	8005b3a <HAL_TIM_PWM_Start_DMA+0x176>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2202      	movs	r2, #2
 8005b34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b38:	e01e      	b.n	8005b78 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	2b08      	cmp	r3, #8
 8005b3e:	d104      	bne.n	8005b4a <HAL_TIM_PWM_Start_DMA+0x186>
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2202      	movs	r2, #2
 8005b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b48:	e016      	b.n	8005b78 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	2b0c      	cmp	r3, #12
 8005b4e:	d104      	bne.n	8005b5a <HAL_TIM_PWM_Start_DMA+0x196>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2202      	movs	r2, #2
 8005b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b58:	e00e      	b.n	8005b78 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	2b10      	cmp	r3, #16
 8005b5e:	d104      	bne.n	8005b6a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2202      	movs	r2, #2
 8005b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b68:	e006      	b.n	8005b78 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2202      	movs	r2, #2
 8005b6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b72:	e001      	b.n	8005b78 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e132      	b.n	8005dde <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	2b0c      	cmp	r3, #12
 8005b7c:	f200 80ae 	bhi.w	8005cdc <HAL_TIM_PWM_Start_DMA+0x318>
 8005b80:	a201      	add	r2, pc, #4	@ (adr r2, 8005b88 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8005b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b86:	bf00      	nop
 8005b88:	08005bbd 	.word	0x08005bbd
 8005b8c:	08005cdd 	.word	0x08005cdd
 8005b90:	08005cdd 	.word	0x08005cdd
 8005b94:	08005cdd 	.word	0x08005cdd
 8005b98:	08005c05 	.word	0x08005c05
 8005b9c:	08005cdd 	.word	0x08005cdd
 8005ba0:	08005cdd 	.word	0x08005cdd
 8005ba4:	08005cdd 	.word	0x08005cdd
 8005ba8:	08005c4d 	.word	0x08005c4d
 8005bac:	08005cdd 	.word	0x08005cdd
 8005bb0:	08005cdd 	.word	0x08005cdd
 8005bb4:	08005cdd 	.word	0x08005cdd
 8005bb8:	08005c95 	.word	0x08005c95
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc0:	4a89      	ldr	r2, [pc, #548]	@ (8005de8 <HAL_TIM_PWM_Start_DMA+0x424>)
 8005bc2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc8:	4a88      	ldr	r2, [pc, #544]	@ (8005dec <HAL_TIM_PWM_Start_DMA+0x428>)
 8005bca:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd0:	4a87      	ldr	r2, [pc, #540]	@ (8005df0 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8005bd2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005bd8:	6879      	ldr	r1, [r7, #4]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	3334      	adds	r3, #52	@ 0x34
 8005be0:	461a      	mov	r2, r3
 8005be2:	887b      	ldrh	r3, [r7, #2]
 8005be4:	f7fd ff86 	bl	8003af4 <HAL_DMA_Start_IT>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d001      	beq.n	8005bf2 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e0f5      	b.n	8005dde <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68da      	ldr	r2, [r3, #12]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c00:	60da      	str	r2, [r3, #12]
      break;
 8005c02:	e06e      	b.n	8005ce2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c08:	4a77      	ldr	r2, [pc, #476]	@ (8005de8 <HAL_TIM_PWM_Start_DMA+0x424>)
 8005c0a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c10:	4a76      	ldr	r2, [pc, #472]	@ (8005dec <HAL_TIM_PWM_Start_DMA+0x428>)
 8005c12:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c18:	4a75      	ldr	r2, [pc, #468]	@ (8005df0 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8005c1a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8005c20:	6879      	ldr	r1, [r7, #4]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	3338      	adds	r3, #56	@ 0x38
 8005c28:	461a      	mov	r2, r3
 8005c2a:	887b      	ldrh	r3, [r7, #2]
 8005c2c:	f7fd ff62 	bl	8003af4 <HAL_DMA_Start_IT>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d001      	beq.n	8005c3a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e0d1      	b.n	8005dde <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68da      	ldr	r2, [r3, #12]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005c48:	60da      	str	r2, [r3, #12]
      break;
 8005c4a:	e04a      	b.n	8005ce2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c50:	4a65      	ldr	r2, [pc, #404]	@ (8005de8 <HAL_TIM_PWM_Start_DMA+0x424>)
 8005c52:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c58:	4a64      	ldr	r2, [pc, #400]	@ (8005dec <HAL_TIM_PWM_Start_DMA+0x428>)
 8005c5a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c60:	4a63      	ldr	r2, [pc, #396]	@ (8005df0 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8005c62:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8005c68:	6879      	ldr	r1, [r7, #4]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	333c      	adds	r3, #60	@ 0x3c
 8005c70:	461a      	mov	r2, r3
 8005c72:	887b      	ldrh	r3, [r7, #2]
 8005c74:	f7fd ff3e 	bl	8003af4 <HAL_DMA_Start_IT>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d001      	beq.n	8005c82 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e0ad      	b.n	8005dde <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68da      	ldr	r2, [r3, #12]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c90:	60da      	str	r2, [r3, #12]
      break;
 8005c92:	e026      	b.n	8005ce2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c98:	4a53      	ldr	r2, [pc, #332]	@ (8005de8 <HAL_TIM_PWM_Start_DMA+0x424>)
 8005c9a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca0:	4a52      	ldr	r2, [pc, #328]	@ (8005dec <HAL_TIM_PWM_Start_DMA+0x428>)
 8005ca2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca8:	4a51      	ldr	r2, [pc, #324]	@ (8005df0 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8005caa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005cb0:	6879      	ldr	r1, [r7, #4]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	3340      	adds	r3, #64	@ 0x40
 8005cb8:	461a      	mov	r2, r3
 8005cba:	887b      	ldrh	r3, [r7, #2]
 8005cbc:	f7fd ff1a 	bl	8003af4 <HAL_DMA_Start_IT>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d001      	beq.n	8005cca <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e089      	b.n	8005dde <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68da      	ldr	r2, [r3, #12]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005cd8:	60da      	str	r2, [r3, #12]
      break;
 8005cda:	e002      	b.n	8005ce2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	75fb      	strb	r3, [r7, #23]
      break;
 8005ce0:	bf00      	nop
  }

  if (status == HAL_OK)
 8005ce2:	7dfb      	ldrb	r3, [r7, #23]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d179      	bne.n	8005ddc <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2201      	movs	r2, #1
 8005cee:	68b9      	ldr	r1, [r7, #8]
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f001 fe07 	bl	8007904 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a3e      	ldr	r2, [pc, #248]	@ (8005df4 <HAL_TIM_PWM_Start_DMA+0x430>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d018      	beq.n	8005d32 <HAL_TIM_PWM_Start_DMA+0x36e>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a3c      	ldr	r2, [pc, #240]	@ (8005df8 <HAL_TIM_PWM_Start_DMA+0x434>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d013      	beq.n	8005d32 <HAL_TIM_PWM_Start_DMA+0x36e>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a3b      	ldr	r2, [pc, #236]	@ (8005dfc <HAL_TIM_PWM_Start_DMA+0x438>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d00e      	beq.n	8005d32 <HAL_TIM_PWM_Start_DMA+0x36e>
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a39      	ldr	r2, [pc, #228]	@ (8005e00 <HAL_TIM_PWM_Start_DMA+0x43c>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d009      	beq.n	8005d32 <HAL_TIM_PWM_Start_DMA+0x36e>
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a38      	ldr	r2, [pc, #224]	@ (8005e04 <HAL_TIM_PWM_Start_DMA+0x440>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d004      	beq.n	8005d32 <HAL_TIM_PWM_Start_DMA+0x36e>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a36      	ldr	r2, [pc, #216]	@ (8005e08 <HAL_TIM_PWM_Start_DMA+0x444>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d101      	bne.n	8005d36 <HAL_TIM_PWM_Start_DMA+0x372>
 8005d32:	2301      	movs	r3, #1
 8005d34:	e000      	b.n	8005d38 <HAL_TIM_PWM_Start_DMA+0x374>
 8005d36:	2300      	movs	r3, #0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d007      	beq.n	8005d4c <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d4a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a28      	ldr	r2, [pc, #160]	@ (8005df4 <HAL_TIM_PWM_Start_DMA+0x430>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d022      	beq.n	8005d9c <HAL_TIM_PWM_Start_DMA+0x3d8>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d5e:	d01d      	beq.n	8005d9c <HAL_TIM_PWM_Start_DMA+0x3d8>
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a29      	ldr	r2, [pc, #164]	@ (8005e0c <HAL_TIM_PWM_Start_DMA+0x448>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d018      	beq.n	8005d9c <HAL_TIM_PWM_Start_DMA+0x3d8>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a28      	ldr	r2, [pc, #160]	@ (8005e10 <HAL_TIM_PWM_Start_DMA+0x44c>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d013      	beq.n	8005d9c <HAL_TIM_PWM_Start_DMA+0x3d8>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a26      	ldr	r2, [pc, #152]	@ (8005e14 <HAL_TIM_PWM_Start_DMA+0x450>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d00e      	beq.n	8005d9c <HAL_TIM_PWM_Start_DMA+0x3d8>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a1d      	ldr	r2, [pc, #116]	@ (8005df8 <HAL_TIM_PWM_Start_DMA+0x434>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d009      	beq.n	8005d9c <HAL_TIM_PWM_Start_DMA+0x3d8>
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a1b      	ldr	r2, [pc, #108]	@ (8005dfc <HAL_TIM_PWM_Start_DMA+0x438>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d004      	beq.n	8005d9c <HAL_TIM_PWM_Start_DMA+0x3d8>
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a1c      	ldr	r2, [pc, #112]	@ (8005e08 <HAL_TIM_PWM_Start_DMA+0x444>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d115      	bne.n	8005dc8 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	689a      	ldr	r2, [r3, #8]
 8005da2:	4b1d      	ldr	r3, [pc, #116]	@ (8005e18 <HAL_TIM_PWM_Start_DMA+0x454>)
 8005da4:	4013      	ands	r3, r2
 8005da6:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	2b06      	cmp	r3, #6
 8005dac:	d015      	beq.n	8005dda <HAL_TIM_PWM_Start_DMA+0x416>
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005db4:	d011      	beq.n	8005dda <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f042 0201 	orr.w	r2, r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dc6:	e008      	b.n	8005dda <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f042 0201 	orr.w	r2, r2, #1
 8005dd6:	601a      	str	r2, [r3, #0]
 8005dd8:	e000      	b.n	8005ddc <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dda:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8005ddc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3718      	adds	r7, #24
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	08006ef7 	.word	0x08006ef7
 8005dec:	08006fa3 	.word	0x08006fa3
 8005df0:	08006e61 	.word	0x08006e61
 8005df4:	40012c00 	.word	0x40012c00
 8005df8:	40013400 	.word	0x40013400
 8005dfc:	40014000 	.word	0x40014000
 8005e00:	40014400 	.word	0x40014400
 8005e04:	40014800 	.word	0x40014800
 8005e08:	40015000 	.word	0x40015000
 8005e0c:	40000400 	.word	0x40000400
 8005e10:	40000800 	.word	0x40000800
 8005e14:	40000c00 	.word	0x40000c00
 8005e18:	00010007 	.word	0x00010007

08005e1c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e26:	2300      	movs	r3, #0
 8005e28:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b0c      	cmp	r3, #12
 8005e2e:	d855      	bhi.n	8005edc <HAL_TIM_PWM_Stop_DMA+0xc0>
 8005e30:	a201      	add	r2, pc, #4	@ (adr r2, 8005e38 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8005e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e36:	bf00      	nop
 8005e38:	08005e6d 	.word	0x08005e6d
 8005e3c:	08005edd 	.word	0x08005edd
 8005e40:	08005edd 	.word	0x08005edd
 8005e44:	08005edd 	.word	0x08005edd
 8005e48:	08005e89 	.word	0x08005e89
 8005e4c:	08005edd 	.word	0x08005edd
 8005e50:	08005edd 	.word	0x08005edd
 8005e54:	08005edd 	.word	0x08005edd
 8005e58:	08005ea5 	.word	0x08005ea5
 8005e5c:	08005edd 	.word	0x08005edd
 8005e60:	08005edd 	.word	0x08005edd
 8005e64:	08005edd 	.word	0x08005edd
 8005e68:	08005ec1 	.word	0x08005ec1
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68da      	ldr	r2, [r3, #12]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005e7a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7fd ff0b 	bl	8003c9c <HAL_DMA_Abort_IT>
      break;
 8005e86:	e02c      	b.n	8005ee2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68da      	ldr	r2, [r3, #12]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e96:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7fd fefd 	bl	8003c9c <HAL_DMA_Abort_IT>
      break;
 8005ea2:	e01e      	b.n	8005ee2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68da      	ldr	r2, [r3, #12]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005eb2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f7fd feef 	bl	8003c9c <HAL_DMA_Abort_IT>
      break;
 8005ebe:	e010      	b.n	8005ee2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	68da      	ldr	r2, [r3, #12]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ece:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f7fd fee1 	bl	8003c9c <HAL_DMA_Abort_IT>
      break;
 8005eda:	e002      	b.n	8005ee2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	73fb      	strb	r3, [r7, #15]
      break;
 8005ee0:	bf00      	nop
  }

  if (status == HAL_OK)
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f040 8086 	bne.w	8005ff6 <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	6839      	ldr	r1, [r7, #0]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f001 fd06 	bl	8007904 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a40      	ldr	r2, [pc, #256]	@ (8006000 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d018      	beq.n	8005f34 <HAL_TIM_PWM_Stop_DMA+0x118>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a3f      	ldr	r2, [pc, #252]	@ (8006004 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d013      	beq.n	8005f34 <HAL_TIM_PWM_Stop_DMA+0x118>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a3d      	ldr	r2, [pc, #244]	@ (8006008 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d00e      	beq.n	8005f34 <HAL_TIM_PWM_Stop_DMA+0x118>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a3c      	ldr	r2, [pc, #240]	@ (800600c <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d009      	beq.n	8005f34 <HAL_TIM_PWM_Stop_DMA+0x118>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a3a      	ldr	r2, [pc, #232]	@ (8006010 <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d004      	beq.n	8005f34 <HAL_TIM_PWM_Stop_DMA+0x118>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a39      	ldr	r2, [pc, #228]	@ (8006014 <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d101      	bne.n	8005f38 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8005f34:	2301      	movs	r3, #1
 8005f36:	e000      	b.n	8005f3a <HAL_TIM_PWM_Stop_DMA+0x11e>
 8005f38:	2300      	movs	r3, #0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d017      	beq.n	8005f6e <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6a1a      	ldr	r2, [r3, #32]
 8005f44:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005f48:	4013      	ands	r3, r2
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d10f      	bne.n	8005f6e <HAL_TIM_PWM_Stop_DMA+0x152>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	6a1a      	ldr	r2, [r3, #32]
 8005f54:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005f58:	4013      	ands	r3, r2
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d107      	bne.n	8005f6e <HAL_TIM_PWM_Stop_DMA+0x152>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	6a1a      	ldr	r2, [r3, #32]
 8005f74:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005f78:	4013      	ands	r3, r2
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d10f      	bne.n	8005f9e <HAL_TIM_PWM_Stop_DMA+0x182>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	6a1a      	ldr	r2, [r3, #32]
 8005f84:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005f88:	4013      	ands	r3, r2
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d107      	bne.n	8005f9e <HAL_TIM_PWM_Stop_DMA+0x182>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f022 0201 	bic.w	r2, r2, #1
 8005f9c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d104      	bne.n	8005fae <HAL_TIM_PWM_Stop_DMA+0x192>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fac:	e023      	b.n	8005ff6 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	2b04      	cmp	r3, #4
 8005fb2:	d104      	bne.n	8005fbe <HAL_TIM_PWM_Stop_DMA+0x1a2>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fbc:	e01b      	b.n	8005ff6 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	2b08      	cmp	r3, #8
 8005fc2:	d104      	bne.n	8005fce <HAL_TIM_PWM_Stop_DMA+0x1b2>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fcc:	e013      	b.n	8005ff6 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	2b0c      	cmp	r3, #12
 8005fd2:	d104      	bne.n	8005fde <HAL_TIM_PWM_Stop_DMA+0x1c2>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005fdc:	e00b      	b.n	8005ff6 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	2b10      	cmp	r3, #16
 8005fe2:	d104      	bne.n	8005fee <HAL_TIM_PWM_Stop_DMA+0x1d2>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fec:	e003      	b.n	8005ff6 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8005ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3710      	adds	r7, #16
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	40012c00 	.word	0x40012c00
 8006004:	40013400 	.word	0x40013400
 8006008:	40014000 	.word	0x40014000
 800600c:	40014400 	.word	0x40014400
 8006010:	40014800 	.word	0x40014800
 8006014:	40015000 	.word	0x40015000

08006018 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006028:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006030:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006038:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006040:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006042:	7bfb      	ldrb	r3, [r7, #15]
 8006044:	2b01      	cmp	r3, #1
 8006046:	d108      	bne.n	800605a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006048:	7bbb      	ldrb	r3, [r7, #14]
 800604a:	2b01      	cmp	r3, #1
 800604c:	d105      	bne.n	800605a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800604e:	7b7b      	ldrb	r3, [r7, #13]
 8006050:	2b01      	cmp	r3, #1
 8006052:	d102      	bne.n	800605a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006054:	7b3b      	ldrb	r3, [r7, #12]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d001      	beq.n	800605e <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e059      	b.n	8006112 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2202      	movs	r2, #2
 8006062:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2202      	movs	r2, #2
 800606a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2202      	movs	r2, #2
 8006072:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2202      	movs	r2, #2
 800607a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68da      	ldr	r2, [r3, #12]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f042 0202 	orr.w	r2, r2, #2
 800608c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68da      	ldr	r2, [r3, #12]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f042 0204 	orr.w	r2, r2, #4
 800609c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2201      	movs	r2, #1
 80060a4:	2100      	movs	r1, #0
 80060a6:	4618      	mov	r0, r3
 80060a8:	f001 fc2c 	bl	8007904 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2201      	movs	r2, #1
 80060b2:	2104      	movs	r1, #4
 80060b4:	4618      	mov	r0, r3
 80060b6:	f001 fc25 	bl	8007904 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a17      	ldr	r2, [pc, #92]	@ (800611c <HAL_TIM_OnePulse_Start_IT+0x104>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d018      	beq.n	80060f6 <HAL_TIM_OnePulse_Start_IT+0xde>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a15      	ldr	r2, [pc, #84]	@ (8006120 <HAL_TIM_OnePulse_Start_IT+0x108>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d013      	beq.n	80060f6 <HAL_TIM_OnePulse_Start_IT+0xde>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a14      	ldr	r2, [pc, #80]	@ (8006124 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d00e      	beq.n	80060f6 <HAL_TIM_OnePulse_Start_IT+0xde>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a12      	ldr	r2, [pc, #72]	@ (8006128 <HAL_TIM_OnePulse_Start_IT+0x110>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d009      	beq.n	80060f6 <HAL_TIM_OnePulse_Start_IT+0xde>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a11      	ldr	r2, [pc, #68]	@ (800612c <HAL_TIM_OnePulse_Start_IT+0x114>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d004      	beq.n	80060f6 <HAL_TIM_OnePulse_Start_IT+0xde>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a0f      	ldr	r2, [pc, #60]	@ (8006130 <HAL_TIM_OnePulse_Start_IT+0x118>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d101      	bne.n	80060fa <HAL_TIM_OnePulse_Start_IT+0xe2>
 80060f6:	2301      	movs	r3, #1
 80060f8:	e000      	b.n	80060fc <HAL_TIM_OnePulse_Start_IT+0xe4>
 80060fa:	2300      	movs	r3, #0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d007      	beq.n	8006110 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800610e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	40012c00 	.word	0x40012c00
 8006120:	40013400 	.word	0x40013400
 8006124:	40014000 	.word	0x40014000
 8006128:	40014400 	.word	0x40014400
 800612c:	40014800 	.word	0x40014800
 8006130:	40015000 	.word	0x40015000

08006134 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b086      	sub	sp, #24
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e0a2      	b.n	800628e <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800614e:	b2db      	uxtb	r3, r3
 8006150:	2b00      	cmp	r3, #0
 8006152:	d111      	bne.n	8006178 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f001 fbf7 	bl	8007950 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006166:	2b00      	cmp	r3, #0
 8006168:	d102      	bne.n	8006170 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a4a      	ldr	r2, [pc, #296]	@ (8006298 <HAL_TIM_Encoder_Init+0x164>)
 800616e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2202      	movs	r2, #2
 800617c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	6812      	ldr	r2, [r2, #0]
 800618a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800618e:	f023 0307 	bic.w	r3, r3, #7
 8006192:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	3304      	adds	r3, #4
 800619c:	4619      	mov	r1, r3
 800619e:	4610      	mov	r0, r2
 80061a0:	f000 ff36 	bl	8007010 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	697a      	ldr	r2, [r7, #20]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061cc:	f023 0303 	bic.w	r3, r3, #3
 80061d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	689a      	ldr	r2, [r3, #8]
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	021b      	lsls	r3, r3, #8
 80061dc:	4313      	orrs	r3, r2
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80061ea:	f023 030c 	bic.w	r3, r3, #12
 80061ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80061f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	68da      	ldr	r2, [r3, #12]
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	021b      	lsls	r3, r3, #8
 8006206:	4313      	orrs	r3, r2
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	4313      	orrs	r3, r2
 800620c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	011a      	lsls	r2, r3, #4
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	6a1b      	ldr	r3, [r3, #32]
 8006218:	031b      	lsls	r3, r3, #12
 800621a:	4313      	orrs	r3, r2
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	4313      	orrs	r3, r2
 8006220:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006228:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006230:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	685a      	ldr	r2, [r3, #4]
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	695b      	ldr	r3, [r3, #20]
 800623a:	011b      	lsls	r3, r3, #4
 800623c:	4313      	orrs	r3, r2
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	697a      	ldr	r2, [r7, #20]
 800624a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3718      	adds	r7, #24
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	08002f65 	.word	0x08002f65

0800629c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b084      	sub	sp, #16
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062ac:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80062b4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062bc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062c4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d110      	bne.n	80062ee <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062cc:	7bfb      	ldrb	r3, [r7, #15]
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d102      	bne.n	80062d8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80062d2:	7b7b      	ldrb	r3, [r7, #13]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d001      	beq.n	80062dc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e069      	b.n	80063b0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2202      	movs	r2, #2
 80062e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2202      	movs	r2, #2
 80062e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062ec:	e031      	b.n	8006352 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	2b04      	cmp	r3, #4
 80062f2:	d110      	bne.n	8006316 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80062f4:	7bbb      	ldrb	r3, [r7, #14]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d102      	bne.n	8006300 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80062fa:	7b3b      	ldrb	r3, [r7, #12]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d001      	beq.n	8006304 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	e055      	b.n	80063b0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2202      	movs	r2, #2
 8006308:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2202      	movs	r2, #2
 8006310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006314:	e01d      	b.n	8006352 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006316:	7bfb      	ldrb	r3, [r7, #15]
 8006318:	2b01      	cmp	r3, #1
 800631a:	d108      	bne.n	800632e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800631c:	7bbb      	ldrb	r3, [r7, #14]
 800631e:	2b01      	cmp	r3, #1
 8006320:	d105      	bne.n	800632e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006322:	7b7b      	ldrb	r3, [r7, #13]
 8006324:	2b01      	cmp	r3, #1
 8006326:	d102      	bne.n	800632e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006328:	7b3b      	ldrb	r3, [r7, #12]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d001      	beq.n	8006332 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e03e      	b.n	80063b0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2202      	movs	r2, #2
 8006336:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2202      	movs	r2, #2
 800633e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2202      	movs	r2, #2
 8006346:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2202      	movs	r2, #2
 800634e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d003      	beq.n	8006360 <HAL_TIM_Encoder_Start+0xc4>
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	2b04      	cmp	r3, #4
 800635c:	d008      	beq.n	8006370 <HAL_TIM_Encoder_Start+0xd4>
 800635e:	e00f      	b.n	8006380 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2201      	movs	r2, #1
 8006366:	2100      	movs	r1, #0
 8006368:	4618      	mov	r0, r3
 800636a:	f001 facb 	bl	8007904 <TIM_CCxChannelCmd>
      break;
 800636e:	e016      	b.n	800639e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2201      	movs	r2, #1
 8006376:	2104      	movs	r1, #4
 8006378:	4618      	mov	r0, r3
 800637a:	f001 fac3 	bl	8007904 <TIM_CCxChannelCmd>
      break;
 800637e:	e00e      	b.n	800639e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2201      	movs	r2, #1
 8006386:	2100      	movs	r1, #0
 8006388:	4618      	mov	r0, r3
 800638a:	f001 fabb 	bl	8007904 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	2201      	movs	r2, #1
 8006394:	2104      	movs	r1, #4
 8006396:	4618      	mov	r0, r3
 8006398:	f001 fab4 	bl	8007904 <TIM_CCxChannelCmd>
      break;
 800639c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f042 0201 	orr.w	r2, r2, #1
 80063ac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80063ae:	2300      	movs	r3, #0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3710      	adds	r7, #16
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	f003 0302 	and.w	r3, r3, #2
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d026      	beq.n	8006428 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f003 0302 	and.w	r3, r3, #2
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d021      	beq.n	8006428 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f06f 0202 	mvn.w	r2, #2
 80063ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2201      	movs	r2, #1
 80063f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	f003 0303 	and.w	r3, r3, #3
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d005      	beq.n	800640e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	4798      	blx	r3
 800640c:	e009      	b.n	8006422 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	f003 0304 	and.w	r3, r3, #4
 800642e:	2b00      	cmp	r3, #0
 8006430:	d026      	beq.n	8006480 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	2b00      	cmp	r3, #0
 800643a:	d021      	beq.n	8006480 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f06f 0204 	mvn.w	r2, #4
 8006444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2202      	movs	r2, #2
 800644a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006456:	2b00      	cmp	r3, #0
 8006458:	d005      	beq.n	8006466 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	4798      	blx	r3
 8006464:	e009      	b.n	800647a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	f003 0308 	and.w	r3, r3, #8
 8006486:	2b00      	cmp	r3, #0
 8006488:	d026      	beq.n	80064d8 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f003 0308 	and.w	r3, r3, #8
 8006490:	2b00      	cmp	r3, #0
 8006492:	d021      	beq.n	80064d8 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f06f 0208 	mvn.w	r2, #8
 800649c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2204      	movs	r2, #4
 80064a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	f003 0303 	and.w	r3, r3, #3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d005      	beq.n	80064be <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	4798      	blx	r3
 80064bc:	e009      	b.n	80064d2 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	f003 0310 	and.w	r3, r3, #16
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d026      	beq.n	8006530 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f003 0310 	and.w	r3, r3, #16
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d021      	beq.n	8006530 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f06f 0210 	mvn.w	r2, #16
 80064f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2208      	movs	r2, #8
 80064fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	69db      	ldr	r3, [r3, #28]
 8006502:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006506:	2b00      	cmp	r3, #0
 8006508:	d005      	beq.n	8006516 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	4798      	blx	r3
 8006514:	e009      	b.n	800652a <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	f003 0301 	and.w	r3, r3, #1
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00e      	beq.n	8006558 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f003 0301 	and.w	r3, r3, #1
 8006540:	2b00      	cmp	r3, #0
 8006542:	d009      	beq.n	8006558 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f06f 0201 	mvn.w	r2, #1
 800654c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800655e:	2b00      	cmp	r3, #0
 8006560:	d104      	bne.n	800656c <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00e      	beq.n	800658a <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006572:	2b00      	cmp	r3, #0
 8006574:	d009      	beq.n	800658a <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800657e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00e      	beq.n	80065b2 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800659a:	2b00      	cmp	r3, #0
 800659c:	d009      	beq.n	80065b2 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80065a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d00e      	beq.n	80065da <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d009      	beq.n	80065da <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	f003 0320 	and.w	r3, r3, #32
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d00e      	beq.n	8006602 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f003 0320 	and.w	r3, r3, #32
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d009      	beq.n	8006602 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f06f 0220 	mvn.w	r2, #32
 80065f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00e      	beq.n	800662a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006612:	2b00      	cmp	r3, #0
 8006614:	d009      	beq.n	800662a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800661e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00e      	beq.n	8006652 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d009      	beq.n	8006652 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00e      	beq.n	800667a <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d009      	beq.n	800667a <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800666e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00e      	beq.n	80066a2 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800668a:	2b00      	cmp	r3, #0
 800668c:	d009      	beq.n	80066a2 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006696:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066a2:	bf00      	nop
 80066a4:	3710      	adds	r7, #16
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
	...

080066ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066b8:	2300      	movs	r3, #0
 80066ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d101      	bne.n	80066ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80066c6:	2302      	movs	r3, #2
 80066c8:	e0ff      	b.n	80068ca <HAL_TIM_PWM_ConfigChannel+0x21e>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2201      	movs	r2, #1
 80066ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2b14      	cmp	r3, #20
 80066d6:	f200 80f0 	bhi.w	80068ba <HAL_TIM_PWM_ConfigChannel+0x20e>
 80066da:	a201      	add	r2, pc, #4	@ (adr r2, 80066e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80066dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e0:	08006735 	.word	0x08006735
 80066e4:	080068bb 	.word	0x080068bb
 80066e8:	080068bb 	.word	0x080068bb
 80066ec:	080068bb 	.word	0x080068bb
 80066f0:	08006775 	.word	0x08006775
 80066f4:	080068bb 	.word	0x080068bb
 80066f8:	080068bb 	.word	0x080068bb
 80066fc:	080068bb 	.word	0x080068bb
 8006700:	080067b7 	.word	0x080067b7
 8006704:	080068bb 	.word	0x080068bb
 8006708:	080068bb 	.word	0x080068bb
 800670c:	080068bb 	.word	0x080068bb
 8006710:	080067f7 	.word	0x080067f7
 8006714:	080068bb 	.word	0x080068bb
 8006718:	080068bb 	.word	0x080068bb
 800671c:	080068bb 	.word	0x080068bb
 8006720:	08006839 	.word	0x08006839
 8006724:	080068bb 	.word	0x080068bb
 8006728:	080068bb 	.word	0x080068bb
 800672c:	080068bb 	.word	0x080068bb
 8006730:	08006879 	.word	0x08006879
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68b9      	ldr	r1, [r7, #8]
 800673a:	4618      	mov	r0, r3
 800673c:	f000 fd1c 	bl	8007178 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	699a      	ldr	r2, [r3, #24]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f042 0208 	orr.w	r2, r2, #8
 800674e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	699a      	ldr	r2, [r3, #24]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f022 0204 	bic.w	r2, r2, #4
 800675e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	6999      	ldr	r1, [r3, #24]
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	691a      	ldr	r2, [r3, #16]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	430a      	orrs	r2, r1
 8006770:	619a      	str	r2, [r3, #24]
      break;
 8006772:	e0a5      	b.n	80068c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68b9      	ldr	r1, [r7, #8]
 800677a:	4618      	mov	r0, r3
 800677c:	f000 fd96 	bl	80072ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	699a      	ldr	r2, [r3, #24]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800678e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	699a      	ldr	r2, [r3, #24]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800679e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	6999      	ldr	r1, [r3, #24]
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	021a      	lsls	r2, r3, #8
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	430a      	orrs	r2, r1
 80067b2:	619a      	str	r2, [r3, #24]
      break;
 80067b4:	e084      	b.n	80068c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	68b9      	ldr	r1, [r7, #8]
 80067bc:	4618      	mov	r0, r3
 80067be:	f000 fe09 	bl	80073d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	69da      	ldr	r2, [r3, #28]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f042 0208 	orr.w	r2, r2, #8
 80067d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	69da      	ldr	r2, [r3, #28]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f022 0204 	bic.w	r2, r2, #4
 80067e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	69d9      	ldr	r1, [r3, #28]
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	691a      	ldr	r2, [r3, #16]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	430a      	orrs	r2, r1
 80067f2:	61da      	str	r2, [r3, #28]
      break;
 80067f4:	e064      	b.n	80068c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68b9      	ldr	r1, [r7, #8]
 80067fc:	4618      	mov	r0, r3
 80067fe:	f000 fe7b 	bl	80074f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	69da      	ldr	r2, [r3, #28]
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006810:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	69da      	ldr	r2, [r3, #28]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006820:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	69d9      	ldr	r1, [r3, #28]
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	021a      	lsls	r2, r3, #8
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	430a      	orrs	r2, r1
 8006834:	61da      	str	r2, [r3, #28]
      break;
 8006836:	e043      	b.n	80068c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68b9      	ldr	r1, [r7, #8]
 800683e:	4618      	mov	r0, r3
 8006840:	f000 feee 	bl	8007620 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f042 0208 	orr.w	r2, r2, #8
 8006852:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f022 0204 	bic.w	r2, r2, #4
 8006862:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	691a      	ldr	r2, [r3, #16]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	430a      	orrs	r2, r1
 8006874:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006876:	e023      	b.n	80068c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68b9      	ldr	r1, [r7, #8]
 800687e:	4618      	mov	r0, r3
 8006880:	f000 ff38 	bl	80076f4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006892:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068a2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	021a      	lsls	r2, r3, #8
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	430a      	orrs	r2, r1
 80068b6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80068b8:	e002      	b.n	80068c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	75fb      	strb	r3, [r7, #23]
      break;
 80068be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80068c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3718      	adds	r7, #24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop

080068d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068de:	2300      	movs	r3, #0
 80068e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d101      	bne.n	80068f0 <HAL_TIM_ConfigClockSource+0x1c>
 80068ec:	2302      	movs	r3, #2
 80068ee:	e0f6      	b.n	8006ade <HAL_TIM_ConfigClockSource+0x20a>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2202      	movs	r2, #2
 80068fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800690e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006912:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800691a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	68ba      	ldr	r2, [r7, #8]
 8006922:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a6f      	ldr	r2, [pc, #444]	@ (8006ae8 <HAL_TIM_ConfigClockSource+0x214>)
 800692a:	4293      	cmp	r3, r2
 800692c:	f000 80c1 	beq.w	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 8006930:	4a6d      	ldr	r2, [pc, #436]	@ (8006ae8 <HAL_TIM_ConfigClockSource+0x214>)
 8006932:	4293      	cmp	r3, r2
 8006934:	f200 80c6 	bhi.w	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006938:	4a6c      	ldr	r2, [pc, #432]	@ (8006aec <HAL_TIM_ConfigClockSource+0x218>)
 800693a:	4293      	cmp	r3, r2
 800693c:	f000 80b9 	beq.w	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 8006940:	4a6a      	ldr	r2, [pc, #424]	@ (8006aec <HAL_TIM_ConfigClockSource+0x218>)
 8006942:	4293      	cmp	r3, r2
 8006944:	f200 80be 	bhi.w	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006948:	4a69      	ldr	r2, [pc, #420]	@ (8006af0 <HAL_TIM_ConfigClockSource+0x21c>)
 800694a:	4293      	cmp	r3, r2
 800694c:	f000 80b1 	beq.w	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 8006950:	4a67      	ldr	r2, [pc, #412]	@ (8006af0 <HAL_TIM_ConfigClockSource+0x21c>)
 8006952:	4293      	cmp	r3, r2
 8006954:	f200 80b6 	bhi.w	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006958:	4a66      	ldr	r2, [pc, #408]	@ (8006af4 <HAL_TIM_ConfigClockSource+0x220>)
 800695a:	4293      	cmp	r3, r2
 800695c:	f000 80a9 	beq.w	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 8006960:	4a64      	ldr	r2, [pc, #400]	@ (8006af4 <HAL_TIM_ConfigClockSource+0x220>)
 8006962:	4293      	cmp	r3, r2
 8006964:	f200 80ae 	bhi.w	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006968:	4a63      	ldr	r2, [pc, #396]	@ (8006af8 <HAL_TIM_ConfigClockSource+0x224>)
 800696a:	4293      	cmp	r3, r2
 800696c:	f000 80a1 	beq.w	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 8006970:	4a61      	ldr	r2, [pc, #388]	@ (8006af8 <HAL_TIM_ConfigClockSource+0x224>)
 8006972:	4293      	cmp	r3, r2
 8006974:	f200 80a6 	bhi.w	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006978:	4a60      	ldr	r2, [pc, #384]	@ (8006afc <HAL_TIM_ConfigClockSource+0x228>)
 800697a:	4293      	cmp	r3, r2
 800697c:	f000 8099 	beq.w	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 8006980:	4a5e      	ldr	r2, [pc, #376]	@ (8006afc <HAL_TIM_ConfigClockSource+0x228>)
 8006982:	4293      	cmp	r3, r2
 8006984:	f200 809e 	bhi.w	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006988:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800698c:	f000 8091 	beq.w	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 8006990:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006994:	f200 8096 	bhi.w	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006998:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800699c:	f000 8089 	beq.w	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 80069a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069a4:	f200 808e 	bhi.w	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 80069a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069ac:	d03e      	beq.n	8006a2c <HAL_TIM_ConfigClockSource+0x158>
 80069ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069b2:	f200 8087 	bhi.w	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 80069b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069ba:	f000 8086 	beq.w	8006aca <HAL_TIM_ConfigClockSource+0x1f6>
 80069be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069c2:	d87f      	bhi.n	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 80069c4:	2b70      	cmp	r3, #112	@ 0x70
 80069c6:	d01a      	beq.n	80069fe <HAL_TIM_ConfigClockSource+0x12a>
 80069c8:	2b70      	cmp	r3, #112	@ 0x70
 80069ca:	d87b      	bhi.n	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 80069cc:	2b60      	cmp	r3, #96	@ 0x60
 80069ce:	d050      	beq.n	8006a72 <HAL_TIM_ConfigClockSource+0x19e>
 80069d0:	2b60      	cmp	r3, #96	@ 0x60
 80069d2:	d877      	bhi.n	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 80069d4:	2b50      	cmp	r3, #80	@ 0x50
 80069d6:	d03c      	beq.n	8006a52 <HAL_TIM_ConfigClockSource+0x17e>
 80069d8:	2b50      	cmp	r3, #80	@ 0x50
 80069da:	d873      	bhi.n	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 80069dc:	2b40      	cmp	r3, #64	@ 0x40
 80069de:	d058      	beq.n	8006a92 <HAL_TIM_ConfigClockSource+0x1be>
 80069e0:	2b40      	cmp	r3, #64	@ 0x40
 80069e2:	d86f      	bhi.n	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 80069e4:	2b30      	cmp	r3, #48	@ 0x30
 80069e6:	d064      	beq.n	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 80069e8:	2b30      	cmp	r3, #48	@ 0x30
 80069ea:	d86b      	bhi.n	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 80069ec:	2b20      	cmp	r3, #32
 80069ee:	d060      	beq.n	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 80069f0:	2b20      	cmp	r3, #32
 80069f2:	d867      	bhi.n	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d05c      	beq.n	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 80069f8:	2b10      	cmp	r3, #16
 80069fa:	d05a      	beq.n	8006ab2 <HAL_TIM_ConfigClockSource+0x1de>
 80069fc:	e062      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a0e:	f000 ff59 	bl	80078c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006a20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	68ba      	ldr	r2, [r7, #8]
 8006a28:	609a      	str	r2, [r3, #8]
      break;
 8006a2a:	e04f      	b.n	8006acc <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a3c:	f000 ff42 	bl	80078c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	689a      	ldr	r2, [r3, #8]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a4e:	609a      	str	r2, [r3, #8]
      break;
 8006a50:	e03c      	b.n	8006acc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a5e:	461a      	mov	r2, r3
 8006a60:	f000 feb4 	bl	80077cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2150      	movs	r1, #80	@ 0x50
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f000 ff0d 	bl	800788a <TIM_ITRx_SetConfig>
      break;
 8006a70:	e02c      	b.n	8006acc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a7e:	461a      	mov	r2, r3
 8006a80:	f000 fed3 	bl	800782a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	2160      	movs	r1, #96	@ 0x60
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f000 fefd 	bl	800788a <TIM_ITRx_SetConfig>
      break;
 8006a90:	e01c      	b.n	8006acc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	f000 fe94 	bl	80077cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2140      	movs	r1, #64	@ 0x40
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f000 feed 	bl	800788a <TIM_ITRx_SetConfig>
      break;
 8006ab0:	e00c      	b.n	8006acc <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4619      	mov	r1, r3
 8006abc:	4610      	mov	r0, r2
 8006abe:	f000 fee4 	bl	800788a <TIM_ITRx_SetConfig>
      break;
 8006ac2:	e003      	b.n	8006acc <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	73fb      	strb	r3, [r7, #15]
      break;
 8006ac8:	e000      	b.n	8006acc <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006aca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2201      	movs	r2, #1
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3710      	adds	r7, #16
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	bf00      	nop
 8006ae8:	00100070 	.word	0x00100070
 8006aec:	00100060 	.word	0x00100060
 8006af0:	00100050 	.word	0x00100050
 8006af4:	00100040 	.word	0x00100040
 8006af8:	00100030 	.word	0x00100030
 8006afc:	00100020 	.word	0x00100020

08006b00 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8006b08:	bf00      	nop
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b087      	sub	sp, #28
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	460b      	mov	r3, r1
 8006baa:	607a      	str	r2, [r7, #4]
 8006bac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e14a      	b.n	8006e52 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	f040 80dd 	bne.w	8006d84 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 8006bca:	7afb      	ldrb	r3, [r7, #11]
 8006bcc:	2b1f      	cmp	r3, #31
 8006bce:	f200 80d6 	bhi.w	8006d7e <HAL_TIM_RegisterCallback+0x1de>
 8006bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd8 <HAL_TIM_RegisterCallback+0x38>)
 8006bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd8:	08006c59 	.word	0x08006c59
 8006bdc:	08006c61 	.word	0x08006c61
 8006be0:	08006c69 	.word	0x08006c69
 8006be4:	08006c71 	.word	0x08006c71
 8006be8:	08006c79 	.word	0x08006c79
 8006bec:	08006c81 	.word	0x08006c81
 8006bf0:	08006c89 	.word	0x08006c89
 8006bf4:	08006c91 	.word	0x08006c91
 8006bf8:	08006c99 	.word	0x08006c99
 8006bfc:	08006ca1 	.word	0x08006ca1
 8006c00:	08006ca9 	.word	0x08006ca9
 8006c04:	08006cb1 	.word	0x08006cb1
 8006c08:	08006cb9 	.word	0x08006cb9
 8006c0c:	08006cc1 	.word	0x08006cc1
 8006c10:	08006ccb 	.word	0x08006ccb
 8006c14:	08006cd5 	.word	0x08006cd5
 8006c18:	08006cdf 	.word	0x08006cdf
 8006c1c:	08006ce9 	.word	0x08006ce9
 8006c20:	08006cf3 	.word	0x08006cf3
 8006c24:	08006cfd 	.word	0x08006cfd
 8006c28:	08006d07 	.word	0x08006d07
 8006c2c:	08006d11 	.word	0x08006d11
 8006c30:	08006d1b 	.word	0x08006d1b
 8006c34:	08006d25 	.word	0x08006d25
 8006c38:	08006d2f 	.word	0x08006d2f
 8006c3c:	08006d39 	.word	0x08006d39
 8006c40:	08006d43 	.word	0x08006d43
 8006c44:	08006d4d 	.word	0x08006d4d
 8006c48:	08006d57 	.word	0x08006d57
 8006c4c:	08006d61 	.word	0x08006d61
 8006c50:	08006d6b 	.word	0x08006d6b
 8006c54:	08006d75 	.word	0x08006d75
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006c5e:	e0f7      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006c66:	e0f3      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006c6e:	e0ef      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006c76:	e0eb      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006c7e:	e0e7      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006c86:	e0e3      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006c8e:	e0df      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006c96:	e0db      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006c9e:	e0d7      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006ca6:	e0d3      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006cae:	e0cf      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006cb6:	e0cb      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006cbe:	e0c7      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006cc8:	e0c2      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8006cd2:	e0bd      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8006cdc:	e0b8      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8006ce6:	e0b3      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8006cf0:	e0ae      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006cfa:	e0a9      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006d04:	e0a4      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006d0e:	e09f      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006d18:	e09a      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8006d22:	e095      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006d2c:	e090      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006d36:	e08b      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006d40:	e086      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8006d4a:	e081      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8006d54:	e07c      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8006d5e:	e077      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 8006d68:	e072      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8006d72:	e06d      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8006d7c:	e068      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	75fb      	strb	r3, [r7, #23]
        break;
 8006d82:	e065      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d15d      	bne.n	8006e4c <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8006d90:	7afb      	ldrb	r3, [r7, #11]
 8006d92:	2b0d      	cmp	r3, #13
 8006d94:	d857      	bhi.n	8006e46 <HAL_TIM_RegisterCallback+0x2a6>
 8006d96:	a201      	add	r2, pc, #4	@ (adr r2, 8006d9c <HAL_TIM_RegisterCallback+0x1fc>)
 8006d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d9c:	08006dd5 	.word	0x08006dd5
 8006da0:	08006ddd 	.word	0x08006ddd
 8006da4:	08006de5 	.word	0x08006de5
 8006da8:	08006ded 	.word	0x08006ded
 8006dac:	08006df5 	.word	0x08006df5
 8006db0:	08006dfd 	.word	0x08006dfd
 8006db4:	08006e05 	.word	0x08006e05
 8006db8:	08006e0d 	.word	0x08006e0d
 8006dbc:	08006e15 	.word	0x08006e15
 8006dc0:	08006e1d 	.word	0x08006e1d
 8006dc4:	08006e25 	.word	0x08006e25
 8006dc8:	08006e2d 	.word	0x08006e2d
 8006dcc:	08006e35 	.word	0x08006e35
 8006dd0:	08006e3d 	.word	0x08006e3d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006dda:	e039      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006de2:	e035      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006dea:	e031      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006df2:	e02d      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006dfa:	e029      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006e02:	e025      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006e0a:	e021      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006e12:	e01d      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006e1a:	e019      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006e22:	e015      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006e2a:	e011      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006e32:	e00d      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006e3a:	e009      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006e44:	e004      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	75fb      	strb	r3, [r7, #23]
        break;
 8006e4a:	e001      	b.n	8006e50 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006e50:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	371c      	adds	r7, #28
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop

08006e60 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e6c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d107      	bne.n	8006e88 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2201      	movs	r2, #1
 8006e82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e86:	e02a      	b.n	8006ede <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d107      	bne.n	8006ea2 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2202      	movs	r2, #2
 8006e96:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ea0:	e01d      	b.n	8006ede <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d107      	bne.n	8006ebc <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2204      	movs	r2, #4
 8006eb0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006eba:	e010      	b.n	8006ede <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d107      	bne.n	8006ed6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2208      	movs	r2, #8
 8006eca:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006ed4:	e003      	b.n	8006ede <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	4798      	blx	r3
#else
  HAL_TIM_ErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2200      	movs	r2, #0
 8006eec:	771a      	strb	r2, [r3, #28]
}
 8006eee:	bf00      	nop
 8006ef0:	3710      	adds	r7, #16
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8006ef6:	b580      	push	{r7, lr}
 8006ef8:	b084      	sub	sp, #16
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f02:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d10b      	bne.n	8006f26 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2201      	movs	r2, #1
 8006f12:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	69db      	ldr	r3, [r3, #28]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d136      	bne.n	8006f8a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f24:	e031      	b.n	8006f8a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d10b      	bne.n	8006f48 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2202      	movs	r2, #2
 8006f34:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	69db      	ldr	r3, [r3, #28]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d125      	bne.n	8006f8a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f46:	e020      	b.n	8006f8a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4c:	687a      	ldr	r2, [r7, #4]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d10b      	bne.n	8006f6a <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2204      	movs	r2, #4
 8006f56:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	69db      	ldr	r3, [r3, #28]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d114      	bne.n	8006f8a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f68:	e00f      	b.n	8006f8a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d10a      	bne.n	8006f8a <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2208      	movs	r2, #8
 8006f78:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	69db      	ldr	r3, [r3, #28]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d103      	bne.n	8006f8a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2201      	movs	r2, #1
 8006f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  {
    /* nothing to do */
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	4798      	blx	r3
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2200      	movs	r2, #0
 8006f98:	771a      	strb	r2, [r3, #28]
}
 8006f9a:	bf00      	nop
 8006f9c:	3710      	adds	r7, #16
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}

08006fa2 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006fa2:	b580      	push	{r7, lr}
 8006fa4:	b084      	sub	sp, #16
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fae:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d103      	bne.n	8006fc2 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	771a      	strb	r2, [r3, #28]
 8006fc0:	e019      	b.n	8006ff6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc6:	687a      	ldr	r2, [r7, #4]
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d103      	bne.n	8006fd4 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2202      	movs	r2, #2
 8006fd0:	771a      	strb	r2, [r3, #28]
 8006fd2:	e010      	b.n	8006ff6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d103      	bne.n	8006fe6 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2204      	movs	r2, #4
 8006fe2:	771a      	strb	r2, [r3, #28]
 8006fe4:	e007      	b.n	8006ff6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d102      	bne.n	8006ff6 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2208      	movs	r2, #8
 8006ff4:	771a      	strb	r2, [r3, #28]
  {
    /* nothing to do */
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006ffc:	68f8      	ldr	r0, [r7, #12]
 8006ffe:	4798      	blx	r3
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2200      	movs	r2, #0
 8007004:	771a      	strb	r2, [r3, #28]
}
 8007006:	bf00      	nop
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
	...

08007010 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007010:	b480      	push	{r7}
 8007012:	b085      	sub	sp, #20
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a4c      	ldr	r2, [pc, #304]	@ (8007154 <TIM_Base_SetConfig+0x144>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d017      	beq.n	8007058 <TIM_Base_SetConfig+0x48>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800702e:	d013      	beq.n	8007058 <TIM_Base_SetConfig+0x48>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a49      	ldr	r2, [pc, #292]	@ (8007158 <TIM_Base_SetConfig+0x148>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d00f      	beq.n	8007058 <TIM_Base_SetConfig+0x48>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a48      	ldr	r2, [pc, #288]	@ (800715c <TIM_Base_SetConfig+0x14c>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d00b      	beq.n	8007058 <TIM_Base_SetConfig+0x48>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a47      	ldr	r2, [pc, #284]	@ (8007160 <TIM_Base_SetConfig+0x150>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d007      	beq.n	8007058 <TIM_Base_SetConfig+0x48>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a46      	ldr	r2, [pc, #280]	@ (8007164 <TIM_Base_SetConfig+0x154>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d003      	beq.n	8007058 <TIM_Base_SetConfig+0x48>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a45      	ldr	r2, [pc, #276]	@ (8007168 <TIM_Base_SetConfig+0x158>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d108      	bne.n	800706a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800705e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	68fa      	ldr	r2, [r7, #12]
 8007066:	4313      	orrs	r3, r2
 8007068:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a39      	ldr	r2, [pc, #228]	@ (8007154 <TIM_Base_SetConfig+0x144>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d023      	beq.n	80070ba <TIM_Base_SetConfig+0xaa>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007078:	d01f      	beq.n	80070ba <TIM_Base_SetConfig+0xaa>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a36      	ldr	r2, [pc, #216]	@ (8007158 <TIM_Base_SetConfig+0x148>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d01b      	beq.n	80070ba <TIM_Base_SetConfig+0xaa>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a35      	ldr	r2, [pc, #212]	@ (800715c <TIM_Base_SetConfig+0x14c>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d017      	beq.n	80070ba <TIM_Base_SetConfig+0xaa>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a34      	ldr	r2, [pc, #208]	@ (8007160 <TIM_Base_SetConfig+0x150>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d013      	beq.n	80070ba <TIM_Base_SetConfig+0xaa>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a33      	ldr	r2, [pc, #204]	@ (8007164 <TIM_Base_SetConfig+0x154>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d00f      	beq.n	80070ba <TIM_Base_SetConfig+0xaa>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a33      	ldr	r2, [pc, #204]	@ (800716c <TIM_Base_SetConfig+0x15c>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d00b      	beq.n	80070ba <TIM_Base_SetConfig+0xaa>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a32      	ldr	r2, [pc, #200]	@ (8007170 <TIM_Base_SetConfig+0x160>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d007      	beq.n	80070ba <TIM_Base_SetConfig+0xaa>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a31      	ldr	r2, [pc, #196]	@ (8007174 <TIM_Base_SetConfig+0x164>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d003      	beq.n	80070ba <TIM_Base_SetConfig+0xaa>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a2c      	ldr	r2, [pc, #176]	@ (8007168 <TIM_Base_SetConfig+0x158>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d108      	bne.n	80070cc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	68fa      	ldr	r2, [r7, #12]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	695b      	ldr	r3, [r3, #20]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	68fa      	ldr	r2, [r7, #12]
 80070de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	689a      	ldr	r2, [r3, #8]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a18      	ldr	r2, [pc, #96]	@ (8007154 <TIM_Base_SetConfig+0x144>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d013      	beq.n	8007120 <TIM_Base_SetConfig+0x110>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a1a      	ldr	r2, [pc, #104]	@ (8007164 <TIM_Base_SetConfig+0x154>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d00f      	beq.n	8007120 <TIM_Base_SetConfig+0x110>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4a1a      	ldr	r2, [pc, #104]	@ (800716c <TIM_Base_SetConfig+0x15c>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d00b      	beq.n	8007120 <TIM_Base_SetConfig+0x110>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a19      	ldr	r2, [pc, #100]	@ (8007170 <TIM_Base_SetConfig+0x160>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d007      	beq.n	8007120 <TIM_Base_SetConfig+0x110>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	4a18      	ldr	r2, [pc, #96]	@ (8007174 <TIM_Base_SetConfig+0x164>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d003      	beq.n	8007120 <TIM_Base_SetConfig+0x110>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	4a13      	ldr	r2, [pc, #76]	@ (8007168 <TIM_Base_SetConfig+0x158>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d103      	bne.n	8007128 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	691a      	ldr	r2, [r3, #16]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	691b      	ldr	r3, [r3, #16]
 8007132:	f003 0301 	and.w	r3, r3, #1
 8007136:	2b01      	cmp	r3, #1
 8007138:	d105      	bne.n	8007146 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	f023 0201 	bic.w	r2, r3, #1
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	611a      	str	r2, [r3, #16]
  }
}
 8007146:	bf00      	nop
 8007148:	3714      	adds	r7, #20
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop
 8007154:	40012c00 	.word	0x40012c00
 8007158:	40000400 	.word	0x40000400
 800715c:	40000800 	.word	0x40000800
 8007160:	40000c00 	.word	0x40000c00
 8007164:	40013400 	.word	0x40013400
 8007168:	40015000 	.word	0x40015000
 800716c:	40014000 	.word	0x40014000
 8007170:	40014400 	.word	0x40014400
 8007174:	40014800 	.word	0x40014800

08007178 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007178:	b480      	push	{r7}
 800717a:	b087      	sub	sp, #28
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a1b      	ldr	r3, [r3, #32]
 8007186:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6a1b      	ldr	r3, [r3, #32]
 800718c:	f023 0201 	bic.w	r2, r3, #1
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	699b      	ldr	r3, [r3, #24]
 800719e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f023 0303 	bic.w	r3, r3, #3
 80071b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	f023 0302 	bic.w	r3, r3, #2
 80071c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	697a      	ldr	r2, [r7, #20]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4a30      	ldr	r2, [pc, #192]	@ (8007294 <TIM_OC1_SetConfig+0x11c>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d013      	beq.n	8007200 <TIM_OC1_SetConfig+0x88>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a2f      	ldr	r2, [pc, #188]	@ (8007298 <TIM_OC1_SetConfig+0x120>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d00f      	beq.n	8007200 <TIM_OC1_SetConfig+0x88>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a2e      	ldr	r2, [pc, #184]	@ (800729c <TIM_OC1_SetConfig+0x124>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d00b      	beq.n	8007200 <TIM_OC1_SetConfig+0x88>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a2d      	ldr	r2, [pc, #180]	@ (80072a0 <TIM_OC1_SetConfig+0x128>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d007      	beq.n	8007200 <TIM_OC1_SetConfig+0x88>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	4a2c      	ldr	r2, [pc, #176]	@ (80072a4 <TIM_OC1_SetConfig+0x12c>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d003      	beq.n	8007200 <TIM_OC1_SetConfig+0x88>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a2b      	ldr	r2, [pc, #172]	@ (80072a8 <TIM_OC1_SetConfig+0x130>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d10c      	bne.n	800721a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	f023 0308 	bic.w	r3, r3, #8
 8007206:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	697a      	ldr	r2, [r7, #20]
 800720e:	4313      	orrs	r3, r2
 8007210:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f023 0304 	bic.w	r3, r3, #4
 8007218:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a1d      	ldr	r2, [pc, #116]	@ (8007294 <TIM_OC1_SetConfig+0x11c>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d013      	beq.n	800724a <TIM_OC1_SetConfig+0xd2>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4a1c      	ldr	r2, [pc, #112]	@ (8007298 <TIM_OC1_SetConfig+0x120>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d00f      	beq.n	800724a <TIM_OC1_SetConfig+0xd2>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a1b      	ldr	r2, [pc, #108]	@ (800729c <TIM_OC1_SetConfig+0x124>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d00b      	beq.n	800724a <TIM_OC1_SetConfig+0xd2>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a1a      	ldr	r2, [pc, #104]	@ (80072a0 <TIM_OC1_SetConfig+0x128>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d007      	beq.n	800724a <TIM_OC1_SetConfig+0xd2>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4a19      	ldr	r2, [pc, #100]	@ (80072a4 <TIM_OC1_SetConfig+0x12c>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d003      	beq.n	800724a <TIM_OC1_SetConfig+0xd2>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a18      	ldr	r2, [pc, #96]	@ (80072a8 <TIM_OC1_SetConfig+0x130>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d111      	bne.n	800726e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007250:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007258:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	695b      	ldr	r3, [r3, #20]
 800725e:	693a      	ldr	r2, [r7, #16]
 8007260:	4313      	orrs	r3, r2
 8007262:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	699b      	ldr	r3, [r3, #24]
 8007268:	693a      	ldr	r2, [r7, #16]
 800726a:	4313      	orrs	r3, r2
 800726c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	693a      	ldr	r2, [r7, #16]
 8007272:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68fa      	ldr	r2, [r7, #12]
 8007278:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	685a      	ldr	r2, [r3, #4]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	697a      	ldr	r2, [r7, #20]
 8007286:	621a      	str	r2, [r3, #32]
}
 8007288:	bf00      	nop
 800728a:	371c      	adds	r7, #28
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr
 8007294:	40012c00 	.word	0x40012c00
 8007298:	40013400 	.word	0x40013400
 800729c:	40014000 	.word	0x40014000
 80072a0:	40014400 	.word	0x40014400
 80072a4:	40014800 	.word	0x40014800
 80072a8:	40015000 	.word	0x40015000

080072ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b087      	sub	sp, #28
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a1b      	ldr	r3, [r3, #32]
 80072ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6a1b      	ldr	r3, [r3, #32]
 80072c0:	f023 0210 	bic.w	r2, r3, #16
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	699b      	ldr	r3, [r3, #24]
 80072d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80072da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	021b      	lsls	r3, r3, #8
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	f023 0320 	bic.w	r3, r3, #32
 80072fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	011b      	lsls	r3, r3, #4
 8007302:	697a      	ldr	r2, [r7, #20]
 8007304:	4313      	orrs	r3, r2
 8007306:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a2c      	ldr	r2, [pc, #176]	@ (80073bc <TIM_OC2_SetConfig+0x110>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d007      	beq.n	8007320 <TIM_OC2_SetConfig+0x74>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4a2b      	ldr	r2, [pc, #172]	@ (80073c0 <TIM_OC2_SetConfig+0x114>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d003      	beq.n	8007320 <TIM_OC2_SetConfig+0x74>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	4a2a      	ldr	r2, [pc, #168]	@ (80073c4 <TIM_OC2_SetConfig+0x118>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d10d      	bne.n	800733c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	68db      	ldr	r3, [r3, #12]
 800732c:	011b      	lsls	r3, r3, #4
 800732e:	697a      	ldr	r2, [r7, #20]
 8007330:	4313      	orrs	r3, r2
 8007332:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800733a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	4a1f      	ldr	r2, [pc, #124]	@ (80073bc <TIM_OC2_SetConfig+0x110>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d013      	beq.n	800736c <TIM_OC2_SetConfig+0xc0>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	4a1e      	ldr	r2, [pc, #120]	@ (80073c0 <TIM_OC2_SetConfig+0x114>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d00f      	beq.n	800736c <TIM_OC2_SetConfig+0xc0>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	4a1e      	ldr	r2, [pc, #120]	@ (80073c8 <TIM_OC2_SetConfig+0x11c>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d00b      	beq.n	800736c <TIM_OC2_SetConfig+0xc0>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4a1d      	ldr	r2, [pc, #116]	@ (80073cc <TIM_OC2_SetConfig+0x120>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d007      	beq.n	800736c <TIM_OC2_SetConfig+0xc0>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	4a1c      	ldr	r2, [pc, #112]	@ (80073d0 <TIM_OC2_SetConfig+0x124>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d003      	beq.n	800736c <TIM_OC2_SetConfig+0xc0>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a17      	ldr	r2, [pc, #92]	@ (80073c4 <TIM_OC2_SetConfig+0x118>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d113      	bne.n	8007394 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007372:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800737a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	695b      	ldr	r3, [r3, #20]
 8007380:	009b      	lsls	r3, r3, #2
 8007382:	693a      	ldr	r2, [r7, #16]
 8007384:	4313      	orrs	r3, r2
 8007386:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	693a      	ldr	r2, [r7, #16]
 8007390:	4313      	orrs	r3, r2
 8007392:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	693a      	ldr	r2, [r7, #16]
 8007398:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	68fa      	ldr	r2, [r7, #12]
 800739e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	685a      	ldr	r2, [r3, #4]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	697a      	ldr	r2, [r7, #20]
 80073ac:	621a      	str	r2, [r3, #32]
}
 80073ae:	bf00      	nop
 80073b0:	371c      	adds	r7, #28
 80073b2:	46bd      	mov	sp, r7
 80073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	40012c00 	.word	0x40012c00
 80073c0:	40013400 	.word	0x40013400
 80073c4:	40015000 	.word	0x40015000
 80073c8:	40014000 	.word	0x40014000
 80073cc:	40014400 	.word	0x40014400
 80073d0:	40014800 	.word	0x40014800

080073d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b087      	sub	sp, #28
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6a1b      	ldr	r3, [r3, #32]
 80073e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6a1b      	ldr	r3, [r3, #32]
 80073e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	69db      	ldr	r3, [r3, #28]
 80073fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007402:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f023 0303 	bic.w	r3, r3, #3
 800740e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	4313      	orrs	r3, r2
 8007418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007420:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	021b      	lsls	r3, r3, #8
 8007428:	697a      	ldr	r2, [r7, #20]
 800742a:	4313      	orrs	r3, r2
 800742c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a2b      	ldr	r2, [pc, #172]	@ (80074e0 <TIM_OC3_SetConfig+0x10c>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d007      	beq.n	8007446 <TIM_OC3_SetConfig+0x72>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a2a      	ldr	r2, [pc, #168]	@ (80074e4 <TIM_OC3_SetConfig+0x110>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d003      	beq.n	8007446 <TIM_OC3_SetConfig+0x72>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a29      	ldr	r2, [pc, #164]	@ (80074e8 <TIM_OC3_SetConfig+0x114>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d10d      	bne.n	8007462 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800744c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	021b      	lsls	r3, r3, #8
 8007454:	697a      	ldr	r2, [r7, #20]
 8007456:	4313      	orrs	r3, r2
 8007458:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007460:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	4a1e      	ldr	r2, [pc, #120]	@ (80074e0 <TIM_OC3_SetConfig+0x10c>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d013      	beq.n	8007492 <TIM_OC3_SetConfig+0xbe>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	4a1d      	ldr	r2, [pc, #116]	@ (80074e4 <TIM_OC3_SetConfig+0x110>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d00f      	beq.n	8007492 <TIM_OC3_SetConfig+0xbe>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	4a1d      	ldr	r2, [pc, #116]	@ (80074ec <TIM_OC3_SetConfig+0x118>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d00b      	beq.n	8007492 <TIM_OC3_SetConfig+0xbe>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	4a1c      	ldr	r2, [pc, #112]	@ (80074f0 <TIM_OC3_SetConfig+0x11c>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d007      	beq.n	8007492 <TIM_OC3_SetConfig+0xbe>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	4a1b      	ldr	r2, [pc, #108]	@ (80074f4 <TIM_OC3_SetConfig+0x120>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d003      	beq.n	8007492 <TIM_OC3_SetConfig+0xbe>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4a16      	ldr	r2, [pc, #88]	@ (80074e8 <TIM_OC3_SetConfig+0x114>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d113      	bne.n	80074ba <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007498:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80074a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	011b      	lsls	r3, r3, #4
 80074a8:	693a      	ldr	r2, [r7, #16]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	699b      	ldr	r3, [r3, #24]
 80074b2:	011b      	lsls	r3, r3, #4
 80074b4:	693a      	ldr	r2, [r7, #16]
 80074b6:	4313      	orrs	r3, r2
 80074b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	693a      	ldr	r2, [r7, #16]
 80074be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	68fa      	ldr	r2, [r7, #12]
 80074c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	685a      	ldr	r2, [r3, #4]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	621a      	str	r2, [r3, #32]
}
 80074d4:	bf00      	nop
 80074d6:	371c      	adds	r7, #28
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr
 80074e0:	40012c00 	.word	0x40012c00
 80074e4:	40013400 	.word	0x40013400
 80074e8:	40015000 	.word	0x40015000
 80074ec:	40014000 	.word	0x40014000
 80074f0:	40014400 	.word	0x40014400
 80074f4:	40014800 	.word	0x40014800

080074f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b087      	sub	sp, #28
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6a1b      	ldr	r3, [r3, #32]
 8007506:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6a1b      	ldr	r3, [r3, #32]
 800750c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	69db      	ldr	r3, [r3, #28]
 800751e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800752a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007532:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	021b      	lsls	r3, r3, #8
 800753a:	68fa      	ldr	r2, [r7, #12]
 800753c:	4313      	orrs	r3, r2
 800753e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007546:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	031b      	lsls	r3, r3, #12
 800754e:	697a      	ldr	r2, [r7, #20]
 8007550:	4313      	orrs	r3, r2
 8007552:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a2c      	ldr	r2, [pc, #176]	@ (8007608 <TIM_OC4_SetConfig+0x110>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d007      	beq.n	800756c <TIM_OC4_SetConfig+0x74>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a2b      	ldr	r2, [pc, #172]	@ (800760c <TIM_OC4_SetConfig+0x114>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d003      	beq.n	800756c <TIM_OC4_SetConfig+0x74>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	4a2a      	ldr	r2, [pc, #168]	@ (8007610 <TIM_OC4_SetConfig+0x118>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d10d      	bne.n	8007588 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007572:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	031b      	lsls	r3, r3, #12
 800757a:	697a      	ldr	r2, [r7, #20]
 800757c:	4313      	orrs	r3, r2
 800757e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007586:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4a1f      	ldr	r2, [pc, #124]	@ (8007608 <TIM_OC4_SetConfig+0x110>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d013      	beq.n	80075b8 <TIM_OC4_SetConfig+0xc0>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4a1e      	ldr	r2, [pc, #120]	@ (800760c <TIM_OC4_SetConfig+0x114>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d00f      	beq.n	80075b8 <TIM_OC4_SetConfig+0xc0>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	4a1e      	ldr	r2, [pc, #120]	@ (8007614 <TIM_OC4_SetConfig+0x11c>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d00b      	beq.n	80075b8 <TIM_OC4_SetConfig+0xc0>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	4a1d      	ldr	r2, [pc, #116]	@ (8007618 <TIM_OC4_SetConfig+0x120>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d007      	beq.n	80075b8 <TIM_OC4_SetConfig+0xc0>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	4a1c      	ldr	r2, [pc, #112]	@ (800761c <TIM_OC4_SetConfig+0x124>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d003      	beq.n	80075b8 <TIM_OC4_SetConfig+0xc0>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	4a17      	ldr	r2, [pc, #92]	@ (8007610 <TIM_OC4_SetConfig+0x118>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d113      	bne.n	80075e0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80075be:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80075c6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	695b      	ldr	r3, [r3, #20]
 80075cc:	019b      	lsls	r3, r3, #6
 80075ce:	693a      	ldr	r2, [r7, #16]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	699b      	ldr	r3, [r3, #24]
 80075d8:	019b      	lsls	r3, r3, #6
 80075da:	693a      	ldr	r2, [r7, #16]
 80075dc:	4313      	orrs	r3, r2
 80075de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	693a      	ldr	r2, [r7, #16]
 80075e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	685a      	ldr	r2, [r3, #4]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	697a      	ldr	r2, [r7, #20]
 80075f8:	621a      	str	r2, [r3, #32]
}
 80075fa:	bf00      	nop
 80075fc:	371c      	adds	r7, #28
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr
 8007606:	bf00      	nop
 8007608:	40012c00 	.word	0x40012c00
 800760c:	40013400 	.word	0x40013400
 8007610:	40015000 	.word	0x40015000
 8007614:	40014000 	.word	0x40014000
 8007618:	40014400 	.word	0x40014400
 800761c:	40014800 	.word	0x40014800

08007620 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007620:	b480      	push	{r7}
 8007622:	b087      	sub	sp, #28
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6a1b      	ldr	r3, [r3, #32]
 800762e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6a1b      	ldr	r3, [r3, #32]
 8007634:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800764e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007652:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68fa      	ldr	r2, [r7, #12]
 800765a:	4313      	orrs	r3, r2
 800765c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007664:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	041b      	lsls	r3, r3, #16
 800766c:	693a      	ldr	r2, [r7, #16]
 800766e:	4313      	orrs	r3, r2
 8007670:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	4a19      	ldr	r2, [pc, #100]	@ (80076dc <TIM_OC5_SetConfig+0xbc>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d013      	beq.n	80076a2 <TIM_OC5_SetConfig+0x82>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	4a18      	ldr	r2, [pc, #96]	@ (80076e0 <TIM_OC5_SetConfig+0xc0>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d00f      	beq.n	80076a2 <TIM_OC5_SetConfig+0x82>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	4a17      	ldr	r2, [pc, #92]	@ (80076e4 <TIM_OC5_SetConfig+0xc4>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d00b      	beq.n	80076a2 <TIM_OC5_SetConfig+0x82>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	4a16      	ldr	r2, [pc, #88]	@ (80076e8 <TIM_OC5_SetConfig+0xc8>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d007      	beq.n	80076a2 <TIM_OC5_SetConfig+0x82>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4a15      	ldr	r2, [pc, #84]	@ (80076ec <TIM_OC5_SetConfig+0xcc>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d003      	beq.n	80076a2 <TIM_OC5_SetConfig+0x82>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4a14      	ldr	r2, [pc, #80]	@ (80076f0 <TIM_OC5_SetConfig+0xd0>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d109      	bne.n	80076b6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	695b      	ldr	r3, [r3, #20]
 80076ae:	021b      	lsls	r3, r3, #8
 80076b0:	697a      	ldr	r2, [r7, #20]
 80076b2:	4313      	orrs	r3, r2
 80076b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	697a      	ldr	r2, [r7, #20]
 80076ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	68fa      	ldr	r2, [r7, #12]
 80076c0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	685a      	ldr	r2, [r3, #4]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	621a      	str	r2, [r3, #32]
}
 80076d0:	bf00      	nop
 80076d2:	371c      	adds	r7, #28
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr
 80076dc:	40012c00 	.word	0x40012c00
 80076e0:	40013400 	.word	0x40013400
 80076e4:	40014000 	.word	0x40014000
 80076e8:	40014400 	.word	0x40014400
 80076ec:	40014800 	.word	0x40014800
 80076f0:	40015000 	.word	0x40015000

080076f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b087      	sub	sp, #28
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a1b      	ldr	r3, [r3, #32]
 8007702:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6a1b      	ldr	r3, [r3, #32]
 8007708:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800771a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007722:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007726:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	021b      	lsls	r3, r3, #8
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	4313      	orrs	r3, r2
 8007732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800773a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	051b      	lsls	r3, r3, #20
 8007742:	693a      	ldr	r2, [r7, #16]
 8007744:	4313      	orrs	r3, r2
 8007746:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a1a      	ldr	r2, [pc, #104]	@ (80077b4 <TIM_OC6_SetConfig+0xc0>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d013      	beq.n	8007778 <TIM_OC6_SetConfig+0x84>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a19      	ldr	r2, [pc, #100]	@ (80077b8 <TIM_OC6_SetConfig+0xc4>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d00f      	beq.n	8007778 <TIM_OC6_SetConfig+0x84>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a18      	ldr	r2, [pc, #96]	@ (80077bc <TIM_OC6_SetConfig+0xc8>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d00b      	beq.n	8007778 <TIM_OC6_SetConfig+0x84>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	4a17      	ldr	r2, [pc, #92]	@ (80077c0 <TIM_OC6_SetConfig+0xcc>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d007      	beq.n	8007778 <TIM_OC6_SetConfig+0x84>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4a16      	ldr	r2, [pc, #88]	@ (80077c4 <TIM_OC6_SetConfig+0xd0>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d003      	beq.n	8007778 <TIM_OC6_SetConfig+0x84>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a15      	ldr	r2, [pc, #84]	@ (80077c8 <TIM_OC6_SetConfig+0xd4>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d109      	bne.n	800778c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800777e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	695b      	ldr	r3, [r3, #20]
 8007784:	029b      	lsls	r3, r3, #10
 8007786:	697a      	ldr	r2, [r7, #20]
 8007788:	4313      	orrs	r3, r2
 800778a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	697a      	ldr	r2, [r7, #20]
 8007790:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	68fa      	ldr	r2, [r7, #12]
 8007796:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	685a      	ldr	r2, [r3, #4]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	693a      	ldr	r2, [r7, #16]
 80077a4:	621a      	str	r2, [r3, #32]
}
 80077a6:	bf00      	nop
 80077a8:	371c      	adds	r7, #28
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop
 80077b4:	40012c00 	.word	0x40012c00
 80077b8:	40013400 	.word	0x40013400
 80077bc:	40014000 	.word	0x40014000
 80077c0:	40014400 	.word	0x40014400
 80077c4:	40014800 	.word	0x40014800
 80077c8:	40015000 	.word	0x40015000

080077cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b087      	sub	sp, #28
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	60f8      	str	r0, [r7, #12]
 80077d4:	60b9      	str	r1, [r7, #8]
 80077d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6a1b      	ldr	r3, [r3, #32]
 80077dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	f023 0201 	bic.w	r2, r3, #1
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	011b      	lsls	r3, r3, #4
 80077fc:	693a      	ldr	r2, [r7, #16]
 80077fe:	4313      	orrs	r3, r2
 8007800:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	f023 030a 	bic.w	r3, r3, #10
 8007808:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	4313      	orrs	r3, r2
 8007810:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	621a      	str	r2, [r3, #32]
}
 800781e:	bf00      	nop
 8007820:	371c      	adds	r7, #28
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr

0800782a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800782a:	b480      	push	{r7}
 800782c:	b087      	sub	sp, #28
 800782e:	af00      	add	r7, sp, #0
 8007830:	60f8      	str	r0, [r7, #12]
 8007832:	60b9      	str	r1, [r7, #8]
 8007834:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6a1b      	ldr	r3, [r3, #32]
 800783a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6a1b      	ldr	r3, [r3, #32]
 8007840:	f023 0210 	bic.w	r2, r3, #16
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007854:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	031b      	lsls	r3, r3, #12
 800785a:	693a      	ldr	r2, [r7, #16]
 800785c:	4313      	orrs	r3, r2
 800785e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007866:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	011b      	lsls	r3, r3, #4
 800786c:	697a      	ldr	r2, [r7, #20]
 800786e:	4313      	orrs	r3, r2
 8007870:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	693a      	ldr	r2, [r7, #16]
 8007876:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	697a      	ldr	r2, [r7, #20]
 800787c:	621a      	str	r2, [r3, #32]
}
 800787e:	bf00      	nop
 8007880:	371c      	adds	r7, #28
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr

0800788a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800788a:	b480      	push	{r7}
 800788c:	b085      	sub	sp, #20
 800788e:	af00      	add	r7, sp, #0
 8007890:	6078      	str	r0, [r7, #4]
 8007892:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80078a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078a6:	683a      	ldr	r2, [r7, #0]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	f043 0307 	orr.w	r3, r3, #7
 80078b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	609a      	str	r2, [r3, #8]
}
 80078b8:	bf00      	nop
 80078ba:	3714      	adds	r7, #20
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr

080078c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b087      	sub	sp, #28
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	607a      	str	r2, [r7, #4]
 80078d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	021a      	lsls	r2, r3, #8
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	431a      	orrs	r2, r3
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	697a      	ldr	r2, [r7, #20]
 80078f6:	609a      	str	r2, [r3, #8]
}
 80078f8:	bf00      	nop
 80078fa:	371c      	adds	r7, #28
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr

08007904 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007904:	b480      	push	{r7}
 8007906:	b087      	sub	sp, #28
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	f003 031f 	and.w	r3, r3, #31
 8007916:	2201      	movs	r2, #1
 8007918:	fa02 f303 	lsl.w	r3, r2, r3
 800791c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6a1a      	ldr	r2, [r3, #32]
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	43db      	mvns	r3, r3
 8007926:	401a      	ands	r2, r3
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6a1a      	ldr	r2, [r3, #32]
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	f003 031f 	and.w	r3, r3, #31
 8007936:	6879      	ldr	r1, [r7, #4]
 8007938:	fa01 f303 	lsl.w	r3, r1, r3
 800793c:	431a      	orrs	r2, r3
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	621a      	str	r2, [r3, #32]
}
 8007942:	bf00      	nop
 8007944:	371c      	adds	r7, #28
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr
	...

08007950 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8007950:	b480      	push	{r7}
 8007952:	b083      	sub	sp, #12
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a26      	ldr	r2, [pc, #152]	@ (80079f4 <TIM_ResetCallback+0xa4>)
 800795c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a25      	ldr	r2, [pc, #148]	@ (80079f8 <TIM_ResetCallback+0xa8>)
 8007964:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a24      	ldr	r2, [pc, #144]	@ (80079fc <TIM_ResetCallback+0xac>)
 800796c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a23      	ldr	r2, [pc, #140]	@ (8007a00 <TIM_ResetCallback+0xb0>)
 8007974:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a22      	ldr	r2, [pc, #136]	@ (8007a04 <TIM_ResetCallback+0xb4>)
 800797c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a21      	ldr	r2, [pc, #132]	@ (8007a08 <TIM_ResetCallback+0xb8>)
 8007984:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	4a20      	ldr	r2, [pc, #128]	@ (8007a0c <TIM_ResetCallback+0xbc>)
 800798c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	4a1f      	ldr	r2, [pc, #124]	@ (8007a10 <TIM_ResetCallback+0xc0>)
 8007994:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	4a1e      	ldr	r2, [pc, #120]	@ (8007a14 <TIM_ResetCallback+0xc4>)
 800799c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	4a1d      	ldr	r2, [pc, #116]	@ (8007a18 <TIM_ResetCallback+0xc8>)
 80079a4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4a1c      	ldr	r2, [pc, #112]	@ (8007a1c <TIM_ResetCallback+0xcc>)
 80079ac:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a1b      	ldr	r2, [pc, #108]	@ (8007a20 <TIM_ResetCallback+0xd0>)
 80079b4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a1a      	ldr	r2, [pc, #104]	@ (8007a24 <TIM_ResetCallback+0xd4>)
 80079bc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a19      	ldr	r2, [pc, #100]	@ (8007a28 <TIM_ResetCallback+0xd8>)
 80079c4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a18      	ldr	r2, [pc, #96]	@ (8007a2c <TIM_ResetCallback+0xdc>)
 80079cc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	4a17      	ldr	r2, [pc, #92]	@ (8007a30 <TIM_ResetCallback+0xe0>)
 80079d4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a16      	ldr	r2, [pc, #88]	@ (8007a34 <TIM_ResetCallback+0xe4>)
 80079dc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a15      	ldr	r2, [pc, #84]	@ (8007a38 <TIM_ResetCallback+0xe8>)
 80079e4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80079e8:	bf00      	nop
 80079ea:	370c      	adds	r7, #12
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr
 80079f4:	08002c51 	.word	0x08002c51
 80079f8:	08006b01 	.word	0x08006b01
 80079fc:	08006b65 	.word	0x08006b65
 8007a00:	08006b79 	.word	0x08006b79
 8007a04:	08006b29 	.word	0x08006b29
 8007a08:	08006b3d 	.word	0x08006b3d
 8007a0c:	08006b15 	.word	0x08006b15
 8007a10:	08002c25 	.word	0x08002c25
 8007a14:	08006b51 	.word	0x08006b51
 8007a18:	08006b8d 	.word	0x08006b8d
 8007a1c:	08007ed5 	.word	0x08007ed5
 8007a20:	08007ee9 	.word	0x08007ee9
 8007a24:	08007efd 	.word	0x08007efd
 8007a28:	08007f11 	.word	0x08007f11
 8007a2c:	08007f25 	.word	0x08007f25
 8007a30:	08007f39 	.word	0x08007f39
 8007a34:	08007f4d 	.word	0x08007f4d
 8007a38:	08007f61 	.word	0x08007f61

08007a3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b085      	sub	sp, #20
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d101      	bne.n	8007a54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a50:	2302      	movs	r3, #2
 8007a52:	e074      	b.n	8007b3e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2202      	movs	r2, #2
 8007a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4a34      	ldr	r2, [pc, #208]	@ (8007b4c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d009      	beq.n	8007a92 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a33      	ldr	r2, [pc, #204]	@ (8007b50 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d004      	beq.n	8007a92 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a31      	ldr	r2, [pc, #196]	@ (8007b54 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d108      	bne.n	8007aa4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007a98:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	68fa      	ldr	r2, [r7, #12]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	68fa      	ldr	r2, [r7, #12]
 8007ac0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a21      	ldr	r2, [pc, #132]	@ (8007b4c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d022      	beq.n	8007b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ad4:	d01d      	beq.n	8007b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a1f      	ldr	r2, [pc, #124]	@ (8007b58 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d018      	beq.n	8007b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8007b5c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d013      	beq.n	8007b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a1c      	ldr	r2, [pc, #112]	@ (8007b60 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d00e      	beq.n	8007b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a15      	ldr	r2, [pc, #84]	@ (8007b50 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d009      	beq.n	8007b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a18      	ldr	r2, [pc, #96]	@ (8007b64 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d004      	beq.n	8007b12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a11      	ldr	r2, [pc, #68]	@ (8007b54 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d10c      	bne.n	8007b2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	68ba      	ldr	r2, [r7, #8]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68ba      	ldr	r2, [r7, #8]
 8007b2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2201      	movs	r2, #1
 8007b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2200      	movs	r2, #0
 8007b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3714      	adds	r7, #20
 8007b42:	46bd      	mov	sp, r7
 8007b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b48:	4770      	bx	lr
 8007b4a:	bf00      	nop
 8007b4c:	40012c00 	.word	0x40012c00
 8007b50:	40013400 	.word	0x40013400
 8007b54:	40015000 	.word	0x40015000
 8007b58:	40000400 	.word	0x40000400
 8007b5c:	40000800 	.word	0x40000800
 8007b60:	40000c00 	.word	0x40000c00
 8007b64:	40014000 	.word	0x40014000

08007b68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007b72:	2300      	movs	r3, #0
 8007b74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d101      	bne.n	8007b84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007b80:	2302      	movs	r3, #2
 8007b82:	e078      	b.n	8007c76 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	691b      	ldr	r3, [r3, #16]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	695b      	ldr	r3, [r3, #20]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bea:	4313      	orrs	r3, r2
 8007bec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	699b      	ldr	r3, [r3, #24]
 8007bf8:	041b      	lsls	r3, r3, #16
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	69db      	ldr	r3, [r3, #28]
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a1c      	ldr	r2, [pc, #112]	@ (8007c84 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d009      	beq.n	8007c2a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a1b      	ldr	r2, [pc, #108]	@ (8007c88 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d004      	beq.n	8007c2a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a19      	ldr	r2, [pc, #100]	@ (8007c8c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d11c      	bne.n	8007c64 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c34:	051b      	lsls	r3, r3, #20
 8007c36:	4313      	orrs	r3, r2
 8007c38:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	6a1b      	ldr	r3, [r3, #32]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c52:	4313      	orrs	r3, r2
 8007c54:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c60:	4313      	orrs	r3, r2
 8007c62:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c74:	2300      	movs	r3, #0
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3714      	adds	r7, #20
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr
 8007c82:	bf00      	nop
 8007c84:	40012c00 	.word	0x40012c00
 8007c88:	40013400 	.word	0x40013400
 8007c8c:	40015000 	.word	0x40015000

08007c90 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b08b      	sub	sp, #44	@ 0x2c
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d101      	bne.n	8007cb0 <HAL_TIMEx_ConfigBreakInput+0x20>
 8007cac:	2302      	movs	r3, #2
 8007cae:	e10b      	b.n	8007ec8 <HAL_TIMEx_ConfigBreakInput+0x238>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2b80      	cmp	r3, #128	@ 0x80
 8007cbe:	f000 8096 	beq.w	8007dee <HAL_TIMEx_ConfigBreakInput+0x15e>
 8007cc2:	2b80      	cmp	r3, #128	@ 0x80
 8007cc4:	f200 809c 	bhi.w	8007e00 <HAL_TIMEx_ConfigBreakInput+0x170>
 8007cc8:	2b20      	cmp	r3, #32
 8007cca:	d849      	bhi.n	8007d60 <HAL_TIMEx_ConfigBreakInput+0xd0>
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	f000 8097 	beq.w	8007e00 <HAL_TIMEx_ConfigBreakInput+0x170>
 8007cd2:	3b01      	subs	r3, #1
 8007cd4:	2b1f      	cmp	r3, #31
 8007cd6:	f200 8093 	bhi.w	8007e00 <HAL_TIMEx_ConfigBreakInput+0x170>
 8007cda:	a201      	add	r2, pc, #4	@ (adr r2, 8007ce0 <HAL_TIMEx_ConfigBreakInput+0x50>)
 8007cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce0:	08007d67 	.word	0x08007d67
 8007ce4:	08007d7b 	.word	0x08007d7b
 8007ce8:	08007e01 	.word	0x08007e01
 8007cec:	08007d8f 	.word	0x08007d8f
 8007cf0:	08007e01 	.word	0x08007e01
 8007cf4:	08007e01 	.word	0x08007e01
 8007cf8:	08007e01 	.word	0x08007e01
 8007cfc:	08007da3 	.word	0x08007da3
 8007d00:	08007e01 	.word	0x08007e01
 8007d04:	08007e01 	.word	0x08007e01
 8007d08:	08007e01 	.word	0x08007e01
 8007d0c:	08007e01 	.word	0x08007e01
 8007d10:	08007e01 	.word	0x08007e01
 8007d14:	08007e01 	.word	0x08007e01
 8007d18:	08007e01 	.word	0x08007e01
 8007d1c:	08007db7 	.word	0x08007db7
 8007d20:	08007e01 	.word	0x08007e01
 8007d24:	08007e01 	.word	0x08007e01
 8007d28:	08007e01 	.word	0x08007e01
 8007d2c:	08007e01 	.word	0x08007e01
 8007d30:	08007e01 	.word	0x08007e01
 8007d34:	08007e01 	.word	0x08007e01
 8007d38:	08007e01 	.word	0x08007e01
 8007d3c:	08007e01 	.word	0x08007e01
 8007d40:	08007e01 	.word	0x08007e01
 8007d44:	08007e01 	.word	0x08007e01
 8007d48:	08007e01 	.word	0x08007e01
 8007d4c:	08007e01 	.word	0x08007e01
 8007d50:	08007e01 	.word	0x08007e01
 8007d54:	08007e01 	.word	0x08007e01
 8007d58:	08007e01 	.word	0x08007e01
 8007d5c:	08007dcb 	.word	0x08007dcb
 8007d60:	2b40      	cmp	r3, #64	@ 0x40
 8007d62:	d03b      	beq.n	8007ddc <HAL_TIMEx_ConfigBreakInput+0x14c>
 8007d64:	e04c      	b.n	8007e00 <HAL_TIMEx_ConfigBreakInput+0x170>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 8007d66:	2301      	movs	r3, #1
 8007d68:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 8007d6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007d72:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 8007d74:	2309      	movs	r3, #9
 8007d76:	617b      	str	r3, [r7, #20]
      break;
 8007d78:	e04b      	b.n	8007e12 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 8007d7a:	2302      	movs	r3, #2
 8007d7c:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 8007d82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d86:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 8007d88:	230a      	movs	r3, #10
 8007d8a:	617b      	str	r3, [r7, #20]
      break;
 8007d8c:	e041      	b.n	8007e12 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 8007d8e:	2304      	movs	r3, #4
 8007d90:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 8007d92:	2302      	movs	r3, #2
 8007d94:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 8007d96:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007d9a:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 8007d9c:	230b      	movs	r3, #11
 8007d9e:	617b      	str	r3, [r7, #20]
      break;
 8007da0:	e037      	b.n	8007e12 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP3:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP3E;
 8007da2:	2308      	movs	r3, #8
 8007da4:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 8007da6:	2303      	movs	r3, #3
 8007da8:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 8007daa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007dae:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 8007db0:	230c      	movs	r3, #12
 8007db2:	617b      	str	r3, [r7, #20]
      break;
 8007db4:	e02d      	b.n	8007e12 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP4:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP4E;
 8007db6:	2310      	movs	r3, #16
 8007db8:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 8007dba:	2304      	movs	r3, #4
 8007dbc:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 8007dbe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007dc2:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 8007dc4:	230d      	movs	r3, #13
 8007dc6:	617b      	str	r3, [r7, #20]
      break;
 8007dc8:	e023      	b.n	8007e12 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#if defined (COMP5)
    case TIM_BREAKINPUTSOURCE_COMP5:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP5E;
 8007dca:	2320      	movs	r3, #32
 8007dcc:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP5E_Pos;
 8007dce:	2305      	movs	r3, #5
 8007dd0:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	617b      	str	r3, [r7, #20]
      break;
 8007dda:	e01a      	b.n	8007e12 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP5 */
#if defined (COMP6)
    case TIM_BREAKINPUTSOURCE_COMP6:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP6E;
 8007ddc:	2340      	movs	r3, #64	@ 0x40
 8007dde:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP6E_Pos;
 8007de0:	2306      	movs	r3, #6
 8007de2:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 8007de8:	2300      	movs	r3, #0
 8007dea:	617b      	str	r3, [r7, #20]
      break;
 8007dec:	e011      	b.n	8007e12 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP7 */
#if defined (COMP7)
    case TIM_BREAKINPUTSOURCE_COMP7:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP7E;
 8007dee:	2380      	movs	r3, #128	@ 0x80
 8007df0:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP7E_Pos;
 8007df2:	2307      	movs	r3, #7
 8007df4:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 8007df6:	2300      	movs	r3, #0
 8007df8:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	617b      	str	r3, [r7, #20]
      break;
 8007dfe:	e008      	b.n	8007e12 <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP7 */

    default:
    {
      bkin_enable_mask = 0U;
 8007e00:	2300      	movs	r3, #0
 8007e02:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 8007e04:	2300      	movs	r3, #0
 8007e06:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	617b      	str	r3, [r7, #20]
      break;
 8007e10:	bf00      	nop
    }
  }

  switch (BreakInput)
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d003      	beq.n	8007e20 <HAL_TIMEx_ConfigBreakInput+0x190>
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	2b02      	cmp	r3, #2
 8007e1c:	d025      	beq.n	8007e6a <HAL_TIMEx_ConfigBreakInput+0x1da>
 8007e1e:	e049      	b.n	8007eb4 <HAL_TIMEx_ConfigBreakInput+0x224>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e26:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8007e28:	6a3b      	ldr	r3, [r7, #32]
 8007e2a:	43db      	mvns	r3, r3
 8007e2c:	693a      	ldr	r2, [r7, #16]
 8007e2e:	4013      	ands	r3, r2
 8007e30:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	685a      	ldr	r2, [r3, #4]
 8007e36:	69bb      	ldr	r3, [r7, #24]
 8007e38:	409a      	lsls	r2, r3
 8007e3a:	6a3b      	ldr	r3, [r7, #32]
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	693a      	ldr	r2, [r7, #16]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8007e44:	69fb      	ldr	r3, [r7, #28]
 8007e46:	43db      	mvns	r3, r3
 8007e48:	693a      	ldr	r2, [r7, #16]
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	689a      	ldr	r2, [r3, #8]
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	409a      	lsls	r2, r3
 8007e56:	69fb      	ldr	r3, [r7, #28]
 8007e58:	4013      	ands	r3, r2
 8007e5a:	693a      	ldr	r2, [r7, #16]
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	693a      	ldr	r2, [r7, #16]
 8007e66:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8007e68:	e028      	b.n	8007ebc <HAL_TIMEx_ConfigBreakInput+0x22c>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e70:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8007e72:	6a3b      	ldr	r3, [r7, #32]
 8007e74:	43db      	mvns	r3, r3
 8007e76:	693a      	ldr	r2, [r7, #16]
 8007e78:	4013      	ands	r3, r2
 8007e7a:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685a      	ldr	r2, [r3, #4]
 8007e80:	69bb      	ldr	r3, [r7, #24]
 8007e82:	409a      	lsls	r2, r3
 8007e84:	6a3b      	ldr	r3, [r7, #32]
 8007e86:	4013      	ands	r3, r2
 8007e88:	693a      	ldr	r2, [r7, #16]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	43db      	mvns	r3, r3
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	4013      	ands	r3, r2
 8007e96:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	689a      	ldr	r2, [r3, #8]
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	409a      	lsls	r2, r3
 8007ea0:	69fb      	ldr	r3, [r7, #28]
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	693a      	ldr	r2, [r7, #16]
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8007eb2:	e003      	b.n	8007ebc <HAL_TIMEx_ConfigBreakInput+0x22c>
    }
    default:
      status = HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8007eba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	372c      	adds	r7, #44	@ 0x2c
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr

08007ed4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b083      	sub	sp, #12
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007edc:	bf00      	nop
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8007ef0:	bf00      	nop
 8007ef2:	370c      	adds	r7, #12
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f04:	bf00      	nop
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007f18:	bf00      	nop
 8007f1a:	370c      	adds	r7, #12
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007f2c:	bf00      	nop
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007f40:	bf00      	nop
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007f54:	bf00      	nop
 8007f56:	370c      	adds	r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007f68:	bf00      	nop
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b082      	sub	sp, #8
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d101      	bne.n	8007f86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	e050      	b.n	8008028 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d114      	bne.n	8007fba <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 fdc5 	bl	8008b28 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d103      	bne.n	8007fb0 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	4a21      	ldr	r2, [pc, #132]	@ (8008030 <HAL_UART_Init+0xbc>)
 8007fac:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2224      	movs	r2, #36	@ 0x24
 8007fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f022 0201 	bic.w	r2, r2, #1
 8007fd0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d002      	beq.n	8007fe0 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f001 f8f2 	bl	80091c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f000 fdf3 	bl	8008bcc <UART_SetConfig>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d101      	bne.n	8007ff0 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	e01b      	b.n	8008028 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	685a      	ldr	r2, [r3, #4]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007ffe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	689a      	ldr	r2, [r3, #8]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800800e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f042 0201 	orr.w	r2, r2, #1
 800801e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f001 f971 	bl	8009308 <UART_CheckIdleState>
 8008026:	4603      	mov	r3, r0
}
 8008028:	4618      	mov	r0, r3
 800802a:	3708      	adds	r7, #8
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}
 8008030:	0800309d 	.word	0x0800309d

08008034 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8008034:	b480      	push	{r7}
 8008036:	b087      	sub	sp, #28
 8008038:	af00      	add	r7, sp, #0
 800803a:	60f8      	str	r0, [r7, #12]
 800803c:	460b      	mov	r3, r1
 800803e:	607a      	str	r2, [r7, #4]
 8008040:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008042:	2300      	movs	r3, #0
 8008044:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d109      	bne.n	8008060 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008052:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800805c:	2301      	movs	r3, #1
 800805e:	e09c      	b.n	800819a <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008066:	2b20      	cmp	r3, #32
 8008068:	d16c      	bne.n	8008144 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800806a:	7afb      	ldrb	r3, [r7, #11]
 800806c:	2b0c      	cmp	r3, #12
 800806e:	d85e      	bhi.n	800812e <HAL_UART_RegisterCallback+0xfa>
 8008070:	a201      	add	r2, pc, #4	@ (adr r2, 8008078 <HAL_UART_RegisterCallback+0x44>)
 8008072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008076:	bf00      	nop
 8008078:	080080ad 	.word	0x080080ad
 800807c:	080080b7 	.word	0x080080b7
 8008080:	080080c1 	.word	0x080080c1
 8008084:	080080cb 	.word	0x080080cb
 8008088:	080080d5 	.word	0x080080d5
 800808c:	080080df 	.word	0x080080df
 8008090:	080080e9 	.word	0x080080e9
 8008094:	080080f3 	.word	0x080080f3
 8008098:	080080fd 	.word	0x080080fd
 800809c:	08008107 	.word	0x08008107
 80080a0:	08008111 	.word	0x08008111
 80080a4:	0800811b 	.word	0x0800811b
 80080a8:	08008125 	.word	0x08008125
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80080b4:	e070      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80080be:	e06b      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80080c8:	e066      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	687a      	ldr	r2, [r7, #4]
 80080ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80080d2:	e061      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80080dc:	e05c      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80080e6:	e057      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	687a      	ldr	r2, [r7, #4]
 80080ec:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80080f0:	e052      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80080fa:	e04d      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8008104:	e048      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800810e:	e043      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	687a      	ldr	r2, [r7, #4]
 8008114:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008118:	e03e      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8008122:	e039      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	687a      	ldr	r2, [r7, #4]
 8008128:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800812c:	e034      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008134:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800813e:	2301      	movs	r3, #1
 8008140:	75fb      	strb	r3, [r7, #23]
        break;
 8008142:	e029      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800814a:	2b00      	cmp	r3, #0
 800814c:	d11a      	bne.n	8008184 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800814e:	7afb      	ldrb	r3, [r7, #11]
 8008150:	2b0b      	cmp	r3, #11
 8008152:	d002      	beq.n	800815a <HAL_UART_RegisterCallback+0x126>
 8008154:	2b0c      	cmp	r3, #12
 8008156:	d005      	beq.n	8008164 <HAL_UART_RegisterCallback+0x130>
 8008158:	e009      	b.n	800816e <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8008162:	e019      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800816c:	e014      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008174:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800817e:	2301      	movs	r3, #1
 8008180:	75fb      	strb	r3, [r7, #23]
        break;
 8008182:	e009      	b.n	8008198 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800818a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8008194:	2301      	movs	r3, #1
 8008196:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008198:	7dfb      	ldrb	r3, [r7, #23]
}
 800819a:	4618      	mov	r0, r3
 800819c:	371c      	adds	r7, #28
 800819e:	46bd      	mov	sp, r7
 80081a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a4:	4770      	bx	lr
 80081a6:	bf00      	nop

080081a8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b08a      	sub	sp, #40	@ 0x28
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	60b9      	str	r1, [r7, #8]
 80081b2:	4613      	mov	r3, r2
 80081b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081bc:	2b20      	cmp	r3, #32
 80081be:	d167      	bne.n	8008290 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d002      	beq.n	80081cc <HAL_UART_Transmit_DMA+0x24>
 80081c6:	88fb      	ldrh	r3, [r7, #6]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d101      	bne.n	80081d0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	e060      	b.n	8008292 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	88fa      	ldrh	r2, [r7, #6]
 80081da:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	88fa      	ldrh	r2, [r7, #6]
 80081e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2221      	movs	r2, #33	@ 0x21
 80081f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d028      	beq.n	8008250 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008202:	4a26      	ldr	r2, [pc, #152]	@ (800829c <HAL_UART_Transmit_DMA+0xf4>)
 8008204:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800820a:	4a25      	ldr	r2, [pc, #148]	@ (80082a0 <HAL_UART_Transmit_DMA+0xf8>)
 800820c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008212:	4a24      	ldr	r2, [pc, #144]	@ (80082a4 <HAL_UART_Transmit_DMA+0xfc>)
 8008214:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800821a:	2200      	movs	r2, #0
 800821c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008226:	4619      	mov	r1, r3
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	3328      	adds	r3, #40	@ 0x28
 800822e:	461a      	mov	r2, r3
 8008230:	88fb      	ldrh	r3, [r7, #6]
 8008232:	f7fb fc5f 	bl	8003af4 <HAL_DMA_Start_IT>
 8008236:	4603      	mov	r3, r0
 8008238:	2b00      	cmp	r3, #0
 800823a:	d009      	beq.n	8008250 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2210      	movs	r2, #16
 8008240:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2220      	movs	r2, #32
 8008248:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800824c:	2301      	movs	r3, #1
 800824e:	e020      	b.n	8008292 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2240      	movs	r2, #64	@ 0x40
 8008256:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	3308      	adds	r3, #8
 800825e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	e853 3f00 	ldrex	r3, [r3]
 8008266:	613b      	str	r3, [r7, #16]
   return(result);
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800826e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	3308      	adds	r3, #8
 8008276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008278:	623a      	str	r2, [r7, #32]
 800827a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827c:	69f9      	ldr	r1, [r7, #28]
 800827e:	6a3a      	ldr	r2, [r7, #32]
 8008280:	e841 2300 	strex	r3, r2, [r1]
 8008284:	61bb      	str	r3, [r7, #24]
   return(result);
 8008286:	69bb      	ldr	r3, [r7, #24]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1e5      	bne.n	8008258 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800828c:	2300      	movs	r3, #0
 800828e:	e000      	b.n	8008292 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008290:	2302      	movs	r3, #2
  }
}
 8008292:	4618      	mov	r0, r3
 8008294:	3728      	adds	r7, #40	@ 0x28
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}
 800829a:	bf00      	nop
 800829c:	080097d3 	.word	0x080097d3
 80082a0:	08009871 	.word	0x08009871
 80082a4:	08009a0b 	.word	0x08009a0b

080082a8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b08a      	sub	sp, #40	@ 0x28
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	4613      	mov	r3, r2
 80082b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082bc:	2b20      	cmp	r3, #32
 80082be:	d137      	bne.n	8008330 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d002      	beq.n	80082cc <HAL_UART_Receive_DMA+0x24>
 80082c6:	88fb      	ldrh	r3, [r7, #6]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d101      	bne.n	80082d0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	e030      	b.n	8008332 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2200      	movs	r2, #0
 80082d4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a18      	ldr	r2, [pc, #96]	@ (800833c <HAL_UART_Receive_DMA+0x94>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d01f      	beq.n	8008320 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d018      	beq.n	8008320 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	e853 3f00 	ldrex	r3, [r3]
 80082fa:	613b      	str	r3, [r7, #16]
   return(result);
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008302:	627b      	str	r3, [r7, #36]	@ 0x24
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	461a      	mov	r2, r3
 800830a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800830c:	623b      	str	r3, [r7, #32]
 800830e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008310:	69f9      	ldr	r1, [r7, #28]
 8008312:	6a3a      	ldr	r2, [r7, #32]
 8008314:	e841 2300 	strex	r3, r2, [r1]
 8008318:	61bb      	str	r3, [r7, #24]
   return(result);
 800831a:	69bb      	ldr	r3, [r7, #24]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d1e6      	bne.n	80082ee <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008320:	88fb      	ldrh	r3, [r7, #6]
 8008322:	461a      	mov	r2, r3
 8008324:	68b9      	ldr	r1, [r7, #8]
 8008326:	68f8      	ldr	r0, [r7, #12]
 8008328:	f001 f906 	bl	8009538 <UART_Start_Receive_DMA>
 800832c:	4603      	mov	r3, r0
 800832e:	e000      	b.n	8008332 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008330:	2302      	movs	r3, #2
  }
}
 8008332:	4618      	mov	r0, r3
 8008334:	3728      	adds	r7, #40	@ 0x28
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop
 800833c:	40008000 	.word	0x40008000

08008340 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b0ba      	sub	sp, #232	@ 0xe8
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	69db      	ldr	r3, [r3, #28]
 800834e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	689b      	ldr	r3, [r3, #8]
 8008362:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008366:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800836a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800836e:	4013      	ands	r3, r2
 8008370:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008374:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008378:	2b00      	cmp	r3, #0
 800837a:	d11b      	bne.n	80083b4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800837c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008380:	f003 0320 	and.w	r3, r3, #32
 8008384:	2b00      	cmp	r3, #0
 8008386:	d015      	beq.n	80083b4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800838c:	f003 0320 	and.w	r3, r3, #32
 8008390:	2b00      	cmp	r3, #0
 8008392:	d105      	bne.n	80083a0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008394:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008398:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800839c:	2b00      	cmp	r3, #0
 800839e:	d009      	beq.n	80083b4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	f000 82f3 	beq.w	8008990 <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	4798      	blx	r3
      }
      return;
 80083b2:	e2ed      	b.n	8008990 <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80083b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f000 8129 	beq.w	8008610 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80083be:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80083c2:	4b90      	ldr	r3, [pc, #576]	@ (8008604 <HAL_UART_IRQHandler+0x2c4>)
 80083c4:	4013      	ands	r3, r2
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d106      	bne.n	80083d8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80083ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80083ce:	4b8e      	ldr	r3, [pc, #568]	@ (8008608 <HAL_UART_IRQHandler+0x2c8>)
 80083d0:	4013      	ands	r3, r2
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f000 811c 	beq.w	8008610 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80083d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083dc:	f003 0301 	and.w	r3, r3, #1
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d011      	beq.n	8008408 <HAL_UART_IRQHandler+0xc8>
 80083e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d00b      	beq.n	8008408 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	2201      	movs	r2, #1
 80083f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083fe:	f043 0201 	orr.w	r2, r3, #1
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800840c:	f003 0302 	and.w	r3, r3, #2
 8008410:	2b00      	cmp	r3, #0
 8008412:	d011      	beq.n	8008438 <HAL_UART_IRQHandler+0xf8>
 8008414:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008418:	f003 0301 	and.w	r3, r3, #1
 800841c:	2b00      	cmp	r3, #0
 800841e:	d00b      	beq.n	8008438 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2202      	movs	r2, #2
 8008426:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800842e:	f043 0204 	orr.w	r2, r3, #4
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800843c:	f003 0304 	and.w	r3, r3, #4
 8008440:	2b00      	cmp	r3, #0
 8008442:	d011      	beq.n	8008468 <HAL_UART_IRQHandler+0x128>
 8008444:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008448:	f003 0301 	and.w	r3, r3, #1
 800844c:	2b00      	cmp	r3, #0
 800844e:	d00b      	beq.n	8008468 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2204      	movs	r2, #4
 8008456:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800845e:	f043 0202 	orr.w	r2, r3, #2
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800846c:	f003 0308 	and.w	r3, r3, #8
 8008470:	2b00      	cmp	r3, #0
 8008472:	d017      	beq.n	80084a4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008478:	f003 0320 	and.w	r3, r3, #32
 800847c:	2b00      	cmp	r3, #0
 800847e:	d105      	bne.n	800848c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008480:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008484:	4b5f      	ldr	r3, [pc, #380]	@ (8008604 <HAL_UART_IRQHandler+0x2c4>)
 8008486:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008488:	2b00      	cmp	r3, #0
 800848a:	d00b      	beq.n	80084a4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2208      	movs	r2, #8
 8008492:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800849a:	f043 0208 	orr.w	r2, r3, #8
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80084a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d012      	beq.n	80084d6 <HAL_UART_IRQHandler+0x196>
 80084b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d00c      	beq.n	80084d6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80084c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084cc:	f043 0220 	orr.w	r2, r3, #32
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f000 8259 	beq.w	8008994 <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80084e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084e6:	f003 0320 	and.w	r3, r3, #32
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d013      	beq.n	8008516 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80084ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084f2:	f003 0320 	and.w	r3, r3, #32
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d105      	bne.n	8008506 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80084fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008502:	2b00      	cmp	r3, #0
 8008504:	d007      	beq.n	8008516 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800850a:	2b00      	cmp	r3, #0
 800850c:	d003      	beq.n	8008516 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800851c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800852a:	2b40      	cmp	r3, #64	@ 0x40
 800852c:	d005      	beq.n	800853a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800852e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008532:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008536:	2b00      	cmp	r3, #0
 8008538:	d058      	beq.n	80085ec <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f001 f8e3 	bl	8009706 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	689b      	ldr	r3, [r3, #8]
 8008546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800854a:	2b40      	cmp	r3, #64	@ 0x40
 800854c:	d148      	bne.n	80085e0 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	3308      	adds	r3, #8
 8008554:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008558:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800855c:	e853 3f00 	ldrex	r3, [r3]
 8008560:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008564:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008568:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800856c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	3308      	adds	r3, #8
 8008576:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800857a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800857e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008582:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008586:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800858a:	e841 2300 	strex	r3, r2, [r1]
 800858e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008592:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d1d9      	bne.n	800854e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d017      	beq.n	80085d4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085aa:	4a18      	ldr	r2, [pc, #96]	@ (800860c <HAL_UART_IRQHandler+0x2cc>)
 80085ac:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085b4:	4618      	mov	r0, r3
 80085b6:	f7fb fb71 	bl	8003c9c <HAL_DMA_Abort_IT>
 80085ba:	4603      	mov	r3, r0
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d01f      	beq.n	8008600 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085c8:	687a      	ldr	r2, [r7, #4]
 80085ca:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80085ce:	4610      	mov	r0, r2
 80085d0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085d2:	e015      	b.n	8008600 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085de:	e00f      	b.n	8008600 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085ea:	e009      	b.n	8008600 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80085fe:	e1c9      	b.n	8008994 <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008600:	bf00      	nop
    return;
 8008602:	e1c7      	b.n	8008994 <HAL_UART_IRQHandler+0x654>
 8008604:	10000001 	.word	0x10000001
 8008608:	04000120 	.word	0x04000120
 800860c:	08009a8f 	.word	0x08009a8f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008614:	2b01      	cmp	r3, #1
 8008616:	f040 8157 	bne.w	80088c8 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800861a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800861e:	f003 0310 	and.w	r3, r3, #16
 8008622:	2b00      	cmp	r3, #0
 8008624:	f000 8150 	beq.w	80088c8 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800862c:	f003 0310 	and.w	r3, r3, #16
 8008630:	2b00      	cmp	r3, #0
 8008632:	f000 8149 	beq.w	80088c8 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	2210      	movs	r2, #16
 800863c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008648:	2b40      	cmp	r3, #64	@ 0x40
 800864a:	f040 80bd 	bne.w	80087c8 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800865c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008660:	2b00      	cmp	r3, #0
 8008662:	f000 8199 	beq.w	8008998 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800866c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008670:	429a      	cmp	r2, r3
 8008672:	f080 8191 	bcs.w	8008998 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800867c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f003 0320 	and.w	r3, r3, #32
 800868e:	2b00      	cmp	r3, #0
 8008690:	f040 8087 	bne.w	80087a2 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80086a0:	e853 3f00 	ldrex	r3, [r3]
 80086a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80086a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80086ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	461a      	mov	r2, r3
 80086ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80086c2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80086ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80086ce:	e841 2300 	strex	r3, r2, [r1]
 80086d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80086d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d1da      	bne.n	8008694 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	3308      	adds	r3, #8
 80086e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80086e8:	e853 3f00 	ldrex	r3, [r3]
 80086ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80086ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086f0:	f023 0301 	bic.w	r3, r3, #1
 80086f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	3308      	adds	r3, #8
 80086fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008702:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008706:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008708:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800870a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800870e:	e841 2300 	strex	r3, r2, [r1]
 8008712:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008714:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008716:	2b00      	cmp	r3, #0
 8008718:	d1e1      	bne.n	80086de <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	3308      	adds	r3, #8
 8008720:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008722:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008724:	e853 3f00 	ldrex	r3, [r3]
 8008728:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800872a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800872c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008730:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	3308      	adds	r3, #8
 800873a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800873e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008740:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008742:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008744:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008746:	e841 2300 	strex	r3, r2, [r1]
 800874a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800874c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800874e:	2b00      	cmp	r3, #0
 8008750:	d1e3      	bne.n	800871a <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2220      	movs	r2, #32
 8008756:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008768:	e853 3f00 	ldrex	r3, [r3]
 800876c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800876e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008770:	f023 0310 	bic.w	r3, r3, #16
 8008774:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	461a      	mov	r2, r3
 800877e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008782:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008784:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008786:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008788:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800878a:	e841 2300 	strex	r3, r2, [r1]
 800878e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008790:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008792:	2b00      	cmp	r3, #0
 8008794:	d1e4      	bne.n	8008760 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800879c:	4618      	mov	r0, r3
 800879e:	f7fb fa24 	bl	8003bea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2202      	movs	r2, #2
 80087a6:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 80087ba:	b292      	uxth	r2, r2
 80087bc:	1a8a      	subs	r2, r1, r2
 80087be:	b292      	uxth	r2, r2
 80087c0:	4611      	mov	r1, r2
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087c6:	e0e7      	b.n	8008998 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087d4:	b29b      	uxth	r3, r3
 80087d6:	1ad3      	subs	r3, r2, r3
 80087d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	f000 80d9 	beq.w	800899c <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 80087ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f000 80d4 	beq.w	800899c <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087fc:	e853 3f00 	ldrex	r3, [r3]
 8008800:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008804:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008808:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	461a      	mov	r2, r3
 8008812:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008816:	647b      	str	r3, [r7, #68]	@ 0x44
 8008818:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800881c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800881e:	e841 2300 	strex	r3, r2, [r1]
 8008822:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008826:	2b00      	cmp	r3, #0
 8008828:	d1e4      	bne.n	80087f4 <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	3308      	adds	r3, #8
 8008830:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008834:	e853 3f00 	ldrex	r3, [r3]
 8008838:	623b      	str	r3, [r7, #32]
   return(result);
 800883a:	6a3b      	ldr	r3, [r7, #32]
 800883c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008840:	f023 0301 	bic.w	r3, r3, #1
 8008844:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	3308      	adds	r3, #8
 800884e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008852:	633a      	str	r2, [r7, #48]	@ 0x30
 8008854:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008856:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008858:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800885a:	e841 2300 	strex	r3, r2, [r1]
 800885e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008862:	2b00      	cmp	r3, #0
 8008864:	d1e1      	bne.n	800882a <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2220      	movs	r2, #32
 800886a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2200      	movs	r2, #0
 8008878:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	e853 3f00 	ldrex	r3, [r3]
 8008886:	60fb      	str	r3, [r7, #12]
   return(result);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f023 0310 	bic.w	r3, r3, #16
 800888e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	461a      	mov	r2, r3
 8008898:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800889c:	61fb      	str	r3, [r7, #28]
 800889e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a0:	69b9      	ldr	r1, [r7, #24]
 80088a2:	69fa      	ldr	r2, [r7, #28]
 80088a4:	e841 2300 	strex	r3, r2, [r1]
 80088a8:	617b      	str	r3, [r7, #20]
   return(result);
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d1e4      	bne.n	800887a <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2202      	movs	r2, #2
 80088b4:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80088bc:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 80088c0:	4611      	mov	r1, r2
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80088c6:	e069      	b.n	800899c <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80088c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d010      	beq.n	80088f6 <HAL_UART_IRQHandler+0x5b6>
 80088d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d00a      	beq.n	80088f6 <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80088e8:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80088f4:	e055      	b.n	80089a2 <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80088f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d014      	beq.n	800892c <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008902:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800890a:	2b00      	cmp	r3, #0
 800890c:	d105      	bne.n	800891a <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800890e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008912:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008916:	2b00      	cmp	r3, #0
 8008918:	d008      	beq.n	800892c <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800891e:	2b00      	cmp	r3, #0
 8008920:	d03e      	beq.n	80089a0 <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	4798      	blx	r3
    }
    return;
 800892a:	e039      	b.n	80089a0 <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800892c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008934:	2b00      	cmp	r3, #0
 8008936:	d009      	beq.n	800894c <HAL_UART_IRQHandler+0x60c>
 8008938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800893c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008940:	2b00      	cmp	r3, #0
 8008942:	d003      	beq.n	800894c <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f001 f8ba 	bl	8009abe <UART_EndTransmit_IT>
    return;
 800894a:	e02a      	b.n	80089a2 <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800894c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008950:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008954:	2b00      	cmp	r3, #0
 8008956:	d00b      	beq.n	8008970 <HAL_UART_IRQHandler+0x630>
 8008958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800895c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008960:	2b00      	cmp	r3, #0
 8008962:	d005      	beq.n	8008970 <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800896e:	e018      	b.n	80089a2 <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008974:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008978:	2b00      	cmp	r3, #0
 800897a:	d012      	beq.n	80089a2 <HAL_UART_IRQHandler+0x662>
 800897c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008980:	2b00      	cmp	r3, #0
 8008982:	da0e      	bge.n	80089a2 <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800898e:	e008      	b.n	80089a2 <HAL_UART_IRQHandler+0x662>
      return;
 8008990:	bf00      	nop
 8008992:	e006      	b.n	80089a2 <HAL_UART_IRQHandler+0x662>
    return;
 8008994:	bf00      	nop
 8008996:	e004      	b.n	80089a2 <HAL_UART_IRQHandler+0x662>
      return;
 8008998:	bf00      	nop
 800899a:	e002      	b.n	80089a2 <HAL_UART_IRQHandler+0x662>
      return;
 800899c:	bf00      	nop
 800899e:	e000      	b.n	80089a2 <HAL_UART_IRQHandler+0x662>
    return;
 80089a0:	bf00      	nop
  }
}
 80089a2:	37e8      	adds	r7, #232	@ 0xe8
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80089b0:	bf00      	nop
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80089bc:	b480      	push	{r7}
 80089be:	b083      	sub	sp, #12
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80089c4:	bf00      	nop
 80089c6:	370c      	adds	r7, #12
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr

080089d0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80089d8:	bf00      	nop
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80089ec:	bf00      	nop
 80089ee:	370c      	adds	r7, #12
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr

080089f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b083      	sub	sp, #12
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008a00:	bf00      	nop
 8008a02:	370c      	adds	r7, #12
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr

08008a0c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b083      	sub	sp, #12
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008a14:	bf00      	nop
 8008a16:	370c      	adds	r7, #12
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b083      	sub	sp, #12
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008a28:	bf00      	nop
 8008a2a:	370c      	adds	r7, #12
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008a3c:	bf00      	nop
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	460b      	mov	r3, r1
 8008a52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a54:	bf00      	nop
 8008a56:	370c      	adds	r7, #12
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b083      	sub	sp, #12
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a09      	ldr	r2, [pc, #36]	@ (8008a94 <HAL_UART_ReceiverTimeout_Config+0x34>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d009      	beq.n	8008a88 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	695b      	ldr	r3, [r3, #20]
 8008a7a:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	683a      	ldr	r2, [r7, #0]
 8008a84:	430a      	orrs	r2, r1
 8008a86:	615a      	str	r2, [r3, #20]
  }
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr
 8008a94:	40008000 	.word	0x40008000

08008a98 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b083      	sub	sp, #12
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a18      	ldr	r2, [pc, #96]	@ (8008b08 <HAL_UART_EnableReceiverTimeout+0x70>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d027      	beq.n	8008afa <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ab0:	2b20      	cmp	r3, #32
 8008ab2:	d120      	bne.n	8008af6 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d101      	bne.n	8008ac2 <HAL_UART_EnableReceiverTimeout+0x2a>
 8008abe:	2302      	movs	r3, #2
 8008ac0:	e01c      	b.n	8008afc <HAL_UART_EnableReceiverTimeout+0x64>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2224      	movs	r2, #36	@ 0x24
 8008ace:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	685a      	ldr	r2, [r3, #4]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8008ae0:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2220      	movs	r2, #32
 8008ae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 8008af2:	2300      	movs	r3, #0
 8008af4:	e002      	b.n	8008afc <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 8008af6:	2302      	movs	r3, #2
 8008af8:	e000      	b.n	8008afc <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 8008afa:	2301      	movs	r3, #1
  }
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	370c      	adds	r7, #12
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr
 8008b08:	40008000 	.word	0x40008000

08008b0c <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b083      	sub	sp, #12
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	370c      	adds	r7, #12
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr
	...

08008b28 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	4a1a      	ldr	r2, [pc, #104]	@ (8008b9c <UART_InitCallbacksToDefault+0x74>)
 8008b34:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	4a19      	ldr	r2, [pc, #100]	@ (8008ba0 <UART_InitCallbacksToDefault+0x78>)
 8008b3c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	4a18      	ldr	r2, [pc, #96]	@ (8008ba4 <UART_InitCallbacksToDefault+0x7c>)
 8008b44:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	4a17      	ldr	r2, [pc, #92]	@ (8008ba8 <UART_InitCallbacksToDefault+0x80>)
 8008b4c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	4a16      	ldr	r2, [pc, #88]	@ (8008bac <UART_InitCallbacksToDefault+0x84>)
 8008b54:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	4a15      	ldr	r2, [pc, #84]	@ (8008bb0 <UART_InitCallbacksToDefault+0x88>)
 8008b5c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	4a14      	ldr	r2, [pc, #80]	@ (8008bb4 <UART_InitCallbacksToDefault+0x8c>)
 8008b64:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a13      	ldr	r2, [pc, #76]	@ (8008bb8 <UART_InitCallbacksToDefault+0x90>)
 8008b6c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	4a12      	ldr	r2, [pc, #72]	@ (8008bbc <UART_InitCallbacksToDefault+0x94>)
 8008b74:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	4a11      	ldr	r2, [pc, #68]	@ (8008bc0 <UART_InitCallbacksToDefault+0x98>)
 8008b7c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	4a10      	ldr	r2, [pc, #64]	@ (8008bc4 <UART_InitCallbacksToDefault+0x9c>)
 8008b84:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	4a0f      	ldr	r2, [pc, #60]	@ (8008bc8 <UART_InitCallbacksToDefault+0xa0>)
 8008b8c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8008b90:	bf00      	nop
 8008b92:	370c      	adds	r7, #12
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr
 8008b9c:	080089bd 	.word	0x080089bd
 8008ba0:	080089a9 	.word	0x080089a9
 8008ba4:	080089e5 	.word	0x080089e5
 8008ba8:	080089d1 	.word	0x080089d1
 8008bac:	080089f9 	.word	0x080089f9
 8008bb0:	08008a0d 	.word	0x08008a0d
 8008bb4:	08008a21 	.word	0x08008a21
 8008bb8:	08008a35 	.word	0x08008a35
 8008bbc:	08009b19 	.word	0x08009b19
 8008bc0:	08009b2d 	.word	0x08009b2d
 8008bc4:	08009b41 	.word	0x08009b41
 8008bc8:	08008a49 	.word	0x08008a49

08008bcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008bd0:	b08c      	sub	sp, #48	@ 0x30
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	689a      	ldr	r2, [r3, #8]
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	691b      	ldr	r3, [r3, #16]
 8008be4:	431a      	orrs	r2, r3
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	431a      	orrs	r2, r3
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	69db      	ldr	r3, [r3, #28]
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	4baa      	ldr	r3, [pc, #680]	@ (8008ea4 <UART_SetConfig+0x2d8>)
 8008bfc:	4013      	ands	r3, r2
 8008bfe:	697a      	ldr	r2, [r7, #20]
 8008c00:	6812      	ldr	r2, [r2, #0]
 8008c02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c04:	430b      	orrs	r3, r1
 8008c06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	68da      	ldr	r2, [r3, #12]
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	430a      	orrs	r2, r1
 8008c1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	699b      	ldr	r3, [r3, #24]
 8008c22:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a9f      	ldr	r2, [pc, #636]	@ (8008ea8 <UART_SetConfig+0x2dc>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d004      	beq.n	8008c38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	6a1b      	ldr	r3, [r3, #32]
 8008c32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c34:	4313      	orrs	r3, r2
 8008c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008c42:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008c46:	697a      	ldr	r2, [r7, #20]
 8008c48:	6812      	ldr	r2, [r2, #0]
 8008c4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c4c:	430b      	orrs	r3, r1
 8008c4e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c56:	f023 010f 	bic.w	r1, r3, #15
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	430a      	orrs	r2, r1
 8008c64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a90      	ldr	r2, [pc, #576]	@ (8008eac <UART_SetConfig+0x2e0>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d125      	bne.n	8008cbc <UART_SetConfig+0xf0>
 8008c70:	4b8f      	ldr	r3, [pc, #572]	@ (8008eb0 <UART_SetConfig+0x2e4>)
 8008c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c76:	f003 0303 	and.w	r3, r3, #3
 8008c7a:	2b03      	cmp	r3, #3
 8008c7c:	d81a      	bhi.n	8008cb4 <UART_SetConfig+0xe8>
 8008c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8008c84 <UART_SetConfig+0xb8>)
 8008c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c84:	08008c95 	.word	0x08008c95
 8008c88:	08008ca5 	.word	0x08008ca5
 8008c8c:	08008c9d 	.word	0x08008c9d
 8008c90:	08008cad 	.word	0x08008cad
 8008c94:	2301      	movs	r3, #1
 8008c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c9a:	e116      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008c9c:	2302      	movs	r3, #2
 8008c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ca2:	e112      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008ca4:	2304      	movs	r3, #4
 8008ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008caa:	e10e      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008cac:	2308      	movs	r3, #8
 8008cae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cb2:	e10a      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008cb4:	2310      	movs	r3, #16
 8008cb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cba:	e106      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a7c      	ldr	r2, [pc, #496]	@ (8008eb4 <UART_SetConfig+0x2e8>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d138      	bne.n	8008d38 <UART_SetConfig+0x16c>
 8008cc6:	4b7a      	ldr	r3, [pc, #488]	@ (8008eb0 <UART_SetConfig+0x2e4>)
 8008cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ccc:	f003 030c 	and.w	r3, r3, #12
 8008cd0:	2b0c      	cmp	r3, #12
 8008cd2:	d82d      	bhi.n	8008d30 <UART_SetConfig+0x164>
 8008cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8008cdc <UART_SetConfig+0x110>)
 8008cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cda:	bf00      	nop
 8008cdc:	08008d11 	.word	0x08008d11
 8008ce0:	08008d31 	.word	0x08008d31
 8008ce4:	08008d31 	.word	0x08008d31
 8008ce8:	08008d31 	.word	0x08008d31
 8008cec:	08008d21 	.word	0x08008d21
 8008cf0:	08008d31 	.word	0x08008d31
 8008cf4:	08008d31 	.word	0x08008d31
 8008cf8:	08008d31 	.word	0x08008d31
 8008cfc:	08008d19 	.word	0x08008d19
 8008d00:	08008d31 	.word	0x08008d31
 8008d04:	08008d31 	.word	0x08008d31
 8008d08:	08008d31 	.word	0x08008d31
 8008d0c:	08008d29 	.word	0x08008d29
 8008d10:	2300      	movs	r3, #0
 8008d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d16:	e0d8      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008d18:	2302      	movs	r3, #2
 8008d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d1e:	e0d4      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008d20:	2304      	movs	r3, #4
 8008d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d26:	e0d0      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008d28:	2308      	movs	r3, #8
 8008d2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d2e:	e0cc      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008d30:	2310      	movs	r3, #16
 8008d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d36:	e0c8      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4a5e      	ldr	r2, [pc, #376]	@ (8008eb8 <UART_SetConfig+0x2ec>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d125      	bne.n	8008d8e <UART_SetConfig+0x1c2>
 8008d42:	4b5b      	ldr	r3, [pc, #364]	@ (8008eb0 <UART_SetConfig+0x2e4>)
 8008d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d48:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008d4c:	2b30      	cmp	r3, #48	@ 0x30
 8008d4e:	d016      	beq.n	8008d7e <UART_SetConfig+0x1b2>
 8008d50:	2b30      	cmp	r3, #48	@ 0x30
 8008d52:	d818      	bhi.n	8008d86 <UART_SetConfig+0x1ba>
 8008d54:	2b20      	cmp	r3, #32
 8008d56:	d00a      	beq.n	8008d6e <UART_SetConfig+0x1a2>
 8008d58:	2b20      	cmp	r3, #32
 8008d5a:	d814      	bhi.n	8008d86 <UART_SetConfig+0x1ba>
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d002      	beq.n	8008d66 <UART_SetConfig+0x19a>
 8008d60:	2b10      	cmp	r3, #16
 8008d62:	d008      	beq.n	8008d76 <UART_SetConfig+0x1aa>
 8008d64:	e00f      	b.n	8008d86 <UART_SetConfig+0x1ba>
 8008d66:	2300      	movs	r3, #0
 8008d68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d6c:	e0ad      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008d6e:	2302      	movs	r3, #2
 8008d70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d74:	e0a9      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008d76:	2304      	movs	r3, #4
 8008d78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d7c:	e0a5      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008d7e:	2308      	movs	r3, #8
 8008d80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d84:	e0a1      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008d86:	2310      	movs	r3, #16
 8008d88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d8c:	e09d      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4a4a      	ldr	r2, [pc, #296]	@ (8008ebc <UART_SetConfig+0x2f0>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d125      	bne.n	8008de4 <UART_SetConfig+0x218>
 8008d98:	4b45      	ldr	r3, [pc, #276]	@ (8008eb0 <UART_SetConfig+0x2e4>)
 8008d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d9e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008da2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008da4:	d016      	beq.n	8008dd4 <UART_SetConfig+0x208>
 8008da6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008da8:	d818      	bhi.n	8008ddc <UART_SetConfig+0x210>
 8008daa:	2b80      	cmp	r3, #128	@ 0x80
 8008dac:	d00a      	beq.n	8008dc4 <UART_SetConfig+0x1f8>
 8008dae:	2b80      	cmp	r3, #128	@ 0x80
 8008db0:	d814      	bhi.n	8008ddc <UART_SetConfig+0x210>
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d002      	beq.n	8008dbc <UART_SetConfig+0x1f0>
 8008db6:	2b40      	cmp	r3, #64	@ 0x40
 8008db8:	d008      	beq.n	8008dcc <UART_SetConfig+0x200>
 8008dba:	e00f      	b.n	8008ddc <UART_SetConfig+0x210>
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dc2:	e082      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008dc4:	2302      	movs	r3, #2
 8008dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dca:	e07e      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008dcc:	2304      	movs	r3, #4
 8008dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dd2:	e07a      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008dd4:	2308      	movs	r3, #8
 8008dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dda:	e076      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008ddc:	2310      	movs	r3, #16
 8008dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008de2:	e072      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a35      	ldr	r2, [pc, #212]	@ (8008ec0 <UART_SetConfig+0x2f4>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d12a      	bne.n	8008e44 <UART_SetConfig+0x278>
 8008dee:	4b30      	ldr	r3, [pc, #192]	@ (8008eb0 <UART_SetConfig+0x2e4>)
 8008df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008df4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008df8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008dfc:	d01a      	beq.n	8008e34 <UART_SetConfig+0x268>
 8008dfe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e02:	d81b      	bhi.n	8008e3c <UART_SetConfig+0x270>
 8008e04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e08:	d00c      	beq.n	8008e24 <UART_SetConfig+0x258>
 8008e0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e0e:	d815      	bhi.n	8008e3c <UART_SetConfig+0x270>
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d003      	beq.n	8008e1c <UART_SetConfig+0x250>
 8008e14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e18:	d008      	beq.n	8008e2c <UART_SetConfig+0x260>
 8008e1a:	e00f      	b.n	8008e3c <UART_SetConfig+0x270>
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e22:	e052      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008e24:	2302      	movs	r3, #2
 8008e26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e2a:	e04e      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008e2c:	2304      	movs	r3, #4
 8008e2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e32:	e04a      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008e34:	2308      	movs	r3, #8
 8008e36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e3a:	e046      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008e3c:	2310      	movs	r3, #16
 8008e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e42:	e042      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a17      	ldr	r2, [pc, #92]	@ (8008ea8 <UART_SetConfig+0x2dc>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d13a      	bne.n	8008ec4 <UART_SetConfig+0x2f8>
 8008e4e:	4b18      	ldr	r3, [pc, #96]	@ (8008eb0 <UART_SetConfig+0x2e4>)
 8008e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e54:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008e58:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008e5c:	d01a      	beq.n	8008e94 <UART_SetConfig+0x2c8>
 8008e5e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008e62:	d81b      	bhi.n	8008e9c <UART_SetConfig+0x2d0>
 8008e64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e68:	d00c      	beq.n	8008e84 <UART_SetConfig+0x2b8>
 8008e6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e6e:	d815      	bhi.n	8008e9c <UART_SetConfig+0x2d0>
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d003      	beq.n	8008e7c <UART_SetConfig+0x2b0>
 8008e74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e78:	d008      	beq.n	8008e8c <UART_SetConfig+0x2c0>
 8008e7a:	e00f      	b.n	8008e9c <UART_SetConfig+0x2d0>
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e82:	e022      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008e84:	2302      	movs	r3, #2
 8008e86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e8a:	e01e      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008e8c:	2304      	movs	r3, #4
 8008e8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e92:	e01a      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008e94:	2308      	movs	r3, #8
 8008e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e9a:	e016      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008e9c:	2310      	movs	r3, #16
 8008e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ea2:	e012      	b.n	8008eca <UART_SetConfig+0x2fe>
 8008ea4:	cfff69f3 	.word	0xcfff69f3
 8008ea8:	40008000 	.word	0x40008000
 8008eac:	40013800 	.word	0x40013800
 8008eb0:	40021000 	.word	0x40021000
 8008eb4:	40004400 	.word	0x40004400
 8008eb8:	40004800 	.word	0x40004800
 8008ebc:	40004c00 	.word	0x40004c00
 8008ec0:	40005000 	.word	0x40005000
 8008ec4:	2310      	movs	r3, #16
 8008ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4aae      	ldr	r2, [pc, #696]	@ (8009188 <UART_SetConfig+0x5bc>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	f040 8097 	bne.w	8009004 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008ed6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008eda:	2b08      	cmp	r3, #8
 8008edc:	d823      	bhi.n	8008f26 <UART_SetConfig+0x35a>
 8008ede:	a201      	add	r2, pc, #4	@ (adr r2, 8008ee4 <UART_SetConfig+0x318>)
 8008ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ee4:	08008f09 	.word	0x08008f09
 8008ee8:	08008f27 	.word	0x08008f27
 8008eec:	08008f11 	.word	0x08008f11
 8008ef0:	08008f27 	.word	0x08008f27
 8008ef4:	08008f17 	.word	0x08008f17
 8008ef8:	08008f27 	.word	0x08008f27
 8008efc:	08008f27 	.word	0x08008f27
 8008f00:	08008f27 	.word	0x08008f27
 8008f04:	08008f1f 	.word	0x08008f1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f08:	f7fb ffa0 	bl	8004e4c <HAL_RCC_GetPCLK1Freq>
 8008f0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f0e:	e010      	b.n	8008f32 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f10:	4b9e      	ldr	r3, [pc, #632]	@ (800918c <UART_SetConfig+0x5c0>)
 8008f12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f14:	e00d      	b.n	8008f32 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f16:	f7fb ff2b 	bl	8004d70 <HAL_RCC_GetSysClockFreq>
 8008f1a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f1c:	e009      	b.n	8008f32 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f24:	e005      	b.n	8008f32 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008f26:	2300      	movs	r3, #0
 8008f28:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008f30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	f000 8130 	beq.w	800919a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f3e:	4a94      	ldr	r2, [pc, #592]	@ (8009190 <UART_SetConfig+0x5c4>)
 8008f40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f44:	461a      	mov	r2, r3
 8008f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f48:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f4c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	685a      	ldr	r2, [r3, #4]
 8008f52:	4613      	mov	r3, r2
 8008f54:	005b      	lsls	r3, r3, #1
 8008f56:	4413      	add	r3, r2
 8008f58:	69ba      	ldr	r2, [r7, #24]
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d305      	bcc.n	8008f6a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008f64:	69ba      	ldr	r2, [r7, #24]
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d903      	bls.n	8008f72 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008f70:	e113      	b.n	800919a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f74:	2200      	movs	r2, #0
 8008f76:	60bb      	str	r3, [r7, #8]
 8008f78:	60fa      	str	r2, [r7, #12]
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f7e:	4a84      	ldr	r2, [pc, #528]	@ (8009190 <UART_SetConfig+0x5c4>)
 8008f80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	2200      	movs	r2, #0
 8008f88:	603b      	str	r3, [r7, #0]
 8008f8a:	607a      	str	r2, [r7, #4]
 8008f8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008f94:	f7f7 fe94 	bl	8000cc0 <__aeabi_uldivmod>
 8008f98:	4602      	mov	r2, r0
 8008f9a:	460b      	mov	r3, r1
 8008f9c:	4610      	mov	r0, r2
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	f04f 0200 	mov.w	r2, #0
 8008fa4:	f04f 0300 	mov.w	r3, #0
 8008fa8:	020b      	lsls	r3, r1, #8
 8008faa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008fae:	0202      	lsls	r2, r0, #8
 8008fb0:	6979      	ldr	r1, [r7, #20]
 8008fb2:	6849      	ldr	r1, [r1, #4]
 8008fb4:	0849      	lsrs	r1, r1, #1
 8008fb6:	2000      	movs	r0, #0
 8008fb8:	460c      	mov	r4, r1
 8008fba:	4605      	mov	r5, r0
 8008fbc:	eb12 0804 	adds.w	r8, r2, r4
 8008fc0:	eb43 0905 	adc.w	r9, r3, r5
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	469a      	mov	sl, r3
 8008fcc:	4693      	mov	fp, r2
 8008fce:	4652      	mov	r2, sl
 8008fd0:	465b      	mov	r3, fp
 8008fd2:	4640      	mov	r0, r8
 8008fd4:	4649      	mov	r1, r9
 8008fd6:	f7f7 fe73 	bl	8000cc0 <__aeabi_uldivmod>
 8008fda:	4602      	mov	r2, r0
 8008fdc:	460b      	mov	r3, r1
 8008fde:	4613      	mov	r3, r2
 8008fe0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008fe2:	6a3b      	ldr	r3, [r7, #32]
 8008fe4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008fe8:	d308      	bcc.n	8008ffc <UART_SetConfig+0x430>
 8008fea:	6a3b      	ldr	r3, [r7, #32]
 8008fec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ff0:	d204      	bcs.n	8008ffc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	6a3a      	ldr	r2, [r7, #32]
 8008ff8:	60da      	str	r2, [r3, #12]
 8008ffa:	e0ce      	b.n	800919a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009002:	e0ca      	b.n	800919a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	69db      	ldr	r3, [r3, #28]
 8009008:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800900c:	d166      	bne.n	80090dc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800900e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009012:	2b08      	cmp	r3, #8
 8009014:	d827      	bhi.n	8009066 <UART_SetConfig+0x49a>
 8009016:	a201      	add	r2, pc, #4	@ (adr r2, 800901c <UART_SetConfig+0x450>)
 8009018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800901c:	08009041 	.word	0x08009041
 8009020:	08009049 	.word	0x08009049
 8009024:	08009051 	.word	0x08009051
 8009028:	08009067 	.word	0x08009067
 800902c:	08009057 	.word	0x08009057
 8009030:	08009067 	.word	0x08009067
 8009034:	08009067 	.word	0x08009067
 8009038:	08009067 	.word	0x08009067
 800903c:	0800905f 	.word	0x0800905f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009040:	f7fb ff04 	bl	8004e4c <HAL_RCC_GetPCLK1Freq>
 8009044:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009046:	e014      	b.n	8009072 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009048:	f7fb ff16 	bl	8004e78 <HAL_RCC_GetPCLK2Freq>
 800904c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800904e:	e010      	b.n	8009072 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009050:	4b4e      	ldr	r3, [pc, #312]	@ (800918c <UART_SetConfig+0x5c0>)
 8009052:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009054:	e00d      	b.n	8009072 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009056:	f7fb fe8b 	bl	8004d70 <HAL_RCC_GetSysClockFreq>
 800905a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800905c:	e009      	b.n	8009072 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800905e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009062:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009064:	e005      	b.n	8009072 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009066:	2300      	movs	r3, #0
 8009068:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800906a:	2301      	movs	r3, #1
 800906c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009070:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009074:	2b00      	cmp	r3, #0
 8009076:	f000 8090 	beq.w	800919a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800907e:	4a44      	ldr	r2, [pc, #272]	@ (8009190 <UART_SetConfig+0x5c4>)
 8009080:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009084:	461a      	mov	r2, r3
 8009086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009088:	fbb3 f3f2 	udiv	r3, r3, r2
 800908c:	005a      	lsls	r2, r3, #1
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	085b      	lsrs	r3, r3, #1
 8009094:	441a      	add	r2, r3
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	fbb2 f3f3 	udiv	r3, r2, r3
 800909e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090a0:	6a3b      	ldr	r3, [r7, #32]
 80090a2:	2b0f      	cmp	r3, #15
 80090a4:	d916      	bls.n	80090d4 <UART_SetConfig+0x508>
 80090a6:	6a3b      	ldr	r3, [r7, #32]
 80090a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090ac:	d212      	bcs.n	80090d4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80090ae:	6a3b      	ldr	r3, [r7, #32]
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	f023 030f 	bic.w	r3, r3, #15
 80090b6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80090b8:	6a3b      	ldr	r3, [r7, #32]
 80090ba:	085b      	lsrs	r3, r3, #1
 80090bc:	b29b      	uxth	r3, r3
 80090be:	f003 0307 	and.w	r3, r3, #7
 80090c2:	b29a      	uxth	r2, r3
 80090c4:	8bfb      	ldrh	r3, [r7, #30]
 80090c6:	4313      	orrs	r3, r2
 80090c8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	8bfa      	ldrh	r2, [r7, #30]
 80090d0:	60da      	str	r2, [r3, #12]
 80090d2:	e062      	b.n	800919a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80090d4:	2301      	movs	r3, #1
 80090d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80090da:	e05e      	b.n	800919a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80090dc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80090e0:	2b08      	cmp	r3, #8
 80090e2:	d828      	bhi.n	8009136 <UART_SetConfig+0x56a>
 80090e4:	a201      	add	r2, pc, #4	@ (adr r2, 80090ec <UART_SetConfig+0x520>)
 80090e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ea:	bf00      	nop
 80090ec:	08009111 	.word	0x08009111
 80090f0:	08009119 	.word	0x08009119
 80090f4:	08009121 	.word	0x08009121
 80090f8:	08009137 	.word	0x08009137
 80090fc:	08009127 	.word	0x08009127
 8009100:	08009137 	.word	0x08009137
 8009104:	08009137 	.word	0x08009137
 8009108:	08009137 	.word	0x08009137
 800910c:	0800912f 	.word	0x0800912f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009110:	f7fb fe9c 	bl	8004e4c <HAL_RCC_GetPCLK1Freq>
 8009114:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009116:	e014      	b.n	8009142 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009118:	f7fb feae 	bl	8004e78 <HAL_RCC_GetPCLK2Freq>
 800911c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800911e:	e010      	b.n	8009142 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009120:	4b1a      	ldr	r3, [pc, #104]	@ (800918c <UART_SetConfig+0x5c0>)
 8009122:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009124:	e00d      	b.n	8009142 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009126:	f7fb fe23 	bl	8004d70 <HAL_RCC_GetSysClockFreq>
 800912a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800912c:	e009      	b.n	8009142 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800912e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009132:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009134:	e005      	b.n	8009142 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009136:	2300      	movs	r3, #0
 8009138:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800913a:	2301      	movs	r3, #1
 800913c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009140:	bf00      	nop
    }

    if (pclk != 0U)
 8009142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009144:	2b00      	cmp	r3, #0
 8009146:	d028      	beq.n	800919a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009148:	697b      	ldr	r3, [r7, #20]
 800914a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800914c:	4a10      	ldr	r2, [pc, #64]	@ (8009190 <UART_SetConfig+0x5c4>)
 800914e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009152:	461a      	mov	r2, r3
 8009154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009156:	fbb3 f2f2 	udiv	r2, r3, r2
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	085b      	lsrs	r3, r3, #1
 8009160:	441a      	add	r2, r3
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	685b      	ldr	r3, [r3, #4]
 8009166:	fbb2 f3f3 	udiv	r3, r2, r3
 800916a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800916c:	6a3b      	ldr	r3, [r7, #32]
 800916e:	2b0f      	cmp	r3, #15
 8009170:	d910      	bls.n	8009194 <UART_SetConfig+0x5c8>
 8009172:	6a3b      	ldr	r3, [r7, #32]
 8009174:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009178:	d20c      	bcs.n	8009194 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800917a:	6a3b      	ldr	r3, [r7, #32]
 800917c:	b29a      	uxth	r2, r3
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	60da      	str	r2, [r3, #12]
 8009184:	e009      	b.n	800919a <UART_SetConfig+0x5ce>
 8009186:	bf00      	nop
 8009188:	40008000 	.word	0x40008000
 800918c:	00f42400 	.word	0x00f42400
 8009190:	08009e8c 	.word	0x08009e8c
      }
      else
      {
        ret = HAL_ERROR;
 8009194:	2301      	movs	r3, #1
 8009196:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	2201      	movs	r2, #1
 800919e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	2201      	movs	r2, #1
 80091a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	2200      	movs	r2, #0
 80091ae:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	2200      	movs	r2, #0
 80091b4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80091b6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3730      	adds	r7, #48	@ 0x30
 80091be:	46bd      	mov	sp, r7
 80091c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080091c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091d0:	f003 0308 	and.w	r3, r3, #8
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d00a      	beq.n	80091ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	685b      	ldr	r3, [r3, #4]
 80091de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	430a      	orrs	r2, r1
 80091ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091f2:	f003 0301 	and.w	r3, r3, #1
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00a      	beq.n	8009210 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	685b      	ldr	r3, [r3, #4]
 8009200:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	430a      	orrs	r2, r1
 800920e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009214:	f003 0302 	and.w	r3, r3, #2
 8009218:	2b00      	cmp	r3, #0
 800921a:	d00a      	beq.n	8009232 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	430a      	orrs	r2, r1
 8009230:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009236:	f003 0304 	and.w	r3, r3, #4
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00a      	beq.n	8009254 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	430a      	orrs	r2, r1
 8009252:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009258:	f003 0310 	and.w	r3, r3, #16
 800925c:	2b00      	cmp	r3, #0
 800925e:	d00a      	beq.n	8009276 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	430a      	orrs	r2, r1
 8009274:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800927a:	f003 0320 	and.w	r3, r3, #32
 800927e:	2b00      	cmp	r3, #0
 8009280:	d00a      	beq.n	8009298 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	430a      	orrs	r2, r1
 8009296:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800929c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d01a      	beq.n	80092da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	430a      	orrs	r2, r1
 80092b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092c2:	d10a      	bne.n	80092da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	430a      	orrs	r2, r1
 80092d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d00a      	beq.n	80092fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	430a      	orrs	r2, r1
 80092fa:	605a      	str	r2, [r3, #4]
  }
}
 80092fc:	bf00      	nop
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b098      	sub	sp, #96	@ 0x60
 800930c:	af02      	add	r7, sp, #8
 800930e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009318:	f7fa fa06 	bl	8003728 <HAL_GetTick>
 800931c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f003 0308 	and.w	r3, r3, #8
 8009328:	2b08      	cmp	r3, #8
 800932a:	d12f      	bne.n	800938c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800932c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009330:	9300      	str	r3, [sp, #0]
 8009332:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009334:	2200      	movs	r2, #0
 8009336:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f000 f88e 	bl	800945c <UART_WaitOnFlagUntilTimeout>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d022      	beq.n	800938c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800934c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800934e:	e853 3f00 	ldrex	r3, [r3]
 8009352:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009356:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800935a:	653b      	str	r3, [r7, #80]	@ 0x50
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	461a      	mov	r2, r3
 8009362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009364:	647b      	str	r3, [r7, #68]	@ 0x44
 8009366:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009368:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800936a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800936c:	e841 2300 	strex	r3, r2, [r1]
 8009370:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009374:	2b00      	cmp	r3, #0
 8009376:	d1e6      	bne.n	8009346 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2220      	movs	r2, #32
 800937c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2200      	movs	r2, #0
 8009384:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009388:	2303      	movs	r3, #3
 800938a:	e063      	b.n	8009454 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f003 0304 	and.w	r3, r3, #4
 8009396:	2b04      	cmp	r3, #4
 8009398:	d149      	bne.n	800942e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800939a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800939e:	9300      	str	r3, [sp, #0]
 80093a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093a2:	2200      	movs	r2, #0
 80093a4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f000 f857 	bl	800945c <UART_WaitOnFlagUntilTimeout>
 80093ae:	4603      	mov	r3, r0
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d03c      	beq.n	800942e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093bc:	e853 3f00 	ldrex	r3, [r3]
 80093c0:	623b      	str	r3, [r7, #32]
   return(result);
 80093c2:	6a3b      	ldr	r3, [r7, #32]
 80093c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	461a      	mov	r2, r3
 80093d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80093d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80093d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093da:	e841 2300 	strex	r3, r2, [r1]
 80093de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80093e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d1e6      	bne.n	80093b4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	3308      	adds	r3, #8
 80093ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	e853 3f00 	ldrex	r3, [r3]
 80093f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f023 0301 	bic.w	r3, r3, #1
 80093fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	3308      	adds	r3, #8
 8009404:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009406:	61fa      	str	r2, [r7, #28]
 8009408:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800940a:	69b9      	ldr	r1, [r7, #24]
 800940c:	69fa      	ldr	r2, [r7, #28]
 800940e:	e841 2300 	strex	r3, r2, [r1]
 8009412:	617b      	str	r3, [r7, #20]
   return(result);
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1e5      	bne.n	80093e6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2220      	movs	r2, #32
 800941e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2200      	movs	r2, #0
 8009426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800942a:	2303      	movs	r3, #3
 800942c:	e012      	b.n	8009454 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2220      	movs	r2, #32
 8009432:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2220      	movs	r2, #32
 800943a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2200      	movs	r2, #0
 800944e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009452:	2300      	movs	r3, #0
}
 8009454:	4618      	mov	r0, r3
 8009456:	3758      	adds	r7, #88	@ 0x58
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b084      	sub	sp, #16
 8009460:	af00      	add	r7, sp, #0
 8009462:	60f8      	str	r0, [r7, #12]
 8009464:	60b9      	str	r1, [r7, #8]
 8009466:	603b      	str	r3, [r7, #0]
 8009468:	4613      	mov	r3, r2
 800946a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800946c:	e04f      	b.n	800950e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800946e:	69bb      	ldr	r3, [r7, #24]
 8009470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009474:	d04b      	beq.n	800950e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009476:	f7fa f957 	bl	8003728 <HAL_GetTick>
 800947a:	4602      	mov	r2, r0
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	1ad3      	subs	r3, r2, r3
 8009480:	69ba      	ldr	r2, [r7, #24]
 8009482:	429a      	cmp	r2, r3
 8009484:	d302      	bcc.n	800948c <UART_WaitOnFlagUntilTimeout+0x30>
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d101      	bne.n	8009490 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800948c:	2303      	movs	r3, #3
 800948e:	e04e      	b.n	800952e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f003 0304 	and.w	r3, r3, #4
 800949a:	2b00      	cmp	r3, #0
 800949c:	d037      	beq.n	800950e <UART_WaitOnFlagUntilTimeout+0xb2>
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	2b80      	cmp	r3, #128	@ 0x80
 80094a2:	d034      	beq.n	800950e <UART_WaitOnFlagUntilTimeout+0xb2>
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	2b40      	cmp	r3, #64	@ 0x40
 80094a8:	d031      	beq.n	800950e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	69db      	ldr	r3, [r3, #28]
 80094b0:	f003 0308 	and.w	r3, r3, #8
 80094b4:	2b08      	cmp	r3, #8
 80094b6:	d110      	bne.n	80094da <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	2208      	movs	r2, #8
 80094be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80094c0:	68f8      	ldr	r0, [r7, #12]
 80094c2:	f000 f920 	bl	8009706 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	2208      	movs	r2, #8
 80094ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2200      	movs	r2, #0
 80094d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80094d6:	2301      	movs	r3, #1
 80094d8:	e029      	b.n	800952e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	69db      	ldr	r3, [r3, #28]
 80094e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80094e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094e8:	d111      	bne.n	800950e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80094f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80094f4:	68f8      	ldr	r0, [r7, #12]
 80094f6:	f000 f906 	bl	8009706 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2220      	movs	r2, #32
 80094fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	2200      	movs	r2, #0
 8009506:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800950a:	2303      	movs	r3, #3
 800950c:	e00f      	b.n	800952e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	69da      	ldr	r2, [r3, #28]
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	4013      	ands	r3, r2
 8009518:	68ba      	ldr	r2, [r7, #8]
 800951a:	429a      	cmp	r2, r3
 800951c:	bf0c      	ite	eq
 800951e:	2301      	moveq	r3, #1
 8009520:	2300      	movne	r3, #0
 8009522:	b2db      	uxtb	r3, r3
 8009524:	461a      	mov	r2, r3
 8009526:	79fb      	ldrb	r3, [r7, #7]
 8009528:	429a      	cmp	r2, r3
 800952a:	d0a0      	beq.n	800946e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800952c:	2300      	movs	r3, #0
}
 800952e:	4618      	mov	r0, r3
 8009530:	3710      	adds	r7, #16
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
	...

08009538 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b096      	sub	sp, #88	@ 0x58
 800953c:	af00      	add	r7, sp, #0
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	60b9      	str	r1, [r7, #8]
 8009542:	4613      	mov	r3, r2
 8009544:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	68ba      	ldr	r2, [r7, #8]
 800954a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	88fa      	ldrh	r2, [r7, #6]
 8009550:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	2200      	movs	r2, #0
 8009558:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2222      	movs	r2, #34	@ 0x22
 8009560:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800956a:	2b00      	cmp	r3, #0
 800956c:	d02d      	beq.n	80095ca <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009574:	4a40      	ldr	r2, [pc, #256]	@ (8009678 <UART_Start_Receive_DMA+0x140>)
 8009576:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800957e:	4a3f      	ldr	r2, [pc, #252]	@ (800967c <UART_Start_Receive_DMA+0x144>)
 8009580:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009588:	4a3d      	ldr	r2, [pc, #244]	@ (8009680 <UART_Start_Receive_DMA+0x148>)
 800958a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009592:	2200      	movs	r2, #0
 8009594:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	3324      	adds	r3, #36	@ 0x24
 80095a2:	4619      	mov	r1, r3
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095a8:	461a      	mov	r2, r3
 80095aa:	88fb      	ldrh	r3, [r7, #6]
 80095ac:	f7fa faa2 	bl	8003af4 <HAL_DMA_Start_IT>
 80095b0:	4603      	mov	r3, r0
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d009      	beq.n	80095ca <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2210      	movs	r2, #16
 80095ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2220      	movs	r2, #32
 80095c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	e051      	b.n	800966e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	691b      	ldr	r3, [r3, #16]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d018      	beq.n	8009604 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095da:	e853 3f00 	ldrex	r3, [r3]
 80095de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	461a      	mov	r2, r3
 80095ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095f2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095f4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80095f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095f8:	e841 2300 	strex	r3, r2, [r1]
 80095fc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80095fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009600:	2b00      	cmp	r3, #0
 8009602:	d1e6      	bne.n	80095d2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	3308      	adds	r3, #8
 800960a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800960c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800960e:	e853 3f00 	ldrex	r3, [r3]
 8009612:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009616:	f043 0301 	orr.w	r3, r3, #1
 800961a:	653b      	str	r3, [r7, #80]	@ 0x50
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	3308      	adds	r3, #8
 8009622:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009624:	637a      	str	r2, [r7, #52]	@ 0x34
 8009626:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009628:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800962a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800962c:	e841 2300 	strex	r3, r2, [r1]
 8009630:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009634:	2b00      	cmp	r3, #0
 8009636:	d1e5      	bne.n	8009604 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	3308      	adds	r3, #8
 800963e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	e853 3f00 	ldrex	r3, [r3]
 8009646:	613b      	str	r3, [r7, #16]
   return(result);
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800964e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	3308      	adds	r3, #8
 8009656:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009658:	623a      	str	r2, [r7, #32]
 800965a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965c:	69f9      	ldr	r1, [r7, #28]
 800965e:	6a3a      	ldr	r2, [r7, #32]
 8009660:	e841 2300 	strex	r3, r2, [r1]
 8009664:	61bb      	str	r3, [r7, #24]
   return(result);
 8009666:	69bb      	ldr	r3, [r7, #24]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d1e5      	bne.n	8009638 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800966c:	2300      	movs	r3, #0
}
 800966e:	4618      	mov	r0, r3
 8009670:	3758      	adds	r7, #88	@ 0x58
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	08009891 	.word	0x08009891
 800967c:	080099c5 	.word	0x080099c5
 8009680:	08009a0b 	.word	0x08009a0b

08009684 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009684:	b480      	push	{r7}
 8009686:	b08f      	sub	sp, #60	@ 0x3c
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009692:	6a3b      	ldr	r3, [r7, #32]
 8009694:	e853 3f00 	ldrex	r3, [r3]
 8009698:	61fb      	str	r3, [r7, #28]
   return(result);
 800969a:	69fb      	ldr	r3, [r7, #28]
 800969c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80096a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	461a      	mov	r2, r3
 80096a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096ac:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096b2:	e841 2300 	strex	r3, r2, [r1]
 80096b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d1e6      	bne.n	800968c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	3308      	adds	r3, #8
 80096c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	e853 3f00 	ldrex	r3, [r3]
 80096cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80096d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	3308      	adds	r3, #8
 80096dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096de:	61ba      	str	r2, [r7, #24]
 80096e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e2:	6979      	ldr	r1, [r7, #20]
 80096e4:	69ba      	ldr	r2, [r7, #24]
 80096e6:	e841 2300 	strex	r3, r2, [r1]
 80096ea:	613b      	str	r3, [r7, #16]
   return(result);
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d1e5      	bne.n	80096be <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2220      	movs	r2, #32
 80096f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80096fa:	bf00      	nop
 80096fc:	373c      	adds	r7, #60	@ 0x3c
 80096fe:	46bd      	mov	sp, r7
 8009700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009704:	4770      	bx	lr

08009706 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009706:	b480      	push	{r7}
 8009708:	b095      	sub	sp, #84	@ 0x54
 800970a:	af00      	add	r7, sp, #0
 800970c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009716:	e853 3f00 	ldrex	r3, [r3]
 800971a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800971c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800971e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009722:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	461a      	mov	r2, r3
 800972a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800972c:	643b      	str	r3, [r7, #64]	@ 0x40
 800972e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009730:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009732:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009734:	e841 2300 	strex	r3, r2, [r1]
 8009738:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800973a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1e6      	bne.n	800970e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	3308      	adds	r3, #8
 8009746:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009748:	6a3b      	ldr	r3, [r7, #32]
 800974a:	e853 3f00 	ldrex	r3, [r3]
 800974e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009750:	69fb      	ldr	r3, [r7, #28]
 8009752:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009756:	f023 0301 	bic.w	r3, r3, #1
 800975a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	3308      	adds	r3, #8
 8009762:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009764:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009766:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009768:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800976a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800976c:	e841 2300 	strex	r3, r2, [r1]
 8009770:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009774:	2b00      	cmp	r3, #0
 8009776:	d1e3      	bne.n	8009740 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800977c:	2b01      	cmp	r3, #1
 800977e:	d118      	bne.n	80097b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	e853 3f00 	ldrex	r3, [r3]
 800978c:	60bb      	str	r3, [r7, #8]
   return(result);
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	f023 0310 	bic.w	r3, r3, #16
 8009794:	647b      	str	r3, [r7, #68]	@ 0x44
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	461a      	mov	r2, r3
 800979c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800979e:	61bb      	str	r3, [r7, #24]
 80097a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a2:	6979      	ldr	r1, [r7, #20]
 80097a4:	69ba      	ldr	r2, [r7, #24]
 80097a6:	e841 2300 	strex	r3, r2, [r1]
 80097aa:	613b      	str	r3, [r7, #16]
   return(result);
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d1e6      	bne.n	8009780 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2220      	movs	r2, #32
 80097b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80097c6:	bf00      	nop
 80097c8:	3754      	adds	r7, #84	@ 0x54
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr

080097d2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80097d2:	b580      	push	{r7, lr}
 80097d4:	b090      	sub	sp, #64	@ 0x40
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097de:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f003 0320 	and.w	r3, r3, #32
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d137      	bne.n	800985e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80097ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097f0:	2200      	movs	r2, #0
 80097f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80097f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	3308      	adds	r3, #8
 80097fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009800:	e853 3f00 	ldrex	r3, [r3]
 8009804:	623b      	str	r3, [r7, #32]
   return(result);
 8009806:	6a3b      	ldr	r3, [r7, #32]
 8009808:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800980c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800980e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	3308      	adds	r3, #8
 8009814:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009816:	633a      	str	r2, [r7, #48]	@ 0x30
 8009818:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800981c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800981e:	e841 2300 	strex	r3, r2, [r1]
 8009822:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009826:	2b00      	cmp	r3, #0
 8009828:	d1e5      	bne.n	80097f6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800982a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	e853 3f00 	ldrex	r3, [r3]
 8009836:	60fb      	str	r3, [r7, #12]
   return(result);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800983e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	461a      	mov	r2, r3
 8009846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009848:	61fb      	str	r3, [r7, #28]
 800984a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984c:	69b9      	ldr	r1, [r7, #24]
 800984e:	69fa      	ldr	r2, [r7, #28]
 8009850:	e841 2300 	strex	r3, r2, [r1]
 8009854:	617b      	str	r3, [r7, #20]
   return(result);
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d1e6      	bne.n	800982a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800985c:	e004      	b.n	8009868 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800985e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009860:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009864:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009866:	4798      	blx	r3
}
 8009868:	bf00      	nop
 800986a:	3740      	adds	r7, #64	@ 0x40
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}

08009870 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b084      	sub	sp, #16
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800987c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009884:	68f8      	ldr	r0, [r7, #12]
 8009886:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009888:	bf00      	nop
 800988a:	3710      	adds	r7, #16
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b09c      	sub	sp, #112	@ 0x70
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800989c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f003 0320 	and.w	r3, r3, #32
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d171      	bne.n	8009990 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80098ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098ae:	2200      	movs	r2, #0
 80098b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098bc:	e853 3f00 	ldrex	r3, [r3]
 80098c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80098c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80098ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	461a      	mov	r2, r3
 80098d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80098d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80098d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80098d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80098da:	e841 2300 	strex	r3, r2, [r1]
 80098de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80098e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d1e6      	bne.n	80098b4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	3308      	adds	r3, #8
 80098ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f0:	e853 3f00 	ldrex	r3, [r3]
 80098f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80098f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098f8:	f023 0301 	bic.w	r3, r3, #1
 80098fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80098fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	3308      	adds	r3, #8
 8009904:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009906:	647a      	str	r2, [r7, #68]	@ 0x44
 8009908:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800990a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800990c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800990e:	e841 2300 	strex	r3, r2, [r1]
 8009912:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009916:	2b00      	cmp	r3, #0
 8009918:	d1e5      	bne.n	80098e6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800991a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	3308      	adds	r3, #8
 8009920:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009924:	e853 3f00 	ldrex	r3, [r3]
 8009928:	623b      	str	r3, [r7, #32]
   return(result);
 800992a:	6a3b      	ldr	r3, [r7, #32]
 800992c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009930:	663b      	str	r3, [r7, #96]	@ 0x60
 8009932:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	3308      	adds	r3, #8
 8009938:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800993a:	633a      	str	r2, [r7, #48]	@ 0x30
 800993c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800993e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009940:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009942:	e841 2300 	strex	r3, r2, [r1]
 8009946:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800994a:	2b00      	cmp	r3, #0
 800994c:	d1e5      	bne.n	800991a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800994e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009950:	2220      	movs	r2, #32
 8009952:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009956:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009958:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800995a:	2b01      	cmp	r3, #1
 800995c:	d118      	bne.n	8009990 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800995e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	e853 3f00 	ldrex	r3, [r3]
 800996a:	60fb      	str	r3, [r7, #12]
   return(result);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	f023 0310 	bic.w	r3, r3, #16
 8009972:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009974:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	461a      	mov	r2, r3
 800997a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800997c:	61fb      	str	r3, [r7, #28]
 800997e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009980:	69b9      	ldr	r1, [r7, #24]
 8009982:	69fa      	ldr	r2, [r7, #28]
 8009984:	e841 2300 	strex	r3, r2, [r1]
 8009988:	617b      	str	r3, [r7, #20]
   return(result);
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d1e6      	bne.n	800995e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009990:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009992:	2200      	movs	r2, #0
 8009994:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009996:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009998:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800999a:	2b01      	cmp	r3, #1
 800999c:	d109      	bne.n	80099b2 <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800999e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80099a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80099a6:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80099aa:	4611      	mov	r1, r2
 80099ac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80099ae:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80099b0:	e004      	b.n	80099bc <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 80099b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80099b8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80099ba:	4798      	blx	r3
}
 80099bc:	bf00      	nop
 80099be:	3770      	adds	r7, #112	@ 0x70
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099d0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2201      	movs	r2, #1
 80099d6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d10b      	bne.n	80099f8 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80099e6:	68fa      	ldr	r2, [r7, #12]
 80099e8:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80099ec:	0852      	lsrs	r2, r2, #1
 80099ee:	b292      	uxth	r2, r2
 80099f0:	4611      	mov	r1, r2
 80099f2:	68f8      	ldr	r0, [r7, #12]
 80099f4:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80099f6:	e004      	b.n	8009a02 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80099fe:	68f8      	ldr	r0, [r7, #12]
 8009a00:	4798      	blx	r3
}
 8009a02:	bf00      	nop
 8009a04:	3710      	adds	r7, #16
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b086      	sub	sp, #24
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a16:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a1e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a26:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	689b      	ldr	r3, [r3, #8]
 8009a2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a32:	2b80      	cmp	r3, #128	@ 0x80
 8009a34:	d109      	bne.n	8009a4a <UART_DMAError+0x40>
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	2b21      	cmp	r3, #33	@ 0x21
 8009a3a:	d106      	bne.n	8009a4a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009a44:	6978      	ldr	r0, [r7, #20]
 8009a46:	f7ff fe1d 	bl	8009684 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	689b      	ldr	r3, [r3, #8]
 8009a50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a54:	2b40      	cmp	r3, #64	@ 0x40
 8009a56:	d109      	bne.n	8009a6c <UART_DMAError+0x62>
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2b22      	cmp	r3, #34	@ 0x22
 8009a5c:	d106      	bne.n	8009a6c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	2200      	movs	r2, #0
 8009a62:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009a66:	6978      	ldr	r0, [r7, #20]
 8009a68:	f7ff fe4d 	bl	8009706 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a72:	f043 0210 	orr.w	r2, r3, #16
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009a82:	6978      	ldr	r0, [r7, #20]
 8009a84:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a86:	bf00      	nop
 8009a88:	3718      	adds	r7, #24
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}

08009a8e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a8e:	b580      	push	{r7, lr}
 8009a90:	b084      	sub	sp, #16
 8009a92:	af00      	add	r7, sp, #0
 8009a94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009ab2:	68f8      	ldr	r0, [r7, #12]
 8009ab4:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ab6:	bf00      	nop
 8009ab8:	3710      	adds	r7, #16
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}

08009abe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009abe:	b580      	push	{r7, lr}
 8009ac0:	b088      	sub	sp, #32
 8009ac2:	af00      	add	r7, sp, #0
 8009ac4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	e853 3f00 	ldrex	r3, [r3]
 8009ad2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ada:	61fb      	str	r3, [r7, #28]
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	69fb      	ldr	r3, [r7, #28]
 8009ae4:	61bb      	str	r3, [r7, #24]
 8009ae6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae8:	6979      	ldr	r1, [r7, #20]
 8009aea:	69ba      	ldr	r2, [r7, #24]
 8009aec:	e841 2300 	strex	r3, r2, [r1]
 8009af0:	613b      	str	r3, [r7, #16]
   return(result);
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d1e6      	bne.n	8009ac6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2220      	movs	r2, #32
 8009afc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2200      	movs	r2, #0
 8009b04:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b10:	bf00      	nop
 8009b12:	3720      	adds	r7, #32
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}

08009b18 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b083      	sub	sp, #12
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009b20:	bf00      	nop
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009b34:	bf00      	nop
 8009b36:	370c      	adds	r7, #12
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr

08009b40 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009b48:	bf00      	nop
 8009b4a:	370c      	adds	r7, #12
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b085      	sub	sp, #20
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d101      	bne.n	8009b6a <HAL_UARTEx_DisableFifoMode+0x16>
 8009b66:	2302      	movs	r3, #2
 8009b68:	e027      	b.n	8009bba <HAL_UARTEx_DisableFifoMode+0x66>
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2224      	movs	r2, #36	@ 0x24
 8009b76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f022 0201 	bic.w	r2, r2, #1
 8009b90:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009b98:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	68fa      	ldr	r2, [r7, #12]
 8009ba6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2220      	movs	r2, #32
 8009bac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009bb8:	2300      	movs	r3, #0
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3714      	adds	r7, #20
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr

08009bc6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009bc6:	b580      	push	{r7, lr}
 8009bc8:	b084      	sub	sp, #16
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	6078      	str	r0, [r7, #4]
 8009bce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d101      	bne.n	8009bde <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009bda:	2302      	movs	r3, #2
 8009bdc:	e02d      	b.n	8009c3a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2201      	movs	r2, #1
 8009be2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2224      	movs	r2, #36	@ 0x24
 8009bea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	681a      	ldr	r2, [r3, #0]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f022 0201 	bic.w	r2, r2, #1
 8009c04:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	689b      	ldr	r3, [r3, #8]
 8009c0c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	683a      	ldr	r2, [r7, #0]
 8009c16:	430a      	orrs	r2, r1
 8009c18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 f850 	bl	8009cc0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	68fa      	ldr	r2, [r7, #12]
 8009c26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2220      	movs	r2, #32
 8009c2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2200      	movs	r2, #0
 8009c34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c38:	2300      	movs	r3, #0
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3710      	adds	r7, #16
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c42:	b580      	push	{r7, lr}
 8009c44:	b084      	sub	sp, #16
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	6078      	str	r0, [r7, #4]
 8009c4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d101      	bne.n	8009c5a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009c56:	2302      	movs	r3, #2
 8009c58:	e02d      	b.n	8009cb6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2224      	movs	r2, #36	@ 0x24
 8009c66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	681a      	ldr	r2, [r3, #0]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f022 0201 	bic.w	r2, r2, #1
 8009c80:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	689b      	ldr	r3, [r3, #8]
 8009c88:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	683a      	ldr	r2, [r7, #0]
 8009c92:	430a      	orrs	r2, r1
 8009c94:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 f812 	bl	8009cc0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68fa      	ldr	r2, [r7, #12]
 8009ca2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2220      	movs	r2, #32
 8009ca8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009cb4:	2300      	movs	r3, #0
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3710      	adds	r7, #16
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}
	...

08009cc0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b085      	sub	sp, #20
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d108      	bne.n	8009ce2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009ce0:	e031      	b.n	8009d46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009ce2:	2308      	movs	r3, #8
 8009ce4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009ce6:	2308      	movs	r3, #8
 8009ce8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	689b      	ldr	r3, [r3, #8]
 8009cf0:	0e5b      	lsrs	r3, r3, #25
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	f003 0307 	and.w	r3, r3, #7
 8009cf8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	0f5b      	lsrs	r3, r3, #29
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	f003 0307 	and.w	r3, r3, #7
 8009d08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d0a:	7bbb      	ldrb	r3, [r7, #14]
 8009d0c:	7b3a      	ldrb	r2, [r7, #12]
 8009d0e:	4911      	ldr	r1, [pc, #68]	@ (8009d54 <UARTEx_SetNbDataToProcess+0x94>)
 8009d10:	5c8a      	ldrb	r2, [r1, r2]
 8009d12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009d16:	7b3a      	ldrb	r2, [r7, #12]
 8009d18:	490f      	ldr	r1, [pc, #60]	@ (8009d58 <UARTEx_SetNbDataToProcess+0x98>)
 8009d1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d1c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d20:	b29a      	uxth	r2, r3
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d28:	7bfb      	ldrb	r3, [r7, #15]
 8009d2a:	7b7a      	ldrb	r2, [r7, #13]
 8009d2c:	4909      	ldr	r1, [pc, #36]	@ (8009d54 <UARTEx_SetNbDataToProcess+0x94>)
 8009d2e:	5c8a      	ldrb	r2, [r1, r2]
 8009d30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009d34:	7b7a      	ldrb	r2, [r7, #13]
 8009d36:	4908      	ldr	r1, [pc, #32]	@ (8009d58 <UARTEx_SetNbDataToProcess+0x98>)
 8009d38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d3a:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d3e:	b29a      	uxth	r2, r3
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009d46:	bf00      	nop
 8009d48:	3714      	adds	r7, #20
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d50:	4770      	bx	lr
 8009d52:	bf00      	nop
 8009d54:	08009ea4 	.word	0x08009ea4
 8009d58:	08009eac 	.word	0x08009eac

08009d5c <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b082      	sub	sp, #8
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
 8009d64:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	ed93 7a06 	vldr	s14, [r3, #24]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	edd3 7a07 	vldr	s15, [r3, #28]
 8009d72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	edd3 7a08 	vldr	s15, [r3, #32]
 8009d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	edd3 7a06 	vldr	s15, [r3, #24]
 8009d8c:	eeb1 7a67 	vneg.f32	s14, s15
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	edd3 7a08 	vldr	s15, [r3, #32]
 8009d96:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009d9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6a1a      	ldr	r2, [r3, #32]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d006      	beq.n	8009dc0 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	330c      	adds	r3, #12
 8009db6:	220c      	movs	r2, #12
 8009db8:	2100      	movs	r1, #0
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f000 f804 	bl	8009dc8 <memset>
  }

}
 8009dc0:	bf00      	nop
 8009dc2:	3708      	adds	r7, #8
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}

08009dc8 <memset>:
 8009dc8:	4402      	add	r2, r0
 8009dca:	4603      	mov	r3, r0
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d100      	bne.n	8009dd2 <memset+0xa>
 8009dd0:	4770      	bx	lr
 8009dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8009dd6:	e7f9      	b.n	8009dcc <memset+0x4>

08009dd8 <__libc_init_array>:
 8009dd8:	b570      	push	{r4, r5, r6, lr}
 8009dda:	4d0d      	ldr	r5, [pc, #52]	@ (8009e10 <__libc_init_array+0x38>)
 8009ddc:	4c0d      	ldr	r4, [pc, #52]	@ (8009e14 <__libc_init_array+0x3c>)
 8009dde:	1b64      	subs	r4, r4, r5
 8009de0:	10a4      	asrs	r4, r4, #2
 8009de2:	2600      	movs	r6, #0
 8009de4:	42a6      	cmp	r6, r4
 8009de6:	d109      	bne.n	8009dfc <__libc_init_array+0x24>
 8009de8:	4d0b      	ldr	r5, [pc, #44]	@ (8009e18 <__libc_init_array+0x40>)
 8009dea:	4c0c      	ldr	r4, [pc, #48]	@ (8009e1c <__libc_init_array+0x44>)
 8009dec:	f000 f826 	bl	8009e3c <_init>
 8009df0:	1b64      	subs	r4, r4, r5
 8009df2:	10a4      	asrs	r4, r4, #2
 8009df4:	2600      	movs	r6, #0
 8009df6:	42a6      	cmp	r6, r4
 8009df8:	d105      	bne.n	8009e06 <__libc_init_array+0x2e>
 8009dfa:	bd70      	pop	{r4, r5, r6, pc}
 8009dfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e00:	4798      	blx	r3
 8009e02:	3601      	adds	r6, #1
 8009e04:	e7ee      	b.n	8009de4 <__libc_init_array+0xc>
 8009e06:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e0a:	4798      	blx	r3
 8009e0c:	3601      	adds	r6, #1
 8009e0e:	e7f2      	b.n	8009df6 <__libc_init_array+0x1e>
 8009e10:	08009ebc 	.word	0x08009ebc
 8009e14:	08009ebc 	.word	0x08009ebc
 8009e18:	08009ebc 	.word	0x08009ebc
 8009e1c:	08009ec0 	.word	0x08009ec0

08009e20 <memcpy>:
 8009e20:	440a      	add	r2, r1
 8009e22:	4291      	cmp	r1, r2
 8009e24:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e28:	d100      	bne.n	8009e2c <memcpy+0xc>
 8009e2a:	4770      	bx	lr
 8009e2c:	b510      	push	{r4, lr}
 8009e2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e36:	4291      	cmp	r1, r2
 8009e38:	d1f9      	bne.n	8009e2e <memcpy+0xe>
 8009e3a:	bd10      	pop	{r4, pc}

08009e3c <_init>:
 8009e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e3e:	bf00      	nop
 8009e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e42:	bc08      	pop	{r3}
 8009e44:	469e      	mov	lr, r3
 8009e46:	4770      	bx	lr

08009e48 <_fini>:
 8009e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e4a:	bf00      	nop
 8009e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e4e:	bc08      	pop	{r3}
 8009e50:	469e      	mov	lr, r3
 8009e52:	4770      	bx	lr
