Running: D:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/file2/shiyan1/test1_isim_beh.exe -prj D:/file2/shiyan1/test1_beh.prj work.test1 work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/file2/shiyan1/shiyan1.v" into library work
Analyzing Verilog file "D:/file2/shiyan1/test1.v" into library work
Analyzing Verilog file "D:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module shiyan1
Compiling module test1
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/file2/shiyan1/test1_isim_beh.exe
Fuse Memory Usage: 26596 KB
Fuse CPU Usage: 827 ms
