{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 13:04:50 2024 " "Info: Processing started: Thu Mar 28 13:04:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FLIPFLOP_D -c FLIPFLOP_D --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FLIPFLOP_D -c FLIPFLOP_D --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 200 440 608 216 "Clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock " "Info: No valid register-to-register data paths exist for clock \"Clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst~_emulated T Clock 3.853 ns register " "Info: tsu for register \"inst~_emulated\" (data pin = \"T\", clock pin = \"Clock\") is 3.853 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.968 ns + Longest pin register " "Info: + Longest pin to register delay is 5.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns T 1 PIN PIN_F3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_F3; Fanout = 1; PIN Node = 'T'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 184 440 608 200 "T" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.757 ns) + CELL(0.275 ns) 5.884 ns inst~data_lut 2 COMB LCCOMB_X1_Y47_N0 1 " "Info: 2: + IC(4.757 ns) + CELL(0.275 ns) = 5.884 ns; Loc. = LCCOMB_X1_Y47_N0; Fanout = 1; COMB Node = 'inst~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { T inst~data_lut } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.968 ns inst~_emulated 3 REG LCFF_X1_Y47_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.968 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst~data_lut inst~_emulated } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.211 ns ( 20.29 % ) " "Info: Total cell delay = 1.211 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.757 ns ( 79.71 % ) " "Info: Total interconnect delay = 4.757 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { T inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { T {} T~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 4.757ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.079 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clock 1 CLK PIN_G3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G3; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 200 440 608 216 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.537 ns) 2.079 ns inst~_emulated 2 REG LCFF_X1_Y47_N1 1 " "Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { Clock inst~_emulated } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 67.29 % ) " "Info: Total cell delay = 1.399 ns ( 67.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.680 ns ( 32.71 % ) " "Info: Total interconnect delay = 0.680 ns ( 32.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { Clock inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { Clock {} Clock~combout {} inst~_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { T inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { T {} T~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 4.757ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { Clock inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { Clock {} Clock~combout {} inst~_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Q inst~_emulated 5.873 ns register " "Info: tco from clock \"Clock\" to destination pin \"Q\" through register \"inst~_emulated\" is 5.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.079 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clock 1 CLK PIN_G3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G3; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 200 440 608 216 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.537 ns) 2.079 ns inst~_emulated 2 REG LCFF_X1_Y47_N1 1 " "Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { Clock inst~_emulated } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 67.29 % ) " "Info: Total cell delay = 1.399 ns ( 67.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.680 ns ( 32.71 % ) " "Info: Total interconnect delay = 0.680 ns ( 32.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { Clock inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { Clock {} Clock~combout {} inst~_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.544 ns + Longest register pin " "Info: + Longest register to pin delay is 3.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst~_emulated 1 REG LCFF_X1_Y47_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst~_emulated } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 0.450 ns inst~head_lut 2 COMB LCCOMB_X1_Y47_N2 1 " "Info: 2: + IC(0.300 ns) + CELL(0.150 ns) = 0.450 ns; Loc. = LCCOMB_X1_Y47_N2; Fanout = 1; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(2.632 ns) 3.544 ns Q 3 PIN PIN_H6 0 " "Info: 3: + IC(0.462 ns) + CELL(2.632 ns) = 3.544 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { inst~head_lut Q } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 184 696 872 200 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.782 ns ( 78.50 % ) " "Info: Total cell delay = 2.782 ns ( 78.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 21.50 % ) " "Info: Total interconnect delay = 0.762 ns ( 21.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.544 ns" { inst~_emulated inst~head_lut Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.544 ns" { inst~_emulated {} inst~head_lut {} Q {} } { 0.000ns 0.300ns 0.462ns } { 0.000ns 0.150ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { Clock inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { Clock {} Clock~combout {} inst~_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.544 ns" { inst~_emulated inst~head_lut Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.544 ns" { inst~_emulated {} inst~head_lut {} Q {} } { 0.000ns 0.300ns 0.462ns } { 0.000ns 0.150ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Clear Q 6.442 ns Longest " "Info: Longest tpd from source pin \"Clear\" to destination pin \"Q\" is 6.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Clear 1 PIN PIN_H15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 3; PIN Node = 'Clear'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 248 440 608 264 "Clear" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.420 ns) 3.348 ns inst~head_lut 2 COMB LCCOMB_X1_Y47_N2 1 " "Info: 2: + IC(1.969 ns) + CELL(0.420 ns) = 3.348 ns; Loc. = LCCOMB_X1_Y47_N2; Fanout = 1; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { Clear inst~head_lut } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(2.632 ns) 6.442 ns Q 3 PIN PIN_H6 0 " "Info: 3: + IC(0.462 ns) + CELL(2.632 ns) = 6.442 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { inst~head_lut Q } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 184 696 872 200 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.011 ns ( 62.26 % ) " "Info: Total cell delay = 4.011 ns ( 62.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.431 ns ( 37.74 % ) " "Info: Total interconnect delay = 2.431 ns ( 37.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.442 ns" { Clear inst~head_lut Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.442 ns" { Clear {} Clear~combout {} inst~head_lut {} Q {} } { 0.000ns 0.000ns 1.969ns 0.462ns } { 0.000ns 0.959ns 0.420ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst~_emulated T Clock -3.623 ns register " "Info: th for register \"inst~_emulated\" (data pin = \"T\", clock pin = \"Clock\") is -3.623 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.079 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clock 1 CLK PIN_G3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G3; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 200 440 608 216 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.537 ns) 2.079 ns inst~_emulated 2 REG LCFF_X1_Y47_N1 1 " "Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { Clock inst~_emulated } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 67.29 % ) " "Info: Total cell delay = 1.399 ns ( 67.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.680 ns ( 32.71 % ) " "Info: Total interconnect delay = 0.680 ns ( 32.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { Clock inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { Clock {} Clock~combout {} inst~_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.968 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns T 1 PIN PIN_F3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_F3; Fanout = 1; PIN Node = 'T'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 184 440 608 200 "T" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.757 ns) + CELL(0.275 ns) 5.884 ns inst~data_lut 2 COMB LCCOMB_X1_Y47_N0 1 " "Info: 2: + IC(4.757 ns) + CELL(0.275 ns) = 5.884 ns; Loc. = LCCOMB_X1_Y47_N0; Fanout = 1; COMB Node = 'inst~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { T inst~data_lut } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.968 ns inst~_emulated 3 REG LCFF_X1_Y47_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.968 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst~data_lut inst~_emulated } "NODE_NAME" } } { "FLIPFLOP_D.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FLIPFLOP_D/FLIPFLOP_D.bdf" { { 168 624 688 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.211 ns ( 20.29 % ) " "Info: Total cell delay = 1.211 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.757 ns ( 79.71 % ) " "Info: Total interconnect delay = 4.757 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { T inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { T {} T~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 4.757ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { Clock inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.079 ns" { Clock {} Clock~combout {} inst~_emulated {} } { 0.000ns 0.000ns 0.680ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { T inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { T {} T~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 4.757ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 13:04:50 2024 " "Info: Processing ended: Thu Mar 28 13:04:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
