C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\c_hdl.exe  -osyn  C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\synwork\M2sExt_comp.srs  -top  work.M2sExt  -hdllog  C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\synlog\M2sExt_compiler.srr  -encrypt  -mp  1  -vhdl  -prodtype  synplify_pro  -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -encrypt  -pro  -dmgen  C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -ignore_undefined_lib  -lib work C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt\IO_0\M2sExt_IO_0_IO.vhd -lib work C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd -lib work C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd -lib work C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\CCC_0\M2sExt_sb_CCC_0_FCCC.vhd -lib work C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd -lib work C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd -lib work C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS_syn.vhd -lib work C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.vhd -lib COREAPB3_LIB C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd -lib COREAPB3_LIB C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd -lib COREAPB3_LIB C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd -lib COREGPIO_LIB C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio_pkg.vhd -lib COREGPIO_LIB C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd -lib COREI2C_LIB C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd -lib COREI2C_LIB C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd -lib COREAPB3_LIB C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd -lib COREGPIO_LIB C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\components.vhd -lib work C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\M2sExt_sb.vhd -lib work C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt\M2sExt.vhd 
rc:0 success:1
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\synwork\M2sExt_comp.srs|o|1484059328|172216
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\synthesis\synlog\M2sExt_compiler.srr|o|1484059328|67610
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt\IO_0\M2sExt_IO_0_IO.vhd|i|1484059275|646
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd|i|1456158713|9297
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd|i|1456158713|75039
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\CCC_0\M2sExt_sb_CCC_0_FCCC.vhd|i|1484058124|5526
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd|i|1456158716|2164
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd|i|1484058128|1534
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS_syn.vhd|i|1484058119|70083
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.vhd|i|1484058120|89827
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd|i|1456158713|9523
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd|i|1456158713|5757
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd|i|1456158713|78851
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio_pkg.vhd|i|1456231375|2801
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd|i|1456231375|36868
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd|i|1456158713|104196
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd|i|1456158713|27221
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd|i|1456158713|6172
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\components.vhd|i|1456231375|7134
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt_sb\M2sExt_sb.vhd|i|1484058128|72937
C:\Users\AndersonHan\Desktop\USBSimBoard\Fpga\component\work\M2sExt\M2sExt.vhd|i|1484059275|8627
C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\c_hdl.exe|i|1449192922|1295872
C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\c_hdl.exe|i|1449192924|1897472
