
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1095359                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380748                       # Number of bytes of host memory used
host_op_rate                                  1243017                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3191.21                       # Real time elapsed on the host
host_tick_rate                              643038939                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3495521404                       # Number of instructions simulated
sim_ops                                    3966730568                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.052074                       # Number of seconds simulated
sim_ticks                                2052073617582                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   116                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3667121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7334248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 290651785                       # Number of branches fetched
system.switch_cpus.committedInsts          1495521403                       # Number of instructions committed
system.switch_cpus.committedOps            1695626376                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4921039849                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4921039849                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    510025695                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    475838127                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    240545656                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            19475480                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1510183338                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1510183338                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2193719483                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1232841692                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           322009595                       # Number of load instructions
system.switch_cpus.num_mem_refs             584013443                       # number of memory refs
system.switch_cpus.num_store_insts          262003848                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      63747679                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             63747679                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     42439063                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     21308616                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1052479954     62.07%     62.07% # Class of executed instruction
system.switch_cpus.op_class::IntMult         59133095      3.49%     65.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::MemRead        322009595     18.99%     84.55% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       262003848     15.45%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1695626492                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3667127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3667133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7334254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3667133                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3666779                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1404606                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2262515                       # Transaction distribution
system.membus.trans_dist::ReadExReq               348                       # Transaction distribution
system.membus.trans_dist::ReadExResp              348                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3666779                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5557234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5444141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11001375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11001375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    327619456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    321562368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    649181824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               649181824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3667127                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3667127    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3667127                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11181504265                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10993229378                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34574127387                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3666779                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2809218                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5929648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             348                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3666779                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11001381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11001381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    649182592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              649182592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5071739                       # Total snoops (count)
system.tol2bus.snoopTraffic                 179789568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8738866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419635                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493499                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5071733     58.04%     58.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3667133     41.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8738866                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5401276734                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7645959795                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    237108992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         237108992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     90510464                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       90510464                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1852414                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1852414                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       707113                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            707113                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    115546046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            115546046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      44106831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44106831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      44106831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    115546046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           159652877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1414226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3704828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000291200248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        78708                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        78708                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6787711                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1336434                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1852414                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    707113                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3704828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1414226                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           471150                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           623652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           378386                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           133776                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           218816                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           322656                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           230004                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           133538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           174352                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           167388                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           85318                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           81842                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           63060                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          133540                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          145592                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          341758                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           237440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           237360                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           241089                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            22248                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            96408                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           237412                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           118720                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           22724                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          200340                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.95                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 63012118166                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               18524140000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           132477643166                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17008.11                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35758.11                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2466985                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1267890                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.59                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.65                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3704828                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1414226                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1852414                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1852414                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 77393                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 77393                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 78755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 78755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 78709                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 78709                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 78708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1384149                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   236.691512                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   184.365252                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   222.963306                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         4514      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       940989     67.98%     68.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       216577     15.65%     83.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        62805      4.54%     88.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        37403      2.70%     91.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        27991      2.02%     93.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        25349      1.83%     95.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        10792      0.78%     95.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        57729      4.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1384149                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        78708                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     47.070387                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    45.932589                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.509467                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          813      1.03%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1551      1.97%      3.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4179      5.31%      8.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        12141     15.43%     23.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        14528     18.46%     42.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         9424     11.97%     54.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        12821     16.29%     70.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         4774      6.07%     76.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         5055      6.42%     82.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         7040      8.94%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         2473      3.14%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         2006      2.55%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          805      1.02%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79         1050      1.33%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           47      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-123            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        78708                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        78708                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.967742                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.965705                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.261134                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1316      1.67%      1.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           77345     98.27%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              46      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        78708                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             237108992                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               90509120                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              237108992                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            90510464                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      115.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       44.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   115.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.25                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2052073308036                       # Total gap between requests
system.mem_ctrls0.avgGap                    801739.27                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    237108992                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     90509120                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 115546045.701513558626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 44106175.930787876248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3704828                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1414226                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 132477643166                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47322899898657                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35758.11                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  33462049.13                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   72.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3436574820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1826571450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8516949000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1166816160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    456017467080                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    403979763840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1036932514350                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       505.309608                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1045877007487                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 937673610095                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6446313300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3426274005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        17935522920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        6215333940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    758004575730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    149676561120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1103692953015                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       537.842767                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 381804114157                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1601746503425                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    232283264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         232283264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     89279104                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       89279104                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1814713                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1814713                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       697493                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            697493                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    113194411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            113194411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      43506774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            43506774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      43506774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    113194411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           156701185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1394986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3629426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000376976314                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        77896                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        77896                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6661330                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1321275                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1814713                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    697493                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3629426                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1394986                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           460256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           597920                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           352410                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           100154                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           281884                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           311532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           215168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            81602                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           103864                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           118698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           89024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          170642                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          133544                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          144664                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          130250                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          337814                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           237440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           237592                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           237391                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            18542                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           100116                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           237410                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           115010                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           11130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          200340                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 61923069138                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               18147130000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           129974806638                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17061.39                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35811.39                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2452775                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1249871                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.58                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.60                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3629426                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1394986                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1814713                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1814713                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 74317                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 74317                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 77896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1321745                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   243.284543                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   188.356284                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   227.002006                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         9446      0.71%      0.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       869087     65.75%     66.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       204883     15.50%     81.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        80031      6.05%     88.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        35796      2.71%     90.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        29626      2.24%     92.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        24466      1.85%     94.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        11140      0.84%     95.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        57270      4.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1321745                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        77896                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     46.593176                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.285832                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.282081                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         1673      2.15%      2.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1907      2.45%      4.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         3801      4.88%      9.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        16092     20.66%     30.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        11791     15.14%     45.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         9767     12.54%     57.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         8861     11.38%     69.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         6865      8.81%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         7846     10.07%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           17      0.02%     88.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         3714      4.77%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1982      2.54%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         3576      4.59%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        77896                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        77896                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.908121                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.902866                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.418756                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3579      4.59%      4.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           74316     95.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        77896                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             232283264                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               89278144                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              232283264                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            89279104                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      113.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       43.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   113.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    43.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2052071367318                       # Total gap between requests
system.mem_ctrls1.avgGap                    816840.41                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    232283264                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     89278144                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 113194410.770557105541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 43506306.613501645625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3629426                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1394986                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 129974806638                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47705439756478                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35811.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  34197791.06                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   73.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3517178280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1869417000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8771490000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1103873400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    492350864220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    373384318560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1042985513460                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       508.259306                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 966038925659                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1017511691923                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5920123860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3146605275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        17142611640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        6177875220                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    744606606030                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    160958328960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1099940522985                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       536.014163                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 411565157371                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1571985460211                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data      3667127                       # number of demand (read+write) misses
system.l2.demand_misses::total                3667127                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3667127                       # number of overall misses
system.l2.overall_misses::total               3667127                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 317873995920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     317873995920                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 317873995920                       # number of overall miss cycles
system.l2.overall_miss_latency::total    317873995920                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3667127                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3667127                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3667127                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3667127                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86682.025444                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86682.025444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86682.025444                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86682.025444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1404606                       # number of writebacks
system.l2.writebacks::total                   1404606                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3667127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3667127                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3667127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3667127                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 286562746086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 286562746086                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 286562746086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 286562746086                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78143.665623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78143.665623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78143.665623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78143.665623                       # average overall mshr miss latency
system.l2.replacements                        5071739                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1404612                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1404612                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1404612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1404612                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2262515                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2262515                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 348                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     42108660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42108660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 121001.896552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121001.896552                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     39129014                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     39129014                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 112439.695402                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112439.695402                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      3666779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3666779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 317831887260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 317831887260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3666779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3666779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86678.768276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86678.768276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3666779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3666779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 286523617072                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 286523617072                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78140.410718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78140.410718                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     5071803                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5071803                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.026955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    45.972677                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.281671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.718323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 122419803                       # Number of tag accesses
system.l2.tags.data_accesses                122419803                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    947926382418                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2052073617582                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1495521520                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3497621263                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099743                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1495521520                       # number of overall hits
system.cpu.icache.overall_hits::total      3497621263                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          821                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            821                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          821                       # number of overall misses
system.cpu.icache.overall_misses::total           821                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1495521520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3497622084                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1495521520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3497622084                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.icache.writebacks::total               197                       # number of writebacks
system.cpu.icache.replacements                    197                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1495521520                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3497621263                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          821                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           821                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1495521520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3497622084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.693807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3497622084                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4260197.422655                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.693807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      136407262097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     136407262097                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713802625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    550271585                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1264074210                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713802625                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    550271585                       # number of overall hits
system.cpu.dcache.overall_hits::total      1264074210                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8020835                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3666895                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11687730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8020835                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3666895                       # number of overall misses
system.cpu.dcache.overall_misses::total      11687730                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 325523650752                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 325523650752                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 325523650752                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 325523650752                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    721823460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    553938480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1275761940                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    721823460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    553938480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1275761940                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009161                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88773.649301                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27851.742875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88773.649301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27851.742875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6924796                       # number of writebacks
system.cpu.dcache.writebacks::total           6924796                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3666895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3666895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3666895                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3666895                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 322465460322                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 322465460322                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 322465460322                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 322465460322                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002874                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002874                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87939.649301                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87939.649301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87939.649301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87939.649301                       # average overall mshr miss latency
system.cpu.dcache.replacements               11689475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384190353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    305361869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       689552222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4043823                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3666547                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7710370                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 325480816512                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 325480816512                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388234176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    309028416                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    697262592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011058                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88770.392555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42213.384897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3666547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3666547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 322422916314                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 322422916314                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87936.392555                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87936.392555                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    329612272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    244909716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      574521988                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3977012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3977360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     42834240                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42834240                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    333589284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    244910064                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    578499348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 123086.896552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    10.769515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     42544008                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42544008                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 122252.896552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 122252.896552                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     19384416                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     17093552                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36477968                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1769                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          232                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2001                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     28112055                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28112055                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     19386185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     17093784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36479969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000091                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 121172.650862                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14049.002999                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          232                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          232                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     27918567                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     27918567                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 120338.650862                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 120338.650862                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     19386185                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     17093784                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36479969                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     19386185                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     17093784                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36479969                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999533                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1348721878                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11689731                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.376639                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.830933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.168600                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       43170789827                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      43170789827                       # Number of data accesses

---------- End Simulation Statistics   ----------
