#contributor : Aaron , generated by script from template provided by Xilinx
#name : 7Series_BUFR
#key:7Series_BUFR
# --

BUFR #(
   .BUFR_DIVIDE("BYPASS"), // "BYPASS", "1", "2", "3", "4", "5", "6", "7", "8"
   .SIM_DEVICE("7SERIES")  // Specify target device, "VIRTEX4", "VIRTEX5", "VIRTEX6", "7SERIES"
) U_BUFR (
   .O(O),     // Clock buffer output
   .CE(CE),   // Active high divide counter clock enable input, when low diables output
   .CLR(CLR), // Active high divide counter reset input
   .I(I)      // Clock buffer input driven by an IBUFG, BUFMR, MMCM or local interconnect
 );

