../Core/Src/L3GD20_util.c:15:13:MX_SPI1_Init	8	static
../Core/Src/L3GD20_util.c:35:5:Get_DataBlock	32	static
../Core/Src/L3GD20_util.c:50:5:Set_DataBlock	32	static
../Core/Src/L3GD20_util.c:67:5:L3GD20_Set_WhoAmIRegister	24	static
../Core/Src/L3GD20_util.c:74:5:L3GD20_Read_WhoAmIRegister	24	static
../Core/Src/L3GD20_util.c:82:5:L3GD20_CheckDefault_WhoAmIRegister	16	static
../Core/Src/L3GD20_util.c:95:5:L3GD20_Set_CTRL_REG1	24	static
../Core/Src/L3GD20_util.c:118:5:L3GD20_Read_CTRL_REG1	24	static
../Core/Src/L3GD20_util.c:131:5:L3GD20_Set_CTRL_REG1_OutputDataRate	24	static
../Core/Src/L3GD20_util.c:156:5:L3GD20_Set_CTRL_REG1_BandWidth	24	static
../Core/Src/L3GD20_util.c:166:5:L3GD20_Set_CTRL_REG1_PowerMode	24	static
../Core/Src/L3GD20_util.c:191:5:L3GD20_Set_CTRL_REG2	24	static
../Core/Src/L3GD20_util.c:199:5:L3GD20_Read_CTRL_REG2	24	static
../Core/Src/L3GD20_util.c:208:5:L3GD20_Set_CTRL_REG2_HighPassFilterMode	24	static
../Core/Src/L3GD20_util.c:232:5:L3GD20_Set_CTRL_REG2_HighPassFilter_CutOffFrequency	24	static
../Core/Src/L3GD20_util.c:242:5:L3GD20_Set_CTRL_REG3	32	static
../Core/Src/L3GD20_util.c:258:5:L3GD20_Read_CTRL_REG3	24	static
../Core/Src/L3GD20_util.c:273:5:L3GD20_Set_CTRL_REG4	24	static
../Core/Src/L3GD20_util.c:284:5:L3GD20_Read_CTRL_REG4	24	static
../Core/Src/L3GD20_util.c:295:5:L3GD20_Set_CTRL_REG5	24	static
../Core/Src/L3GD20_util.c:307:5:L3GD20_Read_CTRL_REG5	24	static
../Core/Src/L3GD20_util.c:319:5:L3GD20_Set_STATUS_REG	24	static
../Core/Src/L3GD20_util.c:334:5:L3GD20_Read_STATUS_REG	24	static
../Core/Src/L3GD20_util.c:349:5:L3GD20_Set_FIFO_CTRL_REG	24	static
../Core/Src/L3GD20_util.c:357:5:L3GD20_Read_FIFO_CTRL_REG	24	static
