// Seed: 573586547
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input wand id_2,
    input tri0 id_3,
    output supply0 id_4,
    input uwire id_5,
    output wire id_6,
    output wor id_7
    , id_12,
    input wire module_0,
    input tri0 id_9,
    output wand id_10
);
  logic id_13;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input  wor   id_0,
    output logic id_1,
    input  tri1  id_2,
    output tri1  id_3,
    input  wand  module_1
);
  initial begin : LABEL_0
    id_1 = 1;
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_0,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_2,
      id_0,
      id_3
  );
endmodule
