[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BindStmt/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 391
LIB: work
FILE: ${SURELOG_DIR}/tests/BindStmt/dut.sv
n<> u<390> t<Top_level_rule> c<1> l<1:1> el<54:1>
  n<> u<1> t<Null_rule> p<390> s<389> l<1:1>
  n<> u<389> t<Source_text> p<390> c<52> l<1:1> el<52:10>
    n<> u<52> t<Description> p<389> c<51> s<59> l<1:1> el<3:10>
      n<> u<51> t<Module_declaration> p<52> c<34> l<1:1> el<3:10>
        n<> u<34> t<Module_ansi_header> p<51> c<2> s<49> l<1:1> el<1:74>
          n<module> u<2> t<Module_keyword> p<34> s<3> l<1:1> el<1:7>
          n<bp_lce> u<3> t<StringConst> p<34> s<16> l<1:8> el<1:14>
          n<> u<16> t<Parameter_port_list> p<34> c<15> s<33> l<1:15> el<1:42>
            n<> u<15> t<Parameter_port_declaration> p<16> c<14> l<1:17> el<1:41>
              n<> u<14> t<Parameter_declaration> p<15> c<4> l<1:17> el<1:41>
                n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<1:27> el<1:27>
                n<> u<13> t<List_of_param_assignments> p<14> c<12> l<1:27> el<1:41>
                  n<> u<12> t<Param_assignment> p<13> c<5> l<1:27> el<1:41>
                    n<sets_p> u<5> t<StringConst> p<12> s<11> l<1:27> el<1:33>
                    n<> u<11> t<Constant_param_expression> p<12> c<10> l<1:36> el<1:41>
                      n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<1:36> el<1:41>
                        n<> u<9> t<Constant_expression> p<10> c<8> l<1:36> el<1:41>
                          n<> u<8> t<Constant_primary> p<9> c<7> l<1:36> el<1:41>
                            n<> u<7> t<Primary_literal> p<8> c<6> l<1:36> el<1:41>
                              n<"inv"> u<6> t<StringLiteral> p<7> l<1:36> el<1:41>
          n<> u<33> t<List_of_port_declarations> p<34> c<24> l<1:42> el<1:73>
            n<> u<24> t<Ansi_port_declaration> p<33> c<22> s<32> l<1:43> el<1:56>
              n<> u<22> t<Net_port_header> p<24> c<17> s<23> l<1:43> el<1:54>
                n<> u<17> t<PortDir_Inp> p<22> s<21> l<1:43> el<1:48>
                n<> u<21> t<Net_port_type> p<22> c<20> l<1:49> el<1:54>
                  n<> u<20> t<Data_type_or_implicit> p<21> c<19> l<1:49> el<1:54>
                    n<> u<19> t<Data_type> p<20> c<18> l<1:49> el<1:54>
                      n<> u<18> t<IntVec_TypeLogic> p<19> l<1:49> el<1:54>
              n<a> u<23> t<StringConst> p<24> l<1:55> el<1:56>
            n<> u<32> t<Ansi_port_declaration> p<33> c<30> l<1:58> el<1:72>
              n<> u<30> t<Net_port_header> p<32> c<25> s<31> l<1:58> el<1:70>
                n<> u<25> t<PortDir_Out> p<30> s<29> l<1:58> el<1:64>
                n<> u<29> t<Net_port_type> p<30> c<28> l<1:65> el<1:70>
                  n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<1:65> el<1:70>
                    n<> u<27> t<Data_type> p<28> c<26> l<1:65> el<1:70>
                      n<> u<26> t<IntVec_TypeLogic> p<27> l<1:65> el<1:70>
              n<b> u<31> t<StringConst> p<32> l<1:71> el<1:72>
        n<> u<49> t<Non_port_module_item> p<51> c<48> s<50> l<2:1> el<2:13>
          n<> u<48> t<Module_or_generate_item> p<49> c<47> l<2:1> el<2:13>
            n<> u<47> t<Module_common_item> p<48> c<46> l<2:1> el<2:13>
              n<> u<46> t<Continuous_assign> p<47> c<45> l<2:1> el<2:13>
                n<> u<45> t<List_of_net_assignments> p<46> c<44> l<2:8> el<2:12>
                  n<> u<44> t<Net_assignment> p<45> c<39> l<2:8> el<2:12>
                    n<> u<39> t<Net_lvalue> p<44> c<36> s<43> l<2:8> el<2:9>
                      n<> u<36> t<Ps_or_hierarchical_identifier> p<39> c<35> s<38> l<2:8> el<2:9>
                        n<c> u<35> t<StringConst> p<36> l<2:8> el<2:9>
                      n<> u<38> t<Constant_select> p<39> c<37> l<2:10> el<2:10>
                        n<> u<37> t<Constant_bit_select> p<38> l<2:10> el<2:10>
                    n<> u<43> t<Expression> p<44> c<42> l<2:11> el<2:12>
                      n<> u<42> t<Primary> p<43> c<41> l<2:11> el<2:12>
                        n<> u<41> t<Primary_literal> p<42> c<40> l<2:11> el<2:12>
                          n<d> u<40> t<StringConst> p<41> l<2:11> el<2:12>
        n<> u<50> t<ENDMODULE> p<51> l<3:1> el<3:10>
    n<> u<59> t<Description> p<389> c<58> s<119> l<5:1> el<6:10>
      n<> u<58> t<Module_declaration> p<59> c<56> l<5:1> el<6:10>
        n<> u<56> t<Module_nonansi_header> p<58> c<53> s<57> l<5:1> el<5:14>
          n<module> u<53> t<Module_keyword> p<56> s<54> l<5:1> el<5:7>
          n<sub> u<54> t<StringConst> p<56> s<55> l<5:8> el<5:11>
          n<> u<55> t<List_of_ports> p<56> l<5:11> el<5:13>
        n<> u<57> t<ENDMODULE> p<58> l<6:1> el<6:10>
    n<> u<119> t<Description> p<389> c<118> s<187> l<8:1> el<11:10>
      n<> u<118> t<Module_declaration> p<119> c<92> l<8:1> el<11:10>
        n<> u<92> t<Module_ansi_header> p<118> c<60> s<107> l<8:1> el<8:93>
          n<module> u<60> t<Module_keyword> p<92> s<61> l<8:1> el<8:7>
          n<bp_me_nonsynth_lce_tracer> u<61> t<StringConst> p<92> s<74> l<8:8> el<8:33>
          n<> u<74> t<Parameter_port_list> p<92> c<73> s<91> l<8:34> el<8:61>
            n<> u<73> t<Parameter_port_declaration> p<74> c<72> l<8:36> el<8:60>
              n<> u<72> t<Parameter_declaration> p<73> c<62> l<8:36> el<8:60>
                n<> u<62> t<Data_type_or_implicit> p<72> s<71> l<8:46> el<8:46>
                n<> u<71> t<List_of_param_assignments> p<72> c<70> l<8:46> el<8:60>
                  n<> u<70> t<Param_assignment> p<71> c<63> l<8:46> el<8:60>
                    n<sets_p> u<63> t<StringConst> p<70> s<69> l<8:46> el<8:52>
                    n<> u<69> t<Constant_param_expression> p<70> c<68> l<8:55> el<8:60>
                      n<> u<68> t<Constant_mintypmax_expression> p<69> c<67> l<8:55> el<8:60>
                        n<> u<67> t<Constant_expression> p<68> c<66> l<8:55> el<8:60>
                          n<> u<66> t<Constant_primary> p<67> c<65> l<8:55> el<8:60>
                            n<> u<65> t<Primary_literal> p<66> c<64> l<8:55> el<8:60>
                              n<"inv"> u<64> t<StringLiteral> p<65> l<8:55> el<8:60>
          n<> u<91> t<List_of_port_declarations> p<92> c<82> l<8:61> el<8:92>
            n<> u<82> t<Ansi_port_declaration> p<91> c<80> s<90> l<8:62> el<8:75>
              n<> u<80> t<Net_port_header> p<82> c<75> s<81> l<8:62> el<8:73>
                n<> u<75> t<PortDir_Inp> p<80> s<79> l<8:62> el<8:67>
                n<> u<79> t<Net_port_type> p<80> c<78> l<8:68> el<8:73>
                  n<> u<78> t<Data_type_or_implicit> p<79> c<77> l<8:68> el<8:73>
                    n<> u<77> t<Data_type> p<78> c<76> l<8:68> el<8:73>
                      n<> u<76> t<IntVec_TypeLogic> p<77> l<8:68> el<8:73>
              n<c> u<81> t<StringConst> p<82> l<8:74> el<8:75>
            n<> u<90> t<Ansi_port_declaration> p<91> c<88> l<8:77> el<8:91>
              n<> u<88> t<Net_port_header> p<90> c<83> s<89> l<8:77> el<8:89>
                n<> u<83> t<PortDir_Out> p<88> s<87> l<8:77> el<8:83>
                n<> u<87> t<Net_port_type> p<88> c<86> l<8:84> el<8:89>
                  n<> u<86> t<Data_type_or_implicit> p<87> c<85> l<8:84> el<8:89>
                    n<> u<85> t<Data_type> p<86> c<84> l<8:84> el<8:89>
                      n<> u<84> t<IntVec_TypeLogic> p<85> l<8:84> el<8:89>
              n<d> u<89> t<StringConst> p<90> l<8:90> el<8:91>
        n<> u<107> t<Non_port_module_item> p<118> c<106> s<116> l<9:3> el<9:15>
          n<> u<106> t<Module_or_generate_item> p<107> c<105> l<9:3> el<9:15>
            n<> u<105> t<Module_common_item> p<106> c<104> l<9:3> el<9:15>
              n<> u<104> t<Continuous_assign> p<105> c<103> l<9:3> el<9:15>
                n<> u<103> t<List_of_net_assignments> p<104> c<102> l<9:10> el<9:14>
                  n<> u<102> t<Net_assignment> p<103> c<97> l<9:10> el<9:14>
                    n<> u<97> t<Net_lvalue> p<102> c<94> s<101> l<9:10> el<9:11>
                      n<> u<94> t<Ps_or_hierarchical_identifier> p<97> c<93> s<96> l<9:10> el<9:11>
                        n<a> u<93> t<StringConst> p<94> l<9:10> el<9:11>
                      n<> u<96> t<Constant_select> p<97> c<95> l<9:12> el<9:12>
                        n<> u<95> t<Constant_bit_select> p<96> l<9:12> el<9:12>
                    n<> u<101> t<Expression> p<102> c<100> l<9:13> el<9:14>
                      n<> u<100> t<Primary> p<101> c<99> l<9:13> el<9:14>
                        n<> u<99> t<Primary_literal> p<100> c<98> l<9:13> el<9:14>
                          n<b> u<98> t<StringConst> p<99> l<9:13> el<9:14>
        n<> u<116> t<Non_port_module_item> p<118> c<115> s<117> l<10:3> el<10:14>
          n<> u<115> t<Module_or_generate_item> p<116> c<114> l<10:3> el<10:14>
            n<> u<114> t<Module_instantiation> p<115> c<108> l<10:3> el<10:14>
              n<sub> u<108> t<StringConst> p<114> s<113> l<10:3> el<10:6>
              n<> u<113> t<Hierarchical_instance> p<114> c<110> l<10:7> el<10:13>
                n<> u<110> t<Name_of_instance> p<113> c<109> s<112> l<10:7> el<10:11>
                  n<sub1> u<109> t<StringConst> p<110> l<10:7> el<10:11>
                n<> u<112> t<List_of_port_connections> p<113> c<111> l<10:12> el<10:12>
                  n<> u<111> t<Ordered_port_connection> p<112> l<10:12> el<10:12>
        n<> u<117> t<ENDMODULE> p<118> l<11:1> el<11:10>
    n<> u<187> t<Description> p<389> c<186> s<214> l<13:1> el<16:10>
      n<> u<186> t<Module_declaration> p<187> c<160> l<13:1> el<16:10>
        n<> u<160> t<Module_ansi_header> p<186> c<120> s<175> l<13:1> el<13:111>
          n<module> u<120> t<Module_keyword> p<160> s<121> l<13:1> el<13:7>
          n<bp_me_nonsynth_lce_tracer2> u<121> t<StringConst> p<160> s<134> l<13:8> el<13:34>
          n<> u<134> t<Parameter_port_list> p<160> c<133> s<159> l<13:35> el<13:62>
            n<> u<133> t<Parameter_port_declaration> p<134> c<132> l<13:37> el<13:61>
              n<> u<132> t<Parameter_declaration> p<133> c<122> l<13:37> el<13:61>
                n<> u<122> t<Data_type_or_implicit> p<132> s<131> l<13:47> el<13:47>
                n<> u<131> t<List_of_param_assignments> p<132> c<130> l<13:47> el<13:61>
                  n<> u<130> t<Param_assignment> p<131> c<123> l<13:47> el<13:61>
                    n<sets_p> u<123> t<StringConst> p<130> s<129> l<13:47> el<13:53>
                    n<> u<129> t<Constant_param_expression> p<130> c<128> l<13:56> el<13:61>
                      n<> u<128> t<Constant_mintypmax_expression> p<129> c<127> l<13:56> el<13:61>
                        n<> u<127> t<Constant_expression> p<128> c<126> l<13:56> el<13:61>
                          n<> u<126> t<Constant_primary> p<127> c<125> l<13:56> el<13:61>
                            n<> u<125> t<Primary_literal> p<126> c<124> l<13:56> el<13:61>
                              n<"inv"> u<124> t<StringLiteral> p<125> l<13:56> el<13:61>
          n<> u<159> t<List_of_port_declarations> p<160> c<142> l<13:62> el<13:110>
            n<> u<142> t<Ansi_port_declaration> p<159> c<140> s<150> l<13:63> el<13:76>
              n<> u<140> t<Net_port_header> p<142> c<135> s<141> l<13:63> el<13:74>
                n<> u<135> t<PortDir_Inp> p<140> s<139> l<13:63> el<13:68>
                n<> u<139> t<Net_port_type> p<140> c<138> l<13:69> el<13:74>
                  n<> u<138> t<Data_type_or_implicit> p<139> c<137> l<13:69> el<13:74>
                    n<> u<137> t<Data_type> p<138> c<136> l<13:69> el<13:74>
                      n<> u<136> t<IntVec_TypeLogic> p<137> l<13:69> el<13:74>
              n<a> u<141> t<StringConst> p<142> l<13:75> el<13:76>
            n<> u<150> t<Ansi_port_declaration> p<159> c<148> s<158> l<13:78> el<13:92>
              n<> u<148> t<Net_port_header> p<150> c<143> s<149> l<13:78> el<13:90>
                n<> u<143> t<PortDir_Out> p<148> s<147> l<13:78> el<13:84>
                n<> u<147> t<Net_port_type> p<148> c<146> l<13:85> el<13:90>
                  n<> u<146> t<Data_type_or_implicit> p<147> c<145> l<13:85> el<13:90>
                    n<> u<145> t<Data_type> p<146> c<144> l<13:85> el<13:90>
                      n<> u<144> t<IntVec_TypeLogic> p<145> l<13:85> el<13:90>
              n<b> u<149> t<StringConst> p<150> l<13:91> el<13:92>
            n<> u<158> t<Ansi_port_declaration> p<159> c<156> l<13:94> el<13:109>
              n<> u<156> t<Net_port_header> p<158> c<151> s<157> l<13:94> el<13:105>
                n<> u<151> t<PortDir_Inp> p<156> s<155> l<13:94> el<13:99>
                n<> u<155> t<Net_port_type> p<156> c<154> l<13:100> el<13:105>
                  n<> u<154> t<Data_type_or_implicit> p<155> c<153> l<13:100> el<13:105>
                    n<> u<153> t<Data_type> p<154> c<152> l<13:100> el<13:105>
                      n<> u<152> t<IntVec_TypeLogic> p<153> l<13:100> el<13:105>
              n<clk> u<157> t<StringConst> p<158> l<13:106> el<13:109>
        n<> u<175> t<Non_port_module_item> p<186> c<174> s<184> l<14:3> el<14:15>
          n<> u<174> t<Module_or_generate_item> p<175> c<173> l<14:3> el<14:15>
            n<> u<173> t<Module_common_item> p<174> c<172> l<14:3> el<14:15>
              n<> u<172> t<Continuous_assign> p<173> c<171> l<14:3> el<14:15>
                n<> u<171> t<List_of_net_assignments> p<172> c<170> l<14:10> el<14:14>
                  n<> u<170> t<Net_assignment> p<171> c<165> l<14:10> el<14:14>
                    n<> u<165> t<Net_lvalue> p<170> c<162> s<169> l<14:10> el<14:11>
                      n<> u<162> t<Ps_or_hierarchical_identifier> p<165> c<161> s<164> l<14:10> el<14:11>
                        n<a> u<161> t<StringConst> p<162> l<14:10> el<14:11>
                      n<> u<164> t<Constant_select> p<165> c<163> l<14:12> el<14:12>
                        n<> u<163> t<Constant_bit_select> p<164> l<14:12> el<14:12>
                    n<> u<169> t<Expression> p<170> c<168> l<14:13> el<14:14>
                      n<> u<168> t<Primary> p<169> c<167> l<14:13> el<14:14>
                        n<> u<167> t<Primary_literal> p<168> c<166> l<14:13> el<14:14>
                          n<b> u<166> t<StringConst> p<167> l<14:13> el<14:14>
        n<> u<184> t<Non_port_module_item> p<186> c<183> s<185> l<15:3> el<15:14>
          n<> u<183> t<Module_or_generate_item> p<184> c<182> l<15:3> el<15:14>
            n<> u<182> t<Module_instantiation> p<183> c<176> l<15:3> el<15:14>
              n<sub> u<176> t<StringConst> p<182> s<181> l<15:3> el<15:6>
              n<> u<181> t<Hierarchical_instance> p<182> c<178> l<15:7> el<15:13>
                n<> u<178> t<Name_of_instance> p<181> c<177> s<180> l<15:7> el<15:11>
                  n<sub1> u<177> t<StringConst> p<178> l<15:7> el<15:11>
                n<> u<180> t<List_of_port_connections> p<181> c<179> l<15:12> el<15:12>
                  n<> u<179> t<Ordered_port_connection> p<180> l<15:12> el<15:12>
        n<> u<185> t<ENDMODULE> p<186> l<16:1> el<16:10>
    n<> u<214> t<Description> p<389> c<213> s<388> l<19:1> el<23:10>
      n<> u<213> t<Module_declaration> p<214> c<191> l<19:1> el<23:10>
        n<> u<191> t<Module_nonansi_header> p<213> c<188> s<211> l<19:1> el<19:17>
          n<module> u<188> t<Module_keyword> p<191> s<189> l<19:1> el<19:7>
          n<inter> u<189> t<StringConst> p<191> s<190> l<19:8> el<19:13>
          n<> u<190> t<List_of_ports> p<191> l<19:14> el<19:16>
        n<> u<211> t<Module_item> p<213> c<210> s<212> l<21:2> el<21:29>
          n<> u<210> t<Non_port_module_item> p<211> c<209> l<21:2> el<21:29>
            n<> u<209> t<Module_or_generate_item> p<210> c<208> l<21:2> el<21:29>
              n<> u<208> t<Module_instantiation> p<209> c<192> l<21:2> el<21:29>
                n<bp_lce> u<192> t<StringConst> p<208> s<202> l<21:2> el<21:8>
                n<> u<202> t<Parameter_value_assignment> p<208> c<201> s<207> l<21:9> el<21:22>
                  n<> u<201> t<List_of_parameter_assignments> p<202> c<200> l<21:11> el<21:21>
                    n<> u<200> t<Named_parameter_assignment> p<201> c<193> l<21:11> el<21:21>
                      n<sets_p> u<193> t<StringConst> p<200> s<199> l<21:12> el<21:18>
                      n<> u<199> t<Param_expression> p<200> c<198> l<21:19> el<21:20>
                        n<> u<198> t<Mintypmax_expression> p<199> c<197> l<21:19> el<21:20>
                          n<> u<197> t<Expression> p<198> c<196> l<21:19> el<21:20>
                            n<> u<196> t<Primary> p<197> c<195> l<21:19> el<21:20>
                              n<> u<195> t<Primary_literal> p<196> c<194> l<21:19> el<21:20>
                                n<1> u<194> t<IntConst> p<195> l<21:19> el<21:20>
                n<> u<207> t<Hierarchical_instance> p<208> c<204> l<21:23> el<21:28>
                  n<> u<204> t<Name_of_instance> p<207> c<203> s<206> l<21:23> el<21:25>
                    n<u1> u<203> t<StringConst> p<204> l<21:23> el<21:25>
                  n<> u<206> t<List_of_port_connections> p<207> c<205> l<21:27> el<21:27>
                    n<> u<205> t<Ordered_port_connection> p<206> l<21:27> el<21:27>
        n<> u<212> t<ENDMODULE> p<213> l<23:1> el<23:10>
    n<> u<388> t<Description> p<389> c<387> l<25:1> el<52:10>
      n<> u<387> t<Module_declaration> p<388> c<226> l<25:1> el<52:10>
        n<> u<226> t<Module_ansi_header> p<387> c<215> s<245> l<25:1> el<25:36>
          n<module> u<215> t<Module_keyword> p<226> s<216> l<25:1> el<25:7>
          n<testbench> u<216> t<StringConst> p<226> s<225> l<25:8> el<25:17>
          n<> u<225> t<List_of_port_declarations> p<226> c<224> l<25:18> el<25:35>
            n<> u<224> t<Ansi_port_declaration> p<225> c<222> l<25:19> el<25:34>
              n<> u<222> t<Net_port_header> p<224> c<217> s<223> l<25:19> el<25:30>
                n<> u<217> t<PortDir_Inp> p<222> s<221> l<25:19> el<25:24>
                n<> u<221> t<Net_port_type> p<222> c<220> l<25:25> el<25:30>
                  n<> u<220> t<Data_type_or_implicit> p<221> c<219> l<25:25> el<25:30>
                    n<> u<219> t<Data_type> p<220> c<218> l<25:25> el<25:30>
                      n<> u<218> t<IntVec_TypeLogic> p<219> l<25:25> el<25:30>
              n<clk> u<223> t<StringConst> p<224> l<25:31> el<25:34>
        n<> u<245> t<Non_port_module_item> p<387> c<244> s<254> l<27:3> el<27:30>
          n<> u<244> t<Module_or_generate_item> p<245> c<243> l<27:3> el<27:30>
            n<> u<243> t<Module_instantiation> p<244> c<227> l<27:3> el<27:30>
              n<bp_lce> u<227> t<StringConst> p<243> s<237> l<27:3> el<27:9>
              n<> u<237> t<Parameter_value_assignment> p<243> c<236> s<242> l<27:10> el<27:23>
                n<> u<236> t<List_of_parameter_assignments> p<237> c<235> l<27:12> el<27:22>
                  n<> u<235> t<Named_parameter_assignment> p<236> c<228> l<27:12> el<27:22>
                    n<sets_p> u<228> t<StringConst> p<235> s<234> l<27:13> el<27:19>
                    n<> u<234> t<Param_expression> p<235> c<233> l<27:20> el<27:21>
                      n<> u<233> t<Mintypmax_expression> p<234> c<232> l<27:20> el<27:21>
                        n<> u<232> t<Expression> p<233> c<231> l<27:20> el<27:21>
                          n<> u<231> t<Primary> p<232> c<230> l<27:20> el<27:21>
                            n<> u<230> t<Primary_literal> p<231> c<229> l<27:20> el<27:21>
                              n<1> u<229> t<IntConst> p<230> l<27:20> el<27:21>
              n<> u<242> t<Hierarchical_instance> p<243> c<239> l<27:24> el<27:29>
                n<> u<239> t<Name_of_instance> p<242> c<238> s<241> l<27:24> el<27:26>
                  n<u1> u<238> t<StringConst> p<239> l<27:24> el<27:26>
                n<> u<241> t<List_of_port_connections> p<242> c<240> l<27:28> el<27:28>
                  n<> u<240> t<Ordered_port_connection> p<241> l<27:28> el<27:28>
        n<> u<254> t<Non_port_module_item> p<387> c<253> s<270> l<28:3> el<28:15>
          n<> u<253> t<Module_or_generate_item> p<254> c<252> l<28:3> el<28:15>
            n<> u<252> t<Module_instantiation> p<253> c<246> l<28:3> el<28:15>
              n<inter> u<246> t<StringConst> p<252> s<251> l<28:3> el<28:8>
              n<> u<251> t<Hierarchical_instance> p<252> c<248> l<28:9> el<28:14>
                n<> u<248> t<Name_of_instance> p<251> c<247> s<250> l<28:9> el<28:11>
                  n<tt> u<247> t<StringConst> p<248> l<28:9> el<28:11>
                n<> u<250> t<List_of_port_connections> p<251> c<249> l<28:13> el<28:13>
                  n<> u<249> t<Ordered_port_connection> p<250> l<28:13> el<28:13>
        n<> u<270> t<Non_port_module_item> p<387> c<269> s<385> l<30:3> el<30:19>
          n<> u<269> t<Module_or_generate_item> p<270> c<268> l<30:3> el<30:19>
            n<> u<268> t<Module_common_item> p<269> c<267> l<30:3> el<30:19>
              n<> u<267> t<Module_or_generate_item_declaration> p<268> c<266> l<30:3> el<30:19>
                n<> u<266> t<Package_or_generate_item_declaration> p<267> c<265> l<30:3> el<30:19>
                  n<> u<265> t<Parameter_declaration> p<266> c<255> l<30:3> el<30:18>
                    n<> u<255> t<Data_type_or_implicit> p<265> s<264> l<30:13> el<30:13>
                    n<> u<264> t<List_of_param_assignments> p<265> c<263> l<30:13> el<30:18>
                      n<> u<263> t<Param_assignment> p<264> c<256> l<30:13> el<30:18>
                        n<p> u<256> t<StringConst> p<263> s<262> l<30:13> el<30:14>
                        n<> u<262> t<Constant_param_expression> p<263> c<261> l<30:17> el<30:18>
                          n<> u<261> t<Constant_mintypmax_expression> p<262> c<260> l<30:17> el<30:18>
                            n<> u<260> t<Constant_expression> p<261> c<259> l<30:17> el<30:18>
                              n<> u<259> t<Constant_primary> p<260> c<258> l<30:17> el<30:18>
                                n<> u<258> t<Primary_literal> p<259> c<257> l<30:17> el<30:18>
                                  n<0> u<257> t<IntConst> p<258> l<30:17> el<30:18>
        n<> u<385> t<Non_port_module_item> p<387> c<384> s<386> l<31:3> el<49:6>
          n<> u<384> t<Module_or_generate_item> p<385> c<383> l<31:3> el<49:6>
            n<> u<383> t<Module_common_item> p<384> c<382> l<31:3> el<49:6>
              n<> u<382> t<Conditional_generate_construct> p<383> c<381> l<31:3> el<49:6>
                n<> u<381> t<If_generate_construct> p<382> c<380> l<31:3> el<49:6>
                  n<> u<380> t<IF> p<381> s<280> l<31:3> el<31:5>
                  n<> u<280> t<Constant_expression> p<381> c<274> s<379> l<31:7> el<31:13>
                    n<> u<274> t<Constant_expression> p<280> c<273> s<279> l<31:7> el<31:8>
                      n<> u<273> t<Constant_primary> p<274> c<272> l<31:7> el<31:8>
                        n<> u<272> t<Primary_literal> p<273> c<271> l<31:7> el<31:8>
                          n<p> u<271> t<StringConst> p<272> l<31:7> el<31:8>
                    n<> u<279> t<BinOp_Equiv> p<280> s<278> l<31:9> el<31:11>
                    n<> u<278> t<Constant_expression> p<280> c<277> l<31:12> el<31:13>
                      n<> u<277> t<Constant_primary> p<278> c<276> l<31:12> el<31:13>
                        n<> u<276> t<Primary_literal> p<277> c<275> l<31:12> el<31:13>
                          n<0> u<275> t<IntConst> p<276> l<31:12> el<31:13>
                  n<> u<379> t<Generate_item> p<381> c<378> l<31:15> el<49:6>
                    n<> u<378> t<Generate_begin_end_block> p<379> c<281> l<31:15> el<49:6>
                      n<do_bind> u<281> t<StringConst> p<378> s<325> l<31:23> el<31:30>
                      n<> u<325> t<Generate_item> p<378> c<324> s<351> l<33:3> el<36:41>
                        n<> u<324> t<Module_or_generate_item> p<325> c<323> l<33:3> el<36:41>
                          n<> u<323> t<Module_common_item> p<324> c<322> l<33:3> el<36:41>
                            n<> u<322> t<Bind_directive> p<323> c<282> l<33:3> el<36:41>
                              n<bp_lce> u<282> t<StringConst> p<322> s<321> l<33:8> el<33:14>
                              n<> u<321> t<Bind_instantiation> p<322> c<320> l<34:13> el<36:41>
                                n<> u<320> t<Module_instantiation> p<321> c<283> l<34:13> el<36:41>
                                  n<bp_me_nonsynth_lce_tracer> u<283> t<StringConst> p<320> s<299> l<34:13> el<34:38>
                                  n<> u<299> t<Parameter_value_assignment> p<320> c<298> s<319> l<35:15> el<35:37>
                                    n<> u<298> t<List_of_parameter_assignments> p<299> c<297> l<35:17> el<35:36>
                                      n<> u<297> t<Named_parameter_assignment> p<298> c<284> l<35:17> el<35:36>
                                        n<sets_p> u<284> t<StringConst> p<297> s<296> l<35:18> el<35:24>
                                        n<> u<296> t<Param_expression> p<297> c<295> l<35:25> el<35:35>
                                          n<> u<295> t<Mintypmax_expression> p<296> c<294> l<35:25> el<35:35>
                                            n<> u<294> t<Expression> p<295> c<288> l<35:25> el<35:35>
                                              n<> u<288> t<Expression> p<294> c<287> s<293> l<35:25> el<35:31>
                                                n<> u<287> t<Primary> p<288> c<286> l<35:25> el<35:31>
                                                  n<> u<286> t<Primary_literal> p<287> c<285> l<35:25> el<35:31>
                                                    n<sets_p> u<285> t<StringConst> p<286> l<35:25> el<35:31>
                                              n<> u<293> t<BinOp_Plus> p<294> s<292> l<35:32> el<35:33>
                                              n<> u<292> t<Expression> p<294> c<291> l<35:34> el<35:35>
                                                n<> u<291> t<Primary> p<292> c<290> l<35:34> el<35:35>
                                                  n<> u<290> t<Primary_literal> p<291> c<289> l<35:34> el<35:35>
                                                    n<1> u<289> t<IntConst> p<290> l<35:34> el<35:35>
                                  n<> u<319> t<Hierarchical_instance> p<320> c<301> l<36:15> el<36:40>
                                    n<> u<301> t<Name_of_instance> p<319> c<300> s<318> l<36:15> el<36:26>
                                      n<lce_tracer1> u<300> t<StringConst> p<301> l<36:15> el<36:26>
                                    n<> u<318> t<List_of_port_connections> p<319> c<309> l<36:27> el<36:39>
                                      n<> u<309> t<Named_port_connection> p<318> c<302> s<317> l<36:27> el<36:32>
                                        n<c> u<302> t<StringConst> p<309> s<307> l<36:28> el<36:29>
                                        n<> u<307> t<OPEN_PARENS> p<309> s<306> l<36:29> el<36:30>
                                        n<> u<306> t<Expression> p<309> c<305> s<308> l<36:30> el<36:31>
                                          n<> u<305> t<Primary> p<306> c<304> l<36:30> el<36:31>
                                            n<> u<304> t<Primary_literal> p<305> c<303> l<36:30> el<36:31>
                                              n<a> u<303> t<StringConst> p<304> l<36:30> el<36:31>
                                        n<> u<308> t<CLOSE_PARENS> p<309> l<36:31> el<36:32>
                                      n<> u<317> t<Named_port_connection> p<318> c<310> l<36:34> el<36:39>
                                        n<d> u<310> t<StringConst> p<317> s<315> l<36:35> el<36:36>
                                        n<> u<315> t<OPEN_PARENS> p<317> s<314> l<36:36> el<36:37>
                                        n<> u<314> t<Expression> p<317> c<313> s<316> l<36:37> el<36:38>
                                          n<> u<313> t<Primary> p<314> c<312> l<36:37> el<36:38>
                                            n<> u<312> t<Primary_literal> p<313> c<311> l<36:37> el<36:38>
                                              n<b> u<311> t<StringConst> p<312> l<36:37> el<36:38>
                                        n<> u<316> t<CLOSE_PARENS> p<317> l<36:38> el<36:39>
                      n<> u<351> t<Generate_item> p<378> c<350> s<376> l<39:3> el<42:31>
                        n<> u<350> t<Module_or_generate_item> p<351> c<349> l<39:3> el<42:31>
                          n<> u<349> t<Module_common_item> p<350> c<348> l<39:3> el<42:31>
                            n<> u<348> t<Bind_directive> p<349> c<326> l<39:3> el<42:31>
                              n<bp_lce> u<326> t<StringConst> p<348> s<327> l<39:8> el<39:14>
                              n<u1> u<327> t<StringConst> p<348> s<328> l<39:15> el<39:17>
                              n<> u<328> t<Constant_bit_select> p<348> s<347> l<40:13> el<40:13>
                              n<> u<347> t<Bind_instantiation> p<348> c<346> l<40:13> el<42:31>
                                n<> u<346> t<Module_instantiation> p<347> c<329> l<40:13> el<42:31>
                                  n<bp_me_nonsynth_lce_tracer2> u<329> t<StringConst> p<346> s<339> l<40:13> el<40:39>
                                  n<> u<339> t<Parameter_value_assignment> p<346> c<338> s<345> l<41:15> el<41:33>
                                    n<> u<338> t<List_of_parameter_assignments> p<339> c<337> l<41:17> el<41:32>
                                      n<> u<337> t<Named_parameter_assignment> p<338> c<330> l<41:17> el<41:32>
                                        n<sets_p> u<330> t<StringConst> p<337> s<336> l<41:18> el<41:24>
                                        n<> u<336> t<Param_expression> p<337> c<335> l<41:25> el<41:31>
                                          n<> u<335> t<Mintypmax_expression> p<336> c<334> l<41:25> el<41:31>
                                            n<> u<334> t<Expression> p<335> c<333> l<41:25> el<41:31>
                                              n<> u<333> t<Primary> p<334> c<332> l<41:25> el<41:31>
                                                n<> u<332> t<Primary_literal> p<333> c<331> l<41:25> el<41:31>
                                                  n<sets_p> u<331> t<StringConst> p<332> l<41:25> el<41:31>
                                  n<> u<345> t<Hierarchical_instance> p<346> c<341> l<42:15> el<42:30>
                                    n<> u<341> t<Name_of_instance> p<345> c<340> s<344> l<42:15> el<42:26>
                                      n<lce_tracer2> u<340> t<StringConst> p<341> l<42:15> el<42:26>
                                    n<> u<344> t<List_of_port_connections> p<345> c<343> l<42:27> el<42:29>
                                      n<> u<343> t<Named_port_connection> p<344> c<342> l<42:27> el<42:29>
                                        n<> u<342> t<DOTSTAR> p<343> l<42:27> el<42:29>
                      n<> u<376> t<Generate_item> p<378> c<375> s<377> l<44:3> el<47:29>
                        n<> u<375> t<Module_or_generate_item> p<376> c<374> l<44:3> el<47:29>
                          n<> u<374> t<Module_common_item> p<375> c<373> l<44:3> el<47:29>
                            n<> u<373> t<Bind_directive> p<374> c<352> l<44:3> el<47:29>
                              n<bp_lce> u<352> t<StringConst> p<373> s<353> l<44:8> el<44:14>
                              n<u1> u<353> t<StringConst> p<373> s<354> l<44:15> el<44:17>
                              n<> u<354> t<Constant_bit_select> p<373> s<372> l<45:13> el<45:13>
                              n<> u<372> t<Bind_instantiation> p<373> c<371> l<45:13> el<47:29>
                                n<> u<371> t<Module_instantiation> p<372> c<355> l<45:13> el<47:29>
                                  n<bp_me_nonsynth_lce_tracer_bad> u<355> t<StringConst> p<371> s<365> l<45:13> el<45:42>
                                  n<> u<365> t<Parameter_value_assignment> p<371> c<364> s<370> l<46:15> el<46:33>
                                    n<> u<364> t<List_of_parameter_assignments> p<365> c<363> l<46:17> el<46:32>
                                      n<> u<363> t<Named_parameter_assignment> p<364> c<356> l<46:17> el<46:32>
                                        n<sets_p> u<356> t<StringConst> p<363> s<362> l<46:18> el<46:24>
                                        n<> u<362> t<Param_expression> p<363> c<361> l<46:25> el<46:31>
                                          n<> u<361> t<Mintypmax_expression> p<362> c<360> l<46:25> el<46:31>
                                            n<> u<360> t<Expression> p<361> c<359> l<46:25> el<46:31>
                                              n<> u<359> t<Primary> p<360> c<358> l<46:25> el<46:31>
                                                n<> u<358> t<Primary_literal> p<359> c<357> l<46:25> el<46:31>
                                                  n<sets_p> u<357> t<StringConst> p<358> l<46:25> el<46:31>
                                  n<> u<370> t<Hierarchical_instance> p<371> c<367> l<47:15> el<47:28>
                                    n<> u<367> t<Name_of_instance> p<370> c<366> s<369> l<47:15> el<47:26>
                                      n<lce_tracer3> u<366> t<StringConst> p<367> l<47:15> el<47:26>
                                    n<> u<369> t<List_of_port_connections> p<370> c<368> l<47:27> el<47:27>
                                      n<> u<368> t<Ordered_port_connection> p<369> l<47:27> el<47:27>
                      n<> u<377> t<END> p<378> l<49:3> el<49:6>
        n<> u<386> t<ENDMODULE> p<387> l<52:1> el<52:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:1:1: No timescale set for "bp_lce".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:5:1: No timescale set for "sub".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:8:1: No timescale set for "bp_me_nonsynth_lce_tracer".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:13:1: No timescale set for "bp_me_nonsynth_lce_tracer2".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:19:1: No timescale set for "inter".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:25:1: No timescale set for "testbench".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:1:1: Compile module "work@bp_lce".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:8:1: Compile module "work@bp_me_nonsynth_lce_tracer".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:13:1: Compile module "work@bp_me_nonsynth_lce_tracer2".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:19:1: Compile module "work@inter".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:5:1: Compile module "work@sub".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:25:1: Compile module "work@testbench".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               5
ContAssign                                             3
Design                                                 1
GenIf                                                  1
LogicNet                                               8
LogicTypespec                                         16
Module                                                 6
ModuleTypespec                                         5
Operation                                              1
ParamAssign                                            4
Parameter                                              4
Port                                                   8
RefModule                                              5
RefObj                                                 7
RefTypespec                                           16
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BindStmt/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bp_lce
  |vpiParameter:
  \_Parameter: (work@bp_lce.sets_p), line:1:27, endln:1:41
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |STRING:inv
    |vpiName:sets_p
    |vpiFullName:work@bp_lce.sets_p
  |vpiParamAssign:
  \_ParamAssign: , line:1:27, endln:1:41
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Constant: , line:1:36, endln:1:41
      |vpiParent:
      \_ParamAssign: , line:1:27, endln:1:41
      |vpiDecompile:"inv"
      |vpiSize:24
      |STRING:inv
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@bp_lce.sets_p), line:1:27, endln:1:41
  |vpiTypedef:
  \_LogicTypespec: , line:1:49, endln:1:54
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiTypedef:
  \_LogicTypespec: , line:1:65, endln:1:70
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiTypedef:
  \_LogicTypespec: , line:1:49, endln:1:54
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiTypedef:
  \_LogicTypespec: , line:1:65, endln:1:70
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:49, endln:1:54
  |vpiImportTypespec:
  \_LogicNet: (work@bp_lce.a), line:1:55, endln:1:56
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_lce.a), line:1:49, endln:1:54
      |vpiParent:
      \_LogicNet: (work@bp_lce.a), line:1:55, endln:1:56
      |vpiFullName:work@bp_lce.a
      |vpiActual:
      \_LogicTypespec: , line:1:49, endln:1:54
    |vpiName:a
    |vpiFullName:work@bp_lce.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:65, endln:1:70
  |vpiImportTypespec:
  \_LogicNet: (work@bp_lce.b), line:1:71, endln:1:72
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_lce.b), line:1:65, endln:1:70
      |vpiParent:
      \_LogicNet: (work@bp_lce.b), line:1:71, endln:1:72
      |vpiFullName:work@bp_lce.b
      |vpiActual:
      \_LogicTypespec: , line:1:65, endln:1:70
    |vpiName:b
    |vpiFullName:work@bp_lce.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:49, endln:1:54
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:65, endln:1:70
  |vpiImportTypespec:
  \_LogicNet: (work@bp_lce.d), line:2:11, endln:2:12
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:d
    |vpiFullName:work@bp_lce.d
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@bp_lce.c), line:2:8, endln:2:9
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:c
    |vpiFullName:work@bp_lce.c
    |vpiNetType:1
  |vpiDefName:work@bp_lce
  |vpiNet:
  \_LogicNet: (work@bp_lce.a), line:1:55, endln:1:56
  |vpiNet:
  \_LogicNet: (work@bp_lce.b), line:1:71, endln:1:72
  |vpiNet:
  \_LogicNet: (work@bp_lce.d), line:2:11, endln:2:12
  |vpiNet:
  \_LogicNet: (work@bp_lce.c), line:2:8, endln:2:9
  |vpiPort:
  \_Port: (a), line:1:55, endln:1:56
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bp_lce.a), line:1:49, endln:1:54
      |vpiParent:
      \_Port: (a), line:1:55, endln:1:56
      |vpiFullName:work@bp_lce.a
      |vpiActual:
      \_LogicTypespec: , line:1:49, endln:1:54
  |vpiPort:
  \_Port: (b), line:1:71, endln:1:72
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@bp_lce.b), line:1:65, endln:1:70
      |vpiParent:
      \_Port: (b), line:1:71, endln:1:72
      |vpiFullName:work@bp_lce.b
      |vpiActual:
      \_LogicTypespec: , line:1:65, endln:1:70
  |vpiContAssign:
  \_ContAssign: , line:2:8, endln:2:12
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_RefObj: (work@bp_lce.d), line:2:11, endln:2:12
      |vpiParent:
      \_ContAssign: , line:2:8, endln:2:12
      |vpiName:d
      |vpiFullName:work@bp_lce.d
      |vpiActual:
      \_LogicNet: (work@bp_lce.d), line:2:11, endln:2:12
    |vpiLhs:
    \_RefObj: (work@bp_lce.c), line:2:8, endln:2:9
      |vpiParent:
      \_ContAssign: , line:2:8, endln:2:12
      |vpiName:c
      |vpiFullName:work@bp_lce.c
      |vpiActual:
      \_LogicNet: (work@bp_lce.c), line:2:8, endln:2:9
|vpiAllModules:
\_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bp_me_nonsynth_lce_tracer
  |vpiParameter:
  \_Parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:8:46, endln:8:60
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |STRING:inv
    |vpiName:sets_p
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.sets_p
  |vpiParamAssign:
  \_ParamAssign: , line:8:46, endln:8:60
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:8:55, endln:8:60
      |vpiParent:
      \_ParamAssign: , line:8:46, endln:8:60
      |vpiDecompile:"inv"
      |vpiSize:24
      |STRING:inv
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:8:46, endln:8:60
  |vpiTypedef:
  \_ModuleTypespec: (sub), line:10:3, endln:10:6
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:sub
  |vpiTypedef:
  \_LogicTypespec: , line:8:68, endln:8:73
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:84, endln:8:89
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:68, endln:8:73
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:84, endln:8:89
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
  |vpiImportTypespec:
  \_ModuleTypespec: (sub), line:10:3, endln:10:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:68, endln:8:73
  |vpiImportTypespec:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, endln:8:75
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer.c), line:8:68, endln:8:73
      |vpiParent:
      \_LogicNet: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, endln:8:75
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.c
      |vpiActual:
      \_LogicTypespec: , line:8:68, endln:8:73
    |vpiName:c
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.c
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:84, endln:8:89
  |vpiImportTypespec:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, endln:8:91
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer.d), line:8:84, endln:8:89
      |vpiParent:
      \_LogicNet: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, endln:8:91
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.d
      |vpiActual:
      \_LogicTypespec: , line:8:84, endln:8:89
    |vpiName:d
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.d
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:68, endln:8:73
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:84, endln:8:89
  |vpiImportTypespec:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:b
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:a
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.a
    |vpiNetType:1
  |vpiDefName:work@bp_me_nonsynth_lce_tracer
  |vpiNet:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, endln:8:75
  |vpiNet:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, endln:8:91
  |vpiNet:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
  |vpiNet:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
  |vpiPort:
  \_Port: (c), line:8:74, endln:8:75
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:c
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer.c), line:8:68, endln:8:73
      |vpiParent:
      \_Port: (c), line:8:74, endln:8:75
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.c
      |vpiActual:
      \_LogicTypespec: , line:8:68, endln:8:73
  |vpiPort:
  \_Port: (d), line:8:90, endln:8:91
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:d
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer.d), line:8:84, endln:8:89
      |vpiParent:
      \_Port: (d), line:8:90, endln:8:91
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.d
      |vpiActual:
      \_LogicTypespec: , line:8:84, endln:8:89
  |vpiContAssign:
  \_ContAssign: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiRhs:
    \_RefObj: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
      |vpiParent:
      \_ContAssign: , line:9:10, endln:9:14
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.b
      |vpiActual:
      \_LogicNet: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
    |vpiLhs:
    \_RefObj: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
      |vpiParent:
      \_ContAssign: , line:9:10, endln:9:14
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.a
      |vpiActual:
      \_LogicNet: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
  |vpiRefModule:
  \_RefModule: work@sub (sub1), line:10:3, endln:10:6
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:sub1
    |vpiDefName:work@sub
    |vpiActual:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
|vpiAllModules:
\_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bp_me_nonsynth_lce_tracer2
  |vpiParameter:
  \_Parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:13:47, endln:13:61
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |STRING:inv
    |vpiName:sets_p
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.sets_p
  |vpiParamAssign:
  \_ParamAssign: , line:13:47, endln:13:61
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiRhs:
    \_Constant: , line:13:56, endln:13:61
      |vpiParent:
      \_ParamAssign: , line:13:47, endln:13:61
      |vpiDecompile:"inv"
      |vpiSize:24
      |STRING:inv
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:13:47, endln:13:61
  |vpiTypedef:
  \_ModuleTypespec: (sub), line:15:3, endln:15:6
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:sub
  |vpiTypedef:
  \_LogicTypespec: , line:13:69, endln:13:74
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: , line:13:85, endln:13:90
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: , line:13:100, endln:13:105
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: , line:13:69, endln:13:74
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: , line:13:85, endln:13:90
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: , line:13:100, endln:13:105
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
  |vpiImportTypespec:
  \_ModuleTypespec: (sub), line:15:3, endln:15:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:69, endln:13:74
  |vpiImportTypespec:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.a), line:13:69, endln:13:74
      |vpiParent:
      \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
      |vpiActual:
      \_LogicTypespec: , line:13:69, endln:13:74
    |vpiName:a
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:85, endln:13:90
  |vpiImportTypespec:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.b), line:13:85, endln:13:90
      |vpiParent:
      \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
      |vpiActual:
      \_LogicTypespec: , line:13:85, endln:13:90
    |vpiName:b
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:100, endln:13:105
  |vpiImportTypespec:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, endln:13:109
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:100, endln:13:105
      |vpiParent:
      \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, endln:13:109
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.clk
      |vpiActual:
      \_LogicTypespec: , line:13:100, endln:13:105
    |vpiName:clk
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.clk
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:69, endln:13:74
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:85, endln:13:90
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:100, endln:13:105
  |vpiDefName:work@bp_me_nonsynth_lce_tracer2
  |vpiNet:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76
  |vpiNet:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92
  |vpiNet:
  \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, endln:13:109
  |vpiPort:
  \_Port: (a), line:13:75, endln:13:76
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.a), line:13:69, endln:13:74
      |vpiParent:
      \_Port: (a), line:13:75, endln:13:76
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
      |vpiActual:
      \_LogicTypespec: , line:13:69, endln:13:74
  |vpiPort:
  \_Port: (b), line:13:91, endln:13:92
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.b), line:13:85, endln:13:90
      |vpiParent:
      \_Port: (b), line:13:91, endln:13:92
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
      |vpiActual:
      \_LogicTypespec: , line:13:85, endln:13:90
  |vpiPort:
  \_Port: (clk), line:13:106, endln:13:109
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:100, endln:13:105
      |vpiParent:
      \_Port: (clk), line:13:106, endln:13:109
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.clk
      |vpiActual:
      \_LogicTypespec: , line:13:100, endln:13:105
  |vpiContAssign:
  \_ContAssign: , line:14:10, endln:14:14
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiRhs:
    \_RefObj: (work@bp_me_nonsynth_lce_tracer2.b), line:14:13, endln:14:14
      |vpiParent:
      \_ContAssign: , line:14:10, endln:14:14
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
      |vpiActual:
      \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92
    |vpiLhs:
    \_RefObj: (work@bp_me_nonsynth_lce_tracer2.a), line:14:10, endln:14:11
      |vpiParent:
      \_ContAssign: , line:14:10, endln:14:14
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
      |vpiActual:
      \_LogicNet: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76
  |vpiRefModule:
  \_RefModule: work@sub (sub1), line:15:3, endln:15:6
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:sub1
    |vpiDefName:work@sub
    |vpiActual:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
|vpiAllModules:
\_Module: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@inter
  |vpiTypedef:
  \_ModuleTypespec: (bp_lce), line:21:2, endln:21:8
    |vpiParent:
    \_Module: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
    |vpiName:bp_lce
  |vpiImportTypespec:
  \_ModuleTypespec: (bp_lce), line:21:2, endln:21:8
  |vpiDefName:work@inter
  |vpiRefModule:
  \_RefModule: work@bp_lce (u1), line:21:2, endln:21:8
    |vpiParent:
    \_Module: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
    |vpiName:u1
    |vpiDefName:work@bp_lce
    |vpiActual:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
|vpiAllModules:
\_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@sub
  |vpiDefName:work@sub
|vpiAllModules:
\_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@testbench
  |vpiParameter:
  \_Parameter: (work@testbench.p), line:30:13, endln:30:18
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |UINT:0
    |vpiName:p
    |vpiFullName:work@testbench.p
  |vpiParamAssign:
  \_ParamAssign: , line:30:13, endln:30:18
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiRhs:
    \_Constant: , line:30:17, endln:30:18
      |vpiParent:
      \_ParamAssign: , line:30:13, endln:30:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@testbench.p), line:30:13, endln:30:18
  |vpiInternalScope:
  \_Begin: (work@testbench.do_bind), line:31:15, endln:49:6
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:do_bind
    |vpiFullName:work@testbench.do_bind
  |vpiTypedef:
  \_ModuleTypespec: (bp_lce), line:27:3, endln:27:9
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:bp_lce
  |vpiTypedef:
  \_ModuleTypespec: (inter), line:28:3, endln:28:8
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:inter
  |vpiTypedef:
  \_LogicTypespec: , line:25:25, endln:25:30
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
  |vpiTypedef:
  \_LogicTypespec: , line:25:25, endln:25:30
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
  |vpiImportTypespec:
  \_ModuleTypespec: (bp_lce), line:27:3, endln:27:9
  |vpiImportTypespec:
  \_ModuleTypespec: (inter), line:28:3, endln:28:8
  |vpiImportTypespec:
  \_LogicTypespec: , line:25:25, endln:25:30
  |vpiImportTypespec:
  \_LogicNet: (work@testbench.clk), line:25:31, endln:25:34
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiTypespec:
    \_RefTypespec: (work@testbench.clk), line:25:25, endln:25:30
      |vpiParent:
      \_LogicNet: (work@testbench.clk), line:25:31, endln:25:34
      |vpiFullName:work@testbench.clk
      |vpiActual:
      \_LogicTypespec: , line:25:25, endln:25:30
    |vpiName:clk
    |vpiFullName:work@testbench.clk
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:25:25, endln:25:30
  |vpiDefName:work@testbench
  |vpiNet:
  \_LogicNet: (work@testbench.clk), line:25:31, endln:25:34
  |vpiPort:
  \_Port: (clk), line:25:31, endln:25:34
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@testbench.clk), line:25:25, endln:25:30
      |vpiParent:
      \_Port: (clk), line:25:31, endln:25:34
      |vpiFullName:work@testbench.clk
      |vpiActual:
      \_LogicTypespec: , line:25:25, endln:25:30
  |vpiRefModule:
  \_RefModule: work@bp_lce (u1), line:27:3, endln:27:9
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:u1
    |vpiDefName:work@bp_lce
    |vpiActual:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiRefModule:
  \_RefModule: work@inter (tt), line:28:3, endln:28:8
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:tt
    |vpiDefName:work@inter
    |vpiActual:
    \_Module: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
  |vpiGenStmt:
  \_GenIf: , line:31:3, endln:49:6
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiCondition:
    \_Operation: , line:31:7, endln:31:13
      |vpiParent:
      \_GenIf: , line:31:3, endln:49:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@testbench.p), line:31:7, endln:31:8
        |vpiParent:
        \_Operation: , line:31:7, endln:31:13
        |vpiName:p
        |vpiFullName:work@testbench.p
        |vpiActual:
        \_Parameter: (work@testbench.p), line:30:13, endln:30:18
      |vpiOperand:
      \_Constant: , line:31:12, endln:31:13
        |vpiParent:
        \_Operation: , line:31:7, endln:31:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@testbench.do_bind), line:31:15, endln:49:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
