\chapter{Modifications to gem5}
\label{apx:gem5files}
All file paths are relative to the root of gem5. Diffs are based of gem5-stable revision aaf017eaad7d.

\section{configs/common/Exynos\_4412P.py}
\label{gem5exynos4412p}
\lstinputlisting[language=python,basicstyle=\tiny,numberstyle=\tiny]{../gem5-configs/Exynos_4412P.py}

\section{configs/example/se.py}
\begin{lstlisting}[language=python]
diff --git a/configs/example/se.py b/configs/example/se.py
--- a/configs/example/se.py
+++ b/configs/example/se.py
@@ -104,7 +104,7 @@
         idx += 1
 
     if options.smt:
-        assert(options.cpu_type == "detailed" or options.cpu_type == "inorder")
+        assert(options.cpu_type == "arm_detailed" or options.cpu_type == "inorder")
         return multiprocesses, idx
     else:
         return multiprocesses, 1
@@ -219,7 +219,7 @@
     system.cpu[i].createThreads()
 
 if options.ruby:
-    if not (options.cpu_type == "detailed" or options.cpu_type == "timing"):
+    if not (options.cpu_type == "arm_detailed" or options.cpu_type == "timing"):
         print >> sys.stderr, "Ruby requires TimingSimpleCPU or O3CPU!!"
         sys.exit(1)
 
@@ -255,4 +255,5 @@
     MemConfig.config_mem(options, system)
 
 root = Root(full_system = False, system = system)
+print options
 Simulation.run(options, root, system, FutureClass)
\end{lstlisting}
\vfill

\section{configs/common/CacheConfig.py}
\begin{lstlisting}[language=python]
diff --git a/configs/common/CacheConfig.py b/configs/common/CacheConfig.py
--- a/configs/common/CacheConfig.py
+++ b/configs/common/CacheConfig.py
@@ -55,9 +55,22 @@
 
         dcache_class, icache_class, l2_cache_class = \
             O3_ARM_v7a_DCache, O3_ARM_v7a_ICache, O3_ARM_v7aL2
+    elif options.cpu_type == "exynos_4412p":
+        try:
+            from Exynos_4412P import *
+        except:
+            print "exynos_4412p is unavailable. Did you compile the O3 model?"
+            sys.exit(1)
+
+        dcache_class, icache_class, l2_cache_class = \
+            Exynos_DCache, Exynos_ICache, ExynosL2
+
     else:
         dcache_class, icache_class, l2_cache_class = \
             L1Cache, L1Cache, L2Cache
+    print dcache_class
+    print icache_class
+    print l2_cache_class
 
     # Set the cache line size of the system
     system.cache_line_size = options.cacheline_size
@@ -71,8 +84,9 @@
                                    size=options.l2_size,
                                    assoc=options.l2_assoc)
 
+        print system.cpu_clk_domain
         system.tol2bus = CoherentBus(clk_domain = system.cpu_clk_domain,
-                                     width = 32)
+                                     width = 64)
         system.l2.cpu_side = system.tol2bus.master
         system.l2.mem_side = system.membus.slave
 
\end{lstlisting}
\vfill

\section{configs/common/CpuConfig.py}
\begin{lstlisting}[language=python]
diff --git a/configs/common/CpuConfig.py b/configs/common/CpuConfig.py
--- a/configs/common/CpuConfig.py
+++ b/configs/common/CpuConfig.py
@@ -116,6 +116,13 @@
 except:
     pass
 
+
+try:
+    from Exynos_4412P import Exynos_3
+    _cpu_classes["exynos_4412p"] = Exynos_3
+except:
+    pass
+
 # Add all CPUs in the object hierarchy.
 for name, cls in inspect.getmembers(m5.objects, is_cpu_class):
     _cpu_classes[name] = cls
\end{lstlisting}
\vfill

\section{scr/mem/SimpleDRAM.py}
\label{gem5simpledram}
\begin{lstlisting}[language=python,basicstyle=\tiny,numberstyle=\tiny]
diff --git a/src/mem/SimpleDRAM.py b/src/mem/SimpleDRAM.py
--- a/src/mem/SimpleDRAM.py
+++ b/src/mem/SimpleDRAM.py
@@ -258,6 +258,62 @@
     tXAW = '50ns'
     activation_limit = 4
 
+# A single LPDDR2-S4 x32 400MHz interface (one command/address bus)
+class LPDDR2_S4_800_x32(SimpleDRAM):
+    # 1x32 configuration, 1 device with a 32-bit interface
+    device_bus_width = 32
+
+    # LPDDR2_S4 is a BL4 and BL8 device
+    burst_length = 8
+
+    # Each device has a page (row buffer) size of 1KB
+    # (this depends on the memory density)
+    device_rowbuffer_size = '1kB'
+
+    # 1x32 configuration, so 1 device
+    devices_per_rank = 1
+
+    # Use a single rank
+    ranks_per_channel = 1
+
+    # LPDDR2-S4 has 8 banks in all configurations
+    banks_per_rank = 8
+
+    # Fixed at 15 ns
+    tRCD = '15ns'
+
+    # 8 CK read latency, 4 CK write latency @ 533 MHz, 1.876 ns cycle time
+    tCL = '15ns'
+
+    # Pre-charge one bank 15 ns (all banks 18 ns)
+    tRP = '15ns'
+    tRAS = '42ns'
+
+    # 8 beats across an x32 DDR interface translates to 4 clocks @ 400 MHz.
+    # Note this is a BL8 DDR device.
+    # Requests larger than 32 bytes are broken down into multiple requests
+    # in the controller
+    tBURST = '7.5ns'
+
+    # LPDDR2-S4, 16Gbit
+    tRFC = '210ns'
+    tREFI = '3.9us'
+
+    # Irrespective of speed grade, tWTR is 7.5 ns
+    tWTR = '7.5ns'
+
+    # Activate to activate irrespective of density and speed grade
+    tRRD = '10.0ns'
+
+    # Irrespective of density, tFAW is 50 ns
+    tXAW = '50ns'
+    activation_limit = 4
+
 # A single WideIO x128 interface (one command and address bus), with
 # default timings based on an estimated WIO-200 8 Gbit part.
 class WideIO_200_x128(SimpleDRAM):
\end{lstlisting}
\vfill

\section{src/arch/arm/linux/process.cc}
\begin{lstlisting}[language=C++]
diff --git a/src/arch/arm/linux/process.cc b/src/arch/arm/linux/process.cc
--- a/src/arch/arm/linux/process.cc
+++ b/src/arch/arm/linux/process.cc
@@ -66,7 +66,7 @@
 
     strcpy(name->sysname, "Linux");
     strcpy(name->nodename, "m5.eecs.umich.edu");
-    strcpy(name->release, "3.0.0");
+    strcpy(name->release, "3.10.2");
     strcpy(name->version, "#1 Mon Aug 18 11:32:15 EDT 2003");
     strcpy(name->machine, "armv7l");
\end{lstlisting}
