
*** Running vivado
    with args -log wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source wrapper.tcl -notrace
Command: synth_design -top wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6052
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper' [H:/DL202010_Lab10/Lab10/systemverilog/wrapper.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [H:/DL202010_Lab10/Lab10/systemverilog/counter.sv:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [H:/DL202010_Lab09/Lab09/systemverilog/register.sv:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [H:/DL202010_Lab09/Lab09/systemverilog/register.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [H:/DL202010_Lab10/Lab10/systemverilog/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sseg4' [H:/DL202010_Lab08/Lab08/systemverilog/sseg4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bcd11' [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:35]
INFO: [Synth 8-6157] synthesizing module 'add3' [H:/DL202010_Lab08/Lab08/systemverilog/add3.sv:23]
WARNING: [Synth 8-6104] Input port 'modnum' has an internal driver [H:/DL202010_Lab08/Lab08/systemverilog/add3.sv:31]
WARNING: [Synth 8-6104] Input port 'modnum' has an internal driver [H:/DL202010_Lab08/Lab08/systemverilog/add3.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'add3' (3#1) [H:/DL202010_Lab08/Lab08/systemverilog/add3.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:50]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:70]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:75]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:80]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:85]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:90]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:95]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:100]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'bcd11' (4#1) [H:/DL202010_Lab08/Lab08/systemverilog/bcd11.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [H:/DL202010_Lab08/Lab08/systemverilog/mux2.sv:23]
	Parameter BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [H:/DL202010_Lab08/Lab08/systemverilog/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [H:/DL202010_Lab08/Lab08/systemverilog/mux4.sv:23]
	Parameter BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (6#1) [H:/DL202010_Lab08/Lab08/systemverilog/mux4.sv:23]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (16) of module 'mux4' [H:/DL202010_Lab08/Lab08/systemverilog/sseg4.sv:57]
INFO: [Synth 8-6157] synthesizing module 'sseg_decoder' [H:/DL202010_Lab08/Lab08/systemverilog/sseg_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sseg_decoder' (7#1) [H:/DL202010_Lab08/Lab08/systemverilog/sseg_decoder.sv:23]
WARNING: [Synth 8-689] width (7) of port connection 'out' does not match port width (16) of module 'mux2' [H:/DL202010_Lab08/Lab08/systemverilog/sseg4.sv:77]
INFO: [Synth 8-6157] synthesizing module 'an_decoder' [H:/DL202010_Lab08/Lab08/systemverilog/an_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'an_decoder' (8#1) [H:/DL202010_Lab08/Lab08/systemverilog/an_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sseg4' (9#1) [H:/DL202010_Lab08/Lab08/systemverilog/sseg4.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'wrapper' (10#1) [H:/DL202010_Lab10/Lab10/systemverilog/wrapper.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 15    
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |FDCE   |    20|
|6     |IBUF   |     2|
|7     |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |    45|
|2     |  counter0       |counter    |    26|
|3     |    reg_in_count |register   |    26|
|4     |  sseg4_0        |sseg4      |     4|
|5     |    an_dec       |an_decoder |     4|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.438 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.438 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1025.438 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1025.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1025.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/DL202010_Lab10/Lab10/Lab10.runs/synth_1/wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_utilization_synth.rpt -pb wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 13:16:53 2020...
