
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -283.78

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.84

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.84

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.60   18.19   36.14   36.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.19    0.03   36.17 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.59    8.71    7.22   43.39 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.71    0.00   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.40   data arrival time
-----------------------------------------------------------------------------
                                 34.99   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.46   28.00   41.81   41.81 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.00    0.06   41.87 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.77   77.15   68.31  110.18 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.15    0.03  110.20 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.78   35.08  145.29 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.78    0.00  145.29 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.68   14.38   29.50  174.79 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.39    0.14  174.93 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.77   11.54   21.22  196.15 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.55    0.18  196.33 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.49   15.90   20.19  216.52 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 15.90    0.03  216.56 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.01   24.02  240.58 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.01    0.01  240.59 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.87    9.33   28.24  268.83 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.33    0.02  268.84 ^ resp_msg[13] (out)
                                268.84   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.84   data arrival time
-----------------------------------------------------------------------------
                                -20.84   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.46   28.00   41.81   41.81 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.00    0.06   41.87 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.77   77.15   68.31  110.18 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.15    0.03  110.20 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.78   35.08  145.29 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.78    0.00  145.29 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.68   14.38   29.50  174.79 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.39    0.14  174.93 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.77   11.54   21.22  196.15 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.55    0.18  196.33 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.49   15.90   20.19  216.52 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 15.90    0.03  216.56 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.01   24.02  240.58 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.01    0.01  240.59 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.87    9.33   28.24  268.83 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.33    0.02  268.84 ^ resp_msg[13] (out)
                                268.84   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.84   data arrival time
-----------------------------------------------------------------------------
                                -20.84   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
225.5550537109375

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7049

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.381162643432617

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7978

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.63   42.63 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.62  109.25 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.68  146.93 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.79  164.72 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.40  185.12 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.31  205.43 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.46  222.89 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.55  249.45 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.11  275.56 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.77  286.32 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.84  312.17 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.02  312.18 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.18   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.95  299.05   library setup time
         299.05   data required time
---------------------------------------------------------
         299.05   data required time
        -312.18   data arrival time
---------------------------------------------------------
         -13.13   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.14   36.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.25   43.39 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.40   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.40   data arrival time
---------------------------------------------------------
          34.99   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.8417

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.8417

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.752406

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.54e-04   2.17e-08   3.24e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.2%      31.8%       0.0%
