

================================================================
== Vitis HLS Report for 'data_gen_config_Pipeline_data_gen_label0'
================================================================
* Date:           Fri Mar 29 00:12:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        data_gen_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.339 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      800|      800|  4.000 us|  4.000 us|  800|  800|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_gen_label0  |      798|      798|         2|          1|          1|   798|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Output_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [data_gen_rendering_src/data_gen_is_done.cpp:40]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.91ns)   --->   "%icmp_ln40 = icmp_eq  i10 %i_1, i10 798" [data_gen_rendering_src/data_gen_is_done.cpp:40]   --->   Operation 11 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 798, i64 798, i64 798"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%add_ln40 = add i10 %i_1, i10 1" [data_gen_rendering_src/data_gen_is_done.cpp:40]   --->   Operation 13 'add' 'add_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.split, void %for.end.exitStub" [data_gen_rendering_src/data_gen_is_done.cpp:40]   --->   Operation 14 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %i_1, i2 0" [data_gen_rendering_src/data_gen_is_done.cpp:41]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i12 %shl_ln"   --->   Operation 16 'zext' 'zext_ln232' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%triangle_3ds_x0_V_addr = getelementptr i8 %triangle_3ds_x0_V, i64 0, i64 %zext_ln232"   --->   Operation 17 'getelementptr' 'triangle_3ds_x0_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.23ns)   --->   "%triangle_3ds_x0_V_load = load i12 %triangle_3ds_x0_V_addr"   --->   Operation 18 'load' 'triangle_3ds_x0_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%triangle_3ds_y0_V_addr = getelementptr i8 %triangle_3ds_y0_V, i64 0, i64 %zext_ln232"   --->   Operation 19 'getelementptr' 'triangle_3ds_y0_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%triangle_3ds_y0_V_load = load i12 %triangle_3ds_y0_V_addr"   --->   Operation 20 'load' 'triangle_3ds_y0_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%triangle_3ds_z0_V_addr = getelementptr i8 %triangle_3ds_z0_V, i64 0, i64 %zext_ln232"   --->   Operation 21 'getelementptr' 'triangle_3ds_z0_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%triangle_3ds_z0_V_load = load i12 %triangle_3ds_z0_V_addr"   --->   Operation 22 'load' 'triangle_3ds_z0_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%triangle_3ds_x1_V_addr = getelementptr i8 %triangle_3ds_x1_V, i64 0, i64 %zext_ln232"   --->   Operation 23 'getelementptr' 'triangle_3ds_x1_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%triangle_3ds_x1_V_load = load i12 %triangle_3ds_x1_V_addr"   --->   Operation 24 'load' 'triangle_3ds_x1_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%triangle_3ds_y1_V_addr = getelementptr i8 %triangle_3ds_y1_V, i64 0, i64 %zext_ln232"   --->   Operation 25 'getelementptr' 'triangle_3ds_y1_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%triangle_3ds_y1_V_load = load i12 %triangle_3ds_y1_V_addr"   --->   Operation 26 'load' 'triangle_3ds_y1_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%triangle_3ds_z1_V_addr = getelementptr i8 %triangle_3ds_z1_V, i64 0, i64 %zext_ln232"   --->   Operation 27 'getelementptr' 'triangle_3ds_z1_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%triangle_3ds_z1_V_load = load i12 %triangle_3ds_z1_V_addr"   --->   Operation 28 'load' 'triangle_3ds_z1_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%triangle_3ds_x2_V_addr = getelementptr i8 %triangle_3ds_x2_V, i64 0, i64 %zext_ln232"   --->   Operation 29 'getelementptr' 'triangle_3ds_x2_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%triangle_3ds_x2_V_load = load i12 %triangle_3ds_x2_V_addr"   --->   Operation 30 'load' 'triangle_3ds_x2_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%triangle_3ds_y2_V_addr = getelementptr i8 %triangle_3ds_y2_V, i64 0, i64 %zext_ln232"   --->   Operation 31 'getelementptr' 'triangle_3ds_y2_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%triangle_3ds_y2_V_load = load i12 %triangle_3ds_y2_V_addr"   --->   Operation 32 'load' 'triangle_3ds_y2_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%triangle_3ds_z2_V_addr = getelementptr i8 %triangle_3ds_z2_V, i64 0, i64 %zext_ln232"   --->   Operation 33 'getelementptr' 'triangle_3ds_z2_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%triangle_3ds_z2_V_load = load i12 %triangle_3ds_z2_V_addr"   --->   Operation 34 'load' 'triangle_3ds_z2_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln52 = or i12 %shl_ln, i12 1" [data_gen_rendering_src/data_gen_is_done.cpp:52]   --->   Operation 35 'or' 'or_ln52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i12 %or_ln52"   --->   Operation 36 'zext' 'zext_ln232_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%triangle_3ds_x0_V_addr_1 = getelementptr i8 %triangle_3ds_x0_V, i64 0, i64 %zext_ln232_1"   --->   Operation 37 'getelementptr' 'triangle_3ds_x0_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%triangle_3ds_x0_V_load_1 = load i12 %triangle_3ds_x0_V_addr_1"   --->   Operation 38 'load' 'triangle_3ds_x0_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%triangle_3ds_y0_V_addr_1 = getelementptr i8 %triangle_3ds_y0_V, i64 0, i64 %zext_ln232_1"   --->   Operation 39 'getelementptr' 'triangle_3ds_y0_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%triangle_3ds_y0_V_load_1 = load i12 %triangle_3ds_y0_V_addr_1"   --->   Operation 40 'load' 'triangle_3ds_y0_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%triangle_3ds_z0_V_addr_1 = getelementptr i8 %triangle_3ds_z0_V, i64 0, i64 %zext_ln232_1"   --->   Operation 41 'getelementptr' 'triangle_3ds_z0_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%triangle_3ds_z0_V_load_1 = load i12 %triangle_3ds_z0_V_addr_1"   --->   Operation 42 'load' 'triangle_3ds_z0_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%triangle_3ds_x1_V_addr_1 = getelementptr i8 %triangle_3ds_x1_V, i64 0, i64 %zext_ln232_1"   --->   Operation 43 'getelementptr' 'triangle_3ds_x1_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%triangle_3ds_x1_V_load_1 = load i12 %triangle_3ds_x1_V_addr_1"   --->   Operation 44 'load' 'triangle_3ds_x1_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%triangle_3ds_y1_V_addr_1 = getelementptr i8 %triangle_3ds_y1_V, i64 0, i64 %zext_ln232_1"   --->   Operation 45 'getelementptr' 'triangle_3ds_y1_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%triangle_3ds_y1_V_load_1 = load i12 %triangle_3ds_y1_V_addr_1"   --->   Operation 46 'load' 'triangle_3ds_y1_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%triangle_3ds_z1_V_addr_1 = getelementptr i8 %triangle_3ds_z1_V, i64 0, i64 %zext_ln232_1"   --->   Operation 47 'getelementptr' 'triangle_3ds_z1_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%triangle_3ds_z1_V_load_1 = load i12 %triangle_3ds_z1_V_addr_1"   --->   Operation 48 'load' 'triangle_3ds_z1_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%triangle_3ds_x2_V_addr_1 = getelementptr i8 %triangle_3ds_x2_V, i64 0, i64 %zext_ln232_1"   --->   Operation 49 'getelementptr' 'triangle_3ds_x2_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%triangle_3ds_x2_V_load_1 = load i12 %triangle_3ds_x2_V_addr_1"   --->   Operation 50 'load' 'triangle_3ds_x2_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%triangle_3ds_y2_V_addr_1 = getelementptr i8 %triangle_3ds_y2_V, i64 0, i64 %zext_ln232_1"   --->   Operation 51 'getelementptr' 'triangle_3ds_y2_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%triangle_3ds_y2_V_load_1 = load i12 %triangle_3ds_y2_V_addr_1"   --->   Operation 52 'load' 'triangle_3ds_y2_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%triangle_3ds_z2_V_addr_1 = getelementptr i8 %triangle_3ds_z2_V, i64 0, i64 %zext_ln232_1"   --->   Operation 53 'getelementptr' 'triangle_3ds_z2_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%triangle_3ds_z2_V_load_1 = load i12 %triangle_3ds_z2_V_addr_1"   --->   Operation 54 'load' 'triangle_3ds_z2_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln63 = or i12 %shl_ln, i12 2" [data_gen_rendering_src/data_gen_is_done.cpp:63]   --->   Operation 55 'or' 'or_ln63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i12 %or_ln63"   --->   Operation 56 'zext' 'zext_ln232_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%triangle_3ds_x0_V_addr_2 = getelementptr i8 %triangle_3ds_x0_V, i64 0, i64 %zext_ln232_2"   --->   Operation 57 'getelementptr' 'triangle_3ds_x0_V_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%triangle_3ds_x0_V_load_2 = load i12 %triangle_3ds_x0_V_addr_2"   --->   Operation 58 'load' 'triangle_3ds_x0_V_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%triangle_3ds_y0_V_addr_2 = getelementptr i8 %triangle_3ds_y0_V, i64 0, i64 %zext_ln232_2"   --->   Operation 59 'getelementptr' 'triangle_3ds_y0_V_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%triangle_3ds_y0_V_load_2 = load i12 %triangle_3ds_y0_V_addr_2"   --->   Operation 60 'load' 'triangle_3ds_y0_V_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%triangle_3ds_z0_V_addr_2 = getelementptr i8 %triangle_3ds_z0_V, i64 0, i64 %zext_ln232_2"   --->   Operation 61 'getelementptr' 'triangle_3ds_z0_V_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%triangle_3ds_z0_V_load_2 = load i12 %triangle_3ds_z0_V_addr_2"   --->   Operation 62 'load' 'triangle_3ds_z0_V_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%triangle_3ds_x1_V_addr_2 = getelementptr i8 %triangle_3ds_x1_V, i64 0, i64 %zext_ln232_2"   --->   Operation 63 'getelementptr' 'triangle_3ds_x1_V_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%triangle_3ds_x1_V_load_2 = load i12 %triangle_3ds_x1_V_addr_2"   --->   Operation 64 'load' 'triangle_3ds_x1_V_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%triangle_3ds_y1_V_addr_2 = getelementptr i8 %triangle_3ds_y1_V, i64 0, i64 %zext_ln232_2"   --->   Operation 65 'getelementptr' 'triangle_3ds_y1_V_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%triangle_3ds_y1_V_load_2 = load i12 %triangle_3ds_y1_V_addr_2"   --->   Operation 66 'load' 'triangle_3ds_y1_V_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%triangle_3ds_z1_V_addr_2 = getelementptr i8 %triangle_3ds_z1_V, i64 0, i64 %zext_ln232_2"   --->   Operation 67 'getelementptr' 'triangle_3ds_z1_V_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%triangle_3ds_z1_V_load_2 = load i12 %triangle_3ds_z1_V_addr_2"   --->   Operation 68 'load' 'triangle_3ds_z1_V_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%triangle_3ds_x2_V_addr_2 = getelementptr i8 %triangle_3ds_x2_V, i64 0, i64 %zext_ln232_2"   --->   Operation 69 'getelementptr' 'triangle_3ds_x2_V_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%triangle_3ds_x2_V_load_2 = load i12 %triangle_3ds_x2_V_addr_2"   --->   Operation 70 'load' 'triangle_3ds_x2_V_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%triangle_3ds_y2_V_addr_2 = getelementptr i8 %triangle_3ds_y2_V, i64 0, i64 %zext_ln232_2"   --->   Operation 71 'getelementptr' 'triangle_3ds_y2_V_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%triangle_3ds_y2_V_load_2 = load i12 %triangle_3ds_y2_V_addr_2"   --->   Operation 72 'load' 'triangle_3ds_y2_V_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%triangle_3ds_z2_V_addr_2 = getelementptr i8 %triangle_3ds_z2_V, i64 0, i64 %zext_ln232_2"   --->   Operation 73 'getelementptr' 'triangle_3ds_z2_V_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%triangle_3ds_z2_V_load_2 = load i12 %triangle_3ds_z2_V_addr_2"   --->   Operation 74 'load' 'triangle_3ds_z2_V_load_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln74 = or i12 %shl_ln, i12 3" [data_gen_rendering_src/data_gen_is_done.cpp:74]   --->   Operation 75 'or' 'or_ln74' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln232_3 = zext i12 %or_ln74"   --->   Operation 76 'zext' 'zext_ln232_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%triangle_3ds_x0_V_addr_3 = getelementptr i8 %triangle_3ds_x0_V, i64 0, i64 %zext_ln232_3"   --->   Operation 77 'getelementptr' 'triangle_3ds_x0_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%triangle_3ds_x0_V_load_3 = load i12 %triangle_3ds_x0_V_addr_3"   --->   Operation 78 'load' 'triangle_3ds_x0_V_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%triangle_3ds_y0_V_addr_3 = getelementptr i8 %triangle_3ds_y0_V, i64 0, i64 %zext_ln232_3"   --->   Operation 79 'getelementptr' 'triangle_3ds_y0_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.23ns)   --->   "%triangle_3ds_y0_V_load_3 = load i12 %triangle_3ds_y0_V_addr_3"   --->   Operation 80 'load' 'triangle_3ds_y0_V_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%triangle_3ds_z0_V_addr_3 = getelementptr i8 %triangle_3ds_z0_V, i64 0, i64 %zext_ln232_3"   --->   Operation 81 'getelementptr' 'triangle_3ds_z0_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%triangle_3ds_z0_V_load_3 = load i12 %triangle_3ds_z0_V_addr_3"   --->   Operation 82 'load' 'triangle_3ds_z0_V_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%triangle_3ds_x1_V_addr_3 = getelementptr i8 %triangle_3ds_x1_V, i64 0, i64 %zext_ln232_3"   --->   Operation 83 'getelementptr' 'triangle_3ds_x1_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%triangle_3ds_x1_V_load_3 = load i12 %triangle_3ds_x1_V_addr_3"   --->   Operation 84 'load' 'triangle_3ds_x1_V_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%triangle_3ds_y1_V_addr_3 = getelementptr i8 %triangle_3ds_y1_V, i64 0, i64 %zext_ln232_3"   --->   Operation 85 'getelementptr' 'triangle_3ds_y1_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%triangle_3ds_y1_V_load_3 = load i12 %triangle_3ds_y1_V_addr_3"   --->   Operation 86 'load' 'triangle_3ds_y1_V_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%triangle_3ds_z1_V_addr_3 = getelementptr i8 %triangle_3ds_z1_V, i64 0, i64 %zext_ln232_3"   --->   Operation 87 'getelementptr' 'triangle_3ds_z1_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%triangle_3ds_z1_V_load_3 = load i12 %triangle_3ds_z1_V_addr_3"   --->   Operation 88 'load' 'triangle_3ds_z1_V_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%triangle_3ds_x2_V_addr_3 = getelementptr i8 %triangle_3ds_x2_V, i64 0, i64 %zext_ln232_3"   --->   Operation 89 'getelementptr' 'triangle_3ds_x2_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%triangle_3ds_x2_V_load_3 = load i12 %triangle_3ds_x2_V_addr_3"   --->   Operation 90 'load' 'triangle_3ds_x2_V_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%triangle_3ds_y2_V_addr_3 = getelementptr i8 %triangle_3ds_y2_V, i64 0, i64 %zext_ln232_3"   --->   Operation 91 'getelementptr' 'triangle_3ds_y2_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%triangle_3ds_y2_V_load_3 = load i12 %triangle_3ds_y2_V_addr_3"   --->   Operation 92 'load' 'triangle_3ds_y2_V_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%triangle_3ds_z2_V_addr_3 = getelementptr i8 %triangle_3ds_z2_V, i64 0, i64 %zext_ln232_3"   --->   Operation 93 'getelementptr' 'triangle_3ds_z2_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%triangle_3ds_z2_V_load_3 = load i12 %triangle_3ds_z2_V_addr_3"   --->   Operation 94 'load' 'triangle_3ds_z2_V_load_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln40 = store i10 %add_ln40, i10 %i" [data_gen_rendering_src/data_gen_is_done.cpp:40]   --->   Operation 95 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data_gen_rendering_src/data_gen_is_done.cpp:40]   --->   Operation 96 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/2] (1.23ns)   --->   "%triangle_3ds_x0_V_load = load i12 %triangle_3ds_x0_V_addr"   --->   Operation 97 'load' 'triangle_3ds_x0_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 98 [1/2] (1.23ns)   --->   "%triangle_3ds_y0_V_load = load i12 %triangle_3ds_y0_V_addr"   --->   Operation 98 'load' 'triangle_3ds_y0_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 99 [1/2] (1.23ns)   --->   "%triangle_3ds_z0_V_load = load i12 %triangle_3ds_z0_V_addr"   --->   Operation 99 'load' 'triangle_3ds_z0_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 100 [1/2] (1.23ns)   --->   "%triangle_3ds_x1_V_load = load i12 %triangle_3ds_x1_V_addr"   --->   Operation 100 'load' 'triangle_3ds_x1_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%triangle_3ds_y1_V_load = load i12 %triangle_3ds_y1_V_addr"   --->   Operation 101 'load' 'triangle_3ds_y1_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 102 [1/2] (1.23ns)   --->   "%triangle_3ds_z1_V_load = load i12 %triangle_3ds_z1_V_addr"   --->   Operation 102 'load' 'triangle_3ds_z1_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 103 [1/2] (1.23ns)   --->   "%triangle_3ds_x2_V_load = load i12 %triangle_3ds_x2_V_addr"   --->   Operation 103 'load' 'triangle_3ds_x2_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 104 [1/2] (1.23ns)   --->   "%triangle_3ds_y2_V_load = load i12 %triangle_3ds_y2_V_addr"   --->   Operation 104 'load' 'triangle_3ds_y2_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 105 [1/2] (1.23ns)   --->   "%triangle_3ds_z2_V_load = load i12 %triangle_3ds_z2_V_addr"   --->   Operation 105 'load' 'triangle_3ds_z2_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 106 [1/2] (1.23ns)   --->   "%triangle_3ds_x0_V_load_1 = load i12 %triangle_3ds_x0_V_addr_1"   --->   Operation 106 'load' 'triangle_3ds_x0_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 107 [1/2] (1.23ns)   --->   "%triangle_3ds_y0_V_load_1 = load i12 %triangle_3ds_y0_V_addr_1"   --->   Operation 107 'load' 'triangle_3ds_y0_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 108 [1/2] (1.23ns)   --->   "%triangle_3ds_z0_V_load_1 = load i12 %triangle_3ds_z0_V_addr_1"   --->   Operation 108 'load' 'triangle_3ds_z0_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 109 [1/2] (1.23ns)   --->   "%triangle_3ds_x1_V_load_1 = load i12 %triangle_3ds_x1_V_addr_1"   --->   Operation 109 'load' 'triangle_3ds_x1_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 110 [1/2] (1.23ns)   --->   "%triangle_3ds_y1_V_load_1 = load i12 %triangle_3ds_y1_V_addr_1"   --->   Operation 110 'load' 'triangle_3ds_y1_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 111 [1/2] (1.23ns)   --->   "%triangle_3ds_z1_V_load_1 = load i12 %triangle_3ds_z1_V_addr_1"   --->   Operation 111 'load' 'triangle_3ds_z1_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 112 [1/2] (1.23ns)   --->   "%triangle_3ds_x2_V_load_1 = load i12 %triangle_3ds_x2_V_addr_1"   --->   Operation 112 'load' 'triangle_3ds_x2_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 113 [1/2] (1.23ns)   --->   "%triangle_3ds_y2_V_load_1 = load i12 %triangle_3ds_y2_V_addr_1"   --->   Operation 113 'load' 'triangle_3ds_y2_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 114 [1/2] (1.23ns)   --->   "%triangle_3ds_z2_V_load_1 = load i12 %triangle_3ds_z2_V_addr_1"   --->   Operation 114 'load' 'triangle_3ds_z2_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 115 [1/2] (1.23ns)   --->   "%triangle_3ds_x0_V_load_2 = load i12 %triangle_3ds_x0_V_addr_2"   --->   Operation 115 'load' 'triangle_3ds_x0_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 116 [1/2] (1.23ns)   --->   "%triangle_3ds_y0_V_load_2 = load i12 %triangle_3ds_y0_V_addr_2"   --->   Operation 116 'load' 'triangle_3ds_y0_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 117 [1/2] (1.23ns)   --->   "%triangle_3ds_z0_V_load_2 = load i12 %triangle_3ds_z0_V_addr_2"   --->   Operation 117 'load' 'triangle_3ds_z0_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 118 [1/2] (1.23ns)   --->   "%triangle_3ds_x1_V_load_2 = load i12 %triangle_3ds_x1_V_addr_2"   --->   Operation 118 'load' 'triangle_3ds_x1_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%triangle_3ds_y1_V_load_2 = load i12 %triangle_3ds_y1_V_addr_2"   --->   Operation 119 'load' 'triangle_3ds_y1_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 120 [1/2] (1.23ns)   --->   "%triangle_3ds_z1_V_load_2 = load i12 %triangle_3ds_z1_V_addr_2"   --->   Operation 120 'load' 'triangle_3ds_z1_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 121 [1/2] (1.23ns)   --->   "%triangle_3ds_x2_V_load_2 = load i12 %triangle_3ds_x2_V_addr_2"   --->   Operation 121 'load' 'triangle_3ds_x2_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 122 [1/2] (1.23ns)   --->   "%triangle_3ds_y2_V_load_2 = load i12 %triangle_3ds_y2_V_addr_2"   --->   Operation 122 'load' 'triangle_3ds_y2_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 123 [1/2] (1.23ns)   --->   "%triangle_3ds_z2_V_load_2 = load i12 %triangle_3ds_z2_V_addr_2"   --->   Operation 123 'load' 'triangle_3ds_z2_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 124 [1/2] (1.23ns)   --->   "%triangle_3ds_x0_V_load_3 = load i12 %triangle_3ds_x0_V_addr_3"   --->   Operation 124 'load' 'triangle_3ds_x0_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 125 [1/2] (1.23ns)   --->   "%triangle_3ds_y0_V_load_3 = load i12 %triangle_3ds_y0_V_addr_3"   --->   Operation 125 'load' 'triangle_3ds_y0_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 126 [1/2] (1.23ns)   --->   "%triangle_3ds_z0_V_load_3 = load i12 %triangle_3ds_z0_V_addr_3"   --->   Operation 126 'load' 'triangle_3ds_z0_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 127 [1/2] (1.23ns)   --->   "%triangle_3ds_x1_V_load_3 = load i12 %triangle_3ds_x1_V_addr_3"   --->   Operation 127 'load' 'triangle_3ds_x1_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 128 [1/2] (1.23ns)   --->   "%triangle_3ds_y1_V_load_3 = load i12 %triangle_3ds_y1_V_addr_3"   --->   Operation 128 'load' 'triangle_3ds_y1_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%triangle_3ds_z1_V_load_3 = load i12 %triangle_3ds_z1_V_addr_3"   --->   Operation 129 'load' 'triangle_3ds_z1_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 130 [1/2] (1.23ns)   --->   "%triangle_3ds_x2_V_load_3 = load i12 %triangle_3ds_x2_V_addr_3"   --->   Operation 130 'load' 'triangle_3ds_x2_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%triangle_3ds_y2_V_load_3 = load i12 %triangle_3ds_y2_V_addr_3"   --->   Operation 131 'load' 'triangle_3ds_y2_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 132 [1/2] (1.23ns)   --->   "%triangle_3ds_z2_V_load_3 = load i12 %triangle_3ds_z2_V_addr_3"   --->   Operation 132 'load' 'triangle_3ds_z2_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3192> <ROM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i457 @_ssdm_op_BitConcatenate.i457.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i56.i8.i8.i8.i8.i8.i8.i8.i8.i8.i56.i8.i8.i8.i8.i8.i8.i8.i8.i8.i56.i8.i8.i8.i8.i8.i8.i8.i8.i8, i1 0, i8 %triangle_3ds_z2_V_load_3, i8 %triangle_3ds_y2_V_load_3, i8 %triangle_3ds_x2_V_load_3, i8 %triangle_3ds_z1_V_load_3, i8 %triangle_3ds_y1_V_load_3, i8 %triangle_3ds_x1_V_load_3, i8 %triangle_3ds_z0_V_load_3, i8 %triangle_3ds_y0_V_load_3, i8 %triangle_3ds_x0_V_load_3, i56 0, i8 %triangle_3ds_z2_V_load_2, i8 %triangle_3ds_y2_V_load_2, i8 %triangle_3ds_x2_V_load_2, i8 %triangle_3ds_z1_V_load_2, i8 %triangle_3ds_y1_V_load_2, i8 %triangle_3ds_x1_V_load_2, i8 %triangle_3ds_z0_V_load_2, i8 %triangle_3ds_y0_V_load_2, i8 %triangle_3ds_x0_V_load_2, i56 0, i8 %triangle_3ds_z2_V_load_1, i8 %triangle_3ds_y2_V_load_1, i8 %triangle_3ds_x2_V_load_1, i8 %triangle_3ds_z1_V_load_1, i8 %triangle_3ds_y1_V_load_1, i8 %triangle_3ds_x1_V_load_1, i8 %triangle_3ds_z0_V_load_1, i8 %triangle_3ds_y0_V_load_1, i8 %triangle_3ds_x0_V_load_1, i56 0, i8 %triangle_3ds_z2_V_load, i8 %triangle_3ds_y2_V_load, i8 %triangle_3ds_x2_V_load, i8 %triangle_3ds_z1_V_load, i8 %triangle_3ds_y1_V_load, i8 %triangle_3ds_x1_V_load, i8 %triangle_3ds_z0_V_load, i8 %triangle_3ds_y0_V_load, i8 %triangle_3ds_x0_V_load"   --->   Operation 133 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i457 %p_Result_s"   --->   Operation 134 'zext' 'zext_ln391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i512P128A, i512 %Output_2, i512 %zext_ln391" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 135 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [data_gen_rendering_src/data_gen_is_done.cpp:40]   --->   Operation 136 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', data_gen_rendering_src/data_gen_is_done.cpp:40) on local variable 'i' [16]  (0 ns)
	'getelementptr' operation ('triangle_3ds_x0_V_addr') [26]  (0 ns)
	'load' operation ('triangle_3ds_x0_V_load') on array 'triangle_3ds_x0_V' [27]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('triangle_3ds_x0_V_load') on array 'triangle_3ds_x0_V' [27]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
