--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml topmod.twx topmod.ncd -o topmod.twr topmod.pcf -ucf
spartan6_board.ucf

Design file:              topmod.ncd
Physical constraint file: topmod.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TSclk100 = PERIOD TIMEGRP "PRDclk100" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 358745 paths analyzed, 6781 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.310ns.
--------------------------------------------------------------------------------

Paths for end point u1/Mram_main_ram6 (RAMB16_X1Y0.WEA1), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/builder_grant_1 (FF)
  Destination:          u1/Mram_main_ram6 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.358ns (Levels of Logic = 5)
  Clock Path Skew:      0.083ns (0.522 - 0.439)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/builder_grant_1 to u1/Mram_main_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y25.AQ      Tcko                  0.430   u1/builder_grant_3
                                                       u1/builder_grant_1
    SLICE_X46Y31.D3      net (fanout=1)        1.430   u1/builder_grant_1
    SLICE_X46Y31.D       Tilo                  0.254   u1/serv_rf_top/cpu/bufreg/lsb<0>
                                                       u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B4      net (fanout=1)        1.152   u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B       Tilo                  0.259   u1/mem_adr0<4>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X39Y31.B5      net (fanout=19)       0.737   u1/builder_slave_sel<1><29>1
    SLICE_X39Y31.B       Tilo                  0.259   u1/builder_slave_sel_r<2>
                                                       u1/builder_slave_sel<1><29>21
    SLICE_X48Y19.A5      net (fanout=11)       1.721   u1/builder_slave_sel<1><29>2
    SLICE_X48Y19.A       Tilo                  0.235   u1/write_ctrl21
                                                       u1/main_basesoc_we<1>1
    SLICE_X32Y28.A2      net (fanout=8)        2.040   u1/main_basesoc_we<1>
    SLICE_X32Y28.A       Tilo                  0.235   u1/inst_LPM_FF1_1
                                                       u1/write_ctrl37
    RAMB16_X1Y0.WEA1     net (fanout=1)        3.276   u1/write_ctrl37
    RAMB16_X1Y0.CLKA     Trcck_WEA             0.330   u1/Mram_main_ram6
                                                       u1/Mram_main_ram6
    -------------------------------------------------  ---------------------------
    Total                                     12.358ns (2.002ns logic, 10.356ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/serv_rf_top/cpu/bufreg/data_26 (FF)
  Destination:          u1/Mram_main_ram6 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.171ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.522 - 0.527)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/serv_rf_top/cpu/bufreg/data_26 to u1/Mram_main_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.430   u1/serv_rf_top/cpu/bufreg/data<29>
                                                       u1/serv_rf_top/cpu/bufreg/data_26
    SLICE_X46Y31.D4      net (fanout=2)        1.243   u1/serv_rf_top/cpu/bufreg/data<26>
    SLICE_X46Y31.D       Tilo                  0.254   u1/serv_rf_top/cpu/bufreg/lsb<0>
                                                       u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B4      net (fanout=1)        1.152   u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B       Tilo                  0.259   u1/mem_adr0<4>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X39Y31.B5      net (fanout=19)       0.737   u1/builder_slave_sel<1><29>1
    SLICE_X39Y31.B       Tilo                  0.259   u1/builder_slave_sel_r<2>
                                                       u1/builder_slave_sel<1><29>21
    SLICE_X48Y19.A5      net (fanout=11)       1.721   u1/builder_slave_sel<1><29>2
    SLICE_X48Y19.A       Tilo                  0.235   u1/write_ctrl21
                                                       u1/main_basesoc_we<1>1
    SLICE_X32Y28.A2      net (fanout=8)        2.040   u1/main_basesoc_we<1>
    SLICE_X32Y28.A       Tilo                  0.235   u1/inst_LPM_FF1_1
                                                       u1/write_ctrl37
    RAMB16_X1Y0.WEA1     net (fanout=1)        3.276   u1/write_ctrl37
    RAMB16_X1Y0.CLKA     Trcck_WEA             0.330   u1/Mram_main_ram6
                                                       u1/Mram_main_ram6
    -------------------------------------------------  ---------------------------
    Total                                     12.171ns (2.002ns logic, 10.169ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/serv_rf_top/cpu/bufreg/data_22 (FF)
  Destination:          u1/Mram_main_ram6 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.054ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.522 - 0.505)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/serv_rf_top/cpu/bufreg/data_22 to u1/Mram_main_ram6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y31.AQ      Tcko                  0.476   u1/serv_rf_top/cpu/bufreg/data<25>
                                                       u1/serv_rf_top/cpu/bufreg/data_22
    SLICE_X46Y31.D6      net (fanout=2)        1.080   u1/serv_rf_top/cpu/bufreg/data<22>
    SLICE_X46Y31.D       Tilo                  0.254   u1/serv_rf_top/cpu/bufreg/lsb<0>
                                                       u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B4      net (fanout=1)        1.152   u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B       Tilo                  0.259   u1/mem_adr0<4>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X39Y31.B5      net (fanout=19)       0.737   u1/builder_slave_sel<1><29>1
    SLICE_X39Y31.B       Tilo                  0.259   u1/builder_slave_sel_r<2>
                                                       u1/builder_slave_sel<1><29>21
    SLICE_X48Y19.A5      net (fanout=11)       1.721   u1/builder_slave_sel<1><29>2
    SLICE_X48Y19.A       Tilo                  0.235   u1/write_ctrl21
                                                       u1/main_basesoc_we<1>1
    SLICE_X32Y28.A2      net (fanout=8)        2.040   u1/main_basesoc_we<1>
    SLICE_X32Y28.A       Tilo                  0.235   u1/inst_LPM_FF1_1
                                                       u1/write_ctrl37
    RAMB16_X1Y0.WEA1     net (fanout=1)        3.276   u1/write_ctrl37
    RAMB16_X1Y0.CLKA     Trcck_WEA             0.330   u1/Mram_main_ram6
                                                       u1/Mram_main_ram6
    -------------------------------------------------  ---------------------------
    Total                                     12.054ns (2.048ns logic, 10.006ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point u1/Mram_main_ram5 (RAMB16_X1Y6.WEA1), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/builder_grant_1 (FF)
  Destination:          u1/Mram_main_ram5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.706ns (Levels of Logic = 5)
  Clock Path Skew:      0.082ns (0.521 - 0.439)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/builder_grant_1 to u1/Mram_main_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y25.AQ      Tcko                  0.430   u1/builder_grant_3
                                                       u1/builder_grant_1
    SLICE_X46Y31.D3      net (fanout=1)        1.430   u1/builder_grant_1
    SLICE_X46Y31.D       Tilo                  0.254   u1/serv_rf_top/cpu/bufreg/lsb<0>
                                                       u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B4      net (fanout=1)        1.152   u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B       Tilo                  0.259   u1/mem_adr0<4>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X39Y31.B5      net (fanout=19)       0.737   u1/builder_slave_sel<1><29>1
    SLICE_X39Y31.B       Tilo                  0.259   u1/builder_slave_sel_r<2>
                                                       u1/builder_slave_sel<1><29>21
    SLICE_X48Y19.A5      net (fanout=11)       1.721   u1/builder_slave_sel<1><29>2
    SLICE_X48Y19.A       Tilo                  0.235   u1/write_ctrl21
                                                       u1/main_basesoc_we<1>1
    SLICE_X32Y28.A2      net (fanout=8)        2.040   u1/main_basesoc_we<1>
    SLICE_X32Y28.AMUX    Tilo                  0.298   u1/inst_LPM_FF1_1
                                                       u1/write_ctrl33
    RAMB16_X1Y6.WEA1     net (fanout=1)        2.561   u1/write_ctrl33
    RAMB16_X1Y6.CLKA     Trcck_WEA             0.330   u1/Mram_main_ram5
                                                       u1/Mram_main_ram5
    -------------------------------------------------  ---------------------------
    Total                                     11.706ns (2.065ns logic, 9.641ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/serv_rf_top/cpu/bufreg/data_26 (FF)
  Destination:          u1/Mram_main_ram5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.519ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.521 - 0.527)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/serv_rf_top/cpu/bufreg/data_26 to u1/Mram_main_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.430   u1/serv_rf_top/cpu/bufreg/data<29>
                                                       u1/serv_rf_top/cpu/bufreg/data_26
    SLICE_X46Y31.D4      net (fanout=2)        1.243   u1/serv_rf_top/cpu/bufreg/data<26>
    SLICE_X46Y31.D       Tilo                  0.254   u1/serv_rf_top/cpu/bufreg/lsb<0>
                                                       u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B4      net (fanout=1)        1.152   u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B       Tilo                  0.259   u1/mem_adr0<4>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X39Y31.B5      net (fanout=19)       0.737   u1/builder_slave_sel<1><29>1
    SLICE_X39Y31.B       Tilo                  0.259   u1/builder_slave_sel_r<2>
                                                       u1/builder_slave_sel<1><29>21
    SLICE_X48Y19.A5      net (fanout=11)       1.721   u1/builder_slave_sel<1><29>2
    SLICE_X48Y19.A       Tilo                  0.235   u1/write_ctrl21
                                                       u1/main_basesoc_we<1>1
    SLICE_X32Y28.A2      net (fanout=8)        2.040   u1/main_basesoc_we<1>
    SLICE_X32Y28.AMUX    Tilo                  0.298   u1/inst_LPM_FF1_1
                                                       u1/write_ctrl33
    RAMB16_X1Y6.WEA1     net (fanout=1)        2.561   u1/write_ctrl33
    RAMB16_X1Y6.CLKA     Trcck_WEA             0.330   u1/Mram_main_ram5
                                                       u1/Mram_main_ram5
    -------------------------------------------------  ---------------------------
    Total                                     11.519ns (2.065ns logic, 9.454ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/serv_rf_top/cpu/bufreg/data_22 (FF)
  Destination:          u1/Mram_main_ram5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.402ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (0.521 - 0.505)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/serv_rf_top/cpu/bufreg/data_22 to u1/Mram_main_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y31.AQ      Tcko                  0.476   u1/serv_rf_top/cpu/bufreg/data<25>
                                                       u1/serv_rf_top/cpu/bufreg/data_22
    SLICE_X46Y31.D6      net (fanout=2)        1.080   u1/serv_rf_top/cpu/bufreg/data<22>
    SLICE_X46Y31.D       Tilo                  0.254   u1/serv_rf_top/cpu/bufreg/lsb<0>
                                                       u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B4      net (fanout=1)        1.152   u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B       Tilo                  0.259   u1/mem_adr0<4>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X39Y31.B5      net (fanout=19)       0.737   u1/builder_slave_sel<1><29>1
    SLICE_X39Y31.B       Tilo                  0.259   u1/builder_slave_sel_r<2>
                                                       u1/builder_slave_sel<1><29>21
    SLICE_X48Y19.A5      net (fanout=11)       1.721   u1/builder_slave_sel<1><29>2
    SLICE_X48Y19.A       Tilo                  0.235   u1/write_ctrl21
                                                       u1/main_basesoc_we<1>1
    SLICE_X32Y28.A2      net (fanout=8)        2.040   u1/main_basesoc_we<1>
    SLICE_X32Y28.AMUX    Tilo                  0.298   u1/inst_LPM_FF1_1
                                                       u1/write_ctrl33
    RAMB16_X1Y6.WEA1     net (fanout=1)        2.561   u1/write_ctrl33
    RAMB16_X1Y6.CLKA     Trcck_WEA             0.330   u1/Mram_main_ram5
                                                       u1/Mram_main_ram5
    -------------------------------------------------  ---------------------------
    Total                                     11.402ns (2.111ns logic, 9.291ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point u1/Mram_main_ram8 (RAMB16_X1Y10.WEA0), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/builder_grant_1 (FF)
  Destination:          u1/Mram_main_ram8 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.575ns (Levels of Logic = 5)
  Clock Path Skew:      0.074ns (0.513 - 0.439)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/builder_grant_1 to u1/Mram_main_ram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y25.AQ      Tcko                  0.430   u1/builder_grant_3
                                                       u1/builder_grant_1
    SLICE_X46Y31.D3      net (fanout=1)        1.430   u1/builder_grant_1
    SLICE_X46Y31.D       Tilo                  0.254   u1/serv_rf_top/cpu/bufreg/lsb<0>
                                                       u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B4      net (fanout=1)        1.152   u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B       Tilo                  0.259   u1/mem_adr0<4>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X39Y31.B5      net (fanout=19)       0.737   u1/builder_slave_sel<1><29>1
    SLICE_X39Y31.B       Tilo                  0.259   u1/builder_slave_sel_r<2>
                                                       u1/builder_slave_sel<1><29>21
    SLICE_X23Y19.A4      net (fanout=11)       2.336   u1/builder_slave_sel<1><29>2
    SLICE_X23Y19.A       Tilo                  0.259   u1/write_ctrl36
                                                       u1/main_basesoc_we<0>1
    SLICE_X37Y29.D2      net (fanout=8)        2.153   u1/main_basesoc_we<0>
    SLICE_X37Y29.D       Tilo                  0.259   u1/write_ctrl44
                                                       u1/write_ctrl44
    RAMB16_X1Y10.WEA0    net (fanout=1)        1.717   u1/write_ctrl44
    RAMB16_X1Y10.CLKA    Trcck_WEA             0.330   u1/Mram_main_ram8
                                                       u1/Mram_main_ram8
    -------------------------------------------------  ---------------------------
    Total                                     11.575ns (2.050ns logic, 9.525ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/serv_rf_top/cpu/bufreg/data_26 (FF)
  Destination:          u1/Mram_main_ram8 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.388ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.513 - 0.527)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/serv_rf_top/cpu/bufreg/data_26 to u1/Mram_main_ram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcko                  0.430   u1/serv_rf_top/cpu/bufreg/data<29>
                                                       u1/serv_rf_top/cpu/bufreg/data_26
    SLICE_X46Y31.D4      net (fanout=2)        1.243   u1/serv_rf_top/cpu/bufreg/data<26>
    SLICE_X46Y31.D       Tilo                  0.254   u1/serv_rf_top/cpu/bufreg/lsb<0>
                                                       u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B4      net (fanout=1)        1.152   u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B       Tilo                  0.259   u1/mem_adr0<4>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X39Y31.B5      net (fanout=19)       0.737   u1/builder_slave_sel<1><29>1
    SLICE_X39Y31.B       Tilo                  0.259   u1/builder_slave_sel_r<2>
                                                       u1/builder_slave_sel<1><29>21
    SLICE_X23Y19.A4      net (fanout=11)       2.336   u1/builder_slave_sel<1><29>2
    SLICE_X23Y19.A       Tilo                  0.259   u1/write_ctrl36
                                                       u1/main_basesoc_we<0>1
    SLICE_X37Y29.D2      net (fanout=8)        2.153   u1/main_basesoc_we<0>
    SLICE_X37Y29.D       Tilo                  0.259   u1/write_ctrl44
                                                       u1/write_ctrl44
    RAMB16_X1Y10.WEA0    net (fanout=1)        1.717   u1/write_ctrl44
    RAMB16_X1Y10.CLKA    Trcck_WEA             0.330   u1/Mram_main_ram8
                                                       u1/Mram_main_ram8
    -------------------------------------------------  ---------------------------
    Total                                     11.388ns (2.050ns logic, 9.338ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/serv_rf_top/cpu/bufreg/data_22 (FF)
  Destination:          u1/Mram_main_ram8 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.271ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.513 - 0.505)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/serv_rf_top/cpu/bufreg/data_22 to u1/Mram_main_ram8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y31.AQ      Tcko                  0.476   u1/serv_rf_top/cpu/bufreg/data<25>
                                                       u1/serv_rf_top/cpu/bufreg/data_22
    SLICE_X46Y31.D6      net (fanout=2)        1.080   u1/serv_rf_top/cpu/bufreg/data<22>
    SLICE_X46Y31.D       Tilo                  0.254   u1/serv_rf_top/cpu/bufreg/lsb<0>
                                                       u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B4      net (fanout=1)        1.152   u1/builder_slave_sel<1><29>11
    SLICE_X35Y28.B       Tilo                  0.259   u1/mem_adr0<4>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X39Y31.B5      net (fanout=19)       0.737   u1/builder_slave_sel<1><29>1
    SLICE_X39Y31.B       Tilo                  0.259   u1/builder_slave_sel_r<2>
                                                       u1/builder_slave_sel<1><29>21
    SLICE_X23Y19.A4      net (fanout=11)       2.336   u1/builder_slave_sel<1><29>2
    SLICE_X23Y19.A       Tilo                  0.259   u1/write_ctrl36
                                                       u1/main_basesoc_we<0>1
    SLICE_X37Y29.D2      net (fanout=8)        2.153   u1/main_basesoc_we<0>
    SLICE_X37Y29.D       Tilo                  0.259   u1/write_ctrl44
                                                       u1/write_ctrl44
    RAMB16_X1Y10.WEA0    net (fanout=1)        1.717   u1/write_ctrl44
    RAMB16_X1Y10.CLKA    Trcck_WEA             0.330   u1/Mram_main_ram8
                                                       u1/Mram_main_ram8
    -------------------------------------------------  ---------------------------
    Total                                     11.271ns (2.096ns logic, 9.175ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TSclk100 = PERIOD TIMEGRP "PRDclk100" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1/Mram_storage_122/DP (SLICE_X38Y33.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/main_basesoc_uart_rx_fifo_produce_1 (FF)
  Destination:          u1/Mram_storage_122/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         u1/clk100_BUFG rising at 20.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/main_basesoc_uart_rx_fifo_produce_1 to u1/Mram_storage_122/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.BQ      Tcko                  0.198   u1/main_basesoc_uart_rx_fifo_produce<3>
                                                       u1/main_basesoc_uart_rx_fifo_produce_1
    SLICE_X38Y33.D4      net (fanout=5)        0.223   u1/main_basesoc_uart_rx_fifo_produce<1>
    SLICE_X38Y33.CLK     Tah         (-Th)     0.128   u1/storage_1_dat1<6>
                                                       u1/Mram_storage_122/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.070ns logic, 0.223ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point u1/Mram_storage_121/DP (SLICE_X38Y33.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/main_basesoc_uart_rx_fifo_produce_1 (FF)
  Destination:          u1/Mram_storage_121/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         u1/clk100_BUFG rising at 20.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/main_basesoc_uart_rx_fifo_produce_1 to u1/Mram_storage_121/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.BQ      Tcko                  0.198   u1/main_basesoc_uart_rx_fifo_produce<3>
                                                       u1/main_basesoc_uart_rx_fifo_produce_1
    SLICE_X38Y33.D4      net (fanout=5)        0.223   u1/main_basesoc_uart_rx_fifo_produce<1>
    SLICE_X38Y33.CLK     Tah         (-Th)     0.128   u1/storage_1_dat1<6>
                                                       u1/Mram_storage_121/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.070ns logic, 0.223ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point u1/Mram_storage_122/SP (SLICE_X38Y33.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/main_basesoc_uart_rx_fifo_produce_1 (FF)
  Destination:          u1/Mram_storage_122/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         u1/clk100_BUFG rising at 20.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/main_basesoc_uart_rx_fifo_produce_1 to u1/Mram_storage_122/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.BQ      Tcko                  0.198   u1/main_basesoc_uart_rx_fifo_produce<3>
                                                       u1/main_basesoc_uart_rx_fifo_produce_1
    SLICE_X38Y33.D4      net (fanout=5)        0.223   u1/main_basesoc_uart_rx_fifo_produce<1>
    SLICE_X38Y33.CLK     Tah         (-Th)     0.128   u1/storage_1_dat1<6>
                                                       u1/Mram_storage_122/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.070ns logic, 0.223ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TSclk100 = PERIOD TIMEGRP "PRDclk100" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u1/serv_rf_top/rf_ram/Mram_memory/CLKAWRCLK
  Logical resource: u1/serv_rf_top/rf_ram/Mram_memory/CLKAWRCLK
  Location pin: RAMB8_X2Y14.CLKAWRCLK
  Clock network: u1/clk100_BUFG
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u1/serv_rf_top/rf_ram/Mram_memory/CLKBRDCLK
  Logical resource: u1/serv_rf_top/rf_ram/Mram_memory/CLKBRDCLK
  Location pin: RAMB8_X2Y14.CLKBRDCLK
  Clock network: u1/clk100_BUFG
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u1_Mram_rom10/CLKA
  Logical resource: u1_Mram_rom10/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: u1/clk100_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   12.310|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 358745 paths, 0 nets, and 9693 connections

Design statistics:
   Minimum period:  12.310ns{1}   (Maximum frequency:  81.235MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan  9 08:58:40 2026 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 441 MB



