add_dec.v,verilog,xil_defaultlib,../../../../add_dec4.gen/sources_1/bd/add_dec4/ipshared/4f00/src/add_dec.v,
add_dec4_add_dec_0_0.v,verilog,xil_defaultlib,../../../../add_dec4.gen/sources_1/bd/add_dec4/ip/add_dec4_add_dec_0_0/sim/add_dec4_add_dec_0_0.v,
add_dec4_add_dec_0_1.v,verilog,xil_defaultlib,../../../../add_dec4.gen/sources_1/bd/add_dec4/ip/add_dec4_add_dec_0_1/sim/add_dec4_add_dec_0_1.v,
add_dec4_add_dec_0_2.v,verilog,xil_defaultlib,../../../../add_dec4.gen/sources_1/bd/add_dec4/ip/add_dec4_add_dec_0_2/sim/add_dec4_add_dec_0_2.v,
add_dec4_add_dec_0_3.v,verilog,xil_defaultlib,../../../../add_dec4.gen/sources_1/bd/add_dec4/ip/add_dec4_add_dec_0_3/sim/add_dec4_add_dec_0_3.v,
add_dec4.v,verilog,xil_defaultlib,../../../../add_dec4.gen/sources_1/bd/add_dec4/sim/add_dec4.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
