# IMPLEMENTATION-OF-MULTIPLIER-ACCUMULATOR-UNIT-MAC-USING-VEDIC-MULTIPLIER-AND-REVERSIBLE-GATES
Designed a high-speed, low-power MAC unit using Vedic multiplier and reversible logic gates. Implemented in Verilog and simulated on Xilinx Vivado, achieving optimized performance in terms of speed, area, and energy efficiency.
