-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--D1_r_fifo_count[3] is uart:uart_unit|fifo:fifo_rx|r_fifo_count[3] at FF_X33_Y14_N13
--register power-up is low

D1_r_fifo_count[3] = DFFEAS(D1L22, GLOBAL(A1L117),  ,  , D1L24,  ,  , !A1L120,  );


--D1_r_fifo_count[1] is uart:uart_unit|fifo:fifo_rx|r_fifo_count[1] at FF_X33_Y14_N9
--register power-up is low

D1_r_fifo_count[1] = DFFEAS(D1L16, GLOBAL(A1L117),  ,  , D1L24,  ,  , !A1L120,  );


--D1_r_fifo_count[0] is uart:uart_unit|fifo:fifo_rx|r_fifo_count[0] at FF_X33_Y14_N7
--register power-up is low

D1_r_fifo_count[0] = DFFEAS(D1L13, GLOBAL(A1L117),  ,  , D1L24,  ,  , !A1L120,  );


--D1_r_fifo_count[2] is uart:uart_unit|fifo:fifo_rx|r_fifo_count[2] at FF_X33_Y14_N11
--register power-up is low

D1_r_fifo_count[2] = DFFEAS(D1L19, GLOBAL(A1L117),  ,  , D1L24,  ,  , !A1L120,  );


--D1_r_fifo_count[4] is uart:uart_unit|fifo:fifo_rx|r_fifo_count[4] at FF_X33_Y14_N15
--register power-up is low

D1_r_fifo_count[4] = DFFEAS(D1L26, GLOBAL(A1L117),  ,  , D1L24,  ,  , !A1L120,  );


--D2_r_fifo_count[3] is uart:uart_unit|fifo:fifo_tx|r_fifo_count[3] at FF_X49_Y13_N23
--register power-up is low

D2_r_fifo_count[3] = DFFEAS(D2L23, GLOBAL(A1L117),  ,  , D2L18,  ,  , !A1L120,  );


--D2_r_fifo_count[1] is uart:uart_unit|fifo:fifo_tx|r_fifo_count[1] at FF_X49_Y13_N19
--register power-up is low

D2_r_fifo_count[1] = DFFEAS(D2L16, GLOBAL(A1L117),  ,  , D2L18,  ,  , !A1L120,  );


--D2_r_fifo_count[0] is uart:uart_unit|fifo:fifo_tx|r_fifo_count[0] at FF_X49_Y13_N17
--register power-up is low

D2_r_fifo_count[0] = DFFEAS(D2L13, GLOBAL(A1L117),  ,  , D2L18,  ,  , !A1L120,  );


--D2_r_fifo_count[2] is uart:uart_unit|fifo:fifo_tx|r_fifo_count[2] at FF_X49_Y13_N21
--register power-up is low

D2_r_fifo_count[2] = DFFEAS(D2L20, GLOBAL(A1L117),  ,  , D2L18,  ,  , !A1L120,  );


--D2_r_fifo_count[4] is uart:uart_unit|fifo:fifo_tx|r_fifo_count[4] at FF_X49_Y13_N25
--register power-up is low

D2_r_fifo_count[4] = DFFEAS(D2L26, GLOBAL(A1L117),  ,  , D2L18,  ,  , !A1L120,  );


--r_addr[0] is r_addr[0] at FF_X19_Y10_N5
--register power-up is low

r_addr[0] = DFFEAS(A1L226, GLOBAL(A1L117),  ,  , A1L121, A1L422,  ,  , !r_sm.s_process);


--r_addr[1] is r_addr[1] at FF_X19_Y10_N15
--register power-up is low

r_addr[1] = DFFEAS(A1L229, GLOBAL(A1L117),  ,  , A1L121, A1L421,  ,  , !r_sm.s_process);


--r_addr[2] is r_addr[2] at FF_X19_Y9_N1
--register power-up is low

r_addr[2] = DFFEAS(A1L232, GLOBAL(A1L117),  ,  , A1L121, A1L420,  ,  , !r_sm.s_process);


--r_addr[3] is r_addr[3] at FF_X21_Y10_N21
--register power-up is low

r_addr[3] = DFFEAS(A1L235, GLOBAL(A1L117),  ,  , A1L121, A1L419,  ,  , !r_sm.s_process);


--r_addr[4] is r_addr[4] at FF_X20_Y10_N1
--register power-up is low

r_addr[4] = DFFEAS(A1L238, GLOBAL(A1L117),  ,  , A1L121, A1L418,  ,  , !r_sm.s_process);


--r_addr[5] is r_addr[5] at FF_X19_Y9_N27
--register power-up is low

r_addr[5] = DFFEAS(A1L241, GLOBAL(A1L117),  ,  , A1L121, A1L417,  ,  , !r_sm.s_process);


--r_addr[6] is r_addr[6] at FF_X19_Y9_N13
--register power-up is low

r_addr[6] = DFFEAS(A1L244, GLOBAL(A1L117),  ,  , A1L121, A1L416,  ,  , !r_sm.s_process);


--r_addr[7] is r_addr[7] at FF_X21_Y10_N3
--register power-up is low

r_addr[7] = DFFEAS(A1L247, GLOBAL(A1L117),  ,  , A1L121, A1L415,  ,  , !r_sm.s_process);


--r_addr[8] is r_addr[8] at FF_X19_Y10_N21
--register power-up is low

r_addr[8] = DFFEAS(A1L250, GLOBAL(A1L117),  ,  , A1L121, A1L414,  ,  , !r_sm.s_process);


--r_addr[9] is r_addr[9] at FF_X21_Y10_N9
--register power-up is low

r_addr[9] = DFFEAS(A1L253, GLOBAL(A1L117),  ,  , A1L121, A1L413,  ,  , !r_sm.s_process);


--r_addr[10] is r_addr[10] at FF_X19_Y9_N23
--register power-up is low

r_addr[10] = DFFEAS(A1L256, GLOBAL(A1L117),  ,  , A1L121, A1L412,  ,  , !r_sm.s_process);


--r_addr[11] is r_addr[11] at FF_X21_Y10_N27
--register power-up is low

r_addr[11] = DFFEAS(A1L259, GLOBAL(A1L117),  ,  , A1L121, A1L411,  ,  , !r_sm.s_process);


--r_addr[12] is r_addr[12] at FF_X19_Y10_N3
--register power-up is low

r_addr[12] = DFFEAS(A1L262, GLOBAL(A1L117),  ,  , A1L121, A1L410,  ,  , !r_sm.s_process);


--r_addr[13] is r_addr[13] at FF_X19_Y10_N17
--register power-up is low

r_addr[13] = DFFEAS(A1L265, GLOBAL(A1L117),  ,  , A1L121, A1L409,  ,  , !r_sm.s_process);


--r_addr[14] is r_addr[14] at FF_X19_Y9_N17
--register power-up is low

r_addr[14] = DFFEAS(A1L268, GLOBAL(A1L117),  ,  , A1L121, A1L408,  ,  , !r_sm.s_process);


--r_addr[15] is r_addr[15] at FF_X21_Y10_N5
--register power-up is low

r_addr[15] = DFFEAS(A1L271, GLOBAL(A1L117),  ,  , A1L121, A1L407,  ,  , !r_sm.s_process);


--r_addr[16] is r_addr[16] at FF_X14_Y10_N5
--register power-up is low

r_addr[16] = DFFEAS(A1L274, GLOBAL(A1L117),  ,  , A1L121, A1L406,  ,  , !r_sm.s_process);


--r_addr[17] is r_addr[17] at FF_X14_Y10_N3
--register power-up is low

r_addr[17] = DFFEAS(A1L277, GLOBAL(A1L117),  ,  , A1L121, A1L405,  ,  , !r_sm.s_process);


--r_addr[18] is r_addr[18] at FF_X14_Y10_N17
--register power-up is low

r_addr[18] = DFFEAS(A1L280, GLOBAL(A1L117),  ,  , A1L121, A1L404,  ,  , !r_sm.s_process);


--r_addr[19] is r_addr[19] at FF_X14_Y10_N31
--register power-up is low

r_addr[19] = DFFEAS(A1L283, GLOBAL(A1L117),  ,  , A1L121, A1L403,  ,  , !r_sm.s_process);


--D1L13 is uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]~5 at LCCOMB_X33_Y14_N6
D1L13 = D1_r_fifo_count[0] $ (VCC);

--D1L14 is uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]~6 at LCCOMB_X33_Y14_N6
D1L14 = CARRY(D1_r_fifo_count[0]);


--D1L16 is uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]~7 at LCCOMB_X33_Y14_N8
D1L16 = (D1L9 & ((D1_r_fifo_count[1] & (!D1L14)) # (!D1_r_fifo_count[1] & ((D1L14) # (GND))))) # (!D1L9 & ((D1_r_fifo_count[1] & (D1L14 & VCC)) # (!D1_r_fifo_count[1] & (!D1L14))));

--D1L17 is uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]~8 at LCCOMB_X33_Y14_N8
D1L17 = CARRY((D1L9 & ((!D1L14) # (!D1_r_fifo_count[1]))) # (!D1L9 & (!D1_r_fifo_count[1] & !D1L14)));


--D1L19 is uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]~9 at LCCOMB_X33_Y14_N10
D1L19 = ((D1L9 $ (D1_r_fifo_count[2] $ (D1L17)))) # (GND);

--D1L20 is uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]~10 at LCCOMB_X33_Y14_N10
D1L20 = CARRY((D1L9 & (D1_r_fifo_count[2] & !D1L17)) # (!D1L9 & ((D1_r_fifo_count[2]) # (!D1L17))));


--D1L22 is uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]~11 at LCCOMB_X33_Y14_N12
D1L22 = (D1L9 & ((D1_r_fifo_count[3] & (!D1L20)) # (!D1_r_fifo_count[3] & ((D1L20) # (GND))))) # (!D1L9 & ((D1_r_fifo_count[3] & (D1L20 & VCC)) # (!D1_r_fifo_count[3] & (!D1L20))));

--D1L23 is uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]~12 at LCCOMB_X33_Y14_N12
D1L23 = CARRY((D1L9 & ((!D1L20) # (!D1_r_fifo_count[3]))) # (!D1L9 & (!D1_r_fifo_count[3] & !D1L20)));


--D1L26 is uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]~14 at LCCOMB_X33_Y14_N14
D1L26 = D1L9 $ (D1_r_fifo_count[4] $ (D1L23));


--D2L13 is uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]~5 at LCCOMB_X49_Y13_N16
D2L13 = D2_r_fifo_count[0] $ (VCC);

--D2L14 is uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]~6 at LCCOMB_X49_Y13_N16
D2L14 = CARRY(D2_r_fifo_count[0]);


--D2L16 is uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]~7 at LCCOMB_X49_Y13_N18
D2L16 = (D2L9 & ((D2_r_fifo_count[1] & (!D2L14)) # (!D2_r_fifo_count[1] & ((D2L14) # (GND))))) # (!D2L9 & ((D2_r_fifo_count[1] & (D2L14 & VCC)) # (!D2_r_fifo_count[1] & (!D2L14))));

--D2L17 is uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]~8 at LCCOMB_X49_Y13_N18
D2L17 = CARRY((D2L9 & ((!D2L14) # (!D2_r_fifo_count[1]))) # (!D2L9 & (!D2_r_fifo_count[1] & !D2L14)));


--D2L20 is uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]~9 at LCCOMB_X49_Y13_N20
D2L20 = ((D2L9 $ (D2_r_fifo_count[2] $ (D2L17)))) # (GND);

--D2L21 is uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]~10 at LCCOMB_X49_Y13_N20
D2L21 = CARRY((D2L9 & (D2_r_fifo_count[2] & !D2L17)) # (!D2L9 & ((D2_r_fifo_count[2]) # (!D2L17))));


--D2L23 is uart:uart_unit|fifo:fifo_tx|r_fifo_count[3]~11 at LCCOMB_X49_Y13_N22
D2L23 = (D2L9 & ((D2_r_fifo_count[3] & (!D2L21)) # (!D2_r_fifo_count[3] & ((D2L21) # (GND))))) # (!D2L9 & ((D2_r_fifo_count[3] & (D2L21 & VCC)) # (!D2_r_fifo_count[3] & (!D2L21))));

--D2L24 is uart:uart_unit|fifo:fifo_tx|r_fifo_count[3]~12 at LCCOMB_X49_Y13_N22
D2L24 = CARRY((D2L9 & ((!D2L21) # (!D2_r_fifo_count[3]))) # (!D2L9 & (!D2_r_fifo_count[3] & !D2L21)));


--D2L26 is uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]~14 at LCCOMB_X49_Y13_N24
D2L26 = D2L9 $ (D2L24 $ (D2_r_fifo_count[4]));


--A1L226 is r_addr[0]~0 at LCCOMB_X19_Y10_N4
A1L226 = (A1L86 & (A1L103)) # (!A1L86 & ((r_addr[0])));


--A1L229 is r_addr[1]~1 at LCCOMB_X19_Y10_N14
A1L229 = (A1L87 & (A1L103)) # (!A1L87 & ((r_addr[1])));


--A1L232 is r_addr[2]~2 at LCCOMB_X19_Y9_N0
A1L232 = (A1L88 & (A1L103)) # (!A1L88 & ((r_addr[2])));


--A1L235 is r_addr[3]~3 at LCCOMB_X21_Y10_N20
A1L235 = (A1L89 & (A1L103)) # (!A1L89 & ((r_addr[3])));


--A1L238 is r_addr[4]~4 at LCCOMB_X20_Y10_N0
A1L238 = (A1L73 & (A1L103)) # (!A1L73 & ((r_addr[4])));


--A1L241 is r_addr[5]~5 at LCCOMB_X19_Y9_N26
A1L241 = (A1L74 & (A1L103)) # (!A1L74 & ((r_addr[5])));


--A1L244 is r_addr[6]~6 at LCCOMB_X19_Y9_N12
A1L244 = (A1L75 & (A1L103)) # (!A1L75 & ((r_addr[6])));


--A1L247 is r_addr[7]~7 at LCCOMB_X21_Y10_N2
A1L247 = (A1L76 & (A1L103)) # (!A1L76 & ((r_addr[7])));


--A1L250 is r_addr[8]~8 at LCCOMB_X19_Y10_N20
A1L250 = (A1L77 & ((A1L103))) # (!A1L77 & (r_addr[8]));


--A1L253 is r_addr[9]~9 at LCCOMB_X21_Y10_N8
A1L253 = (A1L78 & (A1L103)) # (!A1L78 & ((r_addr[9])));


--A1L256 is r_addr[10]~10 at LCCOMB_X19_Y9_N22
A1L256 = (A1L79 & (A1L103)) # (!A1L79 & ((r_addr[10])));


--A1L259 is r_addr[11]~11 at LCCOMB_X21_Y10_N26
A1L259 = (A1L80 & (A1L103)) # (!A1L80 & ((r_addr[11])));


--A1L262 is r_addr[12]~12 at LCCOMB_X19_Y10_N2
A1L262 = (A1L81 & (A1L103)) # (!A1L81 & ((r_addr[12])));


--A1L265 is r_addr[13]~13 at LCCOMB_X19_Y10_N16
A1L265 = (A1L82 & (A1L103)) # (!A1L82 & ((r_addr[13])));


--A1L268 is r_addr[14]~14 at LCCOMB_X19_Y9_N16
A1L268 = (A1L83 & (A1L103)) # (!A1L83 & ((r_addr[14])));


--A1L271 is r_addr[15]~15 at LCCOMB_X21_Y10_N4
A1L271 = (A1L84 & (A1L103)) # (!A1L84 & ((r_addr[15])));


--A1L274 is r_addr[16]~16 at LCCOMB_X14_Y10_N4
A1L274 = (A1L90 & (A1L103)) # (!A1L90 & ((r_addr[16])));


--A1L277 is r_addr[17]~17 at LCCOMB_X14_Y10_N2
A1L277 = (A1L91 & (A1L103)) # (!A1L91 & ((r_addr[17])));


--A1L280 is r_addr[18]~18 at LCCOMB_X14_Y10_N16
A1L280 = (A1L92 & (A1L103)) # (!A1L92 & ((r_addr[18])));


--A1L283 is r_addr[19]~19 at LCCOMB_X14_Y10_N30
A1L283 = (A1L93 & (A1L103)) # (!A1L93 & ((r_addr[19])));


--E1_r_clk_count[12] is uart:uart_unit|uart_rx:receiver|r_clk_count[12] at FF_X40_Y19_N29
--register power-up is low

E1_r_clk_count[12] = DFFEAS(E1L60, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[3] is uart:uart_unit|uart_rx:receiver|r_clk_count[3] at FF_X40_Y19_N11
--register power-up is low

E1_r_clk_count[3] = DFFEAS(E1L33, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[4] is uart:uart_unit|uart_rx:receiver|r_clk_count[4] at FF_X40_Y19_N13
--register power-up is low

E1_r_clk_count[4] = DFFEAS(E1L36, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[5] is uart:uart_unit|uart_rx:receiver|r_clk_count[5] at FF_X40_Y19_N15
--register power-up is low

E1_r_clk_count[5] = DFFEAS(E1L39, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[6] is uart:uart_unit|uart_rx:receiver|r_clk_count[6] at FF_X40_Y19_N17
--register power-up is low

E1_r_clk_count[6] = DFFEAS(E1L42, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[11] is uart:uart_unit|uart_rx:receiver|r_clk_count[11] at FF_X40_Y19_N27
--register power-up is low

E1_r_clk_count[11] = DFFEAS(E1L57, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[7] is uart:uart_unit|uart_rx:receiver|r_clk_count[7] at FF_X40_Y19_N19
--register power-up is low

E1_r_clk_count[7] = DFFEAS(E1L45, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[8] is uart:uart_unit|uart_rx:receiver|r_clk_count[8] at FF_X40_Y19_N21
--register power-up is low

E1_r_clk_count[8] = DFFEAS(E1L48, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[9] is uart:uart_unit|uart_rx:receiver|r_clk_count[9] at FF_X40_Y19_N23
--register power-up is low

E1_r_clk_count[9] = DFFEAS(E1L51, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[10] is uart:uart_unit|uart_rx:receiver|r_clk_count[10] at FF_X40_Y19_N25
--register power-up is low

E1_r_clk_count[10] = DFFEAS(E1L54, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--F1_r_clk_count[3] is uart:uart_unit|uart_tx:transmitter|r_clk_count[3] at FF_X48_Y15_N9
--register power-up is low

F1_r_clk_count[3] = DFFEAS(F1L25, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[4] is uart:uart_unit|uart_tx:transmitter|r_clk_count[4] at FF_X48_Y15_N11
--register power-up is low

F1_r_clk_count[4] = DFFEAS(F1L28, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[5] is uart:uart_unit|uart_tx:transmitter|r_clk_count[5] at FF_X48_Y15_N13
--register power-up is low

F1_r_clk_count[5] = DFFEAS(F1L31, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[6] is uart:uart_unit|uart_tx:transmitter|r_clk_count[6] at FF_X48_Y15_N15
--register power-up is low

F1_r_clk_count[6] = DFFEAS(F1L34, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[11] is uart:uart_unit|uart_tx:transmitter|r_clk_count[11] at FF_X48_Y15_N25
--register power-up is low

F1_r_clk_count[11] = DFFEAS(F1L50, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[7] is uart:uart_unit|uart_tx:transmitter|r_clk_count[7] at FF_X48_Y15_N17
--register power-up is low

F1_r_clk_count[7] = DFFEAS(F1L37, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[8] is uart:uart_unit|uart_tx:transmitter|r_clk_count[8] at FF_X48_Y15_N19
--register power-up is low

F1_r_clk_count[8] = DFFEAS(F1L40, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[9] is uart:uart_unit|uart_tx:transmitter|r_clk_count[9] at FF_X48_Y15_N21
--register power-up is low

F1_r_clk_count[9] = DFFEAS(F1L43, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[10] is uart:uart_unit|uart_tx:transmitter|r_clk_count[10] at FF_X48_Y15_N23
--register power-up is low

F1_r_clk_count[10] = DFFEAS(F1L46, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[12] is uart:uart_unit|uart_tx:transmitter|r_clk_count[12] at FF_X48_Y15_N27
--register power-up is low

F1_r_clk_count[12] = DFFEAS(F1L53, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--H1_ram_block1a0 is uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a0 at M9K_X51_Y15_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 36, Port B Depth: 16, Port B Width: 36
--Port A Logical Depth: 10, Port A Logical Width: 8, Port B Logical Depth: 10, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
H1_ram_block1a0_PORT_A_data_in = BUS(A1L434, r_tx_data[1], r_tx_data[1], A1L434, A1L434, A1L434, A1L434, A1L434, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(D2_r_wr_index[0], D2_r_wr_index[1], D2_r_wr_index[2], D2_r_wr_index[3]);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(D2L82, D2L85, D2L86, D2L87);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = D2L75;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L117);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a0 = H1_ram_block1a0_PORT_B_data_out[0];

--H1_ram_block1a7 is uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a7 at M9K_X51_Y15_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L434, r_tx_data[1], r_tx_data[1], A1L434, A1L434, A1L434, A1L434, A1L434, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(D2_r_wr_index[0], D2_r_wr_index[1], D2_r_wr_index[2], D2_r_wr_index[3]);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(D2L82, D2L85, D2L86, D2L87);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = D2L75;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L117);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a7 = H1_ram_block1a0_PORT_B_data_out[7];

--H1_ram_block1a6 is uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a6 at M9K_X51_Y15_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L434, r_tx_data[1], r_tx_data[1], A1L434, A1L434, A1L434, A1L434, A1L434, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(D2_r_wr_index[0], D2_r_wr_index[1], D2_r_wr_index[2], D2_r_wr_index[3]);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(D2L82, D2L85, D2L86, D2L87);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = D2L75;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L117);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a6 = H1_ram_block1a0_PORT_B_data_out[6];

--H1_ram_block1a5 is uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a5 at M9K_X51_Y15_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L434, r_tx_data[1], r_tx_data[1], A1L434, A1L434, A1L434, A1L434, A1L434, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(D2_r_wr_index[0], D2_r_wr_index[1], D2_r_wr_index[2], D2_r_wr_index[3]);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(D2L82, D2L85, D2L86, D2L87);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = D2L75;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L117);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a5 = H1_ram_block1a0_PORT_B_data_out[5];

--H1_ram_block1a4 is uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a4 at M9K_X51_Y15_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L434, r_tx_data[1], r_tx_data[1], A1L434, A1L434, A1L434, A1L434, A1L434, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(D2_r_wr_index[0], D2_r_wr_index[1], D2_r_wr_index[2], D2_r_wr_index[3]);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(D2L82, D2L85, D2L86, D2L87);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = D2L75;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L117);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a4 = H1_ram_block1a0_PORT_B_data_out[4];

--H1_ram_block1a3 is uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a3 at M9K_X51_Y15_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L434, r_tx_data[1], r_tx_data[1], A1L434, A1L434, A1L434, A1L434, A1L434, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(D2_r_wr_index[0], D2_r_wr_index[1], D2_r_wr_index[2], D2_r_wr_index[3]);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(D2L82, D2L85, D2L86, D2L87);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = D2L75;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L117);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a3 = H1_ram_block1a0_PORT_B_data_out[3];

--H1_ram_block1a2 is uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a2 at M9K_X51_Y15_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L434, r_tx_data[1], r_tx_data[1], A1L434, A1L434, A1L434, A1L434, A1L434, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(D2_r_wr_index[0], D2_r_wr_index[1], D2_r_wr_index[2], D2_r_wr_index[3]);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(D2L82, D2L85, D2L86, D2L87);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = D2L75;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L117);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a2 = H1_ram_block1a0_PORT_B_data_out[2];

--H1_ram_block1a1 is uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a1 at M9K_X51_Y15_N0
H1_ram_block1a0_PORT_A_data_in = BUS(A1L434, r_tx_data[1], r_tx_data[1], A1L434, A1L434, A1L434, A1L434, A1L434, , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H1_ram_block1a0_PORT_A_data_in_reg = DFFE(H1_ram_block1a0_PORT_A_data_in, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_address = BUS(D2_r_wr_index[0], D2_r_wr_index[1], D2_r_wr_index[2], D2_r_wr_index[3]);
H1_ram_block1a0_PORT_A_address_reg = DFFE(H1_ram_block1a0_PORT_A_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_address = BUS(D2L82, D2L85, D2L86, D2L87);
H1_ram_block1a0_PORT_B_address_reg = DFFE(H1_ram_block1a0_PORT_B_address, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_A_write_enable = D2L75;
H1_ram_block1a0_PORT_A_write_enable_reg = DFFE(H1_ram_block1a0_PORT_A_write_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_PORT_B_read_enable = VCC;
H1_ram_block1a0_PORT_B_read_enable_reg = DFFE(H1_ram_block1a0_PORT_B_read_enable, H1_ram_block1a0_clock_0, , , );
H1_ram_block1a0_clock_0 = GLOBAL(A1L117);
H1_ram_block1a0_PORT_B_data_out = MEMORY(H1_ram_block1a0_PORT_A_data_in_reg, , H1_ram_block1a0_PORT_A_address_reg, H1_ram_block1a0_PORT_B_address_reg, H1_ram_block1a0_PORT_A_write_enable_reg, , , H1_ram_block1a0_PORT_B_read_enable_reg, , , H1_ram_block1a0_clock_0, , , , , , , );
H1_ram_block1a1 = H1_ram_block1a0_PORT_B_data_out[1];


--H2_ram_block1a0 is uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a0 at M9K_X37_Y15_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 36, Port B Depth: 16, Port B Width: 36
--Port A Logical Depth: 10, Port A Logical Width: 8, Port B Logical Depth: 10, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
H2_ram_block1a0_PORT_A_data_in = BUS(E1_r_rx_byte[0], E1_r_rx_byte[1], E1_r_rx_byte[2], E1_r_rx_byte[3], E1_r_rx_byte[4], E1_r_rx_byte[5], E1_r_rx_byte[6], E1_r_rx_byte[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H2_ram_block1a0_PORT_A_data_in_reg = DFFE(H2_ram_block1a0_PORT_A_data_in, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_address = BUS(D1_r_wr_index[0], D1_r_wr_index[1], D1_r_wr_index[2], D1_r_wr_index[3]);
H2_ram_block1a0_PORT_A_address_reg = DFFE(H2_ram_block1a0_PORT_A_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_address = BUS(D1L82, D1L85, D1L86, D1L87);
H2_ram_block1a0_PORT_B_address_reg = DFFE(H2_ram_block1a0_PORT_B_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_write_enable = D1L76;
H2_ram_block1a0_PORT_A_write_enable_reg = DFFE(H2_ram_block1a0_PORT_A_write_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_read_enable = VCC;
H2_ram_block1a0_PORT_B_read_enable_reg = DFFE(H2_ram_block1a0_PORT_B_read_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_clock_0 = GLOBAL(A1L117);
H2_ram_block1a0_PORT_B_data_out = MEMORY(H2_ram_block1a0_PORT_A_data_in_reg, , H2_ram_block1a0_PORT_A_address_reg, H2_ram_block1a0_PORT_B_address_reg, H2_ram_block1a0_PORT_A_write_enable_reg, , , H2_ram_block1a0_PORT_B_read_enable_reg, , , H2_ram_block1a0_clock_0, , , , , , , );
H2_ram_block1a0 = H2_ram_block1a0_PORT_B_data_out[0];

--H2_ram_block1a7 is uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a7 at M9K_X37_Y15_N0
H2_ram_block1a0_PORT_A_data_in = BUS(E1_r_rx_byte[0], E1_r_rx_byte[1], E1_r_rx_byte[2], E1_r_rx_byte[3], E1_r_rx_byte[4], E1_r_rx_byte[5], E1_r_rx_byte[6], E1_r_rx_byte[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H2_ram_block1a0_PORT_A_data_in_reg = DFFE(H2_ram_block1a0_PORT_A_data_in, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_address = BUS(D1_r_wr_index[0], D1_r_wr_index[1], D1_r_wr_index[2], D1_r_wr_index[3]);
H2_ram_block1a0_PORT_A_address_reg = DFFE(H2_ram_block1a0_PORT_A_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_address = BUS(D1L82, D1L85, D1L86, D1L87);
H2_ram_block1a0_PORT_B_address_reg = DFFE(H2_ram_block1a0_PORT_B_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_write_enable = D1L76;
H2_ram_block1a0_PORT_A_write_enable_reg = DFFE(H2_ram_block1a0_PORT_A_write_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_read_enable = VCC;
H2_ram_block1a0_PORT_B_read_enable_reg = DFFE(H2_ram_block1a0_PORT_B_read_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_clock_0 = GLOBAL(A1L117);
H2_ram_block1a0_PORT_B_data_out = MEMORY(H2_ram_block1a0_PORT_A_data_in_reg, , H2_ram_block1a0_PORT_A_address_reg, H2_ram_block1a0_PORT_B_address_reg, H2_ram_block1a0_PORT_A_write_enable_reg, , , H2_ram_block1a0_PORT_B_read_enable_reg, , , H2_ram_block1a0_clock_0, , , , , , , );
H2_ram_block1a7 = H2_ram_block1a0_PORT_B_data_out[7];

--H2_ram_block1a6 is uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a6 at M9K_X37_Y15_N0
H2_ram_block1a0_PORT_A_data_in = BUS(E1_r_rx_byte[0], E1_r_rx_byte[1], E1_r_rx_byte[2], E1_r_rx_byte[3], E1_r_rx_byte[4], E1_r_rx_byte[5], E1_r_rx_byte[6], E1_r_rx_byte[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H2_ram_block1a0_PORT_A_data_in_reg = DFFE(H2_ram_block1a0_PORT_A_data_in, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_address = BUS(D1_r_wr_index[0], D1_r_wr_index[1], D1_r_wr_index[2], D1_r_wr_index[3]);
H2_ram_block1a0_PORT_A_address_reg = DFFE(H2_ram_block1a0_PORT_A_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_address = BUS(D1L82, D1L85, D1L86, D1L87);
H2_ram_block1a0_PORT_B_address_reg = DFFE(H2_ram_block1a0_PORT_B_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_write_enable = D1L76;
H2_ram_block1a0_PORT_A_write_enable_reg = DFFE(H2_ram_block1a0_PORT_A_write_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_read_enable = VCC;
H2_ram_block1a0_PORT_B_read_enable_reg = DFFE(H2_ram_block1a0_PORT_B_read_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_clock_0 = GLOBAL(A1L117);
H2_ram_block1a0_PORT_B_data_out = MEMORY(H2_ram_block1a0_PORT_A_data_in_reg, , H2_ram_block1a0_PORT_A_address_reg, H2_ram_block1a0_PORT_B_address_reg, H2_ram_block1a0_PORT_A_write_enable_reg, , , H2_ram_block1a0_PORT_B_read_enable_reg, , , H2_ram_block1a0_clock_0, , , , , , , );
H2_ram_block1a6 = H2_ram_block1a0_PORT_B_data_out[6];

--H2_ram_block1a5 is uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a5 at M9K_X37_Y15_N0
H2_ram_block1a0_PORT_A_data_in = BUS(E1_r_rx_byte[0], E1_r_rx_byte[1], E1_r_rx_byte[2], E1_r_rx_byte[3], E1_r_rx_byte[4], E1_r_rx_byte[5], E1_r_rx_byte[6], E1_r_rx_byte[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H2_ram_block1a0_PORT_A_data_in_reg = DFFE(H2_ram_block1a0_PORT_A_data_in, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_address = BUS(D1_r_wr_index[0], D1_r_wr_index[1], D1_r_wr_index[2], D1_r_wr_index[3]);
H2_ram_block1a0_PORT_A_address_reg = DFFE(H2_ram_block1a0_PORT_A_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_address = BUS(D1L82, D1L85, D1L86, D1L87);
H2_ram_block1a0_PORT_B_address_reg = DFFE(H2_ram_block1a0_PORT_B_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_write_enable = D1L76;
H2_ram_block1a0_PORT_A_write_enable_reg = DFFE(H2_ram_block1a0_PORT_A_write_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_read_enable = VCC;
H2_ram_block1a0_PORT_B_read_enable_reg = DFFE(H2_ram_block1a0_PORT_B_read_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_clock_0 = GLOBAL(A1L117);
H2_ram_block1a0_PORT_B_data_out = MEMORY(H2_ram_block1a0_PORT_A_data_in_reg, , H2_ram_block1a0_PORT_A_address_reg, H2_ram_block1a0_PORT_B_address_reg, H2_ram_block1a0_PORT_A_write_enable_reg, , , H2_ram_block1a0_PORT_B_read_enable_reg, , , H2_ram_block1a0_clock_0, , , , , , , );
H2_ram_block1a5 = H2_ram_block1a0_PORT_B_data_out[5];

--H2_ram_block1a4 is uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a4 at M9K_X37_Y15_N0
H2_ram_block1a0_PORT_A_data_in = BUS(E1_r_rx_byte[0], E1_r_rx_byte[1], E1_r_rx_byte[2], E1_r_rx_byte[3], E1_r_rx_byte[4], E1_r_rx_byte[5], E1_r_rx_byte[6], E1_r_rx_byte[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H2_ram_block1a0_PORT_A_data_in_reg = DFFE(H2_ram_block1a0_PORT_A_data_in, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_address = BUS(D1_r_wr_index[0], D1_r_wr_index[1], D1_r_wr_index[2], D1_r_wr_index[3]);
H2_ram_block1a0_PORT_A_address_reg = DFFE(H2_ram_block1a0_PORT_A_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_address = BUS(D1L82, D1L85, D1L86, D1L87);
H2_ram_block1a0_PORT_B_address_reg = DFFE(H2_ram_block1a0_PORT_B_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_write_enable = D1L76;
H2_ram_block1a0_PORT_A_write_enable_reg = DFFE(H2_ram_block1a0_PORT_A_write_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_read_enable = VCC;
H2_ram_block1a0_PORT_B_read_enable_reg = DFFE(H2_ram_block1a0_PORT_B_read_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_clock_0 = GLOBAL(A1L117);
H2_ram_block1a0_PORT_B_data_out = MEMORY(H2_ram_block1a0_PORT_A_data_in_reg, , H2_ram_block1a0_PORT_A_address_reg, H2_ram_block1a0_PORT_B_address_reg, H2_ram_block1a0_PORT_A_write_enable_reg, , , H2_ram_block1a0_PORT_B_read_enable_reg, , , H2_ram_block1a0_clock_0, , , , , , , );
H2_ram_block1a4 = H2_ram_block1a0_PORT_B_data_out[4];

--H2_ram_block1a3 is uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a3 at M9K_X37_Y15_N0
H2_ram_block1a0_PORT_A_data_in = BUS(E1_r_rx_byte[0], E1_r_rx_byte[1], E1_r_rx_byte[2], E1_r_rx_byte[3], E1_r_rx_byte[4], E1_r_rx_byte[5], E1_r_rx_byte[6], E1_r_rx_byte[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H2_ram_block1a0_PORT_A_data_in_reg = DFFE(H2_ram_block1a0_PORT_A_data_in, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_address = BUS(D1_r_wr_index[0], D1_r_wr_index[1], D1_r_wr_index[2], D1_r_wr_index[3]);
H2_ram_block1a0_PORT_A_address_reg = DFFE(H2_ram_block1a0_PORT_A_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_address = BUS(D1L82, D1L85, D1L86, D1L87);
H2_ram_block1a0_PORT_B_address_reg = DFFE(H2_ram_block1a0_PORT_B_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_write_enable = D1L76;
H2_ram_block1a0_PORT_A_write_enable_reg = DFFE(H2_ram_block1a0_PORT_A_write_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_read_enable = VCC;
H2_ram_block1a0_PORT_B_read_enable_reg = DFFE(H2_ram_block1a0_PORT_B_read_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_clock_0 = GLOBAL(A1L117);
H2_ram_block1a0_PORT_B_data_out = MEMORY(H2_ram_block1a0_PORT_A_data_in_reg, , H2_ram_block1a0_PORT_A_address_reg, H2_ram_block1a0_PORT_B_address_reg, H2_ram_block1a0_PORT_A_write_enable_reg, , , H2_ram_block1a0_PORT_B_read_enable_reg, , , H2_ram_block1a0_clock_0, , , , , , , );
H2_ram_block1a3 = H2_ram_block1a0_PORT_B_data_out[3];

--H2_ram_block1a2 is uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a2 at M9K_X37_Y15_N0
H2_ram_block1a0_PORT_A_data_in = BUS(E1_r_rx_byte[0], E1_r_rx_byte[1], E1_r_rx_byte[2], E1_r_rx_byte[3], E1_r_rx_byte[4], E1_r_rx_byte[5], E1_r_rx_byte[6], E1_r_rx_byte[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H2_ram_block1a0_PORT_A_data_in_reg = DFFE(H2_ram_block1a0_PORT_A_data_in, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_address = BUS(D1_r_wr_index[0], D1_r_wr_index[1], D1_r_wr_index[2], D1_r_wr_index[3]);
H2_ram_block1a0_PORT_A_address_reg = DFFE(H2_ram_block1a0_PORT_A_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_address = BUS(D1L82, D1L85, D1L86, D1L87);
H2_ram_block1a0_PORT_B_address_reg = DFFE(H2_ram_block1a0_PORT_B_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_write_enable = D1L76;
H2_ram_block1a0_PORT_A_write_enable_reg = DFFE(H2_ram_block1a0_PORT_A_write_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_read_enable = VCC;
H2_ram_block1a0_PORT_B_read_enable_reg = DFFE(H2_ram_block1a0_PORT_B_read_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_clock_0 = GLOBAL(A1L117);
H2_ram_block1a0_PORT_B_data_out = MEMORY(H2_ram_block1a0_PORT_A_data_in_reg, , H2_ram_block1a0_PORT_A_address_reg, H2_ram_block1a0_PORT_B_address_reg, H2_ram_block1a0_PORT_A_write_enable_reg, , , H2_ram_block1a0_PORT_B_read_enable_reg, , , H2_ram_block1a0_clock_0, , , , , , , );
H2_ram_block1a2 = H2_ram_block1a0_PORT_B_data_out[2];

--H2_ram_block1a1 is uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_tcg1:auto_generated|ram_block1a1 at M9K_X37_Y15_N0
H2_ram_block1a0_PORT_A_data_in = BUS(E1_r_rx_byte[0], E1_r_rx_byte[1], E1_r_rx_byte[2], E1_r_rx_byte[3], E1_r_rx_byte[4], E1_r_rx_byte[5], E1_r_rx_byte[6], E1_r_rx_byte[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
H2_ram_block1a0_PORT_A_data_in_reg = DFFE(H2_ram_block1a0_PORT_A_data_in, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_address = BUS(D1_r_wr_index[0], D1_r_wr_index[1], D1_r_wr_index[2], D1_r_wr_index[3]);
H2_ram_block1a0_PORT_A_address_reg = DFFE(H2_ram_block1a0_PORT_A_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_address = BUS(D1L82, D1L85, D1L86, D1L87);
H2_ram_block1a0_PORT_B_address_reg = DFFE(H2_ram_block1a0_PORT_B_address, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_A_write_enable = D1L76;
H2_ram_block1a0_PORT_A_write_enable_reg = DFFE(H2_ram_block1a0_PORT_A_write_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_PORT_B_read_enable = VCC;
H2_ram_block1a0_PORT_B_read_enable_reg = DFFE(H2_ram_block1a0_PORT_B_read_enable, H2_ram_block1a0_clock_0, , , );
H2_ram_block1a0_clock_0 = GLOBAL(A1L117);
H2_ram_block1a0_PORT_B_data_out = MEMORY(H2_ram_block1a0_PORT_A_data_in_reg, , H2_ram_block1a0_PORT_A_address_reg, H2_ram_block1a0_PORT_B_address_reg, H2_ram_block1a0_PORT_A_write_enable_reg, , , H2_ram_block1a0_PORT_B_read_enable_reg, , , H2_ram_block1a0_clock_0, , , , , , , );
H2_ram_block1a1 = H2_ram_block1a0_PORT_B_data_out[1];


--A1L1 is Add1~0 at LCCOMB_X18_Y9_N0
A1L1 = r_index[0] $ (VCC);

--A1L2 is Add1~1 at LCCOMB_X18_Y9_N0
A1L2 = CARRY(r_index[0]);


--A1L3 is Add1~2 at LCCOMB_X18_Y9_N2
A1L3 = (r_index[1] & (!A1L2)) # (!r_index[1] & ((A1L2) # (GND)));

--A1L4 is Add1~3 at LCCOMB_X18_Y9_N2
A1L4 = CARRY((!A1L2) # (!r_index[1]));


--A1L5 is Add1~4 at LCCOMB_X18_Y9_N4
A1L5 = (r_index[2] & (A1L4 $ (GND))) # (!r_index[2] & (!A1L4 & VCC));

--A1L6 is Add1~5 at LCCOMB_X18_Y9_N4
A1L6 = CARRY((r_index[2] & !A1L4));


--A1L7 is Add1~6 at LCCOMB_X18_Y9_N6
A1L7 = (r_index[3] & (!A1L6)) # (!r_index[3] & ((A1L6) # (GND)));

--A1L8 is Add1~7 at LCCOMB_X18_Y9_N6
A1L8 = CARRY((!A1L6) # (!r_index[3]));


--A1L9 is Add1~8 at LCCOMB_X18_Y9_N8
A1L9 = (r_index[4] & (A1L8 $ (GND))) # (!r_index[4] & (!A1L8 & VCC));

--A1L10 is Add1~9 at LCCOMB_X18_Y9_N8
A1L10 = CARRY((r_index[4] & !A1L8));


--A1L11 is Add1~10 at LCCOMB_X18_Y9_N10
A1L11 = (r_index[5] & (!A1L10)) # (!r_index[5] & ((A1L10) # (GND)));

--A1L12 is Add1~11 at LCCOMB_X18_Y9_N10
A1L12 = CARRY((!A1L10) # (!r_index[5]));


--A1L13 is Add1~12 at LCCOMB_X18_Y9_N12
A1L13 = (r_index[6] & (A1L12 $ (GND))) # (!r_index[6] & (!A1L12 & VCC));

--A1L14 is Add1~13 at LCCOMB_X18_Y9_N12
A1L14 = CARRY((r_index[6] & !A1L12));


--A1L15 is Add1~14 at LCCOMB_X18_Y9_N14
A1L15 = (r_index[7] & (!A1L14)) # (!r_index[7] & ((A1L14) # (GND)));

--A1L16 is Add1~15 at LCCOMB_X18_Y9_N14
A1L16 = CARRY((!A1L14) # (!r_index[7]));


--A1L17 is Add1~16 at LCCOMB_X18_Y9_N16
A1L17 = (r_index[8] & (A1L16 $ (GND))) # (!r_index[8] & (!A1L16 & VCC));

--A1L18 is Add1~17 at LCCOMB_X18_Y9_N16
A1L18 = CARRY((r_index[8] & !A1L16));


--A1L19 is Add1~18 at LCCOMB_X18_Y9_N18
A1L19 = (r_index[9] & (!A1L18)) # (!r_index[9] & ((A1L18) # (GND)));

--A1L20 is Add1~19 at LCCOMB_X18_Y9_N18
A1L20 = CARRY((!A1L18) # (!r_index[9]));


--A1L21 is Add1~20 at LCCOMB_X18_Y9_N20
A1L21 = (r_index[10] & (A1L20 $ (GND))) # (!r_index[10] & (!A1L20 & VCC));

--A1L22 is Add1~21 at LCCOMB_X18_Y9_N20
A1L22 = CARRY((r_index[10] & !A1L20));


--A1L23 is Add1~22 at LCCOMB_X18_Y9_N22
A1L23 = (r_index[11] & (!A1L22)) # (!r_index[11] & ((A1L22) # (GND)));

--A1L24 is Add1~23 at LCCOMB_X18_Y9_N22
A1L24 = CARRY((!A1L22) # (!r_index[11]));


--A1L25 is Add1~24 at LCCOMB_X18_Y9_N24
A1L25 = (r_index[12] & (A1L24 $ (GND))) # (!r_index[12] & (!A1L24 & VCC));

--A1L26 is Add1~25 at LCCOMB_X18_Y9_N24
A1L26 = CARRY((r_index[12] & !A1L24));


--A1L27 is Add1~26 at LCCOMB_X18_Y9_N26
A1L27 = (r_index[13] & (!A1L26)) # (!r_index[13] & ((A1L26) # (GND)));

--A1L28 is Add1~27 at LCCOMB_X18_Y9_N26
A1L28 = CARRY((!A1L26) # (!r_index[13]));


--A1L29 is Add1~28 at LCCOMB_X18_Y9_N28
A1L29 = (r_index[14] & (A1L28 $ (GND))) # (!r_index[14] & (!A1L28 & VCC));

--A1L30 is Add1~29 at LCCOMB_X18_Y9_N28
A1L30 = CARRY((r_index[14] & !A1L28));


--A1L31 is Add1~30 at LCCOMB_X18_Y9_N30
A1L31 = (r_index[15] & (!A1L30)) # (!r_index[15] & ((A1L30) # (GND)));

--A1L32 is Add1~31 at LCCOMB_X18_Y9_N30
A1L32 = CARRY((!A1L30) # (!r_index[15]));


--A1L33 is Add1~32 at LCCOMB_X18_Y8_N0
A1L33 = (r_index[16] & (A1L32 $ (GND))) # (!r_index[16] & (!A1L32 & VCC));

--A1L34 is Add1~33 at LCCOMB_X18_Y8_N0
A1L34 = CARRY((r_index[16] & !A1L32));


--A1L35 is Add1~34 at LCCOMB_X18_Y8_N2
A1L35 = (r_index[17] & (!A1L34)) # (!r_index[17] & ((A1L34) # (GND)));

--A1L36 is Add1~35 at LCCOMB_X18_Y8_N2
A1L36 = CARRY((!A1L34) # (!r_index[17]));


--A1L37 is Add1~36 at LCCOMB_X18_Y8_N4
A1L37 = (r_index[18] & (A1L36 $ (GND))) # (!r_index[18] & (!A1L36 & VCC));

--A1L38 is Add1~37 at LCCOMB_X18_Y8_N4
A1L38 = CARRY((r_index[18] & !A1L36));


--A1L39 is Add1~38 at LCCOMB_X18_Y8_N6
A1L39 = (r_index[19] & (!A1L38)) # (!r_index[19] & ((A1L38) # (GND)));

--A1L40 is Add1~39 at LCCOMB_X18_Y8_N6
A1L40 = CARRY((!A1L38) # (!r_index[19]));


--A1L41 is Add1~40 at LCCOMB_X18_Y8_N8
A1L41 = (r_index[20] & (A1L40 $ (GND))) # (!r_index[20] & (!A1L40 & VCC));

--A1L42 is Add1~41 at LCCOMB_X18_Y8_N8
A1L42 = CARRY((r_index[20] & !A1L40));


--A1L43 is Add1~42 at LCCOMB_X18_Y8_N10
A1L43 = (r_index[21] & (!A1L42)) # (!r_index[21] & ((A1L42) # (GND)));

--A1L44 is Add1~43 at LCCOMB_X18_Y8_N10
A1L44 = CARRY((!A1L42) # (!r_index[21]));


--A1L45 is Add1~44 at LCCOMB_X18_Y8_N12
A1L45 = (r_index[22] & (A1L44 $ (GND))) # (!r_index[22] & (!A1L44 & VCC));

--A1L46 is Add1~45 at LCCOMB_X18_Y8_N12
A1L46 = CARRY((r_index[22] & !A1L44));


--A1L47 is Add1~46 at LCCOMB_X18_Y8_N14
A1L47 = (r_index[23] & (!A1L46)) # (!r_index[23] & ((A1L46) # (GND)));

--A1L48 is Add1~47 at LCCOMB_X18_Y8_N14
A1L48 = CARRY((!A1L46) # (!r_index[23]));


--A1L49 is Add1~48 at LCCOMB_X18_Y8_N16
A1L49 = (r_index[24] & (A1L48 $ (GND))) # (!r_index[24] & (!A1L48 & VCC));

--A1L50 is Add1~49 at LCCOMB_X18_Y8_N16
A1L50 = CARRY((r_index[24] & !A1L48));


--A1L51 is Add1~50 at LCCOMB_X18_Y8_N18
A1L51 = (r_index[25] & (!A1L50)) # (!r_index[25] & ((A1L50) # (GND)));

--A1L52 is Add1~51 at LCCOMB_X18_Y8_N18
A1L52 = CARRY((!A1L50) # (!r_index[25]));


--A1L53 is Add1~52 at LCCOMB_X18_Y8_N20
A1L53 = (r_index[26] & (A1L52 $ (GND))) # (!r_index[26] & (!A1L52 & VCC));

--A1L54 is Add1~53 at LCCOMB_X18_Y8_N20
A1L54 = CARRY((r_index[26] & !A1L52));


--A1L55 is Add1~54 at LCCOMB_X18_Y8_N22
A1L55 = (r_index[27] & (!A1L54)) # (!r_index[27] & ((A1L54) # (GND)));

--A1L56 is Add1~55 at LCCOMB_X18_Y8_N22
A1L56 = CARRY((!A1L54) # (!r_index[27]));


--A1L57 is Add1~56 at LCCOMB_X18_Y8_N24
A1L57 = (r_index[28] & (A1L56 $ (GND))) # (!r_index[28] & (!A1L56 & VCC));

--A1L58 is Add1~57 at LCCOMB_X18_Y8_N24
A1L58 = CARRY((r_index[28] & !A1L56));


--A1L59 is Add1~58 at LCCOMB_X18_Y8_N26
A1L59 = (r_index[29] & (!A1L58)) # (!r_index[29] & ((A1L58) # (GND)));

--A1L60 is Add1~59 at LCCOMB_X18_Y8_N26
A1L60 = CARRY((!A1L58) # (!r_index[29]));


--A1L61 is Add1~60 at LCCOMB_X18_Y8_N28
A1L61 = (r_index[30] & (A1L60 $ (GND))) # (!r_index[30] & (!A1L60 & VCC));

--A1L62 is Add1~61 at LCCOMB_X18_Y8_N28
A1L62 = CARRY((r_index[30] & !A1L60));


--A1L63 is Add1~62 at LCCOMB_X18_Y8_N30
A1L63 = r_index[31] $ (A1L62);


--E1_r_clk_count[2] is uart:uart_unit|uart_rx:receiver|r_clk_count[2] at FF_X40_Y19_N9
--register power-up is low

E1_r_clk_count[2] = DFFEAS(E1L30, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[1] is uart:uart_unit|uart_rx:receiver|r_clk_count[1] at FF_X40_Y19_N7
--register power-up is low

E1_r_clk_count[1] = DFFEAS(E1L27, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1_r_clk_count[0] is uart:uart_unit|uart_rx:receiver|r_clk_count[0] at FF_X40_Y19_N5
--register power-up is low

E1_r_clk_count[0] = DFFEAS(E1L24, GLOBAL(A1L117),  ,  , E1L64,  ,  , E1L63,  );


--E1L24 is uart:uart_unit|uart_rx:receiver|r_clk_count[0]~13 at LCCOMB_X40_Y19_N4
E1L24 = E1_r_clk_count[0] $ (VCC);

--E1L25 is uart:uart_unit|uart_rx:receiver|r_clk_count[0]~14 at LCCOMB_X40_Y19_N4
E1L25 = CARRY(E1_r_clk_count[0]);


--E1L27 is uart:uart_unit|uart_rx:receiver|r_clk_count[1]~15 at LCCOMB_X40_Y19_N6
E1L27 = (E1_r_clk_count[1] & (!E1L25)) # (!E1_r_clk_count[1] & ((E1L25) # (GND)));

--E1L28 is uart:uart_unit|uart_rx:receiver|r_clk_count[1]~16 at LCCOMB_X40_Y19_N6
E1L28 = CARRY((!E1L25) # (!E1_r_clk_count[1]));


--E1L30 is uart:uart_unit|uart_rx:receiver|r_clk_count[2]~17 at LCCOMB_X40_Y19_N8
E1L30 = (E1_r_clk_count[2] & (E1L28 $ (GND))) # (!E1_r_clk_count[2] & (!E1L28 & VCC));

--E1L31 is uart:uart_unit|uart_rx:receiver|r_clk_count[2]~18 at LCCOMB_X40_Y19_N8
E1L31 = CARRY((E1_r_clk_count[2] & !E1L28));


--E1L33 is uart:uart_unit|uart_rx:receiver|r_clk_count[3]~19 at LCCOMB_X40_Y19_N10
E1L33 = (E1_r_clk_count[3] & (!E1L31)) # (!E1_r_clk_count[3] & ((E1L31) # (GND)));

--E1L34 is uart:uart_unit|uart_rx:receiver|r_clk_count[3]~20 at LCCOMB_X40_Y19_N10
E1L34 = CARRY((!E1L31) # (!E1_r_clk_count[3]));


--E1L36 is uart:uart_unit|uart_rx:receiver|r_clk_count[4]~21 at LCCOMB_X40_Y19_N12
E1L36 = (E1_r_clk_count[4] & (E1L34 $ (GND))) # (!E1_r_clk_count[4] & (!E1L34 & VCC));

--E1L37 is uart:uart_unit|uart_rx:receiver|r_clk_count[4]~22 at LCCOMB_X40_Y19_N12
E1L37 = CARRY((E1_r_clk_count[4] & !E1L34));


--E1L39 is uart:uart_unit|uart_rx:receiver|r_clk_count[5]~23 at LCCOMB_X40_Y19_N14
E1L39 = (E1_r_clk_count[5] & (!E1L37)) # (!E1_r_clk_count[5] & ((E1L37) # (GND)));

--E1L40 is uart:uart_unit|uart_rx:receiver|r_clk_count[5]~24 at LCCOMB_X40_Y19_N14
E1L40 = CARRY((!E1L37) # (!E1_r_clk_count[5]));


--E1L42 is uart:uart_unit|uart_rx:receiver|r_clk_count[6]~25 at LCCOMB_X40_Y19_N16
E1L42 = (E1_r_clk_count[6] & (E1L40 $ (GND))) # (!E1_r_clk_count[6] & (!E1L40 & VCC));

--E1L43 is uart:uart_unit|uart_rx:receiver|r_clk_count[6]~26 at LCCOMB_X40_Y19_N16
E1L43 = CARRY((E1_r_clk_count[6] & !E1L40));


--E1L45 is uart:uart_unit|uart_rx:receiver|r_clk_count[7]~27 at LCCOMB_X40_Y19_N18
E1L45 = (E1_r_clk_count[7] & (!E1L43)) # (!E1_r_clk_count[7] & ((E1L43) # (GND)));

--E1L46 is uart:uart_unit|uart_rx:receiver|r_clk_count[7]~28 at LCCOMB_X40_Y19_N18
E1L46 = CARRY((!E1L43) # (!E1_r_clk_count[7]));


--E1L48 is uart:uart_unit|uart_rx:receiver|r_clk_count[8]~29 at LCCOMB_X40_Y19_N20
E1L48 = (E1_r_clk_count[8] & (E1L46 $ (GND))) # (!E1_r_clk_count[8] & (!E1L46 & VCC));

--E1L49 is uart:uart_unit|uart_rx:receiver|r_clk_count[8]~30 at LCCOMB_X40_Y19_N20
E1L49 = CARRY((E1_r_clk_count[8] & !E1L46));


--E1L51 is uart:uart_unit|uart_rx:receiver|r_clk_count[9]~31 at LCCOMB_X40_Y19_N22
E1L51 = (E1_r_clk_count[9] & (!E1L49)) # (!E1_r_clk_count[9] & ((E1L49) # (GND)));

--E1L52 is uart:uart_unit|uart_rx:receiver|r_clk_count[9]~32 at LCCOMB_X40_Y19_N22
E1L52 = CARRY((!E1L49) # (!E1_r_clk_count[9]));


--E1L54 is uart:uart_unit|uart_rx:receiver|r_clk_count[10]~33 at LCCOMB_X40_Y19_N24
E1L54 = (E1_r_clk_count[10] & (E1L52 $ (GND))) # (!E1_r_clk_count[10] & (!E1L52 & VCC));

--E1L55 is uart:uart_unit|uart_rx:receiver|r_clk_count[10]~34 at LCCOMB_X40_Y19_N24
E1L55 = CARRY((E1_r_clk_count[10] & !E1L52));


--E1L57 is uart:uart_unit|uart_rx:receiver|r_clk_count[11]~35 at LCCOMB_X40_Y19_N26
E1L57 = (E1_r_clk_count[11] & (!E1L55)) # (!E1_r_clk_count[11] & ((E1L55) # (GND)));

--E1L58 is uart:uart_unit|uart_rx:receiver|r_clk_count[11]~36 at LCCOMB_X40_Y19_N26
E1L58 = CARRY((!E1L55) # (!E1_r_clk_count[11]));


--E1L60 is uart:uart_unit|uart_rx:receiver|r_clk_count[12]~37 at LCCOMB_X40_Y19_N28
E1L60 = E1L58 $ (!E1_r_clk_count[12]);


--F1_r_clk_count[2] is uart:uart_unit|uart_tx:transmitter|r_clk_count[2] at FF_X48_Y15_N7
--register power-up is low

F1_r_clk_count[2] = DFFEAS(F1L22, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[1] is uart:uart_unit|uart_tx:transmitter|r_clk_count[1] at FF_X48_Y15_N5
--register power-up is low

F1_r_clk_count[1] = DFFEAS(F1L19, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1_r_clk_count[0] is uart:uart_unit|uart_tx:transmitter|r_clk_count[0] at FF_X48_Y15_N3
--register power-up is low

F1_r_clk_count[0] = DFFEAS(F1L16, GLOBAL(A1L117),  ,  , !F1_r_sm_main.s_cleanup,  ,  , F1L49,  );


--F1L16 is uart:uart_unit|uart_tx:transmitter|r_clk_count[0]~13 at LCCOMB_X48_Y15_N2
F1L16 = F1_r_clk_count[0] $ (VCC);

--F1L17 is uart:uart_unit|uart_tx:transmitter|r_clk_count[0]~14 at LCCOMB_X48_Y15_N2
F1L17 = CARRY(F1_r_clk_count[0]);


--F1L19 is uart:uart_unit|uart_tx:transmitter|r_clk_count[1]~15 at LCCOMB_X48_Y15_N4
F1L19 = (F1_r_clk_count[1] & (!F1L17)) # (!F1_r_clk_count[1] & ((F1L17) # (GND)));

--F1L20 is uart:uart_unit|uart_tx:transmitter|r_clk_count[1]~16 at LCCOMB_X48_Y15_N4
F1L20 = CARRY((!F1L17) # (!F1_r_clk_count[1]));


--F1L22 is uart:uart_unit|uart_tx:transmitter|r_clk_count[2]~17 at LCCOMB_X48_Y15_N6
F1L22 = (F1_r_clk_count[2] & (F1L20 $ (GND))) # (!F1_r_clk_count[2] & (!F1L20 & VCC));

--F1L23 is uart:uart_unit|uart_tx:transmitter|r_clk_count[2]~18 at LCCOMB_X48_Y15_N6
F1L23 = CARRY((F1_r_clk_count[2] & !F1L20));


--F1L25 is uart:uart_unit|uart_tx:transmitter|r_clk_count[3]~19 at LCCOMB_X48_Y15_N8
F1L25 = (F1_r_clk_count[3] & (!F1L23)) # (!F1_r_clk_count[3] & ((F1L23) # (GND)));

--F1L26 is uart:uart_unit|uart_tx:transmitter|r_clk_count[3]~20 at LCCOMB_X48_Y15_N8
F1L26 = CARRY((!F1L23) # (!F1_r_clk_count[3]));


--F1L28 is uart:uart_unit|uart_tx:transmitter|r_clk_count[4]~22 at LCCOMB_X48_Y15_N10
F1L28 = (F1_r_clk_count[4] & (F1L26 $ (GND))) # (!F1_r_clk_count[4] & (!F1L26 & VCC));

--F1L29 is uart:uart_unit|uart_tx:transmitter|r_clk_count[4]~23 at LCCOMB_X48_Y15_N10
F1L29 = CARRY((F1_r_clk_count[4] & !F1L26));


--F1L31 is uart:uart_unit|uart_tx:transmitter|r_clk_count[5]~24 at LCCOMB_X48_Y15_N12
F1L31 = (F1_r_clk_count[5] & (!F1L29)) # (!F1_r_clk_count[5] & ((F1L29) # (GND)));

--F1L32 is uart:uart_unit|uart_tx:transmitter|r_clk_count[5]~25 at LCCOMB_X48_Y15_N12
F1L32 = CARRY((!F1L29) # (!F1_r_clk_count[5]));


--F1L34 is uart:uart_unit|uart_tx:transmitter|r_clk_count[6]~26 at LCCOMB_X48_Y15_N14
F1L34 = (F1_r_clk_count[6] & (F1L32 $ (GND))) # (!F1_r_clk_count[6] & (!F1L32 & VCC));

--F1L35 is uart:uart_unit|uart_tx:transmitter|r_clk_count[6]~27 at LCCOMB_X48_Y15_N14
F1L35 = CARRY((F1_r_clk_count[6] & !F1L32));


--F1L37 is uart:uart_unit|uart_tx:transmitter|r_clk_count[7]~28 at LCCOMB_X48_Y15_N16
F1L37 = (F1_r_clk_count[7] & (!F1L35)) # (!F1_r_clk_count[7] & ((F1L35) # (GND)));

--F1L38 is uart:uart_unit|uart_tx:transmitter|r_clk_count[7]~29 at LCCOMB_X48_Y15_N16
F1L38 = CARRY((!F1L35) # (!F1_r_clk_count[7]));


--F1L40 is uart:uart_unit|uart_tx:transmitter|r_clk_count[8]~30 at LCCOMB_X48_Y15_N18
F1L40 = (F1_r_clk_count[8] & (F1L38 $ (GND))) # (!F1_r_clk_count[8] & (!F1L38 & VCC));

--F1L41 is uart:uart_unit|uart_tx:transmitter|r_clk_count[8]~31 at LCCOMB_X48_Y15_N18
F1L41 = CARRY((F1_r_clk_count[8] & !F1L38));


--F1L43 is uart:uart_unit|uart_tx:transmitter|r_clk_count[9]~32 at LCCOMB_X48_Y15_N20
F1L43 = (F1_r_clk_count[9] & (!F1L41)) # (!F1_r_clk_count[9] & ((F1L41) # (GND)));

--F1L44 is uart:uart_unit|uart_tx:transmitter|r_clk_count[9]~33 at LCCOMB_X48_Y15_N20
F1L44 = CARRY((!F1L41) # (!F1_r_clk_count[9]));


--F1L46 is uart:uart_unit|uart_tx:transmitter|r_clk_count[10]~34 at LCCOMB_X48_Y15_N22
F1L46 = (F1_r_clk_count[10] & (F1L44 $ (GND))) # (!F1_r_clk_count[10] & (!F1L44 & VCC));

--F1L47 is uart:uart_unit|uart_tx:transmitter|r_clk_count[10]~35 at LCCOMB_X48_Y15_N22
F1L47 = CARRY((F1_r_clk_count[10] & !F1L44));


--F1L50 is uart:uart_unit|uart_tx:transmitter|r_clk_count[11]~36 at LCCOMB_X48_Y15_N24
F1L50 = (F1_r_clk_count[11] & (!F1L47)) # (!F1_r_clk_count[11] & ((F1L47) # (GND)));

--F1L51 is uart:uart_unit|uart_tx:transmitter|r_clk_count[11]~37 at LCCOMB_X48_Y15_N24
F1L51 = CARRY((!F1L47) # (!F1_r_clk_count[11]));


--F1L53 is uart:uart_unit|uart_tx:transmitter|r_clk_count[12]~38 at LCCOMB_X48_Y15_N26
F1L53 = F1_r_clk_count[12] $ (!F1L51);


--D1L6 is uart:uart_unit|fifo:fifo_rx|Equal2~0 at LCCOMB_X33_Y14_N16
D1L6 = (!D1_r_fifo_count[0] & (!D1_r_fifo_count[4] & !D1_r_fifo_count[2]));


--D1L7 is uart:uart_unit|fifo:fifo_rx|Equal2~1 at LCCOMB_X33_Y14_N26
D1L7 = (D1_r_fifo_count[3] & (D1_r_fifo_count[1] & D1L6));


--D1L8 is uart:uart_unit|fifo:fifo_rx|Equal3~0 at LCCOMB_X33_Y14_N0
D1L8 = (D1_r_fifo_count[3]) # ((D1_r_fifo_count[1]) # (!D1L6));


--F1_o_tx_serial is uart:uart_unit|uart_tx:transmitter|o_tx_serial at FF_X49_Y15_N1
--register power-up is low

F1_o_tx_serial = DFFEAS(F1L75, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L6 is uart:uart_unit|fifo:fifo_tx|Equal2~0 at LCCOMB_X49_Y13_N4
D2L6 = (!D2_r_fifo_count[2] & (!D2_r_fifo_count[4] & !D2_r_fifo_count[0]));


--D2L7 is uart:uart_unit|fifo:fifo_tx|Equal2~1 at LCCOMB_X50_Y14_N12
D2L7 = (D2_r_fifo_count[1] & (D2_r_fifo_count[3] & D2L6));


--D2L8 is uart:uart_unit|fifo:fifo_tx|Equal3~0 at LCCOMB_X50_Y13_N28
D2L8 = (!D2_r_fifo_count[1] & (D2L6 & !D2_r_fifo_count[3]));


--r_sram_data[0] is r_sram_data[0] at FF_X20_Y10_N23
--register power-up is low

r_sram_data[0] = DFFEAS(A1L343, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[1] is r_sram_data[1] at FF_X17_Y10_N5
--register power-up is low

r_sram_data[1] = DFFEAS(A1L345, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[2] is r_sram_data[2] at FF_X17_Y10_N31
--register power-up is low

r_sram_data[2] = DFFEAS(A1L347, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[3] is r_sram_data[3] at FF_X17_Y10_N25
--register power-up is low

r_sram_data[3] = DFFEAS(A1L349, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[4] is r_sram_data[4] at FF_X16_Y10_N1
--register power-up is low

r_sram_data[4] = DFFEAS(A1L351, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[5] is r_sram_data[5] at FF_X16_Y10_N19
--register power-up is low

r_sram_data[5] = DFFEAS(A1L353, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[6] is r_sram_data[6] at FF_X16_Y10_N5
--register power-up is low

r_sram_data[6] = DFFEAS(A1L355, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[7] is r_sram_data[7] at FF_X16_Y10_N27
--register power-up is low

r_sram_data[7] = DFFEAS(A1L357, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[8] is r_sram_data[8] at FF_X16_Y10_N25
--register power-up is low

r_sram_data[8] = DFFEAS(A1L359, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[9] is r_sram_data[9] at FF_X16_Y10_N23
--register power-up is low

r_sram_data[9] = DFFEAS(A1L361, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[10] is r_sram_data[10] at FF_X16_Y10_N13
--register power-up is low

r_sram_data[10] = DFFEAS(A1L363, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[11] is r_sram_data[11] at FF_X16_Y10_N15
--register power-up is low

r_sram_data[11] = DFFEAS(A1L365, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[12] is r_sram_data[12] at FF_X16_Y10_N21
--register power-up is low

r_sram_data[12] = DFFEAS(A1L367, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[13] is r_sram_data[13] at FF_X16_Y10_N7
--register power-up is low

r_sram_data[13] = DFFEAS(A1L369, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[14] is r_sram_data[14] at FF_X16_Y10_N9
--register power-up is low

r_sram_data[14] = DFFEAS(A1L371, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_sram_data[15] is r_sram_data[15] at FF_X16_Y10_N31
--register power-up is low

r_sram_data[15] = DFFEAS(A1L373, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1_r_rx_dv is uart:uart_unit|uart_rx:receiver|r_rx_dv at FF_X38_Y19_N21
--register power-up is low

E1_r_rx_dv = DFFEAS(E1L95, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--r_rd_rx is r_rd_rx at FF_X33_Y14_N5
--register power-up is low

r_rd_rx = DFFEAS(A1L380, GLOBAL(A1L117), A1L121,  ,  ,  ,  ,  ,  );


--D1L9 is uart:uart_unit|fifo:fifo_rx|p_control~0 at LCCOMB_X33_Y14_N30
D1L9 = (!r_rd_rx & E1_r_rx_dv);


--D1L24 is uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]~13 at LCCOMB_X33_Y14_N24
D1L24 = (r_rd_rx $ (E1_r_rx_dv)) # (!A1L120);


--F1_r_tx_data[6] is uart:uart_unit|uart_tx:transmitter|r_tx_data[6] at FF_X50_Y15_N9
--register power-up is low

F1_r_tx_data[6] = DFFEAS(D2L67, GLOBAL(A1L117),  ,  , F1L85,  ,  ,  ,  );


--F1_r_bit_index[1] is uart:uart_unit|uart_tx:transmitter|r_bit_index[1] at FF_X50_Y15_N15
--register power-up is low

F1_r_bit_index[1] = DFFEAS(F1L81, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--F1_r_tx_data[5] is uart:uart_unit|uart_tx:transmitter|r_tx_data[5] at FF_X50_Y15_N25
--register power-up is low

F1_r_tx_data[5] = DFFEAS(D2L68, GLOBAL(A1L117),  ,  , F1L85,  ,  ,  ,  );


--F1_r_bit_index[0] is uart:uart_unit|uart_tx:transmitter|r_bit_index[0] at FF_X49_Y15_N11
--register power-up is low

F1_r_bit_index[0] = DFFEAS(F1L83, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--F1_r_tx_data[4] is uart:uart_unit|uart_tx:transmitter|r_tx_data[4] at FF_X50_Y15_N23
--register power-up is low

F1_r_tx_data[4] = DFFEAS(D2L69, GLOBAL(A1L117),  ,  , F1L85,  ,  ,  ,  );


--F1L5 is uart:uart_unit|uart_tx:transmitter|Mux0~0 at LCCOMB_X50_Y15_N0
F1L5 = (F1_r_bit_index[1] & (((F1_r_bit_index[0])))) # (!F1_r_bit_index[1] & ((F1_r_bit_index[0] & ((F1_r_tx_data[5]))) # (!F1_r_bit_index[0] & (F1_r_tx_data[4]))));


--F1_r_tx_data[7] is uart:uart_unit|uart_tx:transmitter|r_tx_data[7] at FF_X50_Y15_N11
--register power-up is low

F1_r_tx_data[7] = DFFEAS(D2L70, GLOBAL(A1L117),  ,  , F1L85,  ,  ,  ,  );


--F1L6 is uart:uart_unit|uart_tx:transmitter|Mux0~1 at LCCOMB_X50_Y15_N16
F1L6 = (F1_r_bit_index[1] & ((F1L5 & (F1_r_tx_data[7])) # (!F1L5 & ((F1_r_tx_data[6]))))) # (!F1_r_bit_index[1] & (((F1L5))));


--F1_r_bit_index[2] is uart:uart_unit|uart_tx:transmitter|r_bit_index[2] at FF_X49_Y15_N5
--register power-up is low

F1_r_bit_index[2] = DFFEAS(F1L79, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--F1_r_sm_main.s_tx_data_bits is uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits at FF_X49_Y15_N19
--register power-up is low

F1_r_sm_main.s_tx_data_bits = DFFEAS(F1L87, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--F1_r_sm_main.s_idle is uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle at FF_X49_Y15_N17
--register power-up is low

F1_r_sm_main.s_idle = DFFEAS(F1L84, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--F1L73 is uart:uart_unit|uart_tx:transmitter|Selector1~0 at LCCOMB_X50_Y15_N18
F1L73 = ((F1_r_sm_main.s_tx_data_bits & (F1_r_bit_index[2] & F1L6))) # (!F1_r_sm_main.s_idle);


--F1_r_sm_main.s_tx_stop_bit is uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit at FF_X49_Y15_N7
--register power-up is low

F1_r_sm_main.s_tx_stop_bit = DFFEAS(F1L61, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--F1_r_tx_data[2] is uart:uart_unit|uart_tx:transmitter|r_tx_data[2] at FF_X52_Y15_N21
--register power-up is low

F1_r_tx_data[2] = DFFEAS(D2L71, GLOBAL(A1L117),  ,  , F1L85,  ,  ,  ,  );


--F1_r_tx_data[1] is uart:uart_unit|uart_tx:transmitter|r_tx_data[1] at FF_X52_Y15_N15
--register power-up is low

F1_r_tx_data[1] = DFFEAS(D2L72, GLOBAL(A1L117),  ,  , F1L85,  ,  ,  ,  );


--F1_r_tx_data[0] is uart:uart_unit|uart_tx:transmitter|r_tx_data[0] at FF_X52_Y15_N17
--register power-up is low

F1_r_tx_data[0] = DFFEAS(D2L73, GLOBAL(A1L117),  ,  , F1L85,  ,  ,  ,  );


--F1L7 is uart:uart_unit|uart_tx:transmitter|Mux0~2 at LCCOMB_X52_Y15_N10
F1L7 = (F1_r_bit_index[0] & ((F1_r_tx_data[1]) # ((F1_r_bit_index[1])))) # (!F1_r_bit_index[0] & (((!F1_r_bit_index[1] & F1_r_tx_data[0]))));


--F1_r_tx_data[3] is uart:uart_unit|uart_tx:transmitter|r_tx_data[3] at FF_X52_Y15_N13
--register power-up is low

F1_r_tx_data[3] = DFFEAS(D2L74, GLOBAL(A1L117),  ,  , F1L85,  ,  ,  ,  );


--F1L8 is uart:uart_unit|uart_tx:transmitter|Mux0~3 at LCCOMB_X52_Y15_N30
F1L8 = (F1_r_bit_index[1] & ((F1L7 & (F1_r_tx_data[3])) # (!F1L7 & ((F1_r_tx_data[2]))))) # (!F1_r_bit_index[1] & (((F1L7))));


--F1L74 is uart:uart_unit|uart_tx:transmitter|Selector1~1 at LCCOMB_X49_Y15_N20
F1L74 = (F1_r_sm_main.s_tx_stop_bit) # ((!F1_r_bit_index[2] & (F1_r_sm_main.s_tx_data_bits & F1L8)));


--F1_r_sm_main.s_cleanup is uart:uart_unit|uart_tx:transmitter|r_sm_main.s_cleanup at FF_X49_Y15_N27
--register power-up is low

F1_r_sm_main.s_cleanup = DFFEAS(F1L62, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--F1L75 is uart:uart_unit|uart_tx:transmitter|Selector1~2 at LCCOMB_X49_Y15_N0
F1L75 = (F1L73) # ((F1L74) # ((F1_r_sm_main.s_cleanup & F1_o_tx_serial)));


--r_wr_tx is r_wr_tx at FF_X17_Y10_N15
--register power-up is low

r_wr_tx = DFFEAS(A1L384, GLOBAL(A1L117), A1L121,  ,  ,  ,  ,  ,  );


--F1_r_tx_done is uart:uart_unit|uart_tx:transmitter|r_tx_done at FF_X49_Y15_N13
--register power-up is low

F1_r_tx_done = DFFEAS(F1L77, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L9 is uart:uart_unit|fifo:fifo_tx|p_control~0 at LCCOMB_X49_Y13_N30
D2L9 = (r_wr_tx & !F1_r_tx_done);


--D2L18 is uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]~13 at LCCOMB_X49_Y13_N28
D2L18 = (r_wr_tx $ (F1_r_tx_done)) # (!A1L120);


--r_data[0] is r_data[0] at FF_X36_Y15_N29
--register power-up is low

r_data[0] = DFFEAS(A1L402, GLOBAL(A1L117), A1L121,  , A1L379,  ,  ,  ,  );


--r_data[5] is r_data[5] at FF_X36_Y15_N27
--register power-up is low

r_data[5] = DFFEAS(A1L392, GLOBAL(A1L117), A1L121,  , A1L379,  ,  ,  ,  );


--r_data[4] is r_data[4] at FF_X36_Y15_N5
--register power-up is low

r_data[4] = DFFEAS(A1L394, GLOBAL(A1L117), A1L121,  , A1L379,  ,  ,  ,  );


--r_data[7] is r_data[7] at FF_X36_Y15_N19
--register power-up is low

r_data[7] = DFFEAS(A1L388, GLOBAL(A1L117), A1L121,  , A1L379,  ,  ,  ,  );


--r_data[6] is r_data[6] at FF_X36_Y15_N21
--register power-up is low

r_data[6] = DFFEAS(A1L390, GLOBAL(A1L117), A1L121,  , A1L379,  ,  ,  ,  );


--A1L101 is Equal0~0 at LCCOMB_X36_Y15_N10
A1L101 = (r_data[5] & (!r_data[6] & (r_data[4] & !r_data[7])));


--r_data[3] is r_data[3] at FF_X36_Y15_N13
--register power-up is low

r_data[3] = DFFEAS(A1L396, GLOBAL(A1L117), A1L121,  , A1L379,  ,  ,  ,  );


--r_data[2] is r_data[2] at FF_X36_Y15_N15
--register power-up is low

r_data[2] = DFFEAS(A1L398, GLOBAL(A1L117), A1L121,  , A1L379,  ,  ,  ,  );


--r_data[1] is r_data[1] at FF_X36_Y15_N9
--register power-up is low

r_data[1] = DFFEAS(A1L400, GLOBAL(A1L117), A1L121,  , A1L379,  ,  ,  ,  );


--A1L102 is Equal0~1 at LCCOMB_X36_Y15_N30
A1L102 = (!r_data[3] & (!r_data[1] & (!r_data[2] & A1L101)));


--A1L103 is Equal0~2 at LCCOMB_X20_Y10_N20
A1L103 = (r_data[0]) # (!A1L102);


--r_index[3] is r_index[3] at FF_X18_Y9_N7
--register power-up is low

r_index[3] = DFFEAS(A1L7, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[2] is r_index[2] at FF_X18_Y10_N13
--register power-up is low

r_index[2] = DFFEAS(A1L299, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L66 is Decoder0~24 at LCCOMB_X16_Y10_N16
A1L66 = (!r_index[2] & !r_index[3]);


--r_index[31] is r_index[31] at FF_X18_Y8_N31
--register power-up is low

r_index[31] = DFFEAS(A1L63, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[26] is r_index[26] at FF_X18_Y8_N21
--register power-up is low

r_index[26] = DFFEAS(A1L53, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[25] is r_index[25] at FF_X18_Y8_N19
--register power-up is low

r_index[25] = DFFEAS(A1L51, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[24] is r_index[24] at FF_X18_Y8_N17
--register power-up is low

r_index[24] = DFFEAS(A1L49, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[23] is r_index[23] at FF_X18_Y8_N15
--register power-up is low

r_index[23] = DFFEAS(A1L47, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--A1L104 is Equal2~0 at LCCOMB_X19_Y10_N10
A1L104 = (!r_index[24] & (!r_index[25] & (!r_index[23] & !r_index[26])));


--r_index[22] is r_index[22] at FF_X18_Y8_N13
--register power-up is low

r_index[22] = DFFEAS(A1L45, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[21] is r_index[21] at FF_X18_Y8_N11
--register power-up is low

r_index[21] = DFFEAS(A1L43, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[20] is r_index[20] at FF_X18_Y8_N9
--register power-up is low

r_index[20] = DFFEAS(A1L41, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[19] is r_index[19] at FF_X18_Y8_N7
--register power-up is low

r_index[19] = DFFEAS(A1L39, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--A1L105 is Equal2~1 at LCCOMB_X19_Y10_N12
A1L105 = (!r_index[22] & (!r_index[20] & (!r_index[19] & !r_index[21])));


--r_index[18] is r_index[18] at FF_X18_Y8_N5
--register power-up is low

r_index[18] = DFFEAS(A1L37, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[17] is r_index[17] at FF_X18_Y8_N3
--register power-up is low

r_index[17] = DFFEAS(A1L35, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[16] is r_index[16] at FF_X18_Y8_N1
--register power-up is low

r_index[16] = DFFEAS(A1L33, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[15] is r_index[15] at FF_X18_Y10_N31
--register power-up is low

r_index[15] = DFFEAS( , GLOBAL(A1L117),  ,  , A1L331, A1L31,  ,  , VCC);


--A1L106 is Equal2~2 at LCCOMB_X19_Y10_N30
A1L106 = (!r_index[16] & (!r_index[15] & (!r_index[17] & !r_index[18])));


--r_index[14] is r_index[14] at FF_X18_Y9_N29
--register power-up is low

r_index[14] = DFFEAS(A1L29, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[13] is r_index[13] at FF_X18_Y9_N27
--register power-up is low

r_index[13] = DFFEAS(A1L27, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[12] is r_index[12] at FF_X18_Y10_N17
--register power-up is low

r_index[12] = DFFEAS( , GLOBAL(A1L117),  ,  , A1L331, A1L25,  ,  , VCC);


--r_index[11] is r_index[11] at FF_X18_Y10_N7
--register power-up is low

r_index[11] = DFFEAS( , GLOBAL(A1L117),  ,  , A1L331, A1L23,  ,  , VCC);


--A1L107 is Equal2~3 at LCCOMB_X19_Y10_N8
A1L107 = (!r_index[12] & (!r_index[11] & (!r_index[13] & !r_index[14])));


--A1L108 is Equal2~4 at LCCOMB_X19_Y10_N22
A1L108 = (A1L104 & (A1L107 & (A1L106 & A1L105)));


--r_index[10] is r_index[10] at FF_X18_Y9_N21
--register power-up is low

r_index[10] = DFFEAS(A1L21, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[9] is r_index[9] at FF_X18_Y10_N1
--register power-up is low

r_index[9] = DFFEAS( , GLOBAL(A1L117),  ,  , A1L331, A1L19,  ,  , VCC);


--r_index[8] is r_index[8] at FF_X18_Y9_N17
--register power-up is low

r_index[8] = DFFEAS(A1L17, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[7] is r_index[7] at FF_X17_Y10_N9
--register power-up is low

r_index[7] = DFFEAS( , GLOBAL(A1L117),  ,  , A1L331, A1L15,  ,  , VCC);


--A1L109 is Equal2~5 at LCCOMB_X18_Y10_N0
A1L109 = (!r_index[7] & (!r_index[10] & (!r_index[9] & !r_index[8])));


--r_index[4] is r_index[4] at FF_X18_Y9_N9
--register power-up is low

r_index[4] = DFFEAS(A1L9, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[5] is r_index[5] at FF_X18_Y10_N15
--register power-up is low

r_index[5] = DFFEAS(A1L303, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L124 is LessThan0~0 at LCCOMB_X18_Y10_N8
A1L124 = (!r_index[5] & (((!r_index[2] & !r_index[3])) # (!r_index[4])));


--r_index[6] is r_index[6] at FF_X18_Y9_N13
--register power-up is low

r_index[6] = DFFEAS(A1L13, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--A1L125 is LessThan0~1 at LCCOMB_X18_Y10_N22
A1L125 = (!r_index[6] & (A1L124 & (A1L109 & A1L108)));


--r_index[30] is r_index[30] at FF_X18_Y8_N29
--register power-up is low

r_index[30] = DFFEAS(A1L61, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[29] is r_index[29] at FF_X18_Y8_N27
--register power-up is low

r_index[29] = DFFEAS(A1L59, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[28] is r_index[28] at FF_X18_Y8_N25
--register power-up is low

r_index[28] = DFFEAS(A1L57, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[27] is r_index[27] at FF_X18_Y8_N23
--register power-up is low

r_index[27] = DFFEAS(A1L55, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--A1L110 is Equal2~6 at LCCOMB_X18_Y10_N4
A1L110 = (!r_index[27] & (!r_index[30] & (!r_index[29] & !r_index[28])));


--A1L67 is Decoder0~25 at LCCOMB_X17_Y10_N6
A1L67 = (!r_index[4] & ((r_index[31]) # (A1L110)));


--A1L68 is Decoder0~26 at LCCOMB_X18_Y10_N18
A1L68 = (A1L67 & (A1L102 & ((A1L125) # (r_index[31]))));


--r_index[1] is r_index[1] at FF_X18_Y9_N3
--register power-up is low

r_index[1] = DFFEAS(A1L3, GLOBAL(A1L117),  ,  , A1L331,  ,  ,  ,  );


--r_index[0] is r_index[0] at FF_X18_Y10_N29
--register power-up is low

r_index[0] = DFFEAS(A1L296, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L69 is Decoder0~27 at LCCOMB_X20_Y10_N26
A1L69 = (!r_index[0] & !r_index[1]);


--r_sm.s_clear is r_sm.s_clear at FF_X20_Y10_N29
--register power-up is low

r_sm.s_clear = DFFEAS(A1L334, GLOBAL(A1L117), A1L121,  ,  ,  ,  ,  ,  );


--A1L422 is Selector30~0 at LCCOMB_X20_Y10_N30
A1L422 = (!r_sm.s_clear & r_addr[0]);


--r_sm.s_process is r_sm.s_process at FF_X17_Y10_N1
--register power-up is low

r_sm.s_process = DFFEAS( , GLOBAL(A1L117), A1L121,  ,  , r_sm.s_get_fifo_data,  ,  , VCC);


--A1L70 is Decoder0~28 at LCCOMB_X20_Y10_N24
A1L70 = (r_index[0] & !r_index[1]);


--A1L421 is Selector29~0 at LCCOMB_X20_Y10_N18
A1L421 = (!r_sm.s_clear & r_addr[1]);


--A1L71 is Decoder0~29 at LCCOMB_X19_Y9_N30
A1L71 = (!r_index[0] & r_index[1]);


--A1L420 is Selector28~0 at LCCOMB_X19_Y9_N4
A1L420 = (!r_sm.s_clear & r_addr[2]);


--A1L72 is Decoder0~30 at LCCOMB_X20_Y10_N8
A1L72 = (r_index[0] & r_index[1]);


--A1L419 is Selector27~0 at LCCOMB_X21_Y10_N22
A1L419 = (!r_sm.s_clear & r_addr[3]);


--A1L126 is LessThan0~2 at LCCOMB_X17_Y10_N10
A1L126 = (r_index[31]) # ((A1L110 & A1L125));


--A1L111 is Equal2~7 at LCCOMB_X19_Y10_N24
A1L111 = (r_index[2] & (!r_index[1] & (!r_index[3] & !r_index[0])));


--A1L73 is Decoder0~31 at LCCOMB_X20_Y10_N6
A1L73 = (!r_index[4] & (A1L111 & (A1L102 & A1L126)));


--A1L418 is Selector26~0 at LCCOMB_X20_Y10_N4
A1L418 = (!r_sm.s_clear & r_addr[4]);


--A1L74 is Decoder0~32 at LCCOMB_X19_Y9_N18
A1L74 = (A1L70 & (!r_index[3] & (r_index[2] & A1L68)));


--A1L417 is Selector25~0 at LCCOMB_X19_Y9_N8
A1L417 = (r_addr[5] & !r_sm.s_clear);


--A1L75 is Decoder0~33 at LCCOMB_X19_Y9_N10
A1L75 = (r_index[2] & (!r_index[3] & (A1L71 & A1L68)));


--A1L416 is Selector24~0 at LCCOMB_X19_Y9_N24
A1L416 = (!r_sm.s_clear & r_addr[6]);


--A1L76 is Decoder0~34 at LCCOMB_X21_Y10_N0
A1L76 = (r_index[2] & (!r_index[3] & (A1L68 & A1L72)));


--A1L415 is Selector23~0 at LCCOMB_X21_Y10_N30
A1L415 = (!r_sm.s_clear & r_addr[7]);


--A1L77 is Decoder0~35 at LCCOMB_X19_Y10_N26
A1L77 = (!r_index[2] & (r_index[3] & (A1L69 & A1L68)));


--A1L414 is Selector22~0 at LCCOMB_X20_Y10_N14
A1L414 = (!r_sm.s_clear & r_addr[8]);


--A1L78 is Decoder0~36 at LCCOMB_X21_Y10_N16
A1L78 = (!r_index[2] & (A1L70 & (A1L68 & r_index[3])));


--A1L413 is Selector21~0 at LCCOMB_X21_Y10_N14
A1L413 = (!r_sm.s_clear & r_addr[9]);


--A1L79 is Decoder0~37 at LCCOMB_X19_Y9_N14
A1L79 = (!r_index[2] & (r_index[3] & (A1L71 & A1L68)));


--A1L412 is Selector20~0 at LCCOMB_X19_Y9_N20
A1L412 = (r_addr[10] & !r_sm.s_clear);


--A1L80 is Decoder0~38 at LCCOMB_X21_Y10_N28
A1L80 = (!r_index[2] & (r_index[3] & (A1L68 & A1L72)));


--A1L411 is Selector19~0 at LCCOMB_X21_Y10_N18
A1L411 = (!r_sm.s_clear & r_addr[11]);


--A1L81 is Decoder0~39 at LCCOMB_X19_Y10_N28
A1L81 = (r_index[2] & (r_index[3] & (A1L69 & A1L68)));


--A1L410 is Selector18~0 at LCCOMB_X20_Y10_N12
A1L410 = (!r_sm.s_clear & r_addr[12]);


--A1L82 is Decoder0~40 at LCCOMB_X19_Y10_N6
A1L82 = (r_index[2] & (A1L70 & (r_index[3] & A1L68)));


--A1L409 is Selector17~0 at LCCOMB_X20_Y10_N10
A1L409 = (!r_sm.s_clear & r_addr[13]);


--A1L83 is Decoder0~41 at LCCOMB_X19_Y9_N2
A1L83 = (r_index[2] & (r_index[3] & (A1L71 & A1L68)));


--A1L408 is Selector16~0 at LCCOMB_X19_Y9_N28
A1L408 = (!r_sm.s_clear & r_addr[14]);


--A1L84 is Decoder0~42 at LCCOMB_X21_Y10_N12
A1L84 = (r_index[2] & (r_index[3] & (A1L68 & A1L72)));


--A1L407 is Selector15~0 at LCCOMB_X21_Y10_N10
A1L407 = (!r_sm.s_clear & r_addr[15]);


--A1L85 is Decoder0~43 at LCCOMB_X17_Y10_N12
A1L85 = (A1L102 & (r_index[4] & (A1L66 & A1L126)));


--A1L406 is Selector14~0 at LCCOMB_X14_Y10_N12
A1L406 = (r_addr[16] & !r_sm.s_clear);


--A1L405 is Selector13~0 at LCCOMB_X14_Y10_N22
A1L405 = (r_addr[17] & !r_sm.s_clear);


--A1L404 is Selector12~0 at LCCOMB_X14_Y10_N8
A1L404 = (r_addr[18] & !r_sm.s_clear);


--A1L403 is Selector11~0 at LCCOMB_X14_Y10_N26
A1L403 = (r_addr[19] & !r_sm.s_clear);


--A1L342 is r_sram_data[0]~0 at LCCOMB_X17_Y10_N8
A1L342 = (r_sm.s_process & A1L121);


--A1L221 is p_write_sram~0 at LCCOMB_X18_Y10_N26
A1L221 = (r_index[5] & ((r_index[2]) # ((r_index[4]) # (r_index[3]))));


--A1L222 is p_write_sram~1 at LCCOMB_X18_Y10_N16
A1L222 = (r_index[6]) # ((A1L124) # (!A1L109));


--A1L223 is p_write_sram~2 at LCCOMB_X18_Y10_N20
A1L223 = (A1L221) # ((A1L222) # ((!A1L108) # (!A1L110)));


--A1L94 is Decoder1~6 at LCCOMB_X17_Y10_N22
A1L94 = (A1L102 & (A1L342 & (!A1L223 & !A1L126)));


--A1L343 is r_sram_data[0]~1 at LCCOMB_X20_Y10_N22
A1L343 = (A1L111 & ((A1L94 & (A1L103)) # (!A1L94 & ((r_sram_data[0]))))) # (!A1L111 & (((r_sram_data[0]))));


--A1L95 is Decoder1~7 at LCCOMB_X17_Y10_N16
A1L95 = (A1L98 & (!A1L223 & (!A1L126 & A1L102)));


--A1L345 is r_sram_data[1]~2 at LCCOMB_X17_Y10_N4
A1L345 = (A1L70 & ((A1L95 & (A1L103)) # (!A1L95 & ((r_sram_data[1]))))) # (!A1L70 & (((r_sram_data[1]))));


--A1L347 is r_sram_data[2]~3 at LCCOMB_X17_Y10_N30
A1L347 = (A1L71 & ((A1L95 & (A1L103)) # (!A1L95 & ((r_sram_data[2]))))) # (!A1L71 & (((r_sram_data[2]))));


--A1L349 is r_sram_data[3]~4 at LCCOMB_X17_Y10_N24
A1L349 = (A1L72 & ((A1L95 & (A1L103)) # (!A1L95 & ((r_sram_data[3]))))) # (!A1L72 & (((r_sram_data[3]))));


--A1L96 is Decoder1~8 at LCCOMB_X16_Y10_N2
A1L96 = (r_index[3] & (!r_index[2] & A1L94));


--A1L351 is r_sram_data[4]~5 at LCCOMB_X16_Y10_N0
A1L351 = (A1L69 & ((A1L96 & (A1L103)) # (!A1L96 & ((r_sram_data[4]))))) # (!A1L69 & (((r_sram_data[4]))));


--A1L353 is r_sram_data[5]~6 at LCCOMB_X16_Y10_N18
A1L353 = (A1L70 & ((A1L96 & (A1L103)) # (!A1L96 & ((r_sram_data[5]))))) # (!A1L70 & (((r_sram_data[5]))));


--A1L355 is r_sram_data[6]~7 at LCCOMB_X16_Y10_N4
A1L355 = (A1L71 & ((A1L96 & (A1L103)) # (!A1L96 & ((r_sram_data[6]))))) # (!A1L71 & (((r_sram_data[6]))));


--A1L357 is r_sram_data[7]~8 at LCCOMB_X16_Y10_N26
A1L357 = (A1L72 & ((A1L96 & (A1L103)) # (!A1L96 & ((r_sram_data[7]))))) # (!A1L72 & (((r_sram_data[7]))));


--A1L97 is Decoder1~9 at LCCOMB_X16_Y10_N28
A1L97 = (A1L102 & (A1L99 & (!A1L126 & !A1L223)));


--A1L359 is r_sram_data[8]~9 at LCCOMB_X16_Y10_N24
A1L359 = (A1L69 & ((A1L97 & (A1L103)) # (!A1L97 & ((r_sram_data[8]))))) # (!A1L69 & (((r_sram_data[8]))));


--A1L361 is r_sram_data[9]~10 at LCCOMB_X16_Y10_N22
A1L361 = (A1L70 & ((A1L97 & (A1L103)) # (!A1L97 & ((r_sram_data[9]))))) # (!A1L70 & (((r_sram_data[9]))));


--A1L363 is r_sram_data[10]~11 at LCCOMB_X16_Y10_N12
A1L363 = (A1L71 & ((A1L97 & (A1L103)) # (!A1L97 & ((r_sram_data[10]))))) # (!A1L71 & (((r_sram_data[10]))));


--A1L365 is r_sram_data[11]~12 at LCCOMB_X16_Y10_N14
A1L365 = (A1L72 & ((A1L97 & (A1L103)) # (!A1L97 & ((r_sram_data[11]))))) # (!A1L72 & (((r_sram_data[11]))));


--A1L367 is r_sram_data[12]~13 at LCCOMB_X16_Y10_N20
A1L367 = (A1L69 & ((A1L100 & (A1L103)) # (!A1L100 & ((r_sram_data[12]))))) # (!A1L69 & (((r_sram_data[12]))));


--A1L369 is r_sram_data[13]~14 at LCCOMB_X16_Y10_N6
A1L369 = (A1L70 & ((A1L100 & (A1L103)) # (!A1L100 & ((r_sram_data[13]))))) # (!A1L70 & (((r_sram_data[13]))));


--A1L371 is r_sram_data[14]~15 at LCCOMB_X16_Y10_N8
A1L371 = (A1L71 & ((A1L100 & (A1L103)) # (!A1L100 & ((r_sram_data[14]))))) # (!A1L71 & (((r_sram_data[14]))));


--A1L373 is r_sram_data[15]~16 at LCCOMB_X16_Y10_N30
A1L373 = (A1L72 & ((A1L100 & (A1L103)) # (!A1L100 & ((r_sram_data[15]))))) # (!A1L72 & (((r_sram_data[15]))));


--E1_r_sm_main.s_rx_stop_bit is uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit at FF_X38_Y19_N31
--register power-up is low

E1_r_sm_main.s_rx_stop_bit = DFFEAS(E1L92, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1L14 is uart:uart_unit|uart_rx:receiver|LessThan1~0 at LCCOMB_X40_Y19_N0
E1L14 = ((!E1_r_clk_count[5] & ((!E1_r_clk_count[4]) # (!E1_r_clk_count[3])))) # (!E1_r_clk_count[6]);


--E1L15 is uart:uart_unit|uart_rx:receiver|LessThan1~1 at LCCOMB_X40_Y19_N30
E1L15 = (!E1_r_clk_count[9] & (!E1_r_clk_count[7] & (!E1_r_clk_count[11] & !E1_r_clk_count[8])));


--E1L16 is uart:uart_unit|uart_rx:receiver|LessThan1~2 at LCCOMB_X39_Y19_N24
E1L16 = (E1L15 & ((E1L14) # ((!E1_r_clk_count[11] & !E1_r_clk_count[10])))) # (!E1L15 & (!E1_r_clk_count[11] & ((!E1_r_clk_count[10]))));


--E1L93 is uart:uart_unit|uart_rx:receiver|r_sm_main~7 at LCCOMB_X38_Y19_N12
E1L93 = (!E1L16 & (E1_r_sm_main.s_rx_stop_bit & E1_r_clk_count[12]));


--E1_r_sm_main.s_rx_start_bit is uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit at FF_X39_Y19_N27
--register power-up is low

E1_r_sm_main.s_rx_start_bit = DFFEAS(E1L104, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1_r_sm_main.s_rx_data_bits is uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits at FF_X38_Y19_N7
--register power-up is low

E1_r_sm_main.s_rx_data_bits = DFFEAS(E1L107, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1L94 is uart:uart_unit|uart_rx:receiver|Selector0~0 at LCCOMB_X38_Y19_N16
E1L94 = (!E1_r_sm_main.s_rx_stop_bit & !E1_r_sm_main.s_rx_data_bits);


--E1L95 is uart:uart_unit|uart_rx:receiver|Selector0~1 at LCCOMB_X38_Y19_N20
E1L95 = (E1L93) # ((E1_r_rx_dv & ((E1_r_sm_main.s_rx_start_bit) # (!E1L94))));


--r_sm.s_idle is r_sm.s_idle at FF_X17_Y10_N3
--register power-up is low

r_sm.s_idle = DFFEAS(A1L386, GLOBAL(A1L117), A1L121,  ,  ,  ,  ,  ,  );


--r_sm.s_get_fifo_data is r_sm.s_get_fifo_data at FF_X33_Y14_N23
--register power-up is low

r_sm.s_get_fifo_data = DFFEAS(A1L381, GLOBAL(A1L117), A1L121,  ,  ,  ,  ,  ,  );


--A1L380 is Selector0~0 at LCCOMB_X33_Y14_N4
A1L380 = (r_sm.s_idle & (!r_sm.s_get_fifo_data & (r_rd_rx))) # (!r_sm.s_idle & (((D1L8))));


--D2L60Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22] at FF_X50_Y15_N21
--register power-up is low

D2L60Q = DFFEAS(D2L61, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L31Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1] at FF_X50_Y14_N11
--register power-up is low

D2L31Q = DFFEAS( , GLOBAL(A1L117),  ,  ,  , D2_r_wr_index[0],  ,  , VCC);


--D2L34Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3] at FF_X50_Y14_N29
--register power-up is low

D2L34Q = DFFEAS(D2L35, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L36Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[4] at FF_X50_Y14_N7
--register power-up is low

D2L36Q = DFFEAS( , GLOBAL(A1L117),  ,  ,  , D2L85,  ,  , VCC);


--D2L32Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[2] at FF_X50_Y14_N21
--register power-up is low

D2L32Q = DFFEAS(D2L33, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L64 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~13 at LCCOMB_X50_Y14_N6
D2L64 = (D2L31Q & (D2L32Q & (D2L34Q $ (!D2L36Q)))) # (!D2L31Q & (!D2L32Q & (D2L34Q $ (!D2L36Q))));


--D2L30Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[0] at FF_X50_Y14_N31
--register power-up is low

D2L30Q = DFFEAS(D2L75, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L37Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5] at FF_X50_Y13_N11
--register power-up is low

D2L37Q = DFFEAS(D2L38, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L40Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7] at FF_X50_Y13_N25
--register power-up is low

D2L40Q = DFFEAS(D2L41, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L42Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[8] at FF_X50_Y13_N7
--register power-up is low

D2L42Q = DFFEAS(D2L43, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L39Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[6] at FF_X50_Y13_N1
--register power-up is low

D2L39Q = DFFEAS( , GLOBAL(A1L117),  ,  ,  , D2L86,  ,  , VCC);


--D2L65 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~14 at LCCOMB_X50_Y13_N0
D2L65 = (D2L42Q & (D2L40Q & (D2L39Q $ (!D2L37Q)))) # (!D2L42Q & (!D2L40Q & (D2L39Q $ (!D2L37Q))));


--D2L66 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~15 at LCCOMB_X50_Y14_N4
D2L66 = (D2L65 & (D2L30Q & D2L64));


--D2L67 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~16 at LCCOMB_X50_Y15_N8
D2L67 = (!D2L66 & (D2L60Q & H1_ram_block1a6));


--F1L85 is uart:uart_unit|uart_tx:transmitter|Selector20~0 at LCCOMB_X50_Y15_N26
F1L85 = (!F1_r_sm_main.s_idle & (((D2_r_fifo_count[1]) # (D2_r_fifo_count[3])) # (!D2L6)));


--F1L1 is uart:uart_unit|uart_tx:transmitter|LessThan1~0 at LCCOMB_X48_Y15_N28
F1L1 = ((!F1_r_clk_count[5] & ((!F1_r_clk_count[3]) # (!F1_r_clk_count[4])))) # (!F1_r_clk_count[6]);


--F1L2 is uart:uart_unit|uart_tx:transmitter|LessThan1~1 at LCCOMB_X48_Y15_N0
F1L2 = (!F1_r_clk_count[9] & (!F1_r_clk_count[8] & (!F1_r_clk_count[11] & !F1_r_clk_count[7])));


--F1L3 is uart:uart_unit|uart_tx:transmitter|LessThan1~2 at LCCOMB_X48_Y15_N30
F1L3 = (F1_r_clk_count[11] & (F1L2 & ((F1L1)))) # (!F1_r_clk_count[11] & (((F1L2 & F1L1)) # (!F1_r_clk_count[10])));


--F1L4 is uart:uart_unit|uart_tx:transmitter|LessThan1~3 at LCCOMB_X49_Y15_N14
F1L4 = (F1L3) # (!F1_r_clk_count[12]);


--F1L80 is uart:uart_unit|uart_tx:transmitter|Selector17~0 at LCCOMB_X50_Y15_N12
F1L80 = (F1_r_sm_main.s_tx_data_bits & ((F1_r_bit_index[0]))) # (!F1_r_sm_main.s_tx_data_bits & (F1_r_sm_main.s_idle));


--F1L81 is uart:uart_unit|uart_tx:transmitter|Selector17~1 at LCCOMB_X50_Y15_N14
F1L81 = (F1L80 & (F1_r_bit_index[1] $ (((F1_r_sm_main.s_tx_data_bits & !F1L4))))) # (!F1L80 & (F1_r_sm_main.s_tx_data_bits & (F1_r_bit_index[1])));


--D2L58Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20] at FF_X50_Y15_N7
--register power-up is low

D2L58Q = DFFEAS(D2L59, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L68 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~17 at LCCOMB_X50_Y15_N24
D2L68 = (D2L58Q & (H1_ram_block1a5 & !D2L66));


--F1L82 is uart:uart_unit|uart_tx:transmitter|Selector18~0 at LCCOMB_X49_Y15_N24
F1L82 = (F1_r_sm_main.s_tx_data_bits & (F1_r_clk_count[12])) # (!F1_r_sm_main.s_tx_data_bits & ((F1_r_sm_main.s_idle)));


--F1L83 is uart:uart_unit|uart_tx:transmitter|Selector18~1 at LCCOMB_X49_Y15_N10
F1L83 = (F1_r_sm_main.s_tx_data_bits & (F1_r_bit_index[0] $ (((F1L82 & !F1L3))))) # (!F1_r_sm_main.s_tx_data_bits & (F1L82 & (F1_r_bit_index[0])));


--D2L56Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18] at FF_X50_Y15_N29
--register power-up is low

D2L56Q = DFFEAS(D2L57, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L69 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~18 at LCCOMB_X50_Y15_N22
D2L69 = (!D2L66 & (D2L56Q & H1_ram_block1a4));


--D2L62Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24] at FF_X50_Y15_N31
--register power-up is low

D2L62Q = DFFEAS(D2L63, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L70 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~19 at LCCOMB_X50_Y15_N10
D2L70 = (!D2L66 & (D2L62Q & H1_ram_block1a7));


--F1L78 is uart:uart_unit|uart_tx:transmitter|Selector16~0 at LCCOMB_X49_Y15_N30
F1L78 = (F1_r_bit_index[0] & (!F1L3 & (F1_r_clk_count[12] & F1_r_bit_index[1])));


--F1L79 is uart:uart_unit|uart_tx:transmitter|Selector16~1 at LCCOMB_X49_Y15_N4
F1L79 = (F1_r_sm_main.s_tx_data_bits & (F1L78 $ ((F1_r_bit_index[2])))) # (!F1_r_sm_main.s_tx_data_bits & (((F1_r_bit_index[2] & F1_r_sm_main.s_idle))));


--F1_r_sm_main.s_tx_start_bit is uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit at FF_X49_Y15_N9
--register power-up is low

F1_r_sm_main.s_tx_start_bit = DFFEAS(F1L86, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--F1L60 is uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit~0 at LCCOMB_X49_Y15_N2
F1L60 = (F1_r_bit_index[0] & (F1_r_bit_index[2] & (!F1L4 & F1_r_bit_index[1])));


--F1L87 is uart:uart_unit|uart_tx:transmitter|Selector21~0 at LCCOMB_X49_Y15_N18
F1L87 = (F1_r_sm_main.s_tx_start_bit & (((F1_r_sm_main.s_tx_data_bits & !F1L60)) # (!F1L4))) # (!F1_r_sm_main.s_tx_start_bit & (((F1_r_sm_main.s_tx_data_bits & !F1L60))));


--F1L84 is uart:uart_unit|uart_tx:transmitter|Selector19~0 at LCCOMB_X49_Y15_N16
F1L84 = (!F1_r_sm_main.s_cleanup & ((F1_r_sm_main.s_idle) # (!D2L8)));


--F1L61 is uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit~1 at LCCOMB_X49_Y15_N6
F1L61 = (F1_r_sm_main.s_tx_data_bits & ((F1L60) # ((F1L4 & F1_r_sm_main.s_tx_stop_bit)))) # (!F1_r_sm_main.s_tx_data_bits & (F1L4 & (F1_r_sm_main.s_tx_stop_bit)));


--D2L50Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13] at FF_X52_Y15_N9
--register power-up is low

D2L50Q = DFFEAS(D2L51, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L52Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[14] at FF_X52_Y15_N3
--register power-up is low

D2L52Q = DFFEAS(D2L53, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L71 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~20 at LCCOMB_X52_Y15_N20
D2L71 = (D2L66 & (((D2L50Q)))) # (!D2L66 & ((D2L52Q & (H1_ram_block1a2)) # (!D2L52Q & ((D2L50Q)))));


--D2L46Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11] at FF_X52_Y15_N29
--register power-up is low

D2L46Q = DFFEAS(D2L47, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L48Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[12] at FF_X52_Y15_N19
--register power-up is low

D2L48Q = DFFEAS(D2L49, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L72 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~21 at LCCOMB_X52_Y15_N14
D2L72 = (D2L66 & (((D2L46Q)))) # (!D2L66 & ((D2L48Q & (H1_ram_block1a1)) # (!D2L48Q & ((D2L46Q)))));


--D2L44Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[10] at FF_X52_Y15_N5
--register power-up is low

D2L44Q = DFFEAS(D2L45, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L73 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~22 at LCCOMB_X52_Y15_N16
D2L73 = (!D2L66 & (D2L44Q & H1_ram_block1a0));


--D2L54Q is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[16] at FF_X52_Y15_N23
--register power-up is low

D2L54Q = DFFEAS(D2L55, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L74 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~23 at LCCOMB_X52_Y15_N12
D2L74 = (!D2L66 & (D2L54Q & H1_ram_block1a3));


--F1L62 is uart:uart_unit|uart_tx:transmitter|r_sm_main~7 at LCCOMB_X49_Y15_N26
F1L62 = (F1_r_sm_main.s_tx_stop_bit & (F1_r_clk_count[12] & !F1L3));


--A1L382 is Selector1~0 at LCCOMB_X17_Y10_N0
A1L382 = (r_wr_tx & ((r_sm.s_get_fifo_data) # ((r_sm.s_process) # (r_sm.s_clear))));


--A1L383 is Selector1~1 at LCCOMB_X17_Y10_N28
A1L383 = (r_sm.s_process & !A1L102);


--A1L384 is Selector1~2 at LCCOMB_X17_Y10_N14
A1L384 = (A1L382) # ((A1L383 & ((A1L126) # (!A1L223))));


--F1L76 is uart:uart_unit|uart_tx:transmitter|Selector2~0 at LCCOMB_X49_Y15_N28
F1L76 = (F1_r_tx_done & ((F1_r_sm_main.s_tx_stop_bit) # ((F1_r_sm_main.s_tx_start_bit) # (F1_r_sm_main.s_tx_data_bits))));


--F1L77 is uart:uart_unit|uart_tx:transmitter|Selector2~1 at LCCOMB_X49_Y15_N12
F1L77 = (F1L76) # ((F1_r_sm_main.s_tx_stop_bit & (!F1L3 & F1_r_clk_count[12])));


--D1L44Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9] at FF_X35_Y15_N9
--register power-up is low

D1L44Q = DFFEAS(D1L45, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L46Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[10] at FF_X35_Y15_N31
--register power-up is low

D1L46Q = DFFEAS(D1L47, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L31Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1] at FF_X38_Y15_N21
--register power-up is low

D1L31Q = DFFEAS(D1L32, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L34Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3] at FF_X38_Y15_N15
--register power-up is low

D1L34Q = DFFEAS(D1L35, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L36Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4] at FF_X39_Y15_N9
--register power-up is low

D1L36Q = DFFEAS(D1L37, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L33Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2] at FF_X39_Y15_N31
--register power-up is low

D1L33Q = DFFEAS( , GLOBAL(A1L117),  ,  ,  , D1L82,  ,  , VCC);


--D1L74 is uart:uart_unit|fifo:fifo_rx|r_fifo_data~13 at LCCOMB_X39_Y15_N30
D1L74 = (D1L34Q & (D1L36Q & (D1L33Q $ (!D1L31Q)))) # (!D1L34Q & (!D1L36Q & (D1L33Q $ (!D1L31Q))));


--D1L30Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[0] at FF_X38_Y15_N25
--register power-up is low

D1L30Q = DFFEAS(D1L76, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L38Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5] at FF_X38_Y15_N7
--register power-up is low

D1L38Q = DFFEAS( , GLOBAL(A1L117),  ,  ,  , D1_r_wr_index[2],  ,  , VCC);


--D1L41Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7] at FF_X38_Y15_N29
--register power-up is low

D1L41Q = DFFEAS( , GLOBAL(A1L117),  ,  ,  , D1_r_wr_index[3],  ,  , VCC);


--D1L42Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8] at FF_X39_Y15_N5
--register power-up is low

D1L42Q = DFFEAS(D1L43, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L39Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6] at FF_X39_Y15_N27
--register power-up is low

D1L39Q = DFFEAS(D1L40, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L75 is uart:uart_unit|fifo:fifo_rx|r_fifo_data~14 at LCCOMB_X38_Y15_N6
D1L75 = (D1L42Q & (D1L41Q & (D1L38Q $ (!D1L39Q)))) # (!D1L42Q & (!D1L41Q & (D1L38Q $ (!D1L39Q))));


--A1L401 is Selector10~0 at LCCOMB_X35_Y15_N16
A1L401 = (D1L46Q & (((!D1L74) # (!D1L30Q)) # (!D1L75)));


--A1L402 is Selector10~1 at LCCOMB_X36_Y15_N28
A1L402 = (r_sm.s_get_fifo_data & ((A1L401 & ((H2_ram_block1a0))) # (!A1L401 & (D1L44Q))));


--A1L379 is r_wr_tx~0 at LCCOMB_X36_Y15_N0
A1L379 = (r_sm.s_clear) # (r_sm.s_get_fifo_data);


--D1L62Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19] at FF_X36_Y15_N7
--register power-up is low

D1L62Q = DFFEAS(D1L63, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L64Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[20] at FF_X35_Y15_N3
--register power-up is low

D1L64Q = DFFEAS(D1L65, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L391 is Selector5~0 at LCCOMB_X35_Y15_N20
A1L391 = (D1L64Q & (((!D1L74) # (!D1L30Q)) # (!D1L75)));


--A1L392 is Selector5~1 at LCCOMB_X36_Y15_N26
A1L392 = (r_sm.s_get_fifo_data & ((A1L391 & ((H2_ram_block1a5))) # (!A1L391 & (D1L62Q))));


--D1L59Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[17] at FF_X36_Y19_N21
--register power-up is low

D1L59Q = DFFEAS( , GLOBAL(A1L117),  ,  ,  , E1_r_rx_byte[4],  ,  , VCC);


--D1L60Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[18] at FF_X34_Y15_N25
--register power-up is low

D1L60Q = DFFEAS(D1L61, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L393 is Selector6~0 at LCCOMB_X35_Y15_N10
A1L393 = (D1L60Q & (((!D1L74) # (!D1L30Q)) # (!D1L75)));


--A1L394 is Selector6~1 at LCCOMB_X36_Y15_N4
A1L394 = (r_sm.s_get_fifo_data & ((A1L393 & ((H2_ram_block1a4))) # (!A1L393 & (D1L59Q))));


--D1L70Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23] at FF_X36_Y15_N17
--register power-up is low

D1L70Q = DFFEAS(D1L71, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L72Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[24] at FF_X35_Y15_N1
--register power-up is low

D1L72Q = DFFEAS(D1L73, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L387 is Selector3~0 at LCCOMB_X35_Y15_N26
A1L387 = (D1L72Q & (((!D1L74) # (!D1L30Q)) # (!D1L75)));


--A1L388 is Selector3~1 at LCCOMB_X36_Y15_N18
A1L388 = (r_sm.s_get_fifo_data & ((A1L387 & ((H2_ram_block1a7))) # (!A1L387 & (D1L70Q))));


--D1L66Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21] at FF_X36_Y15_N23
--register power-up is low

D1L66Q = DFFEAS(D1L67, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L68Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[22] at FF_X35_Y15_N5
--register power-up is low

D1L68Q = DFFEAS(D1L69, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L389 is Selector4~0 at LCCOMB_X35_Y15_N22
A1L389 = (D1L68Q & (((!D1L74) # (!D1L30Q)) # (!D1L75)));


--A1L390 is Selector4~1 at LCCOMB_X36_Y15_N20
A1L390 = (r_sm.s_get_fifo_data & ((A1L389 & ((H2_ram_block1a6))) # (!A1L389 & (D1L66Q))));


--D1L56Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15] at FF_X36_Y15_N1
--register power-up is low

D1L56Q = DFFEAS( , GLOBAL(A1L117),  ,  ,  , E1_r_rx_byte[3],  ,  , VCC);


--D1L57Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[16] at FF_X35_Y15_N29
--register power-up is low

D1L57Q = DFFEAS(D1L58, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L395 is Selector7~0 at LCCOMB_X35_Y15_N6
A1L395 = (D1L57Q & (((!D1L74) # (!D1L30Q)) # (!D1L75)));


--A1L396 is Selector7~1 at LCCOMB_X36_Y15_N12
A1L396 = (r_sm.s_get_fifo_data & ((A1L395 & ((H2_ram_block1a3))) # (!A1L395 & (D1L56Q))));


--D1L52Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[13] at FF_X36_Y15_N25
--register power-up is low

D1L52Q = DFFEAS(D1L53, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L54Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[14] at FF_X35_Y15_N13
--register power-up is low

D1L54Q = DFFEAS(D1L55, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L397 is Selector8~0 at LCCOMB_X35_Y15_N14
A1L397 = (D1L54Q & (((!D1L74) # (!D1L30Q)) # (!D1L75)));


--A1L398 is Selector8~1 at LCCOMB_X36_Y15_N14
A1L398 = (r_sm.s_get_fifo_data & ((A1L397 & ((H2_ram_block1a2))) # (!A1L397 & (D1L52Q))));


--D1L48Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[11] at FF_X36_Y15_N3
--register power-up is low

D1L48Q = DFFEAS(D1L49, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L50Q is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[12] at FF_X35_Y15_N25
--register power-up is low

D1L50Q = DFFEAS(D1L51, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L399 is Selector9~0 at LCCOMB_X35_Y15_N18
A1L399 = (D1L50Q & (((!D1L74) # (!D1L30Q)) # (!D1L75)));


--A1L400 is Selector9~1 at LCCOMB_X36_Y15_N8
A1L400 = (r_sm.s_get_fifo_data & ((A1L399 & ((H2_ram_block1a1))) # (!A1L399 & (D1L48Q))));


--A1L112 is Equal2~8 at LCCOMB_X18_Y10_N2
A1L112 = (!r_index[6] & (A1L109 & (A1L110 & A1L108)));


--A1L113 is Equal2~9 at LCCOMB_X18_Y10_N6
A1L113 = (r_index[5] & (!r_index[4] & !r_index[31]));


--A1L114 is Equal2~10 at LCCOMB_X18_Y10_N30
A1L114 = (A1L113 & (A1L111 & A1L112));


--A1L326 is r_index[27]~0 at LCCOMB_X18_Y10_N24
A1L326 = (!r_index[31] & (A1L223 & ((!A1L125) # (!A1L110))));


--A1L331 is r_index[31]~1 at LCCOMB_X18_Y10_N10
A1L331 = (A1L342 & ((A1L114) # ((A1L102 & !A1L326))));


--A1L299 is r_index[2]~2 at LCCOMB_X18_Y10_N12
A1L299 = (A1L331 & (A1L5 & ((!A1L114)))) # (!A1L331 & (((r_index[2]))));


--A1L303 is r_index[5]~3 at LCCOMB_X18_Y10_N14
A1L303 = (A1L331 & (!A1L114 & (A1L11))) # (!A1L331 & (((r_index[5]))));


--A1L296 is r_index[0]~4 at LCCOMB_X18_Y10_N28
A1L296 = (A1L331 & (!A1L114 & (A1L1))) # (!A1L331 & (((r_index[0]))));


--r_sm.s_write_sram is r_sm.s_write_sram at FF_X20_Y10_N17
--register power-up is low

r_sm.s_write_sram = DFFEAS(A1L339, GLOBAL(A1L117), A1L121,  ,  ,  ,  ,  ,  );


--E1L10 is uart:uart_unit|uart_rx:receiver|Equal0~0 at LCCOMB_X39_Y19_N16
E1L10 = (!E1_r_clk_count[8] & (E1_r_clk_count[3] & (!E1_r_clk_count[4] & !E1_r_clk_count[7])));


--E1L11 is uart:uart_unit|uart_rx:receiver|Equal0~1 at LCCOMB_X40_Y19_N2
E1L11 = (E1_r_clk_count[9] & (!E1_r_clk_count[6] & (E1_r_clk_count[5] & !E1_r_clk_count[10])));


--E1L12 is uart:uart_unit|uart_rx:receiver|Equal0~2 at LCCOMB_X39_Y19_N22
E1L12 = (!E1_r_clk_count[0] & (E1_r_clk_count[11] & (!E1_r_clk_count[12] & !E1_r_clk_count[1])));


--E1L13 is uart:uart_unit|uart_rx:receiver|Equal0~3 at LCCOMB_X39_Y19_N12
E1L13 = (E1L12 & (E1L10 & (E1_r_clk_count[2] & E1L11)));


--E1L62 is uart:uart_unit|uart_rx:receiver|r_clk_count[12]~39 at LCCOMB_X39_Y19_N18
E1L62 = (E1_r_sm_main.s_rx_start_bit & E1L13);


--E1L17 is uart:uart_unit|uart_rx:receiver|LessThan1~3 at LCCOMB_X39_Y19_N28
E1L17 = (E1_r_clk_count[12] & !E1L16);


--E1_r_sm_main.s_idle is uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle at FF_X38_Y19_N15
--register power-up is low

E1_r_sm_main.s_idle = DFFEAS(E1L103, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1L63 is uart:uart_unit|uart_rx:receiver|r_clk_count[12]~40 at LCCOMB_X39_Y19_N6
E1L63 = ((E1L62) # ((E1L17 & !E1L94))) # (!E1_r_sm_main.s_idle);


--E1_r_rx_data is uart:uart_unit|uart_rx:receiver|r_rx_data at FF_X35_Y19_N21
--register power-up is low

E1_r_rx_data = DFFEAS( , GLOBAL(A1L117),  ,  ,  , E1_r_rx_data_r,  ,  , VCC);


--E1_r_sm_main.s_cleanup is uart:uart_unit|uart_rx:receiver|r_sm_main.s_cleanup at FF_X38_Y19_N13
--register power-up is low

E1_r_sm_main.s_cleanup = DFFEAS(E1L93, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1L64 is uart:uart_unit|uart_rx:receiver|r_clk_count[12]~41 at LCCOMB_X39_Y19_N4
E1L64 = (!E1_r_sm_main.s_cleanup & (((!E1L13) # (!E1_r_sm_main.s_rx_start_bit)) # (!E1_r_rx_data)));


--E1_r_bit_index[0] is uart:uart_unit|uart_rx:receiver|r_bit_index[0] at FF_X38_Y19_N25
--register power-up is low

E1_r_bit_index[0] = DFFEAS(E1L102, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1L1 is uart:uart_unit|uart_rx:receiver|Decoder0~0 at LCCOMB_X38_Y19_N10
E1L1 = (E1_r_sm_main.s_rx_data_bits & (E1_r_clk_count[12] & !E1L16));


--E1_r_bit_index[1] is uart:uart_unit|uart_rx:receiver|r_bit_index[1] at FF_X35_Y19_N3
--register power-up is low

E1_r_bit_index[1] = DFFEAS(E1L100, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1_r_bit_index[2] is uart:uart_unit|uart_rx:receiver|r_bit_index[2] at FF_X35_Y19_N9
--register power-up is low

E1_r_bit_index[2] = DFFEAS(E1L98, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1L91 is uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit~2 at LCCOMB_X38_Y19_N28
E1L91 = (E1_r_bit_index[0] & (E1_r_bit_index[1] & (E1_r_bit_index[2] & E1L1)));


--E1L104 is uart:uart_unit|uart_rx:receiver|Selector18~0 at LCCOMB_X39_Y19_N26
E1L104 = (E1_r_sm_main.s_idle & (((E1_r_sm_main.s_rx_start_bit & !E1L13)))) # (!E1_r_sm_main.s_idle & (((E1_r_sm_main.s_rx_start_bit & !E1L13)) # (!E1_r_rx_data)));


--E1L105 is uart:uart_unit|uart_rx:receiver|Selector19~0 at LCCOMB_X38_Y19_N18
E1L105 = (E1_r_sm_main.s_rx_data_bits & ((E1L16) # (!E1_r_clk_count[12])));


--E1L106 is uart:uart_unit|uart_rx:receiver|Selector19~1 at LCCOMB_X38_Y19_N8
E1L106 = (E1_r_sm_main.s_rx_data_bits & (((!E1_r_bit_index[2]) # (!E1_r_bit_index[1])) # (!E1_r_bit_index[0])));


--E1L107 is uart:uart_unit|uart_rx:receiver|Selector19~2 at LCCOMB_X38_Y19_N6
E1L107 = (E1L105) # ((E1L106) # ((!E1_r_rx_data & E1L62)));


--A1L385 is Selector2~0 at LCCOMB_X33_Y14_N20
A1L385 = (!D1_r_fifo_count[3] & (!D1_r_fifo_count[1] & (!r_sm.s_idle & D1L6)));


--A1L386 is Selector2~1 at LCCOMB_X17_Y10_N2
A1L386 = (!r_sm.s_clear & (!A1L385 & ((A1L114) # (!r_sm.s_process))));


--A1L381 is Selector0~1 at LCCOMB_X33_Y14_N22
A1L381 = (!r_sm.s_idle & ((D1_r_fifo_count[3]) # ((D1_r_fifo_count[1]) # (!D1L6))));


--D2L75 is uart:uart_unit|fifo:fifo_tx|r_fifo_data~24 at LCCOMB_X50_Y14_N30
D2L75 = (A1L120 & r_wr_tx);


--D2_r_wr_index[0] is uart:uart_unit|fifo:fifo_tx|r_wr_index[0] at FF_X50_Y14_N27
--register power-up is low

D2_r_wr_index[0] = DFFEAS(D2L95, GLOBAL(A1L117),  ,  , D2L91,  ,  ,  ,  );


--D2_r_wr_index[1] is uart:uart_unit|fifo:fifo_tx|r_wr_index[1] at FF_X50_Y14_N1
--register power-up is low

D2_r_wr_index[1] = DFFEAS(D2L96, GLOBAL(A1L117),  ,  , D2L91,  ,  ,  ,  );


--D2_r_wr_index[2] is uart:uart_unit|fifo:fifo_tx|r_wr_index[2] at FF_X50_Y14_N19
--register power-up is low

D2_r_wr_index[2] = DFFEAS(D2L97, GLOBAL(A1L117),  ,  , D2L91,  ,  ,  ,  );


--D2_r_wr_index[3] is uart:uart_unit|fifo:fifo_tx|r_wr_index[3] at FF_X50_Y14_N17
--register power-up is low

D2_r_wr_index[3] = DFFEAS(D2L98, GLOBAL(A1L117),  ,  , D2L91,  ,  ,  ,  );


--D2_r_rd_index[0] is uart:uart_unit|fifo:fifo_tx|r_rd_index[0] at FF_X50_Y13_N3
--register power-up is low

D2_r_rd_index[0] = DFFEAS( , GLOBAL(A1L117),  ,  ,  , D2L82,  ,  , VCC);


--D2L82 is uart:uart_unit|fifo:fifo_tx|r_rd_index~0 at LCCOMB_X50_Y13_N8
D2L82 = (A1L120 & (D2_r_rd_index[0] $ (((F1_r_tx_done & !D2L8)))));


--D2L83 is uart:uart_unit|fifo:fifo_tx|r_rd_index~1 at LCCOMB_X50_Y13_N26
D2L83 = (A1L120 & ((D2L8) # (!F1_r_tx_done)));


--D2_r_rd_index[3] is uart:uart_unit|fifo:fifo_tx|r_rd_index[3] at FF_X50_Y13_N13
--register power-up is low

D2_r_rd_index[3] = DFFEAS(D2L81, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2_r_rd_index[1] is uart:uart_unit|fifo:fifo_tx|r_rd_index[1] at FF_X50_Y13_N19
--register power-up is low

D2_r_rd_index[1] = DFFEAS( , GLOBAL(A1L117),  ,  ,  , D2L85,  ,  , VCC);


--D2_r_rd_index[2] is uart:uart_unit|fifo:fifo_tx|r_rd_index[2] at FF_X50_Y13_N5
--register power-up is low

D2_r_rd_index[2] = DFFEAS(D2L86, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D2L5 is uart:uart_unit|fifo:fifo_tx|Equal1~0 at LCCOMB_X50_Y13_N30
D2L5 = (!D2_r_rd_index[1] & (D2_r_rd_index[0] & (!D2_r_rd_index[2] & D2_r_rd_index[3])));


--D2L84 is uart:uart_unit|fifo:fifo_tx|r_rd_index~2 at LCCOMB_X50_Y13_N20
D2L84 = (F1_r_tx_done & (A1L120 & (!D2L5 & !D2L8)));


--D2L85 is uart:uart_unit|fifo:fifo_tx|r_rd_index~3 at LCCOMB_X50_Y13_N14
D2L85 = (D2_r_rd_index[1] & ((D2L83) # ((!D2_r_rd_index[0] & D2L84)))) # (!D2_r_rd_index[1] & (D2_r_rd_index[0] & ((D2L84))));


--D2L3 is uart:uart_unit|fifo:fifo_tx|Add3~0 at LCCOMB_X50_Y13_N2
D2L3 = D2_r_rd_index[2] $ (((D2_r_rd_index[1] & D2_r_rd_index[0])));


--D2L10 is uart:uart_unit|fifo:fifo_tx|p_control~1 at LCCOMB_X50_Y13_N16
D2L10 = (F1_r_tx_done & ((D2_r_fifo_count[3]) # ((D2_r_fifo_count[1]) # (!D2L6))));


--D2L86 is uart:uart_unit|fifo:fifo_tx|r_rd_index~4 at LCCOMB_X50_Y13_N4
D2L86 = (A1L120 & ((D2L10 & (D2L3)) # (!D2L10 & ((D2_r_rd_index[2])))));


--D2L4 is uart:uart_unit|fifo:fifo_tx|Add3~1 at LCCOMB_X50_Y13_N18
D2L4 = D2_r_rd_index[3] $ (((D2_r_rd_index[2] & (D2_r_rd_index[1] & D2_r_rd_index[0]))));


--D2L87 is uart:uart_unit|fifo:fifo_tx|r_rd_index~5 at LCCOMB_X50_Y13_N22
D2L87 = (D2_r_rd_index[3] & ((D2L83) # ((D2L4 & D2L84)))) # (!D2_r_rd_index[3] & (D2L4 & ((D2L84))));


--F1L49 is uart:uart_unit|uart_tx:transmitter|r_clk_count[11]~21 at LCCOMB_X49_Y15_N22
F1L49 = ((!F1L3 & F1_r_clk_count[12])) # (!F1_r_sm_main.s_idle);


--F1L86 is uart:uart_unit|uart_tx:transmitter|Selector20~1 at LCCOMB_X49_Y15_N8
F1L86 = (F1_r_sm_main.s_idle & (F1L4 & (F1_r_sm_main.s_tx_start_bit))) # (!F1_r_sm_main.s_idle & (((F1L4 & F1_r_sm_main.s_tx_start_bit)) # (!D2L8)));


--r_tx_data[1] is r_tx_data[1] at FF_X17_Y10_N19
--register power-up is low

r_tx_data[1] = DFFEAS(A1L377, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L76 is uart:uart_unit|fifo:fifo_rx|r_fifo_data~15 at LCCOMB_X38_Y15_N24
D1L76 = (E1_r_rx_dv & A1L120);


--E1_r_rx_byte[0] is uart:uart_unit|uart_rx:receiver|r_rx_byte[0] at FF_X35_Y19_N7
--register power-up is low

E1_r_rx_byte[0] = DFFEAS(E1L67, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1_r_wr_index[0] is uart:uart_unit|fifo:fifo_rx|r_wr_index[0] at FF_X38_Y15_N11
--register power-up is low

D1_r_wr_index[0] = DFFEAS(D1L95, GLOBAL(A1L117),  ,  , D1L90,  ,  ,  ,  );


--D1_r_wr_index[1] is uart:uart_unit|fifo:fifo_rx|r_wr_index[1] at FF_X38_Y15_N17
--register power-up is low

D1_r_wr_index[1] = DFFEAS(D1L96, GLOBAL(A1L117),  ,  , D1L90,  ,  ,  ,  );


--D1_r_wr_index[2] is uart:uart_unit|fifo:fifo_rx|r_wr_index[2] at FF_X38_Y15_N19
--register power-up is low

D1_r_wr_index[2] = DFFEAS(D1L97, GLOBAL(A1L117),  ,  , D1L90,  ,  ,  ,  );


--D1_r_wr_index[3] is uart:uart_unit|fifo:fifo_rx|r_wr_index[3] at FF_X38_Y15_N9
--register power-up is low

D1_r_wr_index[3] = DFFEAS(D1L98, GLOBAL(A1L117),  ,  , D1L90,  ,  ,  ,  );


--D1_r_rd_index[0] is uart:uart_unit|fifo:fifo_rx|r_rd_index[0] at FF_X39_Y15_N21
--register power-up is low

D1_r_rd_index[0] = DFFEAS(D1L82, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L82 is uart:uart_unit|fifo:fifo_rx|r_rd_index~0 at LCCOMB_X39_Y15_N20
D1L82 = (A1L120 & (D1_r_rd_index[0] $ (((D1L8 & r_rd_rx)))));


--D1L83 is uart:uart_unit|fifo:fifo_rx|r_rd_index~1 at LCCOMB_X39_Y15_N10
D1L83 = (A1L120 & ((!D1L8) # (!r_rd_rx)));


--D1_r_rd_index[3] is uart:uart_unit|fifo:fifo_rx|r_rd_index[3] at FF_X39_Y15_N25
--register power-up is low

D1_r_rd_index[3] = DFFEAS(D1L87, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1_r_rd_index[1] is uart:uart_unit|fifo:fifo_rx|r_rd_index[1] at FF_X39_Y15_N23
--register power-up is low

D1_r_rd_index[1] = DFFEAS(D1L85, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1_r_rd_index[2] is uart:uart_unit|fifo:fifo_rx|r_rd_index[2] at FF_X39_Y15_N29
--register power-up is low

D1_r_rd_index[2] = DFFEAS(D1L86, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--D1L5 is uart:uart_unit|fifo:fifo_rx|Equal1~0 at LCCOMB_X39_Y15_N6
D1L5 = (!D1_r_rd_index[2] & (D1_r_rd_index[3] & (!D1_r_rd_index[1] & D1_r_rd_index[0])));


--D1L84 is uart:uart_unit|fifo:fifo_rx|r_rd_index~2 at LCCOMB_X39_Y15_N16
D1L84 = (!D1L5 & (r_rd_rx & (D1L8 & A1L120)));


--D1L85 is uart:uart_unit|fifo:fifo_rx|r_rd_index~3 at LCCOMB_X39_Y15_N22
D1L85 = (D1_r_rd_index[1] & ((D1L83) # ((!D1_r_rd_index[0] & D1L84)))) # (!D1_r_rd_index[1] & (D1_r_rd_index[0] & (D1L84)));


--D1L3 is uart:uart_unit|fifo:fifo_rx|Add3~0 at LCCOMB_X39_Y15_N18
D1L3 = D1_r_rd_index[2] $ (((D1_r_rd_index[0] & D1_r_rd_index[1])));


--D1L10 is uart:uart_unit|fifo:fifo_rx|p_control~1 at LCCOMB_X33_Y14_N18
D1L10 = (r_rd_rx & ((D1_r_fifo_count[3]) # ((D1_r_fifo_count[1]) # (!D1L6))));


--D1L86 is uart:uart_unit|fifo:fifo_rx|r_rd_index~4 at LCCOMB_X39_Y15_N28
D1L86 = (A1L120 & ((D1L10 & (D1L3)) # (!D1L10 & ((D1_r_rd_index[2])))));


--D1L4 is uart:uart_unit|fifo:fifo_rx|Add3~1 at LCCOMB_X39_Y15_N0
D1L4 = D1_r_rd_index[3] $ (((D1_r_rd_index[2] & (D1_r_rd_index[1] & D1_r_rd_index[0]))));


--D1L87 is uart:uart_unit|fifo:fifo_rx|r_rd_index~5 at LCCOMB_X39_Y15_N24
D1L87 = (D1L83 & ((D1_r_rd_index[3]) # ((D1L84 & D1L4)))) # (!D1L83 & (D1L84 & ((D1L4))));


--E1_r_rx_byte[5] is uart:uart_unit|uart_rx:receiver|r_rx_byte[5] at FF_X36_Y19_N15
--register power-up is low

E1_r_rx_byte[5] = DFFEAS(E1L77, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1_r_rx_byte[4] is uart:uart_unit|uart_rx:receiver|r_rx_byte[4] at FF_X36_Y19_N9
--register power-up is low

E1_r_rx_byte[4] = DFFEAS(E1L75, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1_r_rx_byte[7] is uart:uart_unit|uart_rx:receiver|r_rx_byte[7] at FF_X36_Y19_N27
--register power-up is low

E1_r_rx_byte[7] = DFFEAS(E1L81, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1_r_rx_byte[6] is uart:uart_unit|uart_rx:receiver|r_rx_byte[6] at FF_X36_Y19_N5
--register power-up is low

E1_r_rx_byte[6] = DFFEAS(E1L79, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1_r_rx_byte[3] is uart:uart_unit|uart_rx:receiver|r_rx_byte[3] at FF_X35_Y19_N5
--register power-up is low

E1_r_rx_byte[3] = DFFEAS(E1L73, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1_r_rx_byte[2] is uart:uart_unit|uart_rx:receiver|r_rx_byte[2] at FF_X36_Y19_N23
--register power-up is low

E1_r_rx_byte[2] = DFFEAS(E1L71, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1_r_rx_byte[1] is uart:uart_unit|uart_rx:receiver|r_rx_byte[1] at FF_X36_Y19_N29
--register power-up is low

E1_r_rx_byte[1] = DFFEAS(E1L69, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--A1L339 is r_sm~9 at LCCOMB_X20_Y10_N16
A1L339 = (A1L111 & (r_sm.s_process & (A1L113 & A1L112)));


--E1L103 is uart:uart_unit|uart_rx:receiver|Selector17~0 at LCCOMB_X38_Y19_N14
E1L103 = (!E1_r_sm_main.s_cleanup & (((E1_r_sm_main.s_idle & !E1L62)) # (!E1_r_rx_data)));


--E1_r_rx_data_r is uart:uart_unit|uart_rx:receiver|r_rx_data_r at FF_X35_Y19_N23
--register power-up is low

E1_r_rx_data_r = DFFEAS(E1L84, GLOBAL(A1L117),  ,  ,  ,  ,  ,  ,  );


--E1L101 is uart:uart_unit|uart_rx:receiver|Selector16~0 at LCCOMB_X38_Y19_N26
E1L101 = (E1_r_sm_main.s_rx_data_bits & ((E1_r_clk_count[12]))) # (!E1_r_sm_main.s_rx_data_bits & (E1_r_sm_main.s_idle));


--E1L102 is uart:uart_unit|uart_rx:receiver|Selector16~1 at LCCOMB_X38_Y19_N24
E1L102 = (E1L101 & (E1_r_bit_index[0] $ (((!E1L16 & E1_r_sm_main.s_rx_data_bits))))) # (!E1L101 & (((E1_r_bit_index[0] & E1_r_sm_main.s_rx_data_bits))));


--E1L99 is uart:uart_unit|uart_rx:receiver|Selector15~2 at LCCOMB_X35_Y19_N0
E1L99 = (E1_r_sm_main.s_rx_data_bits & (E1_r_bit_index[1] $ (((E1_r_bit_index[0] & E1L17)))));


--E1L96 is uart:uart_unit|uart_rx:receiver|Selector14~0 at LCCOMB_X35_Y19_N18
E1L96 = (E1_r_bit_index[0] & (E1L1 & (E1_r_bit_index[1] $ (E1_r_bit_index[2]))));


--D2L95 is uart:uart_unit|fifo:fifo_tx|r_wr_index~0 at LCCOMB_X50_Y14_N26
D2L95 = (!D2_r_wr_index[0] & A1L120);


--D2L91 is uart:uart_unit|fifo:fifo_tx|r_wr_index[1]~1 at LCCOMB_X50_Y14_N14
D2L91 = ((!D2L7 & r_wr_tx)) # (!A1L120);


--D2L92 is uart:uart_unit|fifo:fifo_tx|r_wr_index[1]~2 at LCCOMB_X50_Y14_N24
D2L92 = ((D2_r_wr_index[2]) # ((D2_r_wr_index[1]) # (!D2_r_wr_index[0]))) # (!D2_r_wr_index[3]);


--D2L96 is uart:uart_unit|fifo:fifo_tx|r_wr_index~3 at LCCOMB_X50_Y14_N0
D2L96 = (D2L92 & (A1L120 & (D2_r_wr_index[0] $ (D2_r_wr_index[1]))));


--D2L1 is uart:uart_unit|fifo:fifo_tx|Add2~0 at LCCOMB_X50_Y14_N22
D2L1 = D2_r_wr_index[2] $ (((D2_r_wr_index[0] & D2_r_wr_index[1])));


--D2L97 is uart:uart_unit|fifo:fifo_tx|r_wr_index~4 at LCCOMB_X50_Y14_N18
D2L97 = (D2L92 & (D2L1 & A1L120));


--D2L2 is uart:uart_unit|fifo:fifo_tx|Add2~1 at LCCOMB_X50_Y14_N8
D2L2 = D2_r_wr_index[3] $ (((D2_r_wr_index[2] & (D2_r_wr_index[0] & D2_r_wr_index[1]))));


--D2L98 is uart:uart_unit|fifo:fifo_tx|r_wr_index~5 at LCCOMB_X50_Y14_N16
D2L98 = (D2L92 & (D2L2 & A1L120));


--A1L376 is r_tx_data[1]~0 at LCCOMB_X17_Y10_N20
A1L376 = (r_tx_data[1]) # ((!A1L102 & (A1L342 & A1L126)));


--A1L377 is r_tx_data[1]~1 at LCCOMB_X17_Y10_N18
A1L377 = (A1L376) # ((!A1L102 & (!A1L223 & A1L342)));


--E1L2 is uart:uart_unit|uart_rx:receiver|Decoder0~1 at LCCOMB_X35_Y19_N28
E1L2 = (!E1_r_bit_index[0] & (!E1_r_bit_index[1] & (!E1_r_bit_index[2] & E1L1)));


--E1L67 is uart:uart_unit|uart_rx:receiver|r_rx_byte[0]~0 at LCCOMB_X35_Y19_N6
E1L67 = (E1L2 & (E1_r_rx_data)) # (!E1L2 & ((E1_r_rx_byte[0])));


--D1L95 is uart:uart_unit|fifo:fifo_rx|r_wr_index~0 at LCCOMB_X38_Y15_N10
D1L95 = (!D1_r_wr_index[0] & A1L120);


--D1L90 is uart:uart_unit|fifo:fifo_rx|r_wr_index[0]~1 at LCCOMB_X38_Y15_N2
D1L90 = ((E1_r_rx_dv & !D1L7)) # (!A1L120);


--D1L91 is uart:uart_unit|fifo:fifo_rx|r_wr_index[0]~2 at LCCOMB_X38_Y15_N4
D1L91 = ((D1_r_wr_index[2]) # ((D1_r_wr_index[1]) # (!D1_r_wr_index[3]))) # (!D1_r_wr_index[0]);


--D1L96 is uart:uart_unit|fifo:fifo_rx|r_wr_index~3 at LCCOMB_X38_Y15_N16
D1L96 = (D1L91 & (A1L120 & (D1_r_wr_index[0] $ (D1_r_wr_index[1]))));


--D1L1 is uart:uart_unit|fifo:fifo_rx|Add2~0 at LCCOMB_X38_Y15_N26
D1L1 = D1_r_wr_index[2] $ (((D1_r_wr_index[0] & D1_r_wr_index[1])));


--D1L97 is uart:uart_unit|fifo:fifo_rx|r_wr_index~4 at LCCOMB_X38_Y15_N18
D1L97 = (D1L91 & (D1L1 & A1L120));


--D1L2 is uart:uart_unit|fifo:fifo_rx|Add2~1 at LCCOMB_X38_Y15_N12
D1L2 = D1_r_wr_index[3] $ (((D1_r_wr_index[0] & (D1_r_wr_index[2] & D1_r_wr_index[1]))));


--D1L98 is uart:uart_unit|fifo:fifo_rx|r_wr_index~5 at LCCOMB_X38_Y15_N8
D1L98 = (D1L2 & (D1L91 & A1L120));


--E1L3 is uart:uart_unit|uart_rx:receiver|Decoder0~2 at LCCOMB_X36_Y19_N6
E1L3 = (E1_r_bit_index[2] & (E1_r_bit_index[0] & (!E1_r_bit_index[1] & E1L1)));


--E1L77 is uart:uart_unit|uart_rx:receiver|r_rx_byte[5]~1 at LCCOMB_X36_Y19_N14
E1L77 = (E1L3 & (E1_r_rx_data)) # (!E1L3 & ((E1_r_rx_byte[5])));


--E1L4 is uart:uart_unit|uart_rx:receiver|Decoder0~3 at LCCOMB_X36_Y19_N12
E1L4 = (E1_r_bit_index[2] & (!E1_r_bit_index[0] & (!E1_r_bit_index[1] & E1L1)));


--E1L75 is uart:uart_unit|uart_rx:receiver|r_rx_byte[4]~2 at LCCOMB_X36_Y19_N8
E1L75 = (E1L4 & (E1_r_rx_data)) # (!E1L4 & ((E1_r_rx_byte[4])));


--E1L5 is uart:uart_unit|uart_rx:receiver|Decoder0~4 at LCCOMB_X36_Y19_N2
E1L5 = (E1_r_bit_index[2] & (E1_r_bit_index[0] & (E1_r_bit_index[1] & E1L1)));


--E1L81 is uart:uart_unit|uart_rx:receiver|r_rx_byte[7]~3 at LCCOMB_X36_Y19_N26
E1L81 = (E1L5 & (E1_r_rx_data)) # (!E1L5 & ((E1_r_rx_byte[7])));


--E1L6 is uart:uart_unit|uart_rx:receiver|Decoder0~5 at LCCOMB_X36_Y19_N24
E1L6 = (E1_r_bit_index[2] & (!E1_r_bit_index[0] & (E1_r_bit_index[1] & E1L1)));


--E1L79 is uart:uart_unit|uart_rx:receiver|r_rx_byte[6]~4 at LCCOMB_X36_Y19_N4
E1L79 = (E1L6 & (E1_r_rx_data)) # (!E1L6 & ((E1_r_rx_byte[6])));


--E1L7 is uart:uart_unit|uart_rx:receiver|Decoder0~6 at LCCOMB_X35_Y19_N10
E1L7 = (E1_r_bit_index[0] & (E1_r_bit_index[1] & (!E1_r_bit_index[2] & E1L1)));


--E1L73 is uart:uart_unit|uart_rx:receiver|r_rx_byte[3]~5 at LCCOMB_X35_Y19_N4
E1L73 = (E1L7 & (E1_r_rx_data)) # (!E1L7 & ((E1_r_rx_byte[3])));


--E1L8 is uart:uart_unit|uart_rx:receiver|Decoder0~7 at LCCOMB_X36_Y19_N10
E1L8 = (!E1_r_bit_index[2] & (!E1_r_bit_index[0] & (E1_r_bit_index[1] & E1L1)));


--E1L71 is uart:uart_unit|uart_rx:receiver|r_rx_byte[2]~6 at LCCOMB_X36_Y19_N22
E1L71 = (E1L8 & (E1_r_rx_data)) # (!E1L8 & ((E1_r_rx_byte[2])));


--E1L9 is uart:uart_unit|uart_rx:receiver|Decoder0~8 at LCCOMB_X36_Y19_N16
E1L9 = (!E1_r_bit_index[2] & (E1_r_bit_index[0] & (!E1_r_bit_index[1] & E1L1)));


--E1L69 is uart:uart_unit|uart_rx:receiver|r_rx_byte[1]~7 at LCCOMB_X36_Y19_N28
E1L69 = (E1L9 & (E1_r_rx_data)) # (!E1L9 & ((E1_r_rx_byte[1])));


--A1L86 is Decoder0~44 at LCCOMB_X19_Y10_N0
A1L86 = (!r_index[2] & (!r_index[3] & (A1L69 & A1L68)));


--A1L87 is Decoder0~45 at LCCOMB_X19_Y10_N18
A1L87 = (!r_index[2] & (A1L70 & (!r_index[3] & A1L68)));


--A1L88 is Decoder0~46 at LCCOMB_X19_Y9_N6
A1L88 = (!r_index[2] & (!r_index[3] & (A1L71 & A1L68)));


--A1L89 is Decoder0~47 at LCCOMB_X21_Y10_N24
A1L89 = (!r_index[2] & (!r_index[3] & (A1L68 & A1L72)));


--A1L90 is Decoder0~48 at LCCOMB_X14_Y10_N28
A1L90 = (!r_index[1] & (!r_index[0] & A1L85));


--A1L91 is Decoder0~49 at LCCOMB_X14_Y10_N18
A1L91 = (!r_index[1] & (r_index[0] & A1L85));


--A1L92 is Decoder0~50 at LCCOMB_X14_Y10_N24
A1L92 = (r_index[1] & (!r_index[0] & A1L85));


--A1L93 is Decoder0~51 at LCCOMB_X14_Y10_N10
A1L93 = (r_index[1] & (r_index[0] & A1L85));


--A1L98 is Decoder1~10 at LCCOMB_X17_Y10_N26
A1L98 = (A1L121 & (!r_index[3] & (r_sm.s_process & r_index[2])));


--A1L99 is Decoder1~11 at LCCOMB_X21_Y10_N6
A1L99 = (r_index[2] & (A1L121 & (r_sm.s_process & r_index[3])));


--A1L100 is Decoder1~12 at LCCOMB_X16_Y10_N10
A1L100 = (!r_index[3] & (!r_index[2] & A1L94));


--E1L92 is uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit~3 at LCCOMB_X38_Y19_N30
E1L92 = (E1L91) # ((E1_r_sm_main.s_rx_stop_bit & ((E1L16) # (!E1_r_clk_count[12]))));


--E1L100 is uart:uart_unit|uart_rx:receiver|Selector15~3 at LCCOMB_X35_Y19_N2
E1L100 = (E1L99) # ((E1_r_sm_main.s_idle & (!E1_r_sm_main.s_rx_data_bits & E1_r_bit_index[1])));


--E1L97 is uart:uart_unit|uart_rx:receiver|Selector14~1 at LCCOMB_X35_Y19_N12
E1L97 = (E1_r_sm_main.s_rx_data_bits & (((!E1L17)) # (!E1_r_bit_index[0]))) # (!E1_r_sm_main.s_rx_data_bits & (((E1_r_sm_main.s_idle))));


--E1L98 is uart:uart_unit|uart_rx:receiver|Selector14~2 at LCCOMB_X35_Y19_N8
E1L98 = (E1L96) # ((E1L97 & E1_r_bit_index[2]));


--A1L434 is ~GND at LCCOMB_X52_Y15_N24
A1L434 = GND;


--A1L210 is o_rx_full~output at IOOBUF_X83_Y73_N2
A1L210 = OUTPUT_BUFFER.O(.I(D1L7), , , , , , , , , , , , , , , , , );


--o_rx_full is o_rx_full at PIN_E25
o_rx_full = OUTPUT();


--A1L208 is o_rx_empty~output at IOOBUF_X85_Y73_N23
A1L208 = OUTPUT_BUFFER.O(.I(!D1L8), , , , , , , , , , , , , , , , , );


--o_rx_empty is o_rx_empty at PIN_E24
o_rx_empty = OUTPUT();


--A1L216 is o_tx~output at IOOBUF_X13_Y73_N23
A1L216 = OUTPUT_BUFFER.O(.I(F1_o_tx_serial), , , , , , , , , , , , , , , , , );


--o_tx is o_tx at PIN_G9
o_tx = OUTPUT();


--A1L215 is o_tx_full~output at IOOBUF_X107_Y73_N9
A1L215 = OUTPUT_BUFFER.O(.I(D2L7), , , , , , , , , , , , , , , , , );


--o_tx_full is o_tx_full at PIN_E21
o_tx_full = OUTPUT();


--A1L213 is o_tx_empty~output at IOOBUF_X111_Y73_N9
A1L213 = OUTPUT_BUFFER.O(.I(D2L8), , , , , , , , , , , , , , , , , );


--o_tx_empty is o_tx_empty at PIN_E22
o_tx_empty = OUTPUT();


--A1L129 is o_addr[0]~output at IOOBUF_X16_Y0_N2
A1L129 = OUTPUT_BUFFER.O(.I(r_addr[0]), , , , , , , , , , , , , , , , , );


--o_addr[0] is o_addr[0] at PIN_AB7
o_addr[0] = OUTPUT();


--A1L131 is o_addr[1]~output at IOOBUF_X3_Y0_N2
A1L131 = OUTPUT_BUFFER.O(.I(r_addr[1]), , , , , , , , , , , , , , , , , );


--o_addr[1] is o_addr[1] at PIN_AD7
o_addr[1] = OUTPUT();


--A1L133 is o_addr[2]~output at IOOBUF_X20_Y0_N16
A1L133 = OUTPUT_BUFFER.O(.I(r_addr[2]), , , , , , , , , , , , , , , , , );


--o_addr[2] is o_addr[2] at PIN_AE7
o_addr[2] = OUTPUT();


--A1L135 is o_addr[3]~output at IOOBUF_X9_Y0_N2
A1L135 = OUTPUT_BUFFER.O(.I(r_addr[3]), , , , , , , , , , , , , , , , , );


--o_addr[3] is o_addr[3] at PIN_AC7
o_addr[3] = OUTPUT();


--A1L137 is o_addr[4]~output at IOOBUF_X0_Y4_N9
A1L137 = OUTPUT_BUFFER.O(.I(r_addr[4]), , , , , , , , , , , , , , , , , );


--o_addr[4] is o_addr[4] at PIN_AB6
o_addr[4] = OUTPUT();


--A1L139 is o_addr[5]~output at IOOBUF_X1_Y0_N16
A1L139 = OUTPUT_BUFFER.O(.I(r_addr[5]), , , , , , , , , , , , , , , , , );


--o_addr[5] is o_addr[5] at PIN_AE6
o_addr[5] = OUTPUT();


--A1L141 is o_addr[6]~output at IOOBUF_X0_Y4_N23
A1L141 = OUTPUT_BUFFER.O(.I(r_addr[6]), , , , , , , , , , , , , , , , , );


--o_addr[6] is o_addr[6] at PIN_AB5
o_addr[6] = OUTPUT();


--A1L143 is o_addr[7]~output at IOOBUF_X0_Y5_N16
A1L143 = OUTPUT_BUFFER.O(.I(r_addr[7]), , , , , , , , , , , , , , , , , );


--o_addr[7] is o_addr[7] at PIN_AC5
o_addr[7] = OUTPUT();


--A1L145 is o_addr[8]~output at IOOBUF_X5_Y0_N16
A1L145 = OUTPUT_BUFFER.O(.I(r_addr[8]), , , , , , , , , , , , , , , , , );


--o_addr[8] is o_addr[8] at PIN_AF5
o_addr[8] = OUTPUT();


--A1L147 is o_addr[9]~output at IOOBUF_X0_Y31_N16
A1L147 = OUTPUT_BUFFER.O(.I(r_addr[9]), , , , , , , , , , , , , , , , , );


--o_addr[9] is o_addr[9] at PIN_T7
o_addr[9] = OUTPUT();


--A1L149 is o_addr[10]~output at IOOBUF_X0_Y6_N2
A1L149 = OUTPUT_BUFFER.O(.I(r_addr[10]), , , , , , , , , , , , , , , , , );


--o_addr[10] is o_addr[10] at PIN_AF2
o_addr[10] = OUTPUT();


--A1L151 is o_addr[11]~output at IOOBUF_X0_Y22_N16
A1L151 = OUTPUT_BUFFER.O(.I(r_addr[11]), , , , , , , , , , , , , , , , , );


--o_addr[11] is o_addr[11] at PIN_AD3
o_addr[11] = OUTPUT();


--A1L153 is o_addr[12]~output at IOOBUF_X0_Y8_N23
A1L153 = OUTPUT_BUFFER.O(.I(r_addr[12]), , , , , , , , , , , , , , , , , );


--o_addr[12] is o_addr[12] at PIN_AB4
o_addr[12] = OUTPUT();


--A1L155 is o_addr[13]~output at IOOBUF_X0_Y23_N23
A1L155 = OUTPUT_BUFFER.O(.I(r_addr[13]), , , , , , , , , , , , , , , , , );


--o_addr[13] is o_addr[13] at PIN_AC3
o_addr[13] = OUTPUT();


--A1L157 is o_addr[14]~output at IOOBUF_X0_Y19_N2
A1L157 = OUTPUT_BUFFER.O(.I(r_addr[14]), , , , , , , , , , , , , , , , , );


--o_addr[14] is o_addr[14] at PIN_AA4
o_addr[14] = OUTPUT();


--A1L159 is o_addr[15]~output at IOOBUF_X27_Y0_N9
A1L159 = OUTPUT_BUFFER.O(.I(r_addr[15]), , , , , , , , , , , , , , , , , );


--o_addr[15] is o_addr[15] at PIN_AB11
o_addr[15] = OUTPUT();


--A1L161 is o_addr[16]~output at IOOBUF_X49_Y0_N9
A1L161 = OUTPUT_BUFFER.O(.I(r_addr[16]), , , , , , , , , , , , , , , , , );


--o_addr[16] is o_addr[16] at PIN_AC11
o_addr[16] = OUTPUT();


--A1L163 is o_addr[17]~output at IOOBUF_X11_Y0_N9
A1L163 = OUTPUT_BUFFER.O(.I(r_addr[17]), , , , , , , , , , , , , , , , , );


--o_addr[17] is o_addr[17] at PIN_AB9
o_addr[17] = OUTPUT();


--A1L165 is o_addr[18]~output at IOOBUF_X11_Y0_N2
A1L165 = OUTPUT_BUFFER.O(.I(r_addr[18]), , , , , , , , , , , , , , , , , );


--o_addr[18] is o_addr[18] at PIN_AB8
o_addr[18] = OUTPUT();


--A1L167 is o_addr[19]~output at IOOBUF_X0_Y20_N16
A1L167 = OUTPUT_BUFFER.O(.I(r_addr[19]), , , , , , , , , , , , , , , , , );


--o_addr[19] is o_addr[19] at PIN_T8
o_addr[19] = OUTPUT();


--A1L172 is o_data[0]~output at IOOBUF_X5_Y0_N9
A1L172 = OUTPUT_BUFFER.O(.I(r_sram_data[0]), , , , , , , , , , , , , , , , , );


--o_data[0] is o_data[0] at PIN_AH3
o_data[0] = OUTPUT();


--A1L174 is o_data[1]~output at IOOBUF_X1_Y0_N2
A1L174 = OUTPUT_BUFFER.O(.I(r_sram_data[1]), , , , , , , , , , , , , , , , , );


--o_data[1] is o_data[1] at PIN_AF4
o_data[1] = OUTPUT();


--A1L176 is o_data[2]~output at IOOBUF_X9_Y0_N23
A1L176 = OUTPUT_BUFFER.O(.I(r_sram_data[2]), , , , , , , , , , , , , , , , , );


--o_data[2] is o_data[2] at PIN_AG4
o_data[2] = OUTPUT();


--A1L178 is o_data[3]~output at IOOBUF_X9_Y0_N16
A1L178 = OUTPUT_BUFFER.O(.I(r_sram_data[3]), , , , , , , , , , , , , , , , , );


--o_data[3] is o_data[3] at PIN_AH4
o_data[3] = OUTPUT();


--A1L180 is o_data[4]~output at IOOBUF_X7_Y0_N16
A1L180 = OUTPUT_BUFFER.O(.I(r_sram_data[4]), , , , , , , , , , , , , , , , , );


--o_data[4] is o_data[4] at PIN_AF6
o_data[4] = OUTPUT();


--A1L182 is o_data[5]~output at IOOBUF_X11_Y0_N23
A1L182 = OUTPUT_BUFFER.O(.I(r_sram_data[5]), , , , , , , , , , , , , , , , , );


--o_data[5] is o_data[5] at PIN_AG6
o_data[5] = OUTPUT();


--A1L184 is o_data[6]~output at IOOBUF_X11_Y0_N16
A1L184 = OUTPUT_BUFFER.O(.I(r_sram_data[6]), , , , , , , , , , , , , , , , , );


--o_data[6] is o_data[6] at PIN_AH6
o_data[6] = OUTPUT();


--A1L186 is o_data[7]~output at IOOBUF_X20_Y0_N9
A1L186 = OUTPUT_BUFFER.O(.I(r_sram_data[7]), , , , , , , , , , , , , , , , , );


--o_data[7] is o_data[7] at PIN_AF7
o_data[7] = OUTPUT();


--A1L188 is o_data[8]~output at IOOBUF_X0_Y21_N16
A1L188 = OUTPUT_BUFFER.O(.I(r_sram_data[8]), , , , , , , , , , , , , , , , , );


--o_data[8] is o_data[8] at PIN_AD1
o_data[8] = OUTPUT();


--A1L190 is o_data[9]~output at IOOBUF_X0_Y22_N23
A1L190 = OUTPUT_BUFFER.O(.I(r_sram_data[9]), , , , , , , , , , , , , , , , , );


--o_data[9] is o_data[9] at PIN_AD2
o_data[9] = OUTPUT();


--A1L192 is o_data[10]~output at IOOBUF_X0_Y17_N16
A1L192 = OUTPUT_BUFFER.O(.I(r_sram_data[10]), , , , , , , , , , , , , , , , , );


--o_data[10] is o_data[10] at PIN_AE2
o_data[10] = OUTPUT();


--A1L194 is o_data[11]~output at IOOBUF_X0_Y16_N16
A1L194 = OUTPUT_BUFFER.O(.I(r_sram_data[11]), , , , , , , , , , , , , , , , , );


--o_data[11] is o_data[11] at PIN_AE1
o_data[11] = OUTPUT();


--A1L196 is o_data[12]~output at IOOBUF_X0_Y7_N9
A1L196 = OUTPUT_BUFFER.O(.I(r_sram_data[12]), , , , , , , , , , , , , , , , , );


--o_data[12] is o_data[12] at PIN_AE3
o_data[12] = OUTPUT();


--A1L198 is o_data[13]~output at IOOBUF_X3_Y0_N23
A1L198 = OUTPUT_BUFFER.O(.I(r_sram_data[13]), , , , , , , , , , , , , , , , , );


--o_data[13] is o_data[13] at PIN_AE4
o_data[13] = OUTPUT();


--A1L200 is o_data[14]~output at IOOBUF_X7_Y0_N23
A1L200 = OUTPUT_BUFFER.O(.I(r_sram_data[14]), , , , , , , , , , , , , , , , , );


--o_data[14] is o_data[14] at PIN_AF3
o_data[14] = OUTPUT();


--A1L202 is o_data[15]~output at IOOBUF_X3_Y0_N16
A1L202 = OUTPUT_BUFFER.O(.I(r_sram_data[15]), , , , , , , , , , , , , , , , , );


--o_data[15] is o_data[15] at PIN_AG3
o_data[15] = OUTPUT();


--A1L220 is o_we~output at IOOBUF_X23_Y0_N23
A1L220 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_we is o_we at PIN_AE8
o_we = OUTPUT();


--A1L169 is o_ce~output at IOOBUF_X23_Y0_N16
A1L169 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_ce is o_ce at PIN_AF8
o_ce = OUTPUT();


--A1L206 is o_oe~output at IOOBUF_X1_Y0_N23
A1L206 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_oe is o_oe at PIN_AD5
o_oe = OUTPUT();


--A1L218 is o_ub~output at IOOBUF_X0_Y4_N2
A1L218 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_ub is o_ub at PIN_AC4
o_ub = OUTPUT();


--A1L204 is o_lb~output at IOOBUF_X1_Y0_N9
A1L204 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_lb is o_lb at PIN_AD4
o_lb = OUTPUT();


--A1L116 is i_clk~input at IOIBUF_X0_Y36_N15
A1L116 = INPUT_BUFFER(.I(i_clk), );


--i_clk is i_clk at PIN_Y2
i_clk = INPUT();


--A1L120 is i_rst_sync~input at IOIBUF_X115_Y53_N15
A1L120 = INPUT_BUFFER(.I(i_rst_sync), );


--i_rst_sync is i_rst_sync at PIN_M21
i_rst_sync = INPUT();


--A1L121 is i_rst~input at IOIBUF_X115_Y40_N8
A1L121 = INPUT_BUFFER(.I(i_rst), );


--i_rst is i_rst at PIN_M23
i_rst = INPUT();


--A1L123 is i_rx~input at IOIBUF_X27_Y73_N8
A1L123 = INPUT_BUFFER(.I(i_rx), );


--i_rx is i_rx at PIN_G12
i_rx = INPUT();












--A1L117 is i_clk~inputclkctrl at CLKCTRL_G4
A1L117 = cycloneive_clkctrl(.INCLK[0] = A1L116) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--A1L334 is r_sm.s_clear~feeder at LCCOMB_X20_Y10_N28
A1L334 = r_sm.s_write_sram;


--D2L35 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]~feeder at LCCOMB_X50_Y14_N28
D2L35 = D2_r_wr_index[1];


--D2L38 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]~feeder at LCCOMB_X50_Y13_N10
D2L38 = D2_r_wr_index[2];


--D2L41 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]~feeder at LCCOMB_X50_Y13_N24
D2L41 = D2_r_wr_index[3];


--D2L33 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[2]~feeder at LCCOMB_X50_Y14_N20
D2L33 = D2L82;


--D2L43 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[8]~feeder at LCCOMB_X50_Y13_N6
D2L43 = D2L87;


--D2L81 is uart:uart_unit|fifo:fifo_tx|r_rd_index[3]~feeder at LCCOMB_X50_Y13_N12
D2L81 = D2L87;


--D2L51 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]~feeder at LCCOMB_X52_Y15_N8
D2L51 = r_tx_data[1];


--D2L47 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]~feeder at LCCOMB_X52_Y15_N28
D2L47 = r_tx_data[1];


--D1L45 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9]~feeder at LCCOMB_X35_Y15_N8
D1L45 = E1_r_rx_byte[0];


--D1L32 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]~feeder at LCCOMB_X38_Y15_N20
D1L32 = D1_r_wr_index[0];


--D1L35 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]~feeder at LCCOMB_X38_Y15_N14
D1L35 = D1_r_wr_index[1];


--D1L37 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]~feeder at LCCOMB_X39_Y15_N8
D1L37 = D1L85;


--D1L40 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]~feeder at LCCOMB_X39_Y15_N26
D1L40 = D1L86;


--D1L43 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]~feeder at LCCOMB_X39_Y15_N4
D1L43 = D1L87;


--D1L63 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]~feeder at LCCOMB_X36_Y15_N6
D1L63 = E1_r_rx_byte[5];


--D1L71 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23]~feeder at LCCOMB_X36_Y15_N16
D1L71 = E1_r_rx_byte[7];


--D1L67 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21]~feeder at LCCOMB_X36_Y15_N22
D1L67 = E1_r_rx_byte[6];


--D1L53 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[13]~feeder at LCCOMB_X36_Y15_N24
D1L53 = E1_r_rx_byte[2];


--D1L49 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[11]~feeder at LCCOMB_X36_Y15_N2
D1L49 = E1_r_rx_byte[1];


--E1L84 is uart:uart_unit|uart_rx:receiver|r_rx_data_r~feeder at LCCOMB_X35_Y19_N22
E1L84 = A1L123;


--D2L61 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22]~feeder at LCCOMB_X50_Y15_N20
D2L61 = VCC;


--D2L59 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20]~feeder at LCCOMB_X50_Y15_N6
D2L59 = VCC;


--D2L57 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18]~feeder at LCCOMB_X50_Y15_N28
D2L57 = VCC;


--D2L63 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24]~feeder at LCCOMB_X50_Y15_N30
D2L63 = VCC;


--D2L53 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[14]~feeder at LCCOMB_X52_Y15_N2
D2L53 = VCC;


--D2L49 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[12]~feeder at LCCOMB_X52_Y15_N18
D2L49 = VCC;


--D2L45 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[10]~feeder at LCCOMB_X52_Y15_N4
D2L45 = VCC;


--D2L55 is uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[16]~feeder at LCCOMB_X52_Y15_N22
D2L55 = VCC;


--D1L47 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[10]~feeder at LCCOMB_X35_Y15_N30
D1L47 = VCC;


--D1L65 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[20]~feeder at LCCOMB_X35_Y15_N2
D1L65 = VCC;


--D1L61 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[18]~feeder at LCCOMB_X34_Y15_N24
D1L61 = VCC;


--D1L73 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[24]~feeder at LCCOMB_X35_Y15_N0
D1L73 = VCC;


--D1L69 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[22]~feeder at LCCOMB_X35_Y15_N4
D1L69 = VCC;


--D1L58 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[16]~feeder at LCCOMB_X35_Y15_N28
D1L58 = VCC;


--D1L55 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[14]~feeder at LCCOMB_X35_Y15_N12
D1L55 = VCC;


--D1L51 is uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[12]~feeder at LCCOMB_X35_Y15_N24
D1L51 = VCC;


