# ğŸŒŸ RISC-V SoC Tapeout â€“ Week-6: Comprehensive physical design workshop covering the OpenLANE RTL-to-GDSII flow on Sky130 â€” from floorplanning and cell design to final layout and timing closure.

<div align="center">

![Physical Design](https://img.shields.io/badge/Physical_Design-Workshop-blue?style=for-the-badge)
![OpenLANE](https://img.shields.io/badge/OpenLANE-Flow-green?style=for-the-badge)
![Sky130](https://img.shields.io/badge/Sky130-PDK-orange?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Active-success?style=for-the-badge)

</div>

ğŸ”„ This week marks the **Physical Design Workshop**, where I execute the complete **RTL-to-GDSII implementation** flow using **OpenLANE** and **Sky130 PDK**. Building upon synthesis, timing, and floorplanning concepts from earlier weeks, I now focus on practical physical design. This phase demonstrates how digital and mixed-signal blocks transform from RTL descriptions into verified, fabrication-ready silicon layouts.

---

## ğŸ¯ Objective

> ğŸ’¡ **Mission:** Master the complete RTL-to-GDSII physical design flow through hands-on implementation

<div align="center">

| ğŸ“ Learn | ğŸ› ï¸ Build | âœ… Verify |
|---------|---------|----------|
| Physical design concepts | Standard cells & layouts | DRC, LVS, STA |

</div>

The main goal of this week is to perform a series of **hands-on physical design labs** using a **pre-configured VDI image**. Through these labs, I aim to understand how various stagesâ€”standard cell design, layout generation, routing, DRC, and STAâ€”fit together in a complete digital design implementation.

---

### ğŸ¯ Key Milestones

- ğŸ”¸ **Setup & Environment:** Configure OpenLANE and Sky130 toolchain
- ğŸ”¸ **Synthesis to Layout:** Transform RTL into physical design
- ğŸ”¸ **Custom Cell Design:** Create and characterize standard cells
- ğŸ”¸ **Timing Closure:** Achieve timing requirements through STA
- ğŸ”¸ **Final Verification:** Complete DRC/LVS checks and generate GDSII

---

## ğŸ’¡ Learning Importance

### ğŸ” **Why This Matters**

This workshop connects all the concepts from the previous weeks and provides a real understanding of:

ğŸ”¹ How **digital design integrates with custom analog and mixed-signal blocks**

ğŸ”¹ The relationship between **layout design, timing closure, and DRC rules**

ğŸ”¹ How **physical implementation** influences chip performance and reliability

ğŸ”¹ The complete flow from **synthesis â†’ STA â†’ layout â†’ verification**


### ğŸ“ **Skills You'll Gain**

âœ¨ OpenLANE Flow Mastery

âœ¨ Sky130 PDK Understanding

âœ¨ Layout Design Skills

âœ¨ Timing Analysis Expertise

âœ¨ Verification Techniques

âœ¨ Industry-Standard Workflow

> ğŸ“Œ **By the end of this week**, the complete RTL-to-verified-layout transformation process will be fully understood and documented. I should have a clear view of how an RTL design is transformed into a verified layout ready for fabrication. 

---

## ğŸ§± Workshop Overview

<div align="center">

### ğŸ“… Five-Day Structured Learning Path

</div>

| **Day** | **Topic** | **Focus Area** | **Key Tools** | **Status** |
|---------|-----------|----------------|---------------|------------|
| **[Day 1](./Day1_Inception_OpenSourceEDA_OpenLANE_Sky130/readme.md)** ğŸš€ | Inception of Open-Source EDA | Understanding the OpenLANE environment and Sky130 PDK | OpenLANE, Magic | ğŸŸ¢ |
| **[Day 2](./Day2_GoodFloorplan_vs_BadFloorplan_and_LibraryCells/readme.md)** ğŸ“ | Floorplanning Concepts | Comparing good vs bad floorplans and exploring library cells | OpenLANE, Magic | ğŸŸ¢ |
| **[Day 3](./Day3_Design_LibraryCell_Magic_ngspice/readme.md)** ğŸ”¬ | Standard Cell Design | Creating and characterizing a cell using Magic and Ngspice | Magic, Ngspice | ğŸŸ¢ |
| **[Day 4](./Day4_LVS_Parasitics/readme.md)** â±ï¸ | Timing Analysis & Clock Tree | Running pre-layout STA and learning about clock tree synthesis | OpenSTA, OpenLANE | ğŸŸ¢ |
| **[Day 5](./Day5_Final_steps_for_RTL2GDS_using_tritonRoute_and_openSTA/readme.md)** ğŸ | Routing & Sign-off | Completing the RTL-to-GDS flow with TritonRoute and OpenSTA | TritonRoute, OpenSTA | ğŸŸ¢ |

### ğŸ“‚ Repository Structure

```
Week6_Physical_Design_Workshop/
â”‚
â”œâ”€â”€ ğŸ“ Day1
â”‚   â”œâ”€â”€ readme.md
â”‚   â””â”€â”€ images/
â”‚
â”œâ”€â”€ ğŸ“ Day2
â”‚   â”œâ”€â”€ readme.md
â”‚   â””â”€â”€ images/
â”‚
â”œâ”€â”€ ğŸ“ Day3
â”‚   â”œâ”€â”€ readme.md
â”‚   â””â”€â”€ images/
â”‚
â”œâ”€â”€ ğŸ“ Day4
â”‚   â”œâ”€â”€ readme.md
â”‚   â””â”€â”€ images/
â”‚
â””â”€â”€ ğŸ“ Day5
    â”œâ”€â”€ readme.md
    â””â”€â”€ images/
â”œâ”€â”€ .gitignore
â”œâ”€â”€ LICENSE
â”œâ”€â”€ ğŸ“„ README.md
â”‚
```

> ğŸ’¾ Each day has its own folder containing detailed documentation with **screenshots** and **visuals**.

---


