Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Thu Aug 15 19:51:53 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP_dft            tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP_dft                               0.595    0.260 1.73e+07    0.873 100.0
  U0_CLK_GATE (CLK_GATE)               3.16e-02 2.03e-03 1.92e+04 3.36e-02   3.9
  U0_ALU (ALU_test_1)                  3.46e-02 1.95e-02 6.65e+06 6.07e-02   7.0
    mult_53 (ALU_DW02_mult_0)          1.37e-02 2.08e-03 1.65e+06 1.74e-02   2.0
    add_47 (ALU_DW01_add_0)            6.56e-04 3.13e-04 2.04e+05 1.17e-03   0.1
    sub_50 (ALU_DW01_sub_0)            1.22e-03 4.90e-04 2.38e+05 1.95e-03   0.2
    div_56 (ALU_DW_div_uns_0)          9.00e-03 2.95e-03 3.30e+06 1.53e-02   1.7
  U0_RegFile (RegFile_test_1)          3.87e-02    0.133 3.66e+06    0.175  20.0
  U0_SYS_CTRL (SYS_CTRL_test_1)        2.64e-03 4.12e-03 4.72e+05 7.24e-03   0.8
  U0_UART (UART_test_1)                1.02e-02 6.67e-03 2.41e+06 1.93e-02   2.2
    U0_UART_RX (UART_RX_test_1)        9.20e-03 4.97e-03 1.73e+06 1.59e-02   1.8
      U0_stp_chk (stp_chk_test_1)      8.92e-06 1.06e-04 2.11e+04 1.36e-04   0.0
      U0_par_chk (par_chk_DATA_WIDTH8_test_1)
                                       1.95e-04 1.88e-04 1.24e+05 5.07e-04   0.1
      U0_strt_chk (strt_chk_test_1)       0.000 1.04e-04 1.91e+04 1.23e-04   0.0
      U0_deserializer (deserializer_DATA_WIDTH8_test_1)
                                       1.12e-03 1.16e-03 2.90e+05 2.57e-03   0.3
      U0_data_sampling (data_sampling_test_1)
                                       1.07e-03 7.03e-04 4.03e+05 2.17e-03   0.2
      U0_edge_bit_counter (edge_bit_counter_test_1)
                                       3.78e-03 1.71e-03 4.64e+05 5.95e-03   0.7
      U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8_test_1)
                                       2.75e-03 9.85e-04 3.99e+05 4.13e-03   0.5
    U0_UART_TX (UART_TX_DATA_WIDTH8_test_1)
                                       9.94e-04 1.71e-03 6.79e+05 3.38e-03   0.4
      U0_parity_calc (parity_calc_WIDTH8_test_1)
                                       3.97e-04 6.43e-04 2.59e+05 1.30e-03   0.1
      U0_mux (mux_test_1)              2.36e-06 7.78e-05 2.83e+04 1.08e-04   0.0
      U0_Serializer (Serializer_WIDTH8_test_1)
                                       3.61e-04 7.01e-04 2.47e+05 1.31e-03   0.2
      U0_fsm (uart_tx_fsm_test_1)      4.49e-06 2.71e-04 1.38e+05 4.13e-04   0.0
  U1_ClkDiv (ClkDiv_test_1)            6.01e-04 1.25e-03 6.45e+05 2.50e-03   0.3
    add_49 (ClkDiv_1_DW01_inc_0)       1.77e-05 9.36e-06 8.47e+04 1.12e-04   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)           9.74e-05 9.15e-06 6.65e+04 1.73e-04   0.0
  U0_ClkDiv (ClkDiv_test_0)            1.80e-03 1.59e-03 5.63e+05 3.95e-03   0.5
    add_49 (ClkDiv_0_DW01_inc_0)       2.57e-05 8.48e-06 8.46e+04 1.19e-04   0.0
  U0_PULSE_GEN (PULSE_GEN_test_1)      5.79e-05 1.24e-04 3.80e+04 2.20e-04   0.0
  U0_UART_FIFO (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4_test_1)
                                       2.38e-02 7.48e-02 2.36e+06    0.101  11.6
    u_r2w_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                       9.04e-04 5.88e-03 1.04e+05 6.88e-03   0.8
    u_fifo_wr (fifo_wr_P_SIZE4_test_1) 8.07e-04 5.87e-03 2.54e+05 6.93e-03   0.8
    u_w2r_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                       2.62e-04 4.58e-04 9.73e+04 8.18e-04   0.1
    u_fifo_rd (fifo_rd_P_SIZE4_test_1) 2.38e-04 5.06e-04 2.60e+05 1.00e-03   0.1
    u_fifo_mem (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4_test_1)
                                       2.10e-02 6.21e-02 1.64e+06 8.47e-02   9.7
  U0_ref_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                       1.31e-03 8.80e-03 2.50e+05 1.04e-02   1.2
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_test_1)
                                       3.53e-04 2.14e-03 3.01e+04 2.52e-03   0.3
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_test_0)
                                       1.03e-04 3.03e-04 2.82e+04 4.35e-04   0.0
  U6_mux2X1 (mux2X1_1)                 2.76e-05 9.71e-06 1.00e+04 4.73e-05   0.0
  U5_mux2X1 (mux2X1_2)                 1.86e-04 5.85e-05 1.41e+04 2.59e-04   0.0
  U4_mux2X1 (mux2X1_3)                 4.09e-04 3.61e-05 9.10e+03 4.54e-04   0.1
  U3_mux2X1 (mux2X1_4)                 1.84e-04 5.11e-06 1.35e+04 2.03e-04   0.0
  U2_mux2X1 (mux2X1_5)                 3.84e-03 1.23e-04 1.35e+04 3.97e-03   0.5
  U1_mux2X1 (mux2X1_6)                 3.10e-03 1.13e-04 1.35e+04 3.22e-03   0.4
  U0_mux2X1 (mux2X1_0)                    0.441 5.49e-03 1.37e+04    0.446  51.2
1
