<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Detector_ip_src_SyncAndControl.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../../Detector_ip_src_SyncAndControl.v" target="rtwreport_document_frame" id="linkToText_plain">Detector_ip_src_SyncAndControl.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: hdl_prj\hdlsrc\ModeS_ADI_Codegen\Detector_ip_src_SyncAndControl.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2017-07-24 12:12:58</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 9.2 and HDL Coder 3.10</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: Detector_ip_src_SyncAndControl</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: ModeS_ADI_Codegen/Detector/SyncAndControl</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a>
</span><span><a class="LN" name="19">   19   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="20">   20   </a>
</span><span><a class="LN" name="21">   21   </a><span class="KW">module</span> Detector_ip_src_SyncAndControl
</span><span><a class="LN" name="22">   22   </a>          (clk,
</span><span><a class="LN" name="23">   23   </a>           reset,
</span><span><a class="LN" name="24">   24   </a>           enb,
</span><span><a class="LN" name="25">   25   </a>           NoiseFloor,
</span><span><a class="LN" name="26">   26   </a>           SyncCorr,
</span><span><a class="LN" name="27">   27   </a>           Reset_1,
</span><span><a class="LN" name="28">   28   </a>           ActivateBP,
</span><span><a class="LN" name="29">   29   </a>           EmptyReg);
</span><span><a class="LN" name="30">   30   </a>
</span><span><a class="LN" name="31">   31   </a>  <span class="KW">parameter</span> is_SyncAndControl_IN_BitProcess = 3'd0, is_SyncAndControl_IN_ClearBP = 3'd1, is_SyncAndControl_IN_EmptyReg = 3'd2, is_SyncAndControl_IN_SyncSearch = 3'd3, is_SyncAndControl_IN_WaitForT0 = 3'd4;
</span><span><a class="LN" name="32">   32   </a>
</span><span><a class="LN" name="33">   33   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="34">   34   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="35">   35   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" name="36">   36   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] NoiseFloor;  <span class="CT">// sfix16_En16</span>
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] SyncCorr;  <span class="CT">// sfix16_En11</span>
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">output</span>  Reset_1;
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">output</span>  ActivateBP;
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">output</span>  EmptyReg;
</span><span><a class="LN" name="41">   41   </a>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">reg</span> [2:0] is_SyncAndControl;  <span class="CT">// uint8</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">reg</span> [15:0] SamplesIn;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] maxSync;  <span class="CT">// sfix14_En9</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">reg</span> [15:0] CRCClocks;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">reg</span> [7:0] T0Delay;  <span class="CT">// uint8</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">reg</span>  Reset_reg;
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">reg</span>  ActivateBP_reg;
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">reg</span>  EmptyReg_reg;
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">reg</span> [2:0] is_SyncAndControl_next;  <span class="CT">// enum type is_SyncAndControl (5 enums)</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">reg</span> [15:0] SamplesIn_next;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [13:0] maxSync_next;  <span class="CT">// sfix14_En9</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">reg</span> [15:0] CRCClocks_next;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">reg</span> [7:0] T0Delay_next;  <span class="CT">// uint8</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">reg</span>  Reset_reg_next;
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">reg</span>  ActivateBP_reg_next;
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">reg</span>  EmptyReg_reg_next;
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">reg</span> [7:0] T0Delay_temp;  <span class="CT">// uint8</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] cast;  <span class="CT">// sfix32_En16</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [22:0] mul_temp;  <span class="CT">// sfix23_En16</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] cast_0;  <span class="CT">// sfix32_En16</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] cast_1;  <span class="CT">// sfix16_En11</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [15:0] cast_2;  <span class="CT">// sfix16_En11</span>
</span><span><a class="LN" name="64">   64   </a>
</span><span><a class="LN" name="65">   65   </a>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="67">   67   </a>    <span class="KW">begin</span> : SyncAndControl_process
</span><span><a class="LN" name="68">   68   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="69">   69   </a>        SamplesIn &lt;= 16'd0;
</span><span><a class="LN" name="70">   70   </a>        maxSync &lt;= 14'sb00000000000000;
</span><span><a class="LN" name="71">   71   </a>        CRCClocks &lt;= 16'd0;
</span><span><a class="LN" name="72">   72   </a>        T0Delay &lt;= 8'd0;
</span><span><a class="LN" name="73">   73   </a>        Reset_reg &lt;= 1'b0;
</span><span><a class="LN" name="74">   74   </a>        ActivateBP_reg &lt;= 1'b0;
</span><span><a class="LN" name="75">   75   </a>        EmptyReg_reg &lt;= 1'b0;
</span><span><a class="LN" name="76">   76   </a>        <span class="CT">//Entry: Detector/SyncAndControl</span>
</span><span><a class="LN" name="77">   77   </a>        <span class="CT">//Entry Internal: Detector/SyncAndControl</span>
</span><span><a class="LN" name="78">   78   </a>        <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:2')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:2</i></font></a>'</span>
</span><span><a class="LN" name="79">   79   </a>        is_SyncAndControl &lt;= is_SyncAndControl_IN_SyncSearch;
</span><span><a class="LN" name="80">   80   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="81">   81   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="82">   82   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="83">   83   </a>          is_SyncAndControl &lt;= is_SyncAndControl_next;
</span><span><a class="LN" name="84">   84   </a>          SamplesIn &lt;= SamplesIn_next;
</span><span><a class="LN" name="85">   85   </a>          maxSync &lt;= maxSync_next;
</span><span><a class="LN" name="86">   86   </a>          CRCClocks &lt;= CRCClocks_next;
</span><span><a class="LN" name="87">   87   </a>          T0Delay &lt;= T0Delay_next;
</span><span><a class="LN" name="88">   88   </a>          Reset_reg &lt;= Reset_reg_next;
</span><span><a class="LN" name="89">   89   </a>          ActivateBP_reg &lt;= ActivateBP_reg_next;
</span><span><a class="LN" name="90">   90   </a>          EmptyReg_reg &lt;= EmptyReg_reg_next;
</span><span><a class="LN" name="91">   91   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="92">   92   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="93">   93   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="94">   94   </a>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">always</span> @(is_SyncAndControl, NoiseFloor, SyncCorr, SamplesIn, maxSync, CRCClocks,
</span><span><a class="LN" name="96">   96   </a>       T0Delay, Reset_reg, ActivateBP_reg, EmptyReg_reg) <span class="KW">begin</span>
</span><span><a class="LN" name="97">   97   </a>    SamplesIn_next = SamplesIn;
</span><span><a class="LN" name="98">   98   </a>    CRCClocks_next = CRCClocks;
</span><span><a class="LN" name="99">   99   </a>    T0Delay_temp = T0Delay;
</span><span><a class="LN" name="100">  100   </a>    Reset_reg_next = Reset_reg;
</span><span><a class="LN" name="101">  101   </a>    ActivateBP_reg_next = ActivateBP_reg;
</span><span><a class="LN" name="102">  102   </a>    EmptyReg_reg_next = EmptyReg_reg;
</span><span><a class="LN" name="103">  103   </a>    is_SyncAndControl_next = is_SyncAndControl;
</span><span><a class="LN" name="104">  104   </a>    maxSync_next = maxSync;
</span><span><a class="LN" name="105">  105   </a>    <span class="CT">//Gateway: Detector/SyncAndControl</span>
</span><span><a class="LN" name="106">  106   </a>    <span class="CT">//During: Detector/SyncAndControl</span>
</span><span><a class="LN" name="107">  107   </a>    <span class="KW">case</span> ( is_SyncAndControl)
</span><span><a class="LN" name="108">  108   </a>      is_SyncAndControl_IN_BitProcess :
</span><span><a class="LN" name="109">  109   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="110">  110   </a>          <span class="CT">//During 'BitProcess': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:3')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:3</i></font></a>'</span>
</span><span><a class="LN" name="111">  111   </a>          <span class="KW">if</span> (SamplesIn &gt;= 16'b0000010001001100) <span class="KW">begin</span>
</span><span><a class="LN" name="112">  112   </a>            <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:16')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:16</i></font></a>'</span>
</span><span><a class="LN" name="113">  113   </a>            EmptyReg_reg_next = 1'b1;
</span><span><a class="LN" name="114">  114   </a>            is_SyncAndControl_next = is_SyncAndControl_IN_EmptyReg;
</span><span><a class="LN" name="115">  115   </a>            <span class="CT">//Entry 'EmptyReg': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:7')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:7</i></font></a>'</span>
</span><span><a class="LN" name="116">  116   </a>            CRCClocks_next = 16'd1;
</span><span><a class="LN" name="117">  117   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="118">  118   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="119">  119   </a>            cast_2 = <b>{</b>maxSync, 2'b00<b>}</b>;
</span><span><a class="LN" name="120">  120   </a>            <span class="KW">if</span> ((SyncCorr &gt; cast_2) &amp;&amp; (SamplesIn &lt; 16'b0000000000110010)) <span class="KW">begin</span>
</span><span><a class="LN" name="121">  121   </a>              <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:27')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:27</i></font></a>'</span>
</span><span><a class="LN" name="122">  122   </a>              Reset_reg_next = 1'b1;
</span><span><a class="LN" name="123">  123   </a>              SamplesIn_next = 16'd0;
</span><span><a class="LN" name="124">  124   </a>              maxSync_next = SyncCorr[15:2];
</span><span><a class="LN" name="125">  125   </a>              is_SyncAndControl_next = is_SyncAndControl_IN_WaitForT0;
</span><span><a class="LN" name="126">  126   </a>              <span class="CT">//Entry 'WaitForT0': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:22')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:22</i></font></a>'</span>
</span><span><a class="LN" name="127">  127   </a>              T0Delay_temp = 8'd1;
</span><span><a class="LN" name="128">  128   </a>            <span class="KW">end</span>
</span><span><a class="LN" name="129">  129   </a>            <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="130">  130   </a>              <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:29')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:29</i></font></a>'</span>
</span><span><a class="LN" name="131">  131   </a>              is_SyncAndControl_next = is_SyncAndControl_IN_BitProcess;
</span><span><a class="LN" name="132">  132   </a>              <span class="CT">//Entry 'BitProcess': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:3')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:3</i></font></a>'</span>
</span><span><a class="LN" name="133">  133   </a>              SamplesIn_next = SamplesIn + 16'd1;
</span><span><a class="LN" name="134">  134   </a>              Reset_reg_next = 1'b0;
</span><span><a class="LN" name="135">  135   </a>            <span class="KW">end</span>
</span><span><a class="LN" name="136">  136   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="137">  137   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="138">  138   </a>      is_SyncAndControl_IN_ClearBP :
</span><span><a class="LN" name="139">  139   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="140">  140   </a>          <span class="CT">//During 'ClearBP': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:35')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:35</i></font></a>'</span>
</span><span><a class="LN" name="141">  141   </a>          <span class="KW">if</span> (SamplesIn &gt; 16'b0000000001100100) <span class="KW">begin</span>
</span><span><a class="LN" name="142">  142   </a>            <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:38')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:38</i></font></a>'</span>
</span><span><a class="LN" name="143">  143   </a>            is_SyncAndControl_next = is_SyncAndControl_IN_SyncSearch;
</span><span><a class="LN" name="144">  144   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="145">  145   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="146">  146   </a>            <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:40')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:40</i></font></a>'</span>
</span><span><a class="LN" name="147">  147   </a>            is_SyncAndControl_next = is_SyncAndControl_IN_ClearBP;
</span><span><a class="LN" name="148">  148   </a>            <span class="CT">//Entry 'ClearBP': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:35')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:35</i></font></a>'</span>
</span><span><a class="LN" name="149">  149   </a>            SamplesIn_next = SamplesIn + 16'd1;
</span><span><a class="LN" name="150">  150   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="151">  151   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="152">  152   </a>      is_SyncAndControl_IN_EmptyReg :
</span><span><a class="LN" name="153">  153   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="154">  154   </a>          <span class="CT">//During 'EmptyReg': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:7')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:7</i></font></a>'</span>
</span><span><a class="LN" name="155">  155   </a>          <span class="KW">if</span> (CRCClocks &gt;= 16'b0000000100101100) <span class="KW">begin</span>
</span><span><a class="LN" name="156">  156   </a>            <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:36')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:36</i></font></a>'</span>
</span><span><a class="LN" name="157">  157   </a>            maxSync_next = 14'sb00000000000000;
</span><span><a class="LN" name="158">  158   </a>            ActivateBP_reg_next = 1'b0;
</span><span><a class="LN" name="159">  159   </a>            Reset_reg_next = 1'b0;
</span><span><a class="LN" name="160">  160   </a>            EmptyReg_reg_next = 1'b0;
</span><span><a class="LN" name="161">  161   </a>            is_SyncAndControl_next = is_SyncAndControl_IN_ClearBP;
</span><span><a class="LN" name="162">  162   </a>            <span class="CT">//Entry 'ClearBP': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:35')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:35</i></font></a>'</span>
</span><span><a class="LN" name="163">  163   </a>            SamplesIn_next = 16'd1;
</span><span><a class="LN" name="164">  164   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="165">  165   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="166">  166   </a>            <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:39')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:39</i></font></a>'</span>
</span><span><a class="LN" name="167">  167   </a>            is_SyncAndControl_next = is_SyncAndControl_IN_EmptyReg;
</span><span><a class="LN" name="168">  168   </a>            <span class="CT">//Entry 'EmptyReg': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:7')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:7</i></font></a>'</span>
</span><span><a class="LN" name="169">  169   </a>            CRCClocks_next = CRCClocks + 16'd1;
</span><span><a class="LN" name="170">  170   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="171">  171   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="172">  172   </a>      is_SyncAndControl_IN_SyncSearch :
</span><span><a class="LN" name="173">  173   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="174">  174   </a>          <span class="CT">//During 'SyncSearch': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:1')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1</i></font></a>'</span>
</span><span><a class="LN" name="175">  175   </a>          cast = <b>{</b><b>{</b>11<b>{</b>SyncCorr[15]<b>}</b><b>}</b>, <b>{</b>SyncCorr, 5'b00000<b>}</b><b>}</b>;
</span><span><a class="LN" name="176">  176   </a>          mul_temp = 7'sb0101000 * NoiseFloor;
</span><span><a class="LN" name="177">  177   </a>          cast_0 = <b>{</b><b>{</b>9<b>{</b>mul_temp[22]<b>}</b><b>}</b>, mul_temp<b>}</b>;
</span><span><a class="LN" name="178">  178   </a>          <span class="KW">if</span> (cast &gt; cast_0) <span class="KW">begin</span>
</span><span><a class="LN" name="179">  179   </a>            <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:23')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:23</i></font></a>'</span>
</span><span><a class="LN" name="180">  180   </a>            ActivateBP_reg_next = 1'b1;
</span><span><a class="LN" name="181">  181   </a>            maxSync_next = SyncCorr[15:2];
</span><span><a class="LN" name="182">  182   </a>            SamplesIn_next = 16'd0;
</span><span><a class="LN" name="183">  183   </a>            Reset_reg_next = 1'b1;
</span><span><a class="LN" name="184">  184   </a>            is_SyncAndControl_next = is_SyncAndControl_IN_WaitForT0;
</span><span><a class="LN" name="185">  185   </a>            <span class="CT">//Entry 'WaitForT0': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:22')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:22</i></font></a>'</span>
</span><span><a class="LN" name="186">  186   </a>            T0Delay_temp = 8'd1;
</span><span><a class="LN" name="187">  187   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="188">  188   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="189">  189   </a>      <span class="KW">default</span> :
</span><span><a class="LN" name="190">  190   </a>        <span class="KW">begin</span>
</span><span><a class="LN" name="191">  191   </a>          <span class="CT">//During 'WaitForT0': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:22')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:22</i></font></a>'</span>
</span><span><a class="LN" name="192">  192   </a>          <span class="KW">if</span> (T0Delay &gt; 8'b00011001) <span class="KW">begin</span>
</span><span><a class="LN" name="193">  193   </a>            <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:25')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:25</i></font></a>'</span>
</span><span><a class="LN" name="194">  194   </a>            is_SyncAndControl_next = is_SyncAndControl_IN_BitProcess;
</span><span><a class="LN" name="195">  195   </a>            <span class="CT">//Entry 'BitProcess': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:3')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:3</i></font></a>'</span>
</span><span><a class="LN" name="196">  196   </a>            SamplesIn_next = SamplesIn + 16'd1;
</span><span><a class="LN" name="197">  197   </a>            Reset_reg_next = 1'b0;
</span><span><a class="LN" name="198">  198   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="199">  199   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="200">  200   </a>            cast_1 = <b>{</b>maxSync, 2'b00<b>}</b>;
</span><span><a class="LN" name="201">  201   </a>            <span class="KW">if</span> (SyncCorr &gt; cast_1) <span class="KW">begin</span>
</span><span><a class="LN" name="202">  202   </a>              <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:30')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:30</i></font></a>'</span>
</span><span><a class="LN" name="203">  203   </a>              T0Delay_temp = 8'd0;
</span><span><a class="LN" name="204">  204   </a>              maxSync_next = SyncCorr[15:2];
</span><span><a class="LN" name="205">  205   </a>            <span class="KW">end</span>
</span><span><a class="LN" name="206">  206   </a>            <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="207">  207   </a>              <span class="CT">//Transition: '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:31')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:31</i></font></a>'</span>
</span><span><a class="LN" name="208">  208   </a>            <span class="KW">end</span>
</span><span><a class="LN" name="209">  209   </a>            is_SyncAndControl_next = is_SyncAndControl_IN_WaitForT0;
</span><span><a class="LN" name="210">  210   </a>            <span class="CT">//Entry 'WaitForT0': '<a href="matlab:coder.internal.code2model('ModeS_ADI_Codegen:98:22')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:22</i></font></a>'</span>
</span><span><a class="LN" name="211">  211   </a>            T0Delay_temp = T0Delay_temp + 8'd1;
</span><span><a class="LN" name="212">  212   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="213">  213   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="214">  214   </a>    <span class="KW">endcase</span>
</span><span><a class="LN" name="215">  215   </a>    T0Delay_next = T0Delay_temp;
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">end</span>
</span><span><a class="LN" name="217">  217   </a>
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">assign</span> Reset_1 = Reset_reg_next;
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">assign</span> ActivateBP = ActivateBP_reg_next;
</span><span><a class="LN" name="220">  220   </a>  <span class="KW">assign</span> EmptyReg = EmptyReg_reg_next;
</span><span><a class="LN" name="221">  221   </a>
</span><span><a class="LN" name="222">  222   </a>
</span><span><a class="LN" name="223">  223   </a>
</span><span><a class="LN" name="224">  224   </a><span class="KW">endmodule</span>  <span class="CT">// Detector_ip_src_SyncAndControl</span>
</span><span><a class="LN" name="225">  225   </a>
</span><span><a class="LN" name="226">  226   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>