TimeQuest Timing Analyzer report for ex8
Sat Nov 23 11:03:09 2013
Quartus II 32-bit Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Hold: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Recovery: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Removal: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Hold: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Recovery: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Removal: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Hold: 'clk'
 47. Fast 1200mV 0C Model Hold: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Recovery: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Removal: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Fast 1200mV 0C Model Metastability Report
 55. Multicorner Timing Analysis Summary
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Slow Corner Signal Integrity Metrics
 61. Fast Corner Signal Integrity Metrics
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ex8                                                             ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C5E144C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Clock Name                                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                 ; Targets                                                                  ;
+----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; clk                                                                  ; Base      ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                        ; { clk }                                                                  ;
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                   ;
+-------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                           ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
; 177.49 MHz  ; 177.49 MHz      ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 1037.34 MHz ; 250.0 MHz       ; clk                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                           ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.366 ; 0.000         ;
; clk                                                                  ; 39.036 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                           ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; clk                                                                  ; 0.502 ; 0.000         ;
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.761 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                        ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.390 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                        ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.209 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                             ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.720  ; 0.000         ;
; clk                                                                  ; 19.791 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+--------+-------------------------------+--------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.366 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.555      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.413 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.508      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.640 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.281      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.794 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.127      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.908 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.013      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 14.925 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.996      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.072 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.848      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.084 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.836      ;
; 15.126 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.795      ;
; 15.126 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.795      ;
+--------+-------------------------------+--------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                         ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 39.036 ; sys_ctrl:uut_sys_ctrl|rst_r1 ; sys_ctrl:uut_sys_ctrl|rst_r2 ; clk          ; clk         ; 40.000       ; -0.082     ; 0.883      ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                         ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.502 ; sys_ctrl:uut_sys_ctrl|rst_r1 ; sys_ctrl:uut_sys_ctrl|rst_r2 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.761 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.054      ;
; 0.764 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.770 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.773 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.775 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.781 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.073      ;
; 0.782 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.074      ;
; 0.782 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.074      ;
; 0.785 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.077      ;
; 0.787 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.788 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.080      ;
; 0.797 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.089      ;
; 0.981 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.273      ;
; 1.060 ; sys_ctrl:uut_sys_ctrl|sysrst_nr1 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.349      ;
; 1.116 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.408      ;
; 1.125 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.419      ;
; 1.134 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.142 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.435      ;
; 1.143 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.435      ;
; 1.143 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.435      ;
; 1.144 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.435      ;
; 1.144 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.436      ;
; 1.145 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.437      ;
; 1.146 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.438      ;
; 1.152 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.444      ;
; 1.155 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.447      ;
; 1.193 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.485      ;
; 1.203 ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.495      ;
; 1.247 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.539      ;
; 1.256 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.550      ;
; 1.265 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.267 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.559      ;
; 1.267 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.559      ;
; 1.267 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.559      ;
; 1.273 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.565      ;
; 1.274 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.566      ;
; 1.274 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.566      ;
; 1.274 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.567      ;
; 1.276 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.568      ;
; 1.276 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.568      ;
; 1.276 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.568      ;
; 1.282 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.574      ;
; 1.283 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.575      ;
; 1.283 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.575      ;
; 1.284 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.576      ;
; 1.285 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.577      ;
; 1.286 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.578      ;
; 1.292 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.584      ;
; 1.314 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.605      ;
; 1.321 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.613      ;
; 1.345 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.637      ;
; 1.345 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.637      ;
; 1.345 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.637      ;
; 1.345 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.637      ;
; 1.345 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.637      ;
; 1.345 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.637      ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+--------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.390 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.531      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 17.635 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 2.287      ;
; 18.058 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.863      ;
; 18.058 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.863      ;
; 18.270 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_valid  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.651      ;
; 18.270 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_rdb[4] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.651      ;
; 18.270 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_gdb[5] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 1.651      ;
+--------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 1.209 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_valid  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.501      ;
; 1.209 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_rdb[4] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.501      ;
; 1.209 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_gdb[5] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.501      ;
; 1.443 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.735      ;
; 1.443 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.735      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.812 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.105      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
; 1.998 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.290      ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 9.720  ; 9.940        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr1                                                           ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr2                                                           ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_gdb[5]                                                           ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_hsy                                                              ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_rdb[4]                                                           ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_valid                                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_vsy                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[0]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[10]                                                             ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[11]                                                             ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[1]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[2]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[3]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[4]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[5]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[6]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[7]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[8]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[9]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[0]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[10]                                                             ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[11]                                                             ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[1]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[2]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[3]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[4]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[5]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[6]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[7]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[8]                                                              ;
; 9.723  ; 9.943        ; 0.220          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[9]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[0]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[10]                                                             ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[11]                                                             ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[1]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[2]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[3]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[4]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[5]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[6]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[7]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[8]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[9]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[0]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[10]                                                             ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[11]                                                             ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[1]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[2]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[3]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[4]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[5]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[6]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[7]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[8]                                                              ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[9]                                                              ;
; 9.870  ; 10.058       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr2                                                           ;
; 9.870  ; 10.058       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_gdb[5]                                                           ;
; 9.870  ; 10.058       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_hsy                                                              ;
; 9.870  ; 10.058       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_rdb[4]                                                           ;
; 9.870  ; 10.058       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_valid                                                            ;
; 9.870  ; 10.058       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_vsy                                                              ;
; 9.871  ; 10.059       ; 0.188          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr1                                                           ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|sysrst_nr1|clk                                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|sysrst_nr2|clk                                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_gdb[5]|clk                                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_hsy|clk                                                                   ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_rdb[4]|clk                                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_valid|clk                                                                 ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_vsy|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[0]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[10]|clk                                                                  ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[11]|clk                                                                  ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[1]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[2]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[3]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[4]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[5]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[6]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[7]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[8]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[9]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[0]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[10]|clk                                                                  ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[11]|clk                                                                  ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[1]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[2]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[3]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[4]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[5]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[6]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[7]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[8]|clk                                                                   ;
; 9.992  ; 9.992        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[9]|clk                                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[0]|clk                                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[10]|clk                                                                  ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[11]|clk                                                                  ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[1]|clk                                                                   ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[2]|clk                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                                                   ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                                                   ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                                                   ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                                                   ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.940 ; 19.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|rst_r1|clk                                                        ;
; 19.940 ; 19.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|rst_r2|clk                                                        ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                    ;
; 19.962 ; 19.962       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 19.962 ; 19.962       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 19.972 ; 19.972       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                    ;
; 20.027 ; 20.027       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.037 ; 20.037       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 20.037 ; 20.037       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                    ;
; 20.060 ; 20.060       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|rst_r1|clk                                                        ;
; 20.060 ; 20.060       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|rst_r2|clk                                                        ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                            ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                                                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; adv7123_blank_n ; clk        ; 4.920 ; 4.748 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ; 2.598 ;       ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]        ; clk        ; 6.145 ; 5.918 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0]       ; clk        ; 5.894 ; 5.733 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1]       ; clk        ; 5.904 ; 5.743 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[2]       ; clk        ; 5.898 ; 5.723 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[3]       ; clk        ; 5.884 ; 5.727 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[4]       ; clk        ; 5.874 ; 5.717 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[5]       ; clk        ; 6.145 ; 5.918 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hsy         ; clk        ; 4.890 ; 4.723 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]        ; clk        ; 7.178 ; 7.098 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0]       ; clk        ; 5.850 ; 5.683 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1]       ; clk        ; 5.860 ; 5.693 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2]       ; clk        ; 5.769 ; 5.588 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3]       ; clk        ; 7.178 ; 7.098 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4]       ; clk        ; 5.829 ; 5.659 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vsy         ; clk        ; 4.583 ; 4.452 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ;       ; 2.506 ; Fall       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; adv7123_blank_n ; clk        ; 4.424 ; 4.258 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ; 2.206 ;       ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]        ; clk        ; 5.140 ; 4.949 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0]       ; clk        ; 5.160 ; 4.964 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1]       ; clk        ; 5.170 ; 4.974 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[2]       ; clk        ; 5.164 ; 4.955 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[3]       ; clk        ; 5.150 ; 4.959 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[4]       ; clk        ; 5.140 ; 4.949 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[5]       ; clk        ; 5.402 ; 5.143 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hsy         ; clk        ; 4.394 ; 4.233 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]        ; clk        ; 5.138 ; 4.937 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0]       ; clk        ; 5.219 ; 5.032 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1]       ; clk        ; 5.229 ; 5.042 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2]       ; clk        ; 5.138 ; 4.937 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3]       ; clk        ; 6.549 ; 6.449 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4]       ; clk        ; 5.200 ; 5.010 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vsy         ; clk        ; 4.100 ; 3.973 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ;       ; 2.116 ; Fall       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                    ;
+-------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                           ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
; 188.86 MHz  ; 188.86 MHz      ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 1150.75 MHz ; 250.0 MHz       ; clk                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                            ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.705 ; 0.000         ;
; clk                                                                  ; 39.131 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                            ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; clk                                                                  ; 0.469 ; 0.000         ;
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.706 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                         ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.552 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                         ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.112 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                              ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.717  ; 0.000         ;
; clk                                                                  ; 19.798 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+--------+-------------------------------+--------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.705 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.225      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.753 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.177      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 14.960 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.970      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.105 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.825      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.294 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.637      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.305 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.626      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.433 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.497      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.437 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.493      ;
; 15.471 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.460      ;
; 15.471 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.460      ;
; 15.471 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.460      ;
; 15.471 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 4.460      ;
+--------+-------------------------------+--------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                          ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 39.131 ; sys_ctrl:uut_sys_ctrl|rst_r1 ; sys_ctrl:uut_sys_ctrl|rst_r2 ; clk          ; clk         ; 40.000       ; -0.074     ; 0.797      ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                          ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.469 ; sys_ctrl:uut_sys_ctrl|rst_r1 ; sys_ctrl:uut_sys_ctrl|rst_r2 ; clk          ; clk         ; 0.000        ; 0.074      ; 0.738      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                  ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.706 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.711 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.986      ;
; 0.720 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.988      ;
; 0.723 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.989      ;
; 0.726 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.992      ;
; 0.727 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.994      ;
; 0.728 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.995      ;
; 0.728 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.995      ;
; 0.732 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.998      ;
; 0.734 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.001      ;
; 0.746 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.012      ;
; 0.886 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.152      ;
; 0.959 ; sys_ctrl:uut_sys_ctrl|sysrst_nr1 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.223      ;
; 1.021 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.286      ;
; 1.027 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.297      ;
; 1.037 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.304      ;
; 1.038 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.304      ;
; 1.039 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.040 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.307      ;
; 1.042 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.308      ;
; 1.043 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.310      ;
; 1.044 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.314      ;
; 1.051 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.318      ;
; 1.054 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.320      ;
; 1.056 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.322      ;
; 1.056 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.322      ;
; 1.057 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.323      ;
; 1.062 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.329      ;
; 1.062 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.329      ;
; 1.068 ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.334      ;
; 1.081 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.347      ;
; 1.121 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.388      ;
; 1.125 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.392      ;
; 1.132 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.399      ;
; 1.133 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.399      ;
; 1.139 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.405      ;
; 1.140 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.407      ;
; 1.149 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.418      ;
; 1.153 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.420      ;
; 1.153 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.419      ;
; 1.159 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.426      ;
; 1.160 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.426      ;
; 1.161 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.427      ;
; 1.163 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.429      ;
; 1.164 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.430      ;
; 1.165 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.430      ;
; 1.166 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.432      ;
; 1.166 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.433      ;
; 1.167 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.434      ;
; 1.168 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.435      ;
; 1.169 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.436      ;
; 1.169 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.436      ;
; 1.170 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.436      ;
; 1.173 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.440      ;
; 1.176 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.442      ;
; 1.178 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.444      ;
; 1.178 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.444      ;
; 1.179 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.445      ;
; 1.182 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.448      ;
; 1.184 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.451      ;
; 1.243 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.510      ;
; 1.247 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.514      ;
; 1.254 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.521      ;
; 1.255 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.521      ;
; 1.261 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.527      ;
; 1.264 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.531      ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+--------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.552 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.378      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 17.790 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.141      ;
; 18.195 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 1.735      ;
; 18.195 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 1.735      ;
; 18.446 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_valid  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 1.484      ;
; 18.446 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_rdb[4] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 1.484      ;
; 18.446 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_gdb[5] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 1.484      ;
+--------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 1.112 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_valid  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.379      ;
; 1.112 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_rdb[4] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.379      ;
; 1.112 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_gdb[5] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.379      ;
; 1.298 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.564      ;
; 1.298 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.564      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.619 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.886      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
; 1.796 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.063      ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr1                                                           ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr2                                                           ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_gdb[5]                                                           ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_rdb[4]                                                           ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_valid                                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[0]                                                              ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[10]                                                             ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[11]                                                             ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[1]                                                              ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[2]                                                              ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[3]                                                              ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[4]                                                              ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[5]                                                              ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[6]                                                              ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[7]                                                              ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[8]                                                              ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[9]                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_hsy                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_vsy                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[0]                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[10]                                                             ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[11]                                                             ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[1]                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[2]                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[3]                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[4]                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[5]                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[6]                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[7]                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[8]                                                              ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[9]                                                              ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr2                                                           ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_gdb[5]                                                           ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_rdb[4]                                                           ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_valid                                                            ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_hsy                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_vsy                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[0]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[10]                                                             ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[11]                                                             ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[1]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[2]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[3]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[4]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[5]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[6]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[7]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[8]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[9]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[0]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[10]                                                             ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[11]                                                             ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[1]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[2]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[3]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[4]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[5]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[6]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[7]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[8]                                                              ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[9]                                                              ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr1                                                           ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|sysrst_nr1|clk                                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|sysrst_nr2|clk                                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_gdb[5]|clk                                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_hsy|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_rdb[4]|clk                                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_valid|clk                                                                 ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_vsy|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[0]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[10]|clk                                                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[11]|clk                                                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[1]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[2]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[3]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[4]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[5]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[6]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[7]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[8]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[9]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[0]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[10]|clk                                                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[11]|clk                                                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[1]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[2]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[3]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[4]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[5]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[6]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[7]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[8]|clk                                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[9]|clk                                                                   ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|sysrst_nr2|clk                                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_gdb[5]|clk                                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_hsy|clk                                                                   ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_rdb[4]|clk                                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_valid|clk                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                                                   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                                                   ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                                                   ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                                                   ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.932 ; 19.932       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|rst_r1|clk                                                        ;
; 19.932 ; 19.932       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|rst_r2|clk                                                        ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                    ;
; 19.953 ; 19.953       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 19.953 ; 19.953       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 19.966 ; 19.966       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                    ;
; 20.034 ; 20.034       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.047 ; 20.047       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 20.047 ; 20.047       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                    ;
; 20.068 ; 20.068       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|rst_r1|clk                                                        ;
; 20.068 ; 20.068       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|rst_r2|clk                                                        ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                            ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                                                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; adv7123_blank_n ; clk        ; 4.946 ; 4.660 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ; 2.744 ;       ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]        ; clk        ; 6.119 ; 5.713 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0]       ; clk        ; 5.873 ; 5.547 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1]       ; clk        ; 5.883 ; 5.557 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[2]       ; clk        ; 5.872 ; 5.539 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[3]       ; clk        ; 5.858 ; 5.542 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[4]       ; clk        ; 5.848 ; 5.532 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[5]       ; clk        ; 6.119 ; 5.713 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hsy         ; clk        ; 4.929 ; 4.626 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]        ; clk        ; 7.164 ; 6.930 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0]       ; clk        ; 5.824 ; 5.520 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1]       ; clk        ; 5.834 ; 5.530 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2]       ; clk        ; 5.743 ; 5.425 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3]       ; clk        ; 7.164 ; 6.930 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4]       ; clk        ; 5.815 ; 5.491 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vsy         ; clk        ; 4.628 ; 4.375 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ;       ; 2.620 ; Fall       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; adv7123_blank_n ; clk        ; 4.503 ; 4.227 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ; 2.399 ;       ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]        ; clk        ; 5.180 ; 4.848 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0]       ; clk        ; 5.204 ; 4.863 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1]       ; clk        ; 5.214 ; 4.873 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[2]       ; clk        ; 5.203 ; 4.855 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[3]       ; clk        ; 5.190 ; 4.858 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[4]       ; clk        ; 5.180 ; 4.848 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[5]       ; clk        ; 5.441 ; 5.023 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hsy         ; clk        ; 4.487 ; 4.194 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]        ; clk        ; 5.176 ; 4.835 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0]       ; clk        ; 5.257 ; 4.930 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1]       ; clk        ; 5.267 ; 4.940 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2]       ; clk        ; 5.176 ; 4.835 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3]       ; clk        ; 6.599 ; 6.342 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4]       ; clk        ; 5.250 ; 4.903 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vsy         ; clk        ; 4.198 ; 3.953 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ;       ; 2.278 ; Fall       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                            ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.556 ; 0.000         ;
; clk                                                                  ; 39.576 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                            ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; clk                                                                  ; 0.194 ; 0.000         ;
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.303 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                         ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.818 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                         ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.511 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                              ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.797  ; 0.000         ;
; clk                                                                  ; 19.438 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+--------+-------------------------------+--------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                        ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.556 ; vga_ctrl:uut_vga_ctrl|ycnt[3] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.394      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.568 ; vga_ctrl:uut_vga_ctrl|ycnt[2] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.382      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.692 ; vga_ctrl:uut_vga_ctrl|ycnt[1] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.258      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.750 ; vga_ctrl:uut_vga_ctrl|ycnt[0] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.200      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|xcnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.089      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|xcnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.078      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.900 ; vga_ctrl:uut_vga_ctrl|xcnt[9] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.050      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[1]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[5]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[6]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[8]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[9]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[10] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[11] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.911 ; vga_ctrl:uut_vga_ctrl|xcnt[6] ; vga_ctrl:uut_vga_ctrl|ycnt[7]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.039      ;
; 17.942 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[0]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.008      ;
; 17.942 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[2]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.008      ;
; 17.942 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[3]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.008      ;
; 17.942 ; vga_ctrl:uut_vga_ctrl|xcnt[5] ; vga_ctrl:uut_vga_ctrl|xcnt[4]  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 2.008      ;
+--------+-------------------------------+--------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                          ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 39.576 ; sys_ctrl:uut_sys_ctrl|rst_r1 ; sys_ctrl:uut_sys_ctrl|rst_r2 ; clk          ; clk         ; 40.000       ; -0.037     ; 0.374      ;
+--------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                          ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.194 ; sys_ctrl:uut_sys_ctrl|rst_r1 ; sys_ctrl:uut_sys_ctrl|rst_r2 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
+-------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                  ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.303 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.306 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.433      ;
; 0.315 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.322 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.443      ;
; 0.381 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.502      ;
; 0.430 ; sys_ctrl:uut_sys_ctrl|sysrst_nr1 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.551      ;
; 0.451 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.457 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.471 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.594      ;
; 0.476 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.597      ;
; 0.494 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.614      ;
; 0.515 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.519 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.648      ;
; 0.529 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.656      ;
; 0.537 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.537 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.659      ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+--------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.818 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.132      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 18.916 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.034      ;
; 19.122 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 0.827      ;
; 19.122 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 0.827      ;
; 19.216 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_valid  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 0.734      ;
; 19.216 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_rdb[4] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 0.734      ;
; 19.216 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_gdb[5] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 0.734      ;
+--------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.511 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_valid  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_rdb[4] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_gdb[5] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.632      ;
; 0.591 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_hsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.711      ;
; 0.591 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|vga_vsy    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.711      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.758 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|xcnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.879      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[0]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[1]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[2]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[3]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[4]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[5]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[6]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[8]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[9]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[10]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[11]   ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
; 0.854 ; sys_ctrl:uut_sys_ctrl|sysrst_nr2 ; vga_ctrl:uut_vga_ctrl|ycnt[7]    ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.975      ;
+-------+----------------------------------+----------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr1                                                           ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_hsy                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_vsy                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[0]                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[10]                                                             ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[11]                                                             ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[1]                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[2]                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[3]                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[4]                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[5]                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[6]                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[7]                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[8]                                                              ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[9]                                                              ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr2                                                           ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_gdb[5]                                                           ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_rdb[4]                                                           ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_valid                                                            ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[0]                                                              ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[10]                                                             ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[11]                                                             ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[1]                                                              ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[2]                                                              ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[3]                                                              ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[4]                                                              ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[5]                                                              ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[6]                                                              ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[7]                                                              ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[8]                                                              ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[9]                                                              ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[0]                                                              ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[10]                                                             ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[11]                                                             ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[1]                                                              ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[2]                                                              ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[3]                                                              ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[4]                                                              ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[5]                                                              ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[6]                                                              ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[7]                                                              ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[8]                                                              ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|ycnt[9]                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr1                                                           ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sys_ctrl:uut_sys_ctrl|sysrst_nr2                                                           ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_gdb[5]                                                           ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_hsy                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_rdb[4]                                                           ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_valid                                                            ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|vga_vsy                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[0]                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[10]                                                             ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[11]                                                             ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[1]                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[2]                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[3]                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[4]                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[5]                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[6]                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[7]                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[8]                                                              ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_ctrl:uut_vga_ctrl|xcnt[9]                                                              ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|sysrst_nr1|clk                                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_hsy|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_vsy|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[0]|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[10]|clk                                                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[11]|clk                                                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[1]|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[2]|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[3]|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[4]|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[5]|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[6]|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[7]|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[8]|clk                                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|xcnt[9]|clk                                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|sysrst_nr2|clk                                                                ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_gdb[5]|clk                                                                ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_rdb[4]|clk                                                                ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|vga_valid|clk                                                                 ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[0]|clk                                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[10]|clk                                                                  ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[11]|clk                                                                  ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[1]|clk                                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[2]|clk                                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[3]|clk                                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[4]|clk                                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[5]|clk                                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[6]|clk                                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[7]|clk                                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[8]|clk                                                                   ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[9]|clk                                                                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[0]|clk                                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[10]|clk                                                                  ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uut_vga_ctrl|ycnt[11]|clk                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; 19.438 ; 19.622       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                                                   ;
; 19.438 ; 19.622       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                                                   ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|rst_r1|clk                                                        ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|rst_r2|clk                                                        ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                    ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.642 ; 19.642       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 19.642 ; 19.642       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                    ;
; 20.159 ; 20.375       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                                                   ;
; 20.159 ; 20.375       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                                                   ;
; 20.358 ; 20.358       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 20.358 ; 20.358       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                    ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|rst_r1|clk                                                        ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|rst_r2|clk                                                        ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                            ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r1                                                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sys_ctrl|rst_r2                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; adv7123_blank_n ; clk        ; 2.222 ; 2.316 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ; 1.236 ;       ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]        ; clk        ; 2.712 ; 2.866 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0]       ; clk        ; 2.603 ; 2.767 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1]       ; clk        ; 2.613 ; 2.777 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[2]       ; clk        ; 2.621 ; 2.766 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[3]       ; clk        ; 2.617 ; 2.769 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[4]       ; clk        ; 2.607 ; 2.759 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[5]       ; clk        ; 2.712 ; 2.866 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hsy         ; clk        ; 2.187 ; 2.292 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]        ; clk        ; 3.455 ; 3.649 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0]       ; clk        ; 2.597 ; 2.749 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1]       ; clk        ; 2.607 ; 2.759 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2]       ; clk        ; 2.554 ; 2.684 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3]       ; clk        ; 3.455 ; 3.649 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4]       ; clk        ; 2.587 ; 2.744 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vsy         ; clk        ; 2.062 ; 2.154 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ;       ; 1.293 ; Fall       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; adv7123_blank_n ; clk        ; 1.989 ; 2.078 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ; 1.047 ;       ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]        ; clk        ; 2.266 ; 2.399 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0]       ; clk        ; 2.266 ; 2.406 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1]       ; clk        ; 2.276 ; 2.416 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[2]       ; clk        ; 2.284 ; 2.406 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[3]       ; clk        ; 2.280 ; 2.409 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[4]       ; clk        ; 2.270 ; 2.399 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[5]       ; clk        ; 2.370 ; 2.502 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hsy         ; clk        ; 1.953 ; 2.055 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]        ; clk        ; 2.260 ; 2.387 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0]       ; clk        ; 2.303 ; 2.452 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1]       ; clk        ; 2.313 ; 2.462 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2]       ; clk        ; 2.260 ; 2.387 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3]       ; clk        ; 3.162 ; 3.353 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4]       ; clk        ; 2.294 ; 2.448 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vsy         ; clk        ; 1.833 ; 1.922 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ;       ; 1.102 ; Fall       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                      ; 14.366 ; 0.194 ; 17.390   ; 0.511   ; 9.717               ;
;  clk                                                                  ; 39.036 ; 0.194 ; N/A      ; N/A     ; 19.438              ;
;  uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.366 ; 0.303 ; 17.390   ; 0.511   ; 9.717               ;
; Design-wide TNS                                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                                  ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; adv7123_blank_n ; clk        ; 4.946 ; 4.748 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ; 2.744 ;       ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]        ; clk        ; 6.145 ; 5.918 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0]       ; clk        ; 5.894 ; 5.733 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1]       ; clk        ; 5.904 ; 5.743 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[2]       ; clk        ; 5.898 ; 5.723 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[3]       ; clk        ; 5.884 ; 5.727 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[4]       ; clk        ; 5.874 ; 5.717 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[5]       ; clk        ; 6.145 ; 5.918 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hsy         ; clk        ; 4.929 ; 4.723 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]        ; clk        ; 7.178 ; 7.098 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0]       ; clk        ; 5.850 ; 5.683 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1]       ; clk        ; 5.860 ; 5.693 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2]       ; clk        ; 5.769 ; 5.588 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3]       ; clk        ; 7.178 ; 7.098 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4]       ; clk        ; 5.829 ; 5.659 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vsy         ; clk        ; 4.628 ; 4.452 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ;       ; 2.620 ; Fall       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; adv7123_blank_n ; clk        ; 1.989 ; 2.078 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ; 1.047 ;       ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_g[*]        ; clk        ; 2.266 ; 2.399 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[0]       ; clk        ; 2.266 ; 2.406 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[1]       ; clk        ; 2.276 ; 2.416 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[2]       ; clk        ; 2.284 ; 2.406 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[3]       ; clk        ; 2.280 ; 2.409 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[4]       ; clk        ; 2.270 ; 2.399 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_g[5]       ; clk        ; 2.370 ; 2.502 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hsy         ; clk        ; 1.953 ; 2.055 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_r[*]        ; clk        ; 2.260 ; 2.387 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[0]       ; clk        ; 2.303 ; 2.452 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[1]       ; clk        ; 2.313 ; 2.462 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[2]       ; clk        ; 2.260 ; 2.387 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[3]       ; clk        ; 3.162 ; 3.353 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  vga_r[4]       ; clk        ; 2.294 ; 2.448 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_vsy         ; clk        ; 1.833 ; 1.922 ; Rise       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; vga_clk         ; clk        ;       ; 1.102 ; Fall       ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_r[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsy         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsy         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_clk         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adv7123_blank_n ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adv7123_sync_n  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_r[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_r[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; vga_hsy         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsy         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_clk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adv7123_blank_n ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; adv7123_sync_n  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00699 V          ; 0.108 V                              ; 0.027 V                              ; 6.58e-10 s                  ; 8.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00699 V         ; 0.108 V                             ; 0.027 V                             ; 6.58e-10 s                 ; 8.2e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_r[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; vga_r[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; vga_r[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; vga_r[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; vga_g[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; vga_hsy         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsy         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_clk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adv7123_blank_n ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adv7123_sync_n  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                         ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                  ; clk                                                                  ; 1        ; 0        ; 0        ; 0        ;
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 729      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                          ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                  ; clk                                                                  ; 1        ; 0        ; 0        ; 0        ;
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 729      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                      ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                       ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 23 11:03:06 2013
Info: Command: quartus_sta ex8 -c ex8
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ex8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk clk
    Info (332110): create_generated_clock -source {uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]} {uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.366
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.366         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.036         0.000 clk 
Info (332146): Worst-case hold slack is 0.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.502         0.000 clk 
    Info (332119):     0.761         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 17.390
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.390         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.209         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.720         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.791         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.705
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.705         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.131         0.000 clk 
Info (332146): Worst-case hold slack is 0.469
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.469         0.000 clk 
    Info (332119):     0.706         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 17.552
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.552         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.112
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.112         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.717
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.717         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.798         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.556
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.556         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.576         0.000 clk 
Info (332146): Worst-case hold slack is 0.194
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.194         0.000 clk 
    Info (332119):     0.303         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 18.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.818         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.511
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.511         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.797
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.797         0.000 uut_sys_ctrl|my_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.438         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 278 megabytes
    Info: Processing ended: Sat Nov 23 11:03:09 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


