// Seed: 1483869138
module module_0;
  wire id_2;
  id_4(
      .id_0(1'b0),
      .id_1(id_3),
      .id_2((id_2)),
      .id_3(id_1),
      .id_4(1'h0),
      .id_5(id_2),
      .id_6(1),
      .id_7(1'b0),
      .id_8(1)
  );
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri0 id_4
);
  wire id_6;
  wor  id_7;
  module_0();
  always @(posedge ~id_7 or posedge id_3) #1;
endmodule
