read_verilog ../../common/memory.v
proc
memory_collect
write_json result.out
design -reset
read_json result.out
