# DATASET_RISCV
Датасет реализаций процессорной архитектуры RISC-V.
	| №	  | РЕАЛИЗАЦИЯ	         | АВТОР	       | 
	| --- | --- | --- |
	| -------------------VERILOG---------------- |
	| 1	  | school_riscv	       | zhelnio       |
	| 2	  | ultraembedded_riscv	 | ultraembedded | 
	| 3	  | ultraembedded_biscv	 | ultraembedded |
	| 4	  | ssrv	               | risclite      |
	| 5	  | rv3n	               | risclite      |
	| 6	  | dark_riscv	         | darklife      |
	| 7	  | steel-core	         | rafaelcalcada |
	| 8	  | vex_riscv	           | m-labs        |
	| 9	  | lemon_core	         | nmoroze       |
	| 10	| picorv32a	           | YosysHQ       |
 	 | -----------------SYSTEMVERILOG------------ |
	| 1		| swerv_eh1	           | westerndigital|
	| 2		| ibex	               | lowRISC       |
	| 3		| simple_riscv	       | tilk          |
	| 4		| nerv_core	           | YosysHQ       |
	| 5		| veer_eh1	           | chipsalliance |
	| 6		| rv32cpu	             | bwitherspoon  |
	| 7		| muntjac	             | lowRISC       |
	| 8		| cva5_core	           | openhwgroup   |
	| 9		| drim_core	           | ic-lab-duth   |
	| 10	|	drims_core	         | ic-lab-duth   |
	| 11	|	risc-v-vector	       | ic-lab-duth   |
	| 12	|	azadi_soc	           | merledu       |
	| 13	|	wolv-z3	             | taneroksuz    |
	| 14	|	rsd_core	           | rsd-devel     |
	| 15	|	cv32e40x	           | openhwgroup   |
	| 16	|	kronos	             | SonalPinto    |
	| 17	|	andreili_riscv	     | andreili      |
	| 18	|	diablo	             | skudlur       | 
	| 19	|	cayde	               | skudlur       | 
	| 20	|	soomrv	             | mathis-s      |
