
*** Running vivado
    with args -log zusys_auto_ss_slidr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_auto_ss_slidr_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/opt/Xilinx/Vivado/2017.4/scripts/Vivado_init.tcl'
1 Beta devices matching pattern found, 1 enabled.
Set Board Part RepoPath: /home/matt/Git/te0808/board_files
source zusys_auto_ss_slidr_0.tcl -notrace
Command: synth_design -top zusys_auto_ss_slidr_0 -part xczu9eg-ffvc900-1-i-es1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-es1'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-es1'
INFO: [Common 17-1540] The version limit for your license is '2018.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25998 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1370.332 ; gain = 0.000 ; free physical = 1682 ; free virtual = 14360
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zusys_auto_ss_slidr_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/synth/zusys_auto_ss_slidr_0.v:58]
INFO: [Synth 8-638] synthesizing module 'top_zusys_auto_ss_slidr_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/top_zusys_auto_ss_slidr_0.v:60]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000001111111 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000001111011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_15_core' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/6ad2/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000001111111 
	Parameter C_M_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000001111011 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SIGNAL_SET_XOR bound to: 32'b00000000000000000000000000000100 
	Parameter P_SIGNAL_SET_ADD bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_REM bound to: 32'b00000000000000000000000000000100 
	Parameter P_TLAST_CNTR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_15_core' (1#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/6ad2/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'tdata_zusys_auto_ss_slidr_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tdata_zusys_auto_ss_slidr_0.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tdata_zusys_auto_ss_slidr_0' (2#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tdata_zusys_auto_ss_slidr_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tuser_zusys_auto_ss_slidr_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tuser_zusys_auto_ss_slidr_0.v:48]
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tuser_zusys_auto_ss_slidr_0' (3#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tuser_zusys_auto_ss_slidr_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tid_zusys_auto_ss_slidr_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tid_zusys_auto_ss_slidr_0.v:48]
	Parameter C_S_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tid_zusys_auto_ss_slidr_0' (4#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tid_zusys_auto_ss_slidr_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tdest_zusys_auto_ss_slidr_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tdest_zusys_auto_ss_slidr_0.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tdest_zusys_auto_ss_slidr_0' (5#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tdest_zusys_auto_ss_slidr_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tstrb_zusys_auto_ss_slidr_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tstrb_zusys_auto_ss_slidr_0.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tstrb_zusys_auto_ss_slidr_0' (6#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tstrb_zusys_auto_ss_slidr_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tkeep_zusys_auto_ss_slidr_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tkeep_zusys_auto_ss_slidr_0.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tkeep_zusys_auto_ss_slidr_0' (7#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tkeep_zusys_auto_ss_slidr_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tlast_zusys_auto_ss_slidr_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tlast_zusys_auto_ss_slidr_0.v:48]
	Parameter C_S_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tlast_zusys_auto_ss_slidr_0' (8#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/tlast_zusys_auto_ss_slidr_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'top_zusys_auto_ss_slidr_0' (9#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/hdl/top_zusys_auto_ss_slidr_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'zusys_auto_ss_slidr_0' (10#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/synth/zusys_auto_ss_slidr_0.v:58]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tid[4]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tid[3]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tid[2]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tid[1]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tid[0]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[31]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[30]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[29]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[28]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[27]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[26]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[25]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[24]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[23]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[22]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[21]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[20]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[19]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[18]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[17]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[16]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[15]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[14]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[13]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[12]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[11]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[10]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[9]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[8]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[7]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[6]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[5]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[4]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[3]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[2]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[1]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdata[0]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tuser[0]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdest[4]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdest[3]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdest[2]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdest[1]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tdest[0]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tkeep[3]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tkeep[2]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tkeep[1]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tkeep[0]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tstrb[3]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tstrb[2]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tstrb[1]
WARNING: [Synth 8-3331] design tlast_zusys_auto_ss_slidr_0 has unconnected port tstrb[0]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[31]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[30]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[29]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[28]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[27]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[26]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[25]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[24]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[23]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[22]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[21]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[20]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[19]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[18]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[17]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[16]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[15]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[14]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[13]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[12]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[11]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[10]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[9]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[8]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[7]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[6]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[5]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[4]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[3]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[2]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[1]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdata[0]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tuser[0]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tid[4]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tid[3]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tid[2]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tid[1]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tid[0]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdest[4]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdest[3]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdest[2]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdest[1]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tdest[0]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tstrb[3]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tstrb[2]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tstrb[1]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tstrb[0]
WARNING: [Synth 8-3331] design tkeep_zusys_auto_ss_slidr_0 has unconnected port tlast
WARNING: [Synth 8-3331] design tstrb_zusys_auto_ss_slidr_0 has unconnected port tdata[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1383.738 ; gain = 13.406 ; free physical = 1710 ; free virtual = 14391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1383.738 ; gain = 13.406 ; free physical = 1688 ; free virtual = 14369
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvc900-1-i-es1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/zusys_auto_ss_slidr_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_auto_ss_slidr_0/zusys_auto_ss_slidr_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.runs/zusys_auto_ss_slidr_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.runs/zusys_auto_ss_slidr_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1997.059 ; gain = 0.000 ; free physical = 185 ; free virtual = 12200
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:39 . Memory (MB): peak = 1997.059 ; gain = 626.727 ; free physical = 265 ; free virtual = 12335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvc900-1-i-es1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:39 . Memory (MB): peak = 1997.059 ; gain = 626.727 ; free physical = 265 ; free virtual = 12335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.runs/zusys_auto_ss_slidr_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:39 . Memory (MB): peak = 1997.059 ; gain = 626.727 ; free physical = 264 ; free virtual = 12335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:01:39 . Memory (MB): peak = 1997.059 ; gain = 626.727 ; free physical = 254 ; free virtual = 12327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:40 . Memory (MB): peak = 1997.059 ; gain = 626.727 ; free physical = 221 ; free virtual = 12304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:03:08 . Memory (MB): peak = 2481.457 ; gain = 1111.125 ; free physical = 120 ; free virtual = 10772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:03:08 . Memory (MB): peak = 2481.457 ; gain = 1111.125 ; free physical = 137 ; free virtual = 10771
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:03:08 . Memory (MB): peak = 2490.473 ; gain = 1120.141 ; free physical = 134 ; free virtual = 10814
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:03:10 . Memory (MB): peak = 2490.473 ; gain = 1120.141 ; free physical = 155 ; free virtual = 10958
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:03:10 . Memory (MB): peak = 2490.473 ; gain = 1120.141 ; free physical = 155 ; free virtual = 10958
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:03:10 . Memory (MB): peak = 2490.473 ; gain = 1120.141 ; free physical = 155 ; free virtual = 10958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:03:10 . Memory (MB): peak = 2490.473 ; gain = 1120.141 ; free physical = 154 ; free virtual = 10958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:03:10 . Memory (MB): peak = 2490.473 ; gain = 1120.141 ; free physical = 154 ; free virtual = 10958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:03:10 . Memory (MB): peak = 2490.473 ; gain = 1120.141 ; free physical = 154 ; free virtual = 10958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |     0|
|2     |  inst   |top_zusys_auto_ss_slidr_0 |     0|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:03:10 . Memory (MB): peak = 2490.473 ; gain = 1120.141 ; free physical = 154 ; free virtual = 10958
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:02:23 . Memory (MB): peak = 2490.473 ; gain = 506.820 ; free physical = 167 ; free virtual = 11002
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:03:10 . Memory (MB): peak = 2490.480 ; gain = 1120.141 ; free physical = 173 ; free virtual = 11011
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:03:13 . Memory (MB): peak = 2527.105 ; gain = 1156.773 ; free physical = 198 ; free virtual = 10920
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.runs/zusys_auto_ss_slidr_0_synth_1/zusys_auto_ss_slidr_0.dcp' has been generated.
