Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only.qsys --block-symbol-file --output-directory=C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only --family="Arria 10" --part=Unknown
Progress: Loading arria10/avalon_st_sc_fifo_only.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding sc_fifo_0 [altera_avalon_sc_fifo 18.1]
Progress: Parameterizing module sc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only.qsys --synthesis=VERILOG --output-directory=C:\illusense\a10_prototype\tsbs\common_rtl_library\tsb\ip\rtl\arria10\avalon_st_sc_fifo_only --family="Arria 10" --part=Unknown
Progress: Loading arria10/avalon_st_sc_fifo_only.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding sc_fifo_0 [altera_avalon_sc_fifo 18.1]
Progress: Parameterizing module sc_fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avalon_st_sc_fifo_only: "Transforming system: avalon_st_sc_fifo_only"
Info: avalon_st_sc_fifo_only: Running transform generation_view_transform
Info: avalon_st_sc_fifo_only: Running transform generation_view_transform took 0.000s
Info: sc_fifo_0: Running transform generation_view_transform
Info: sc_fifo_0: Running transform generation_view_transform took 0.000s
Info: avalon_st_sc_fifo_only: Running transform merlin_avalon_transform
Info: avalon_st_sc_fifo_only: Running transform merlin_avalon_transform took 0.166s
Info: avalon_st_sc_fifo_only: "Naming system components in system: avalon_st_sc_fifo_only"
Info: avalon_st_sc_fifo_only: "Processing generation queue"
Info: avalon_st_sc_fifo_only: "Generating: avalon_st_sc_fifo_only"
Info: avalon_st_sc_fifo_only: "Generating: altera_avalon_sc_fifo"
Info: avalon_st_sc_fifo_only: "Generating: altera_reset_controller"
Info: avalon_st_sc_fifo_only: Done "avalon_st_sc_fifo_only" with 3 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
