An efficient algorithm for finding the minimal-area FPGA technology mapping