.title kicad schematic

* u8 net-_u10-pad1_ net-_u8-pad2_ net-_u15-pad1_ d_and
* u7 net-_u11-pad1_ net-_u7-pad2_ net-_u14-pad2_ d_and
* u6 net-_u10-pad1_ net-_u6-pad2_ net-_u14-pad1_ d_and
* u10 net-_u10-pad1_ net-_u10-pad2_ net-_u10-pad3_ d_and
* u9 net-_u11-pad1_ net-_u9-pad2_ net-_u15-pad2_ d_and
* u5 net-_u4-pad1_ net-_u11-pad1_ d_buffer
* u3 net-_u3-pad1_ net-_u18-pad2_ d_inverter
* u4 net-_u4-pad1_ net-_u10-pad1_ d_inverter
* u1 net-_u4-pad1_ net-_u6-pad2_ net-_u7-pad2_ net-_u18-pad3_ net-_u8-pad2_ net-_u9-pad2_ net-_u19-pad3_ unconnected-_u1-pad8_ net-_u20-pad3_ net-_u11-pad2_ net-_u10-pad2_ net-_u21-pad3_ net-_u13-pad2_ net-_u12-pad2_ net-_u3-pad1_ unconnected-_u1-pad16_ port
* u17 net-_u12-pad3_ net-_u13-pad3_ net-_u17-pad3_ d_or
* u16 net-_u10-pad3_ net-_u11-pad3_ net-_u16-pad3_ d_or
* u15 net-_u15-pad1_ net-_u15-pad2_ net-_u15-pad3_ d_or
* u19 net-_u15-pad3_ net-_u18-pad2_ net-_u19-pad3_ d_tristate
* u21 net-_u17-pad3_ net-_u18-pad2_ net-_u21-pad3_ d_tristate
* u20 net-_u16-pad3_ net-_u18-pad2_ net-_u20-pad3_ d_tristate
* u18 net-_u14-pad3_ net-_u18-pad2_ net-_u18-pad3_ d_tristate
* u14 net-_u14-pad1_ net-_u14-pad2_ net-_u14-pad3_ d_or
* u13 net-_u11-pad1_ net-_u13-pad2_ net-_u13-pad3_ d_and
* u12 net-_u10-pad1_ net-_u12-pad2_ net-_u12-pad3_ d_and
* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_and
a1 [net-_u10-pad1_ net-_u8-pad2_ ] net-_u15-pad1_ u8
a2 [net-_u11-pad1_ net-_u7-pad2_ ] net-_u14-pad2_ u7
a3 [net-_u10-pad1_ net-_u6-pad2_ ] net-_u14-pad1_ u6
a4 [net-_u10-pad1_ net-_u10-pad2_ ] net-_u10-pad3_ u10
a5 [net-_u11-pad1_ net-_u9-pad2_ ] net-_u15-pad2_ u9
a6 net-_u4-pad1_ net-_u11-pad1_ u5
a7 net-_u3-pad1_ net-_u18-pad2_ u3
a8 net-_u4-pad1_ net-_u10-pad1_ u4
a9 [net-_u12-pad3_ net-_u13-pad3_ ] net-_u17-pad3_ u17
a10 [net-_u10-pad3_ net-_u11-pad3_ ] net-_u16-pad3_ u16
a11 [net-_u15-pad1_ net-_u15-pad2_ ] net-_u15-pad3_ u15
a12 net-_u15-pad3_ net-_u18-pad2_ net-_u19-pad3_ u19
a13 net-_u17-pad3_ net-_u18-pad2_ net-_u21-pad3_ u21
a14 net-_u16-pad3_ net-_u18-pad2_ net-_u20-pad3_ u20
a15 net-_u14-pad3_ net-_u18-pad2_ net-_u18-pad3_ u18
a16 [net-_u14-pad1_ net-_u14-pad2_ ] net-_u14-pad3_ u14
a17 [net-_u11-pad1_ net-_u13-pad2_ ] net-_u13-pad3_ u13
a18 [net-_u10-pad1_ net-_u12-pad2_ ] net-_u12-pad3_ u12
a19 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, Ngspice Name: d_buffer
.model u5 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, Ngspice Name: d_or
.model u17 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, Ngspice Name: d_or
.model u16 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, Ngspice Name: d_or
.model u15 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u19 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) 
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u21 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) 
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u20 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) 
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u18 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) 
* Schematic Name:                             d_or, Ngspice Name: d_or
.model u14 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u13 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
