--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jan 22 19:29:49 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top_module
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_1s]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             \u_blink/blink_io_I_0_17  (from clk_1s +)
   Destination:    FD1S1A     D              \u_blink/blink_io_I_0_17  (to clk_1s +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \u_blink/blink_io_I_0_17 to \u_blink/blink_io_I_0_17 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.764ns

 Path Details: \u_blink/blink_io_I_0_17 to \u_blink/blink_io_I_0_17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_blink/blink_io_I_0_17 (from clk_1s)
Route         2   e 1.198                                  led1_pin_c
LUT4        ---     0.493              A to Z              \u_blink/blink_io_I_0_1_lut
Route         1   e 0.941                                  \u_blink/blink_io_N_34
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.236 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_1s]                  |  1000.000 ns|     3.236 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1 paths, 3 nets, and 3 connections (2.1% coverage)


Peak memory: 57720832 bytes, TRCE: 1470464 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
