
lab5_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000036c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000428  08000430  00010430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000428  08000428  00010428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800042c  0800042c  0001042c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  08000430  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000001c  08000430  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00010430  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000c15  00000000  00000000  00010458  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000031d  00000000  00000000  0001106d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000000b0  00000000  00000000  00011390  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  00011440  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000074f  00000000  00000000  000114b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000005da  00000000  00000000  00011c07  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007b  00000000  00000000  000121e1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000148  00000000  00000000  0001225c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000000 	.word	0x20000000
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08000410 	.word	0x08000410

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000004 	.word	0x20000004
 8000100:	08000410 	.word	0x08000410

08000104 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000104:	b580      	push	{r7, lr}
 8000106:	b082      	sub	sp, #8
 8000108:	af00      	add	r7, sp, #0
 800010a:	0002      	movs	r2, r0
 800010c:	1dfb      	adds	r3, r7, #7
 800010e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000110:	1dfb      	adds	r3, r7, #7
 8000112:	781b      	ldrb	r3, [r3, #0]
 8000114:	2b7f      	cmp	r3, #127	; 0x7f
 8000116:	d809      	bhi.n	800012c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000118:	1dfb      	adds	r3, r7, #7
 800011a:	781b      	ldrb	r3, [r3, #0]
 800011c:	001a      	movs	r2, r3
 800011e:	231f      	movs	r3, #31
 8000120:	401a      	ands	r2, r3
 8000122:	4b04      	ldr	r3, [pc, #16]	; (8000134 <__NVIC_EnableIRQ+0x30>)
 8000124:	2101      	movs	r1, #1
 8000126:	4091      	lsls	r1, r2
 8000128:	000a      	movs	r2, r1
 800012a:	601a      	str	r2, [r3, #0]
  }
}
 800012c:	46c0      	nop			; (mov r8, r8)
 800012e:	46bd      	mov	sp, r7
 8000130:	b002      	add	sp, #8
 8000132:	bd80      	pop	{r7, pc}
 8000134:	e000e100 	.word	0xe000e100

08000138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000138:	b590      	push	{r4, r7, lr}
 800013a:	b083      	sub	sp, #12
 800013c:	af00      	add	r7, sp, #0
 800013e:	0002      	movs	r2, r0
 8000140:	6039      	str	r1, [r7, #0]
 8000142:	1dfb      	adds	r3, r7, #7
 8000144:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000146:	1dfb      	adds	r3, r7, #7
 8000148:	781b      	ldrb	r3, [r3, #0]
 800014a:	2b7f      	cmp	r3, #127	; 0x7f
 800014c:	d828      	bhi.n	80001a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800014e:	4a2f      	ldr	r2, [pc, #188]	; (800020c <__NVIC_SetPriority+0xd4>)
 8000150:	1dfb      	adds	r3, r7, #7
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	b25b      	sxtb	r3, r3
 8000156:	089b      	lsrs	r3, r3, #2
 8000158:	33c0      	adds	r3, #192	; 0xc0
 800015a:	009b      	lsls	r3, r3, #2
 800015c:	589b      	ldr	r3, [r3, r2]
 800015e:	1dfa      	adds	r2, r7, #7
 8000160:	7812      	ldrb	r2, [r2, #0]
 8000162:	0011      	movs	r1, r2
 8000164:	2203      	movs	r2, #3
 8000166:	400a      	ands	r2, r1
 8000168:	00d2      	lsls	r2, r2, #3
 800016a:	21ff      	movs	r1, #255	; 0xff
 800016c:	4091      	lsls	r1, r2
 800016e:	000a      	movs	r2, r1
 8000170:	43d2      	mvns	r2, r2
 8000172:	401a      	ands	r2, r3
 8000174:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000176:	683b      	ldr	r3, [r7, #0]
 8000178:	019b      	lsls	r3, r3, #6
 800017a:	22ff      	movs	r2, #255	; 0xff
 800017c:	401a      	ands	r2, r3
 800017e:	1dfb      	adds	r3, r7, #7
 8000180:	781b      	ldrb	r3, [r3, #0]
 8000182:	0018      	movs	r0, r3
 8000184:	2303      	movs	r3, #3
 8000186:	4003      	ands	r3, r0
 8000188:	00db      	lsls	r3, r3, #3
 800018a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800018c:	481f      	ldr	r0, [pc, #124]	; (800020c <__NVIC_SetPriority+0xd4>)
 800018e:	1dfb      	adds	r3, r7, #7
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	b25b      	sxtb	r3, r3
 8000194:	089b      	lsrs	r3, r3, #2
 8000196:	430a      	orrs	r2, r1
 8000198:	33c0      	adds	r3, #192	; 0xc0
 800019a:	009b      	lsls	r3, r3, #2
 800019c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800019e:	e031      	b.n	8000204 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001a0:	4a1b      	ldr	r2, [pc, #108]	; (8000210 <__NVIC_SetPriority+0xd8>)
 80001a2:	1dfb      	adds	r3, r7, #7
 80001a4:	781b      	ldrb	r3, [r3, #0]
 80001a6:	0019      	movs	r1, r3
 80001a8:	230f      	movs	r3, #15
 80001aa:	400b      	ands	r3, r1
 80001ac:	3b08      	subs	r3, #8
 80001ae:	089b      	lsrs	r3, r3, #2
 80001b0:	3306      	adds	r3, #6
 80001b2:	009b      	lsls	r3, r3, #2
 80001b4:	18d3      	adds	r3, r2, r3
 80001b6:	3304      	adds	r3, #4
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	1dfa      	adds	r2, r7, #7
 80001bc:	7812      	ldrb	r2, [r2, #0]
 80001be:	0011      	movs	r1, r2
 80001c0:	2203      	movs	r2, #3
 80001c2:	400a      	ands	r2, r1
 80001c4:	00d2      	lsls	r2, r2, #3
 80001c6:	21ff      	movs	r1, #255	; 0xff
 80001c8:	4091      	lsls	r1, r2
 80001ca:	000a      	movs	r2, r1
 80001cc:	43d2      	mvns	r2, r2
 80001ce:	401a      	ands	r2, r3
 80001d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80001d2:	683b      	ldr	r3, [r7, #0]
 80001d4:	019b      	lsls	r3, r3, #6
 80001d6:	22ff      	movs	r2, #255	; 0xff
 80001d8:	401a      	ands	r2, r3
 80001da:	1dfb      	adds	r3, r7, #7
 80001dc:	781b      	ldrb	r3, [r3, #0]
 80001de:	0018      	movs	r0, r3
 80001e0:	2303      	movs	r3, #3
 80001e2:	4003      	ands	r3, r0
 80001e4:	00db      	lsls	r3, r3, #3
 80001e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001e8:	4809      	ldr	r0, [pc, #36]	; (8000210 <__NVIC_SetPriority+0xd8>)
 80001ea:	1dfb      	adds	r3, r7, #7
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	001c      	movs	r4, r3
 80001f0:	230f      	movs	r3, #15
 80001f2:	4023      	ands	r3, r4
 80001f4:	3b08      	subs	r3, #8
 80001f6:	089b      	lsrs	r3, r3, #2
 80001f8:	430a      	orrs	r2, r1
 80001fa:	3306      	adds	r3, #6
 80001fc:	009b      	lsls	r3, r3, #2
 80001fe:	18c3      	adds	r3, r0, r3
 8000200:	3304      	adds	r3, #4
 8000202:	601a      	str	r2, [r3, #0]
}
 8000204:	46c0      	nop			; (mov r8, r8)
 8000206:	46bd      	mov	sp, r7
 8000208:	b003      	add	sp, #12
 800020a:	bd90      	pop	{r4, r7, pc}
 800020c:	e000e100 	.word	0xe000e100
 8000210:	e000ed00 	.word	0xe000ed00

08000214 <BSP_system_init>:
#include "bsp.h"


void BSP_system_init(void){
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000218:	b672      	cpsid	i

	__disable_irq();

	init_timer2();
 800021a:	f000 f805 	bl	8000228 <init_timer2>
  __ASM volatile ("cpsie i" : : : "memory");
 800021e:	b662      	cpsie	i

	__enable_irq();


}
 8000220:	46c0      	nop			; (mov r8, r8)
 8000222:	46bd      	mov	sp, r7
 8000224:	bd80      	pop	{r7, pc}
	...

08000228 <init_timer2>:

void init_timer2(){
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0

	RCC->IOPENR |= 7;
 800022c:	4b3c      	ldr	r3, [pc, #240]	; (8000320 <init_timer2+0xf8>)
 800022e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000230:	4b3b      	ldr	r3, [pc, #236]	; (8000320 <init_timer2+0xf8>)
 8000232:	2107      	movs	r1, #7
 8000234:	430a      	orrs	r2, r1
 8000236:	635a      	str	r2, [r3, #52]	; 0x34
	RCC->APBENR1 |= (1U<< 1);// enable time3 module clock
 8000238:	4b39      	ldr	r3, [pc, #228]	; (8000320 <init_timer2+0xf8>)
 800023a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800023c:	4b38      	ldr	r3, [pc, #224]	; (8000320 <init_timer2+0xf8>)
 800023e:	2102      	movs	r1, #2
 8000240:	430a      	orrs	r2, r1
 8000242:	63da      	str	r2, [r3, #60]	; 0x3c

	//setup PA6 as AF2
	GPIOA->MODER &= ~(3U << 2*6);
 8000244:	23a0      	movs	r3, #160	; 0xa0
 8000246:	05db      	lsls	r3, r3, #23
 8000248:	681a      	ldr	r2, [r3, #0]
 800024a:	23a0      	movs	r3, #160	; 0xa0
 800024c:	05db      	lsls	r3, r3, #23
 800024e:	4935      	ldr	r1, [pc, #212]	; (8000324 <init_timer2+0xfc>)
 8000250:	400a      	ands	r2, r1
 8000252:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (2U << 2*6);
 8000254:	23a0      	movs	r3, #160	; 0xa0
 8000256:	05db      	lsls	r3, r3, #23
 8000258:	681a      	ldr	r2, [r3, #0]
 800025a:	23a0      	movs	r3, #160	; 0xa0
 800025c:	05db      	lsls	r3, r3, #23
 800025e:	2180      	movs	r1, #128	; 0x80
 8000260:	0189      	lsls	r1, r1, #6
 8000262:	430a      	orrs	r2, r1
 8000264:	601a      	str	r2, [r3, #0]

	// choose AF2 from mux
	GPIOA->AFR[0] &= ~(0xFU << 4*6);
 8000266:	23a0      	movs	r3, #160	; 0xa0
 8000268:	05db      	lsls	r3, r3, #23
 800026a:	6a1a      	ldr	r2, [r3, #32]
 800026c:	23a0      	movs	r3, #160	; 0xa0
 800026e:	05db      	lsls	r3, r3, #23
 8000270:	492d      	ldr	r1, [pc, #180]	; (8000328 <init_timer2+0x100>)
 8000272:	400a      	ands	r2, r1
 8000274:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0] |= (1U << 4*6);
 8000276:	23a0      	movs	r3, #160	; 0xa0
 8000278:	05db      	lsls	r3, r3, #23
 800027a:	6a1a      	ldr	r2, [r3, #32]
 800027c:	23a0      	movs	r3, #160	; 0xa0
 800027e:	05db      	lsls	r3, r3, #23
 8000280:	2180      	movs	r1, #128	; 0x80
 8000282:	0449      	lsls	r1, r1, #17
 8000284:	430a      	orrs	r2, r1
 8000286:	621a      	str	r2, [r3, #32]

	TIM3->CR1=0;// zero out the control register just in case
 8000288:	4b28      	ldr	r3, [pc, #160]	; (800032c <init_timer2+0x104>)
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
	TIM3->CR1 |= (1U << 7);	// ARPE
 800028e:	4b27      	ldr	r3, [pc, #156]	; (800032c <init_timer2+0x104>)
 8000290:	681a      	ldr	r2, [r3, #0]
 8000292:	4b26      	ldr	r3, [pc, #152]	; (800032c <init_timer2+0x104>)
 8000294:	2180      	movs	r1, #128	; 0x80
 8000296:	430a      	orrs	r2, r1
 8000298:	601a      	str	r2, [r3, #0]
	TIM3->CNT=0;// zero out counter
 800029a:	4b24      	ldr	r3, [pc, #144]	; (800032c <init_timer2+0x104>)
 800029c:	2200      	movs	r2, #0
 800029e:	625a      	str	r2, [r3, #36]	; 0x24

	/*10 Msecond interrupt	 */

	TIM3->PSC = 10;
 80002a0:	4b22      	ldr	r3, [pc, #136]	; (800032c <init_timer2+0x104>)
 80002a2:	220a      	movs	r2, #10
 80002a4:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = 16000;
 80002a6:	4b21      	ldr	r3, [pc, #132]	; (800032c <init_timer2+0x104>)
 80002a8:	22fa      	movs	r2, #250	; 0xfa
 80002aa:	0192      	lsls	r2, r2, #6
 80002ac:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM3->DIER |= (1 << 0);// update interrupt enable
 80002ae:	4b1f      	ldr	r3, [pc, #124]	; (800032c <init_timer2+0x104>)
 80002b0:	68da      	ldr	r2, [r3, #12]
 80002b2:	4b1e      	ldr	r3, [pc, #120]	; (800032c <init_timer2+0x104>)
 80002b4:	2101      	movs	r1, #1
 80002b6:	430a      	orrs	r2, r1
 80002b8:	60da      	str	r2, [r3, #12]


	TIM3->CCMR1 |=(1 << 3); // output compare preload enable
 80002ba:	4b1c      	ldr	r3, [pc, #112]	; (800032c <init_timer2+0x104>)
 80002bc:	699a      	ldr	r2, [r3, #24]
 80002be:	4b1b      	ldr	r3, [pc, #108]	; (800032c <init_timer2+0x104>)
 80002c0:	2108      	movs	r1, #8
 80002c2:	430a      	orrs	r2, r1
 80002c4:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 &= ~(1U << 16); //0
 80002c6:	4b19      	ldr	r3, [pc, #100]	; (800032c <init_timer2+0x104>)
 80002c8:	699a      	ldr	r2, [r3, #24]
 80002ca:	4b18      	ldr	r3, [pc, #96]	; (800032c <init_timer2+0x104>)
 80002cc:	4918      	ldr	r1, [pc, #96]	; (8000330 <init_timer2+0x108>)
 80002ce:	400a      	ands	r2, r1
 80002d0:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 &= ~(0xFU << 4);
 80002d2:	4b16      	ldr	r3, [pc, #88]	; (800032c <init_timer2+0x104>)
 80002d4:	699a      	ldr	r2, [r3, #24]
 80002d6:	4b15      	ldr	r3, [pc, #84]	; (800032c <init_timer2+0x104>)
 80002d8:	21f0      	movs	r1, #240	; 0xf0
 80002da:	438a      	bics	r2, r1
 80002dc:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |= (0x6U << 4); // mode 1 enable
 80002de:	4b13      	ldr	r3, [pc, #76]	; (800032c <init_timer2+0x104>)
 80002e0:	699a      	ldr	r2, [r3, #24]
 80002e2:	4b12      	ldr	r3, [pc, #72]	; (800032c <init_timer2+0x104>)
 80002e4:	2160      	movs	r1, #96	; 0x60
 80002e6:	430a      	orrs	r2, r1
 80002e8:	619a      	str	r2, [r3, #24]
	TIM3->CCER |= (1U << 0);
 80002ea:	4b10      	ldr	r3, [pc, #64]	; (800032c <init_timer2+0x104>)
 80002ec:	6a1a      	ldr	r2, [r3, #32]
 80002ee:	4b0f      	ldr	r3, [pc, #60]	; (800032c <init_timer2+0x104>)
 80002f0:	2101      	movs	r1, #1
 80002f2:	430a      	orrs	r2, r1
 80002f4:	621a      	str	r2, [r3, #32]
	TIM3->CCR1	= 1600; //duty cycle
 80002f6:	4b0d      	ldr	r3, [pc, #52]	; (800032c <init_timer2+0x104>)
 80002f8:	22c8      	movs	r2, #200	; 0xc8
 80002fa:	00d2      	lsls	r2, r2, #3
 80002fc:	635a      	str	r2, [r3, #52]	; 0x34

	TIM3->CR1 |= (1 << 0);// 	tÄ±m2 enable
 80002fe:	4b0b      	ldr	r3, [pc, #44]	; (800032c <init_timer2+0x104>)
 8000300:	681a      	ldr	r2, [r3, #0]
 8000302:	4b0a      	ldr	r3, [pc, #40]	; (800032c <init_timer2+0x104>)
 8000304:	2101      	movs	r1, #1
 8000306:	430a      	orrs	r2, r1
 8000308:	601a      	str	r2, [r3, #0]

	NVIC_SetPriority(TIM3_IRQn,3);
 800030a:	2103      	movs	r1, #3
 800030c:	2010      	movs	r0, #16
 800030e:	f7ff ff13 	bl	8000138 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM3_IRQn);
 8000312:	2010      	movs	r0, #16
 8000314:	f7ff fef6 	bl	8000104 <__NVIC_EnableIRQ>

}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	46c0      	nop			; (mov r8, r8)
 8000320:	40021000 	.word	0x40021000
 8000324:	ffffcfff 	.word	0xffffcfff
 8000328:	f0ffffff 	.word	0xf0ffffff
 800032c:	40000400 	.word	0x40000400
 8000330:	fffeffff 	.word	0xfffeffff

08000334 <TIM3_IRQHandler>:


void TIM3_IRQHandler(void){
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0


	TIM3->SR &= ~(1U << 0); //clear update status register
 8000338:	4b04      	ldr	r3, [pc, #16]	; (800034c <TIM3_IRQHandler+0x18>)
 800033a:	691a      	ldr	r2, [r3, #16]
 800033c:	4b03      	ldr	r3, [pc, #12]	; (800034c <TIM3_IRQHandler+0x18>)
 800033e:	2101      	movs	r1, #1
 8000340:	438a      	bics	r2, r1
 8000342:	611a      	str	r2, [r3, #16]

	//TIM2->SR &=  ~(1U<<1);
}
 8000344:	46c0      	nop			; (mov r8, r8)
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	46c0      	nop			; (mov r8, r8)
 800034c:	40000400 	.word	0x40000400

08000350 <main>:

#define LEDDELAY    160000U

volatile int k=0;

int main(void) {
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0

	BSP_system_init();
 8000354:	f7ff ff5e 	bl	8000214 <BSP_system_init>

	while(1){
 8000358:	e7fe      	b.n	8000358 <main+0x8>
	...

0800035c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800035c:	480d      	ldr	r0, [pc, #52]	; (8000394 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800035e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000360:	f000 f826 	bl	80003b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000364:	480c      	ldr	r0, [pc, #48]	; (8000398 <LoopForever+0x6>)
  ldr r1, =_edata
 8000366:	490d      	ldr	r1, [pc, #52]	; (800039c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000368:	4a0d      	ldr	r2, [pc, #52]	; (80003a0 <LoopForever+0xe>)
  movs r3, #0
 800036a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800036c:	e002      	b.n	8000374 <LoopCopyDataInit>

0800036e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800036e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000370:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000372:	3304      	adds	r3, #4

08000374 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000374:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000376:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000378:	d3f9      	bcc.n	800036e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800037a:	4a0a      	ldr	r2, [pc, #40]	; (80003a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800037c:	4c0a      	ldr	r4, [pc, #40]	; (80003a8 <LoopForever+0x16>)
  movs r3, #0
 800037e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000380:	e001      	b.n	8000386 <LoopFillZerobss>

08000382 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000382:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000384:	3204      	adds	r2, #4

08000386 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000386:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000388:	d3fb      	bcc.n	8000382 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800038a:	f000 f81d 	bl	80003c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800038e:	f7ff ffdf 	bl	8000350 <main>

08000392 <LoopForever>:

LoopForever:
    b LoopForever
 8000392:	e7fe      	b.n	8000392 <LoopForever>
  ldr   r0, =_estack
 8000394:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000398:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800039c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003a0:	08000430 	.word	0x08000430
  ldr r2, =_sbss
 80003a4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003a8:	2000001c 	.word	0x2000001c

080003ac <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003ac:	e7fe      	b.n	80003ac <ADC_COMP_IRQHandler>
	...

080003b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80003b4:	4b03      	ldr	r3, [pc, #12]	; (80003c4 <SystemInit+0x14>)
 80003b6:	2280      	movs	r2, #128	; 0x80
 80003b8:	0512      	lsls	r2, r2, #20
 80003ba:	609a      	str	r2, [r3, #8]
#endif
}
 80003bc:	46c0      	nop			; (mov r8, r8)
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	46c0      	nop			; (mov r8, r8)
 80003c4:	e000ed00 	.word	0xe000ed00

080003c8 <__libc_init_array>:
 80003c8:	b570      	push	{r4, r5, r6, lr}
 80003ca:	2600      	movs	r6, #0
 80003cc:	4d0c      	ldr	r5, [pc, #48]	; (8000400 <__libc_init_array+0x38>)
 80003ce:	4c0d      	ldr	r4, [pc, #52]	; (8000404 <__libc_init_array+0x3c>)
 80003d0:	1b64      	subs	r4, r4, r5
 80003d2:	10a4      	asrs	r4, r4, #2
 80003d4:	42a6      	cmp	r6, r4
 80003d6:	d109      	bne.n	80003ec <__libc_init_array+0x24>
 80003d8:	2600      	movs	r6, #0
 80003da:	f000 f819 	bl	8000410 <_init>
 80003de:	4d0a      	ldr	r5, [pc, #40]	; (8000408 <__libc_init_array+0x40>)
 80003e0:	4c0a      	ldr	r4, [pc, #40]	; (800040c <__libc_init_array+0x44>)
 80003e2:	1b64      	subs	r4, r4, r5
 80003e4:	10a4      	asrs	r4, r4, #2
 80003e6:	42a6      	cmp	r6, r4
 80003e8:	d105      	bne.n	80003f6 <__libc_init_array+0x2e>
 80003ea:	bd70      	pop	{r4, r5, r6, pc}
 80003ec:	00b3      	lsls	r3, r6, #2
 80003ee:	58eb      	ldr	r3, [r5, r3]
 80003f0:	4798      	blx	r3
 80003f2:	3601      	adds	r6, #1
 80003f4:	e7ee      	b.n	80003d4 <__libc_init_array+0xc>
 80003f6:	00b3      	lsls	r3, r6, #2
 80003f8:	58eb      	ldr	r3, [r5, r3]
 80003fa:	4798      	blx	r3
 80003fc:	3601      	adds	r6, #1
 80003fe:	e7f2      	b.n	80003e6 <__libc_init_array+0x1e>
 8000400:	08000428 	.word	0x08000428
 8000404:	08000428 	.word	0x08000428
 8000408:	08000428 	.word	0x08000428
 800040c:	0800042c 	.word	0x0800042c

08000410 <_init>:
 8000410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000416:	bc08      	pop	{r3}
 8000418:	469e      	mov	lr, r3
 800041a:	4770      	bx	lr

0800041c <_fini>:
 800041c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000422:	bc08      	pop	{r3}
 8000424:	469e      	mov	lr, r3
 8000426:	4770      	bx	lr
