<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DigitalClock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FinalWatch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FinalWatch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FinalWatch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FinalWatch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FinalWatch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FinalWatch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FinalWatch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FinalWatch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FinalWatch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FinalWatch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FinalWatch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FinalWatch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FinalWatch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FinalWatch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FinalWatch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FinalWatch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FinalWatch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FinalWatch.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FinalWatch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FinalWatch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FinalWatch_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FinalWatch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FinalWatch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FinalWatch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FinalWatch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FinalWatch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FinalWatch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FinalWatch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FinalWatch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FinalWatch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FinalWatch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FinalWatch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FinalWatch_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FinalWatch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FinalWatch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FinalWatch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FinalWatch_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FinalWatch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="finalwatch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="finalwatch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="finalwatch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1524859583" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1524859583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525116126" xil_pn:in_ck="5333495566579733265" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525116126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AM_PM.vhd"/>
      <outfile xil_pn:name="AM_PM_tb.vhd"/>
      <outfile xil_pn:name="Counter3bit.vhd"/>
      <outfile xil_pn:name="Counter3bit_tb.vhd"/>
      <outfile xil_pn:name="Counter4bit.vhd"/>
      <outfile xil_pn:name="Counter4bit_tb.vhd"/>
      <outfile xil_pn:name="Counter5bit.vhd"/>
      <outfile xil_pn:name="Counter5bit_tb.vhd"/>
      <outfile xil_pn:name="FinalWatch.vhd"/>
      <outfile xil_pn:name="FinalWatch_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1524859584" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7963249442572543542" xil_pn:start_ts="1524859584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524859584" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5294105427597268492" xil_pn:start_ts="1524859584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525115848" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3343176667550193863" xil_pn:start_ts="1525115848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525116126" xil_pn:in_ck="5333495566579733265" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525116126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AM_PM.vhd"/>
      <outfile xil_pn:name="AM_PM_tb.vhd"/>
      <outfile xil_pn:name="Counter3bit.vhd"/>
      <outfile xil_pn:name="Counter3bit_tb.vhd"/>
      <outfile xil_pn:name="Counter4bit.vhd"/>
      <outfile xil_pn:name="Counter4bit_tb.vhd"/>
      <outfile xil_pn:name="Counter5bit.vhd"/>
      <outfile xil_pn:name="Counter5bit_tb.vhd"/>
      <outfile xil_pn:name="FinalWatch.vhd"/>
      <outfile xil_pn:name="FinalWatch_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525116129" xil_pn:in_ck="5333495566579733265" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6894565915533731070" xil_pn:start_ts="1525116126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FinalWatch_tb_beh.prj"/>
      <outfile xil_pn:name="FinalWatch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1525116129" xil_pn:in_ck="5037899105390869765" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-465974503211392075" xil_pn:start_ts="1525116129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FinalWatch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1525266359" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1525266359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525266359" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1632270195802211288" xil_pn:start_ts="1525266359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525266359" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3343176667550193863" xil_pn:start_ts="1525266359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525266359" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525266359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525266359" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1624055424005733098" xil_pn:start_ts="1525266359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525266359" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1525266359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525266359" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7697838646284956675" xil_pn:start_ts="1525266359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525266365" xil_pn:in_ck="-7963742014205400588" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8823809514094466024" xil_pn:start_ts="1525266359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FinalWatch.lso"/>
      <outfile xil_pn:name="FinalWatch.ngc"/>
      <outfile xil_pn:name="FinalWatch.ngr"/>
      <outfile xil_pn:name="FinalWatch.prj"/>
      <outfile xil_pn:name="FinalWatch.stx"/>
      <outfile xil_pn:name="FinalWatch.syr"/>
      <outfile xil_pn:name="FinalWatch.xst"/>
      <outfile xil_pn:name="FinalWatch_tb_beh.prj"/>
      <outfile xil_pn:name="FinalWatch_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525266365" xil_pn:in_ck="8552341778647111504" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5428219034081532053" xil_pn:start_ts="1525266365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525266369" xil_pn:in_ck="-3893861092768781193" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7222737975444927110" xil_pn:start_ts="1525266365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FinalWatch.bld"/>
      <outfile xil_pn:name="FinalWatch.ngd"/>
      <outfile xil_pn:name="FinalWatch_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1525266379" xil_pn:in_ck="4656901467495782968" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1525266369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FinalWatch.pcf"/>
      <outfile xil_pn:name="FinalWatch_map.map"/>
      <outfile xil_pn:name="FinalWatch_map.mrp"/>
      <outfile xil_pn:name="FinalWatch_map.ncd"/>
      <outfile xil_pn:name="FinalWatch_map.ngm"/>
      <outfile xil_pn:name="FinalWatch_map.xrpt"/>
      <outfile xil_pn:name="FinalWatch_summary.xml"/>
      <outfile xil_pn:name="FinalWatch_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1525266393" xil_pn:in_ck="-4629249045985438447" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1525266379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FinalWatch.ncd"/>
      <outfile xil_pn:name="FinalWatch.pad"/>
      <outfile xil_pn:name="FinalWatch.par"/>
      <outfile xil_pn:name="FinalWatch.ptwx"/>
      <outfile xil_pn:name="FinalWatch.unroutes"/>
      <outfile xil_pn:name="FinalWatch.xpi"/>
      <outfile xil_pn:name="FinalWatch_pad.csv"/>
      <outfile xil_pn:name="FinalWatch_pad.txt"/>
      <outfile xil_pn:name="FinalWatch_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1525266404" xil_pn:in_ck="-6170439567188554652" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1525266393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FinalWatch.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="finalwatch.bgn"/>
      <outfile xil_pn:name="finalwatch.bit"/>
      <outfile xil_pn:name="finalwatch.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525266421" xil_pn:in_ck="2680246225831931502" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1525266420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1525266393" xil_pn:in_ck="1207632008855962292" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1525266388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FinalWatch.twr"/>
      <outfile xil_pn:name="FinalWatch.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
