/******************************************************************************************************
 * The following +ARGS can be passed for any UVM_TEST                                                 *       
 * usage : make run_vsim DEBUG=1 PLUSARGS="+AIC_7_INIT_HT +AIC_7_INIT_LT +L2_0_TARG_HT"               *     
 * Note  : Any no.of INITs & TARGs can be passed                                                      *       
 * Arg - "NUM_RAND_ADDR" : determines the no.of random targ addrs for any/all targs based on targ_arg *     
 * Arg - "B2B_TXN=1" : back to back transaction without delays                                        *     
 * File - "plot_matrix.py" : to plot the connectivity matrix from sim.log to report.xlsx              *     
 ******************************************************************************************************
 *                                    List of +ARGS supported                                         *       
 * ************************************************************************************************** *
 *    INITS                    AXI TARGS                       APB TARGS                   MISC       *   
 * ************************************************************************************************** *
 * AIC_0_INIT_LT        *    AIC_0_TARG_LT           *   LPDDR_GRAPH_0_TARG_CFG     *  NOC_INT_TARG   *                                                
 * AIC_1_INIT_LT        *    AIC_1_TARG_LT           *   LPDDR_GRAPH_1_TARG_CFG     *  ALL_AXI_TARGS  *                                            
 * AIC_2_INIT_LT        *    AIC_2_TARG_LT           *   LPDDR_GRAPH_2_TARG_CFG     *  ALL_CFG_TARGS  *                                                   
 * AIC_3_INIT_LT        *    AIC_3_TARG_LT           *   LPDDR_GRAPH_3_TARG_CFG     *  ALL_LT_TARGS   *                                                     
 * AIC_4_INIT_LT        *    AIC_4_TARG_LT           *   LPDDR_PPP_0_TARG_CFG       *  ALL_MT_TARGS   *                                                 
 * AIC_5_INIT_LT        *    AIC_5_TARG_LT           *   LPDDR_PPP_1_TARG_CFG       *  ALL_HT_TARGS   *                                                         
 * AIC_6_INIT_LT        *    AIC_6_TARG_LT           *   LPDDR_PPP_2_TARG_CFG       *  ALL_INITS      *                                                     
 * AIC_7_INIT_LT        *    AIC_7_TARG_LT           *   LPDDR_PPP_3_TARG_CFG       *  ALL_LT_INITS   *                                                      
 * SDMA_0_INIT_LT       *    SDMA_0_TARG_LT          *   PCIE_TARG_CFG              *  ALL_MT_INITS   *                                                         
 * SDMA_1_INIT_LT       *    SDMA_1_TARG_LT          *   AIC_0_TARG_SYSCFG          *  ALL_HT_INITS   *                                                           
 * PVE_0_INIT_LT        *    PVE_0_TARG_LT           *   AIC_1_TARG_SYSCFG          *  NUM_RAND_ADDR  *                                                       
 * PVE_1_INIT_LT        *    PVE_1_TARG_LT           *   AIC_2_TARG_SYSCFG          *  B2B_TXN        *                                                      
 * APU_INIT_LT          *    APU_TARG_LT             *   AIC_3_TARG_SYSCFG          *                 *                                                 
 * SOC_MGMT_INIT_LT     *    SOC_MGMT_TARG_LT        *   AIC_4_TARG_SYSCFG          *                 *                                             
 * SOC_PERIPH_INIT_LT   *    SOC_PERIPH_TARG_LT      *   AIC_5_TARG_SYSCFG          *                 *                                                
 * DCD_DEC_0_INIT_MT    *    SYS_SPM_TARG_LT         *   AIC_6_TARG_SYSCFG          *                 *                                             
 * DCD_DEC_1_INIT_MT    *    PCIE_TARG_CFG_DBI       *   AIC_7_TARG_SYSCFG          *                 *                                           
 * DCD_MCU_INIT_MT      *    LPDDR_GRAPH_0_TARG_HT   *   L2_0_TARG_SYSCFG           *                 *                                                 
 * APU_INIT_MT          *    LPDDR_GRAPH_1_TARG_HT   *   L2_1_TARG_SYSCFG           *                 *                                             
 * PCIE_INIT_MT         *    LPDDR_GRAPH_2_TARG_HT   *   L2_2_TARG_SYSCFG           *                 *
 * AIC_0_INIT_HT        *    LPDDR_GRAPH_3_TARG_HT   *   L2_3_TARG_SYSCFG           *                 *                                               
 * AIC_1_INIT_HT        *    PCIE_HOST_TARG_MT       *   L2_4_TARG_SYSCFG           *                 *                                                   
 * AIC_2_INIT_HT        *    L2_0_TARG_HT            *   L2_5_TARG_SYSCFG           *                 *                                                
 * AIC_3_INIT_HT        *    L2_1_TARG_HT            *   L2_6_TARG_SYSCFG           *                 *
 * AIC_4_INIT_HT        *    L2_2_TARG_HT            *   L2_7_TARG_SYSCFG           *                 *                                                    
 * AIC_5_INIT_HT        *    L2_3_TARG_HT            *   LPDDR_GRAPH_0_TARG_SYSCFG  *                 *                                                  
 * AIC_6_INIT_HT        *    L2_4_TARG_HT            *   LPDDR_GRAPH_1_TARG_SYSCFG  *                 *                                                     
 * AIC_7_INIT_HT        *    L2_5_TARG_HT            *   LPDDR_GRAPH_2_TARG_SYSCFG  *                 *                                                       
 * SDMA_0_INIT_HT_0     *    L2_6_TARG_HT            *   LPDDR_GRAPH_3_TARG_SYSCFG  *                 *
 * SDMA_0_INIT_HT_1     *    L2_7_TARG_HT            *   LPDDR_PPP_0_TARG_SYSCFG    *                 *                                                 
 * SDMA_1_INIT_HT_0     *    LPDDR_PPP_0_TARG_MT     *   LPDDR_PPP_1_TARG_SYSCFG    *                 *                                                       
 * SDMA_1_INIT_HT_1     *    LPDDR_PPP_1_TARG_MT     *   LPDDR_PPP_2_TARG_SYSCFG    *                 *                                                 
 * PVE_0_INIT_HT        *    LPDDR_PPP_2_TARG_MT     *   LPDDR_PPP_3_TARG_SYSCFG    *                 *                                                
 * PVE_1_INIT_HT        *    LPDDR_PPP_3_TARG_MT     *   PVE_0_SYSCFG_LT            *                 *
 *                      *                            *   PVE_1_SYSCFG_LT            *                 *                                
 *                      *                            *   PCIE_TARG_SYSCFG           *                 *                                        
 *                      *                            *   DCD_TARG_SYSCFG            *                 *
 *                      *                            *   APU_TARG_SYSCFG            *                 *
 *                      *                            *   SOC_MGMT_TARG_SYSCFG       *                 *
 *                      *                            *   SOC_PERIPH_TARG_SYSCFG     *                 *
 *                      *                            *   SYS_SPM_TARG_SYSCFG        *                 *
 *                      *                            *   DCD_TARG_CFG               *                 *
 *                      *                            *                              *                 *
 *                      *                            *                              *                 *
 *****************************************************************************************************/ 

