cocci_test_suite() {
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 83 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 82 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 79 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 71 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 71 */;
	struct nv50_disp_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 70 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 69 */;
	struct nvkm_client *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 40 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 38 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 37 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 36 */;
	struct nv50_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 36 */;
	const struct nv50_disp_chan_mthd *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 35 */;
	const struct nv50_disp_chan_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 34 */;
	const struct nv50_disp_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/dmacnv50.c 128 */;
}
