Clock Regions-Block Scope:
+-------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     
+-------------------------------------+
| (X0,Y0): (0,63,0,49)               
+-------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | IOCKGATE     | CLKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 8           | 6           | 4            | 4          | 372      | 620      | 11      | 0       
+--------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                | Source Pin     | Source-Buffer Net        | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clock_50MHz_ibuf/opit_0     | O              | clock_50MHz_ibuf/ntD     | CLKIN                | CLKBUFG_1/gopclkbufg     | CLKOUT                | sys_clk             |  ---                            |  ---            |  ---                     |  ---                         | 86              | 0                   
| pll/u_pll_e2/goppll         | CLKOUT0        | pll_out0                 | CLKIN                | CLKBUFG_2/gopclkbufg     | CLKOUT                | high_cpld_clk       |  ---                            |  ---            |  ---                     |  ---                         | 303             | 0                   
| pll/u_pll_e2/goppll         | CLKOUT1        | pll_out1                 | CLKIN                | CLKBUFG_3/gopclkbufg     | CLKOUT                | pll_100M            |  ---                            |  ---            |  ---                     |  ---                         | 92              | 0                   
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                 | Source Pin     | Source-Load Net          | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clock_50MHz_ibuf/opit_0     | O              | clock_50MHz_ibuf/ntD     | (X0,Y0)                         | IOBS_54_210     | 1                      | 0                          
| pll/u_pll_e2/goppll         | CLKOUT0        | pll_out0                 |  ---                            |  ---            | 1                      | 0                          
| pll/u_pll_e2/goppll         | CLKOUT1        | pll_out1                 |  ---                            |  ---            | 1                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                | Source  Pin     | Source-Buffer Net        | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Buffer Site       | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clock_50MHz_ibuf/opit_0     | O               | clock_50MHz_ibuf/ntD     | CLKIN                | CLKBUFG_1/gopclkbufg     | CLKOUT                | sys_clk             | USCMDC_67_134     |  ---                     | (13,49,9,38)                 | 86              | 0                   
| pll/u_pll_e2/goppll         | CLKOUT0         | pll_out0                 | CLKIN                | CLKBUFG_2/gopclkbufg     | CLKOUT                | high_cpld_clk       | USCMDC_67_135     |  ---                     | (21,47,18,27)                | 303             | 0                   
| pll/u_pll_e2/goppll         | CLKOUT1         | pll_out1                 | CLKIN                | CLKBUFG_3/gopclkbufg     | CLKOUT                | pll_100M            | USCMDC_67_136     |  ---                     | (14,46,15,32)                | 92              | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+---------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                 | Source  Pin     | Source-Load Net          | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------+
| clock_50MHz_ibuf/opit_0     | O               | clock_50MHz_ibuf/ntD     | IOBS_54_210     | 1                      | 0                          
| pll/u_pll_e2/goppll         | CLKOUT0         | pll_out0                 | PLL_11_20       | 1                      | 0                          
| pll/u_pll_e2/goppll         | CLKOUT1         | pll_out1                 | PLL_11_20       | 1                      | 0                          
+---------------------------------------------------------------------------------------------------------------------------------------------------+

