{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425170280326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425170280327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 28 16:38:00 2015 " "Processing started: Sat Feb 28 16:38:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425170280327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425170280327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off xillydemo -c xillydemo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off xillydemo -c xillydemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425170280328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1425170280836 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "xillydemo EP4CGX30CF23C7 " "Selected device EP4CGX30CF23C7 for design \"xillydemo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1425170281084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425170281182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425170281182 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1425170284007 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1425170284118 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C7 " "Device EP4CGX75CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425170285427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23I7 " "Device EP4CGX75CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425170285427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C7 " "Device EP4CGX50CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425170285427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23I7 " "Device EP4CGX50CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425170285427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23I7 " "Device EP4CGX30CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425170285427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23C7 " "Device EP4CGX150CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425170285427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23I7 " "Device EP4CGX150CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425170285427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23C7 " "Device EP4CGX110CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425170285427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23I7 " "Device EP4CGX110CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425170285427 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1425170285427 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 37226 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1425170285462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 37228 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1425170285462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 37230 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1425170285462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 37232 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1425170285462 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1425170285462 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1425170285466 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1425170285692 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pcie_tx pcie_tx(n) " "Pin \"pcie_tx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pcie_tx(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { pcie_tx } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pcie_tx" } { 0 "pcie_tx(n)" } } } } { "src/xillydemo.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 162 8336 9085 0} { 0 { 0 ""} 0 291 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { pcie_tx(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_tx(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1425170287155 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pcie_rx pcie_rx(n) " "Pin \"pcie_rx\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pcie_rx(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { pcie_rx } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pcie_rx" } { 0 "pcie_rx(n)" } } } } { "src/xillydemo.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 161 8336 9085 0} { 0 { 0 ""} 0 290 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { pcie_rx(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_rx(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1425170287155 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pcie_refclk pcie_refclk(n) " "Pin \"pcie_refclk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pcie_refclk(n)\"" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { pcie_refclk } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pcie_refclk" } { 0 "pcie_refclk(n)" } } } } { "src/xillydemo.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 5 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_refclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 160 8336 9085 0} { 0 { 0 ""} 0 289 8336 9085 0}  }  } } { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { pcie_refclk(n) } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_refclk(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1425170287155 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1 1425170287155 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "" 0 -1 1425170287499 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 361 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 8015 8336 9085 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1 1425170287499 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 448 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 2146 8336 9085 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1 1425170287499 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "" 0 -1 1425170287502 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y5_N5             xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y5_N5             xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 1961 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 1932 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cal_blk0" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 361 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 8015 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/db/altpll_nn81.tdf" 35 2 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0|altpll_nn81:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 2058 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y17_N6                xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0 " "CMU_X0_Y17_N6                xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 448 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 2146 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y2                       pcie_rx " "PIN_Y2                       pcie_rx" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { pcie_rx } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pcie_rx" } } } } { "src/xillydemo.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 161 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y2                       pcie_rx~input " "PIN_Y2                       pcie_rx~input" {  } { { "src/xillydemo.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_rx~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 36938 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y5_N6               xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0 " "RXPMA_X0_Y5_N6               xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 705 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|rx_pma_clockout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 7218 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y5_N8               xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0 " "RXPCS_X0_Y5_N8               xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 595 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 10528 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y5_N9               xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0 " "TXPCS_X0_Y5_N9               xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 799 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|tx_clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 2144 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y5_N7               xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0 " "TXPMA_X0_Y5_N7               xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 858 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_transmit_pma0_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 10723 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V2                       pcie_tx " "PIN_V2                       pcie_tx" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { pcie_tx } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pcie_tx" } } } } { "src/xillydemo.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 162 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V2                       pcie_tx~output " "PIN_V2                       pcie_tx~output" {  } { { "src/xillydemo.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_tx~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 36930 8336 9085 0}  }  } }  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T2                        " "PIN_T2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T2                        " "PIN_T2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y11_N6               " "RXPMA_X0_Y11_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y11_N8               " "RXPCS_X0_Y11_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y11_N9               " "TXPCS_X0_Y11_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y11_N7               " "TXPMA_X0_Y11_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P2                        " "PIN_P2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P2                        " "PIN_P2                       " {  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""}  } {  } 0 167097 "%1!s!" 0 0 "" 0 -1 1425170287604 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "" 0 -1 1425170287830 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 361 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 8015 8336 9085 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1 1425170287830 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 448 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 2146 8336 9085 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1 1425170287830 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 2058 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1425170287918 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 2059 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1425170287918 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 2060 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1425170287918 ""}  } { { "db/altpll_nn81.tdf" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 2058 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1425170287918 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:clkpll\|pll_altpll:auto_generated\|pll1 GPLL PLL " "Implemented PLL \"altpll:clkpll\|pll_altpll:auto_generated\|pll1\" as GPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:clkpll\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll:clkpll\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 10726 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1425170287934 ""}  } { { "db/pll_altpll.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 10726 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1425170287934 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1425170290622 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1425170290622 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1425170290622 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1425170290622 ""}
{ "Info" "ISTA_SDC_FOUND" "src/xillydemo.sdc " "Reading SDC File: 'src/xillydemo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1425170290790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "xillydemo.sdc 3 clk_125 port " "Ignored filter at xillydemo.sdc(3): clk_125 could not be matched with a port" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1425170290792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock xillydemo.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at xillydemo.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"clk_125\" -period 8.000ns \[get_ports \{clk_125\}\] " "create_clock -name \"clk_125\" -period 8.000ns \[get_ports \{clk_125\}\]" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1425170290815 ""}  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1425170290815 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 4 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 4 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkpll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{clkpll\|auto_generated\|pll1\|clk\[0\]\} \{clkpll\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clkpll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{clkpll\|auto_generated\|pll1\|clk\[0\]\} \{clkpll\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\} \{xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1425170291277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1425170291281 ""}
{ "Info" "ISTA_SDC_FOUND" "../pcie_core/pcie_c4_1x.sdc " "Reading SDC File: '../pcie_core/pcie_c4_1x.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1425170291282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_c4_1x.sdc 3 refclk port or pin or register or keeper or net " "Ignored filter at pcie_c4_1x.sdc(3): refclk could not be matched with a port or pin or register or keeper or net" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1425170291308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pcie_c4_1x.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at pcie_c4_1x.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1425170291308 ""}  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1425170291308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_c4_1x.sdc 4 fixedclk_serdes port or pin or register or keeper or net " "Ignored filter at pcie_c4_1x.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1425170291337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pcie_c4_1x.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at pcie_c4_1x.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1425170291337 ""}  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1425170291337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_c4_1x.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at pcie_c4_1x.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1425170291357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_c4_1x.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at pcie_c4_1x.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1425170291383 ""}  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1425170291383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_c4_1x.sdc 8 *\|pcie_c4_1x:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at pcie_c4_1x.sdc(8): *\|pcie_c4_1x:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1425170291426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_c4_1x.sdc 8 Argument <to> is not an object ID " "Ignored set_false_path at pcie_c4_1x.sdc(8): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*\|pcie_c4_1x:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\} " "set_false_path -to \{*\|pcie_c4_1x:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\}" {  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1425170291427 ""}  } { { "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1425170291427 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout " "From: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\|dpclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170291762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170291762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170291762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1425170291762 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1425170291762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1425170291953 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1425170291963 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 clkpll\|auto_generated\|pll1\|clk\[0\] " "   8.000 clkpll\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  pcie_refclk " "  10.000  pcie_refclk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout " "   4.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout " "   4.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout " "   4.000 xillybus_ins\|pcie\|serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "  16.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "  16.000 xillybus_ins\|pcie\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1425170291964 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:clkpll\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node altpll:clkpll\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425170293130 ""}  } { { "db/pll_altpll.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/db/pll_altpll.v" 82 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll:clkpll|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 10726 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425170293130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN L21 (CLKIO7, DIFFCLK_3p)) " "Automatically promoted node clk_50~input (placed in PIN L21 (CLKIO7, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425170293130 ""}  } { { "src/xillydemo.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillydemo.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 36937 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425170293130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out  " "Automatically promoted node xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425170293130 ""}  } { { "../pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 1961 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 1932 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425170293130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425170293130 ""}  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 31329 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425170293130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425170293130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 34051 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425170293130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 31941 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425170293130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1425170293130 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 32992 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425170293130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xillybus:xillybus_ins\|npor_serdes_pll_locked  " "Automatically promoted node xillybus:xillybus_ins\|npor_serdes_pll_locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425170293133 ""}  } { { "src/xillybus.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/src/xillybus.v" 97 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|npor_serdes_pll_locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 10724 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425170293133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1425170297040 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1425170297103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1425170297104 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1425170297150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1425170297207 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1425170297251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1425170297251 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1425170297294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1425170298457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 EC " "Packed 53 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1425170302079 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1425170302079 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "" 0 -1 1425170302279 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 361 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 8015 8336 9085 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1 1425170302279 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"xillybus:xillybus_ins\|pcie_c4_1x:pcie\|pcie_c4_1x_serdes:serdes\|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "../pcie_core/pcie_c4_1x_serdes.v" "" { Text "C:/altera/xillybus-eval-cyclone4-1.2_1x/pcie_core/pcie_c4_1x_serdes.v" 448 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 0 { 0 ""} 0 2146 8336 9085 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1 1425170302279 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "clk_125 " "Ignored I/O standard assignment to node \"clk_125\"" {  } { { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_125" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1425170302796 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1425170302796 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425170302796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1425170310357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425170317644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1425170317768 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1425170331898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425170331898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1425170336985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y22 X22_Y33 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y22 to location X22_Y33" {  } { { "loc" "" { Generic "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y22 to location X22_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y22 to location X22_Y33"} 11 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1425170352652 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1425170352652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425170363922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1425170363929 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1425170363929 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1425170363929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1425170364694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1425170367789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1425170367927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1425170371765 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425170377733 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1425170379449 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/xillydemo.fit.smsg " "Generated suppressed messages file C:/altera/xillybus-eval-cyclone4-1.2_1x/verilog/xillydemo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1425170381387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425170386682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 28 16:39:46 2015 " "Processing ended: Sat Feb 28 16:39:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425170386682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425170386682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425170386682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425170386682 ""}
