$date
	Wed Apr 17 20:52:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % expected $end
$scope module my_test $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! f $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
x%
0$
0#
0"
x!
$end
#1
1$
b1 &
0%
#2
1#
0$
b10 &
1%
#3
1$
b11 &
0%
#4
1"
0#
0$
b100 &
1%
#5
1$
b101 &
0%
#6
1#
0$
b110 &
#7
1$
b111 &
1%
#8
b1000 &
