
DPO1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017ebc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e398  080180a0  080180a0  000190a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08026438  08026438  00028390  2**0
                  CONTENTS
  4 .ARM          00000008  08026438  08026438  00027438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08026440  08026440  00028390  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08026440  08026440  00027440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08026444  08026444  00027444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000390  20000000  08026448  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c4c  20000390  080267d8  00028390  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004fdc  080267d8  00028fdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00028390  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033448  00000000  00000000  000283c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000646e  00000000  00000000  0005b808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002af0  00000000  00000000  00061c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000214d  00000000  00000000  00064768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003369a  00000000  00000000  000668b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00037b95  00000000  00000000  00099f4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014abb2  00000000  00000000  000d1ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0021c696  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ceb4  00000000  00000000  0021c6dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00229590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000390 	.word	0x20000390
 80001fc:	00000000 	.word	0x00000000
 8000200:	08018084 	.word	0x08018084

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000394 	.word	0x20000394
 800021c:	08018084 	.word	0x08018084

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <handle_overflow>:
#include "mylib.h"

extern UART_HandleTypeDef DEBUG_UART;


void handle_overflow(uint32_t *value, int32_t delta, uint32_t lower_limit, uint32_t upper_limit) {
 8001034:	b480      	push	{r7}
 8001036:	b087      	sub	sp, #28
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
 8001040:	603b      	str	r3, [r7, #0]
    if (delta >= 0) {
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	2b00      	cmp	r3, #0
 8001046:	db11      	blt.n	800106c <handle_overflow+0x38>
        //  delta 
        if (upper_limit - *value < (uint32_t)delta) {
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	683a      	ldr	r2, [r7, #0]
 800104e:	1ad2      	subs	r2, r2, r3
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	429a      	cmp	r2, r3
 8001054:	d203      	bcs.n	800105e <handle_overflow+0x2a>
            //  delta  value 
            *value = upper_limit;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	683a      	ldr	r2, [r7, #0]
 800105a:	601a      	str	r2, [r3, #0]
        } else {
            //  delta 
            *value -= abs_delta;
        }
    }
}
 800105c:	e01a      	b.n	8001094 <handle_overflow+0x60>
            *value += (uint32_t)delta;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	441a      	add	r2, r3
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	601a      	str	r2, [r3, #0]
}
 800106a:	e013      	b.n	8001094 <handle_overflow+0x60>
        uint32_t abs_delta = (uint32_t)(-delta);
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	425b      	negs	r3, r3
 8001070:	617b      	str	r3, [r7, #20]
        if (*value < lower_limit + abs_delta) {
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	6879      	ldr	r1, [r7, #4]
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	440b      	add	r3, r1
 800107c:	429a      	cmp	r2, r3
 800107e:	d203      	bcs.n	8001088 <handle_overflow+0x54>
            *value = lower_limit;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	601a      	str	r2, [r3, #0]
}
 8001086:	e005      	b.n	8001094 <handle_overflow+0x60>
            *value -= abs_delta;
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	1ad2      	subs	r2, r2, r3
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	601a      	str	r2, [r3, #0]
}
 8001094:	bf00      	nop
 8001096:	371c      	adds	r7, #28
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <__io_putchar>:



#ifdef __GNUC__
int __io_putchar(int ch)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80010a8:	1d39      	adds	r1, r7, #4
 80010aa:	f04f 33ff 	mov.w	r3, #4294967295
 80010ae:	2201      	movs	r2, #1
 80010b0:	4803      	ldr	r0, [pc, #12]	@ (80010c0 <__io_putchar+0x20>)
 80010b2:	f00d fe2f 	bl	800ed14 <HAL_UART_Transmit>
    return ch;
 80010b6:	687b      	ldr	r3, [r7, #4]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	200007f4 	.word	0x200007f4

080010c4 <TLC5952_WriteBit>:
/**
 * @brief  bit
 * @param bit 0  1
 */
void TLC5952_WriteBit(uint8_t bit)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	71fb      	strb	r3, [r7, #7]
    if (bit)
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d005      	beq.n	80010e0 <TLC5952_WriteBit+0x1c>
        TLC5952_SIN_HIGH();
 80010d4:	2201      	movs	r2, #1
 80010d6:	2120      	movs	r1, #32
 80010d8:	480b      	ldr	r0, [pc, #44]	@ (8001108 <TLC5952_WriteBit+0x44>)
 80010da:	f006 fe8d 	bl	8007df8 <HAL_GPIO_WritePin>
 80010de:	e004      	b.n	80010ea <TLC5952_WriteBit+0x26>
    else
        TLC5952_SIN_LOW();
 80010e0:	2200      	movs	r2, #0
 80010e2:	2120      	movs	r1, #32
 80010e4:	4808      	ldr	r0, [pc, #32]	@ (8001108 <TLC5952_WriteBit+0x44>)
 80010e6:	f006 fe87 	bl	8007df8 <HAL_GPIO_WritePin>

    TLC5952_SCLK_HIGH();
 80010ea:	2201      	movs	r2, #1
 80010ec:	2108      	movs	r1, #8
 80010ee:	4806      	ldr	r0, [pc, #24]	@ (8001108 <TLC5952_WriteBit+0x44>)
 80010f0:	f006 fe82 	bl	8007df8 <HAL_GPIO_WritePin>
    TLC5952_SCLK_LOW();
 80010f4:	2200      	movs	r2, #0
 80010f6:	2108      	movs	r1, #8
 80010f8:	4803      	ldr	r0, [pc, #12]	@ (8001108 <TLC5952_WriteBit+0x44>)
 80010fa:	f006 fe7d 	bl	8007df8 <HAL_GPIO_WritePin>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	48000400 	.word	0x48000400

0800110c <TLC5952_WriteLED>:

/**
 * @brief  24  LED 
 */
void TLC5952_WriteLED(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
    TLC5952_WriteBit(0);
 8001112:	2000      	movs	r0, #0
 8001114:	f7ff ffd6 	bl	80010c4 <TLC5952_WriteBit>
    uint32_t *data = (uint32_t *)&allData;
 8001118:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <TLC5952_WriteLED+0x64>)
 800111a:	60bb      	str	r3, [r7, #8]
    for (int8_t i = 23; i >= 0; i--)
 800111c:	2317      	movs	r3, #23
 800111e:	73fb      	strb	r3, [r7, #15]
 8001120:	e013      	b.n	800114a <TLC5952_WriteLED+0x3e>
    {
        uint8_t currentBit = (*data >> i) & 0x01;
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800112a:	fa22 f303 	lsr.w	r3, r2, r3
 800112e:	b2db      	uxtb	r3, r3
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	71fb      	strb	r3, [r7, #7]
        TLC5952_WriteBit(currentBit);
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ffc3 	bl	80010c4 <TLC5952_WriteBit>
    for (int8_t i = 23; i >= 0; i--)
 800113e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001142:	b2db      	uxtb	r3, r3
 8001144:	3b01      	subs	r3, #1
 8001146:	b2db      	uxtb	r3, r3
 8001148:	73fb      	strb	r3, [r7, #15]
 800114a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	dae7      	bge.n	8001122 <TLC5952_WriteLED+0x16>
    }
    TLC5952_LAT_HIGH();
 8001152:	2201      	movs	r2, #1
 8001154:	2110      	movs	r1, #16
 8001156:	4807      	ldr	r0, [pc, #28]	@ (8001174 <TLC5952_WriteLED+0x68>)
 8001158:	f006 fe4e 	bl	8007df8 <HAL_GPIO_WritePin>
    TLC5952_LAT_LOW();
 800115c:	2200      	movs	r2, #0
 800115e:	2110      	movs	r1, #16
 8001160:	4804      	ldr	r0, [pc, #16]	@ (8001174 <TLC5952_WriteLED+0x68>)
 8001162:	f006 fe49 	bl	8007df8 <HAL_GPIO_WritePin>
}
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	200003ac 	.word	0x200003ac
 8001174:	48000400 	.word	0x48000400

08001178 <TLC5952_WriteControl>:


/**
 * @brief  24   
 */
void TLC5952_WriteControl(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
    TLC5952_WriteBit(1);
 800117e:	2001      	movs	r0, #1
 8001180:	f7ff ffa0 	bl	80010c4 <TLC5952_WriteBit>
    for (int i = 6; i >= 0; i--) {
 8001184:	2306      	movs	r3, #6
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	e012      	b.n	80011b0 <TLC5952_WriteControl+0x38>
        TLC5952_WriteBit((allData.red_brightness >> i) & 0x01);
 800118a:	4b37      	ldr	r3, [pc, #220]	@ (8001268 <TLC5952_WriteControl+0xf0>)
 800118c:	78db      	ldrb	r3, [r3, #3]
 800118e:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8001192:	b2db      	uxtb	r3, r3
 8001194:	461a      	mov	r2, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	fa42 f303 	asr.w	r3, r2, r3
 800119c:	b2db      	uxtb	r3, r3
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff ff8d 	bl	80010c4 <TLC5952_WriteBit>
    for (int i = 6; i >= 0; i--) {
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	3b01      	subs	r3, #1
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	dae9      	bge.n	800118a <TLC5952_WriteControl+0x12>
    }
    for (int i = 6; i >= 0; i--) {
 80011b6:	2306      	movs	r3, #6
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	e012      	b.n	80011e2 <TLC5952_WriteControl+0x6a>
        TLC5952_WriteBit((allData.green_brightness >> i) & 0x01);
 80011bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001268 <TLC5952_WriteControl+0xf0>)
 80011be:	791b      	ldrb	r3, [r3, #4]
 80011c0:	f3c3 0306 	ubfx	r3, r3, #0, #7
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	461a      	mov	r2, r3
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	fa42 f303 	asr.w	r3, r2, r3
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	f003 0301 	and.w	r3, r3, #1
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff ff74 	bl	80010c4 <TLC5952_WriteBit>
    for (int i = 6; i >= 0; i--) {
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	3b01      	subs	r3, #1
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	dae9      	bge.n	80011bc <TLC5952_WriteControl+0x44>
    }
    for (int i = 6; i >= 0; i--) {
 80011e8:	2306      	movs	r3, #6
 80011ea:	607b      	str	r3, [r7, #4]
 80011ec:	e012      	b.n	8001214 <TLC5952_WriteControl+0x9c>
        TLC5952_WriteBit((allData.blue_brightness >> i) & 0x01);
 80011ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001268 <TLC5952_WriteControl+0xf0>)
 80011f0:	889b      	ldrh	r3, [r3, #4]
 80011f2:	f3c3 13c6 	ubfx	r3, r3, #7, #7
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	461a      	mov	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	fa42 f303 	asr.w	r3, r2, r3
 8001200:	b2db      	uxtb	r3, r3
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	b2db      	uxtb	r3, r3
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff ff5b 	bl	80010c4 <TLC5952_WriteBit>
    for (int i = 6; i >= 0; i--) {
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	3b01      	subs	r3, #1
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	dae9      	bge.n	80011ee <TLC5952_WriteControl+0x76>
    }
    for (int i = 2; i >= 0; i--) {
 800121a:	2302      	movs	r3, #2
 800121c:	603b      	str	r3, [r7, #0]
 800121e:	e012      	b.n	8001246 <TLC5952_WriteControl+0xce>
        TLC5952_WriteBit((allData.detection_voltage_select >> i) & 0x01);
 8001220:	4b11      	ldr	r3, [pc, #68]	@ (8001268 <TLC5952_WriteControl+0xf0>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f3c3 3382 	ubfx	r3, r3, #14, #3
 8001228:	b2db      	uxtb	r3, r3
 800122a:	461a      	mov	r2, r3
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	fa42 f303 	asr.w	r3, r2, r3
 8001232:	b2db      	uxtb	r3, r3
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff42 	bl	80010c4 <TLC5952_WriteBit>
    for (int i = 2; i >= 0; i--) {
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	3b01      	subs	r3, #1
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	dae9      	bge.n	8001220 <TLC5952_WriteControl+0xa8>
    }
    TLC5952_LAT_HIGH();
 800124c:	2201      	movs	r2, #1
 800124e:	2110      	movs	r1, #16
 8001250:	4806      	ldr	r0, [pc, #24]	@ (800126c <TLC5952_WriteControl+0xf4>)
 8001252:	f006 fdd1 	bl	8007df8 <HAL_GPIO_WritePin>
    TLC5952_LAT_LOW();
 8001256:	2200      	movs	r2, #0
 8001258:	2110      	movs	r1, #16
 800125a:	4804      	ldr	r0, [pc, #16]	@ (800126c <TLC5952_WriteControl+0xf4>)
 800125c:	f006 fdcc 	bl	8007df8 <HAL_GPIO_WritePin>
}
 8001260:	bf00      	nop
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	200003ac 	.word	0x200003ac
 800126c:	48000400 	.word	0x48000400

08001270 <View_DoubaoWelcome>:
		ST7789_DrawCircle(90, 210, 10, WHITE);
		ST7789_DrawRectangle(140, 200, 160, 220, WHITE);
	}


void View_DoubaoWelcome(void){
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af04      	add	r7, sp, #16
		ST7789_DrawImage(10, 10, 160, 160, (uint16_t *)doubao);
 8001276:	4b0c      	ldr	r3, [pc, #48]	@ (80012a8 <View_DoubaoWelcome+0x38>)
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	23a0      	movs	r3, #160	@ 0xa0
 800127c:	22a0      	movs	r2, #160	@ 0xa0
 800127e:	210a      	movs	r1, #10
 8001280:	200a      	movs	r0, #10
 8001282:	f001 fef8 	bl	8003076 <ST7789_DrawImage>
		ST7789_WriteString(0, 180, " !\"#$\%&\'\(\)", Han_Array32, WHITE, BLACK);
 8001286:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <View_DoubaoWelcome+0x3c>)
 8001288:	2200      	movs	r2, #0
 800128a:	9202      	str	r2, [sp, #8]
 800128c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001290:	9201      	str	r2, [sp, #4]
 8001292:	685a      	ldr	r2, [r3, #4]
 8001294:	9200      	str	r2, [sp, #0]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a05      	ldr	r2, [pc, #20]	@ (80012b0 <View_DoubaoWelcome+0x40>)
 800129a:	21b4      	movs	r1, #180	@ 0xb4
 800129c:	2000      	movs	r0, #0
 800129e:	f001 ffa3 	bl	80031e8 <ST7789_WriteString>
//		ST7789_WriteString(170, 180, "", Han_Array, WHITE, BLACK);
	}
 80012a2:	bf00      	nop
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	0801954c 	.word	0x0801954c
 80012ac:	20000008 	.word	0x20000008
 80012b0:	080180a0 	.word	0x080180a0

080012b4 <View_Config>:
	ST7789_WriteString(200, 220, &BUFFER_Display, Font_11x18, WHITE, BLACK);

	}


void View_Config(void){
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af04      	add	r7, sp, #16

	ST7789_Fill_Color(WHITE);
 80012ba:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80012be:	f001 fe85 	bl	8002fcc <ST7789_Fill_Color>
	sprintf(&BUFFER_Display,"ENC1:%5d",htim4.Instance->CNT);
 80012c2:	4b0c      	ldr	r3, [pc, #48]	@ (80012f4 <View_Config+0x40>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012c8:	461a      	mov	r2, r3
 80012ca:	490b      	ldr	r1, [pc, #44]	@ (80012f8 <View_Config+0x44>)
 80012cc:	480b      	ldr	r0, [pc, #44]	@ (80012fc <View_Config+0x48>)
 80012ce:	f013 fa9b 	bl	8014808 <siprintf>
	ST7789_WriteString(10, 10, "CONFIG", Font_16x26, WHITE, BLACK);
 80012d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <View_Config+0x4c>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	9202      	str	r2, [sp, #8]
 80012d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012dc:	9201      	str	r2, [sp, #4]
 80012de:	685a      	ldr	r2, [r3, #4]
 80012e0:	9200      	str	r2, [sp, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a07      	ldr	r2, [pc, #28]	@ (8001304 <View_Config+0x50>)
 80012e6:	210a      	movs	r1, #10
 80012e8:	200a      	movs	r0, #10
 80012ea:	f001 ff7d 	bl	80031e8 <ST7789_WriteString>

	}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20000b10 	.word	0x20000b10
 80012f8:	080180ac 	.word	0x080180ac
 80012fc:	20003a40 	.word	0x20003a40
 8001300:	20000000 	.word	0x20000000
 8001304:	0801810c 	.word	0x0801810c

08001308 <FT6336_ReadRegister>:

HAL_StatusTypeDef FT6336_WriteRegister( uint8_t RegAddress, uint8_t *pData, uint16_t Size) {
    return HAL_I2C_Mem_Write(&FT6336_I2C_PORT, FT6X36_ADDR, RegAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, HAL_MAX_DELAY);
}

HAL_StatusTypeDef FT6336_ReadRegister( uint8_t RegAddress, uint8_t *pData, uint16_t Size) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af04      	add	r7, sp, #16
 800130e:	4603      	mov	r3, r0
 8001310:	6039      	str	r1, [r7, #0]
 8001312:	71fb      	strb	r3, [r7, #7]
 8001314:	4613      	mov	r3, r2
 8001316:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(&FT6336_I2C_PORT, FT6X36_ADDR, RegAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, HAL_MAX_DELAY);
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	b29a      	uxth	r2, r3
 800131c:	f04f 33ff 	mov.w	r3, #4294967295
 8001320:	9302      	str	r3, [sp, #8]
 8001322:	88bb      	ldrh	r3, [r7, #4]
 8001324:	9301      	str	r3, [sp, #4]
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	9300      	str	r3, [sp, #0]
 800132a:	2301      	movs	r3, #1
 800132c:	2170      	movs	r1, #112	@ 0x70
 800132e:	4804      	ldr	r0, [pc, #16]	@ (8001340 <FT6336_ReadRegister+0x38>)
 8001330:	f007 febe 	bl	80090b0 <HAL_I2C_Mem_Read>
 8001334:	4603      	mov	r3, r0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	200007a0 	.word	0x200007a0

08001344 <FT6336_Init>:

void FT6336_Init(void) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
    FT6336_RST_L;
 800134a:	2200      	movs	r2, #0
 800134c:	2104      	movs	r1, #4
 800134e:	480f      	ldr	r0, [pc, #60]	@ (800138c <FT6336_Init+0x48>)
 8001350:	f006 fd52 	bl	8007df8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001354:	200a      	movs	r0, #10
 8001356:	f003 f99f 	bl	8004698 <HAL_Delay>
    FT6336_RST_H;
 800135a:	2201      	movs	r2, #1
 800135c:	2104      	movs	r1, #4
 800135e:	480b      	ldr	r0, [pc, #44]	@ (800138c <FT6336_Init+0x48>)
 8001360:	f006 fd4a 	bl	8007df8 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8001364:	2032      	movs	r0, #50	@ 0x32
 8001366:	f003 f997 	bl	8004698 <HAL_Delay>
//    FT6336_WriteRegister(0x00, 0x00,1);
//
//    //  ID_G_MODE  0x00
//    FT6336_WriteRegister(0xA4, 0x00,1);

    uint8_t id = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	71fb      	strb	r3, [r7, #7]
    FT6336_ReadRegister(FT6336_FOCALTECH_ID, &id, 1);
 800136e:	1dfb      	adds	r3, r7, #7
 8001370:	2201      	movs	r2, #1
 8001372:	4619      	mov	r1, r3
 8001374:	20a8      	movs	r0, #168	@ 0xa8
 8001376:	f7ff ffc7 	bl	8001308 <FT6336_ReadRegister>
    HAL_Delay(1000);
 800137a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800137e:	f003 f98b 	bl	8004698 <HAL_Delay>
//    HAL_Delay(1000);
    //used to debug IIC



}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	48000c00 	.word	0x48000c00

08001390 <AdjustTouchCoordinates>:

static void AdjustTouchCoordinates(uint16_t *x, uint16_t *y) {
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
    uint16_t rawX = *x;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	81fb      	strh	r3, [r7, #14]
    uint16_t rawY = *y;
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	81bb      	strh	r3, [r7, #12]
//
//    *x = (*x * SCREEN_WIDTH) / TOUCH_WIDTH;
//    *y = (*y * SCREEN_HEIGHT) / TOUCH_HEIGHT;

    //  X
    *x = rawY;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	89ba      	ldrh	r2, [r7, #12]
 80013aa:	801a      	strh	r2, [r3, #0]
    *y = SCREEN_HEIGHT-rawX;
 80013ac:	89fb      	ldrh	r3, [r7, #14]
 80013ae:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	801a      	strh	r2, [r3, #0]
}
 80013b8:	bf00      	nop
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <FT6336_GetTouchPoint>:





void FT6336_GetTouchPoint(TouchPoints_HandleTypeDef *touchPoints) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
    uint8_t touchStatus = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	73bb      	strb	r3, [r7, #14]
    uint8_t touchData[4];  //  (4)

    // 
    FT6336_ReadRegister(FT6336_TD_STATUS, &touchStatus, 1);
 80013d0:	f107 030e 	add.w	r3, r7, #14
 80013d4:	2201      	movs	r2, #1
 80013d6:	4619      	mov	r1, r3
 80013d8:	2002      	movs	r0, #2
 80013da:	f7ff ff95 	bl	8001308 <FT6336_ReadRegister>
    uint8_t touchCount = touchStatus & 0x0F;  // 
 80013de:	7bbb      	ldrb	r3, [r7, #14]
 80013e0:	f003 030f 	and.w	r3, r3, #15
 80013e4:	73fb      	strb	r3, [r7, #15]

    if (touchCount > 0) {
 80013e6:	7bfb      	ldrb	r3, [r7, #15]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d054      	beq.n	8001496 <FT6336_GetTouchPoint+0xd2>
        //  (4)
    	FT6336_ReadRegister(FT6336_P1_XH, touchData, 4);
 80013ec:	f107 0308 	add.w	r3, r7, #8
 80013f0:	2204      	movs	r2, #4
 80013f2:	4619      	mov	r1, r3
 80013f4:	2003      	movs	r0, #3
 80013f6:	f7ff ff87 	bl	8001308 <FT6336_ReadRegister>
        touchPoints->point1_x = ((touchData[0] & 0x0F) << 8) | touchData[1];
 80013fa:	7a3b      	ldrb	r3, [r7, #8]
 80013fc:	021b      	lsls	r3, r3, #8
 80013fe:	b21b      	sxth	r3, r3
 8001400:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001404:	b21a      	sxth	r2, r3
 8001406:	7a7b      	ldrb	r3, [r7, #9]
 8001408:	b21b      	sxth	r3, r3
 800140a:	4313      	orrs	r3, r2
 800140c:	b21b      	sxth	r3, r3
 800140e:	b29a      	uxth	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	801a      	strh	r2, [r3, #0]
        touchPoints->point1_y = ((touchData[2] & 0x0F) << 8) | touchData[3];
 8001414:	7abb      	ldrb	r3, [r7, #10]
 8001416:	021b      	lsls	r3, r3, #8
 8001418:	b21b      	sxth	r3, r3
 800141a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800141e:	b21a      	sxth	r2, r3
 8001420:	7afb      	ldrb	r3, [r7, #11]
 8001422:	b21b      	sxth	r3, r3
 8001424:	4313      	orrs	r3, r2
 8001426:	b21b      	sxth	r3, r3
 8001428:	b29a      	uxth	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	805a      	strh	r2, [r3, #2]
        AdjustTouchCoordinates(&touchPoints->point1_x, &touchPoints->point1_y);  // 
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	3302      	adds	r3, #2
 8001434:	4619      	mov	r1, r3
 8001436:	4610      	mov	r0, r2
 8001438:	f7ff ffaa 	bl	8001390 <AdjustTouchCoordinates>

        if (touchCount > 1) {
 800143c:	7bfb      	ldrb	r3, [r7, #15]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d929      	bls.n	8001496 <FT6336_GetTouchPoint+0xd2>
            //  (4)
        	FT6336_ReadRegister(FT6336_P2_XH, &touchData[4], 4);
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	3304      	adds	r3, #4
 8001448:	2204      	movs	r2, #4
 800144a:	4619      	mov	r1, r3
 800144c:	2009      	movs	r0, #9
 800144e:	f7ff ff5b 	bl	8001308 <FT6336_ReadRegister>
            touchPoints->point2_x = ((touchData[4] & 0x0F) << 8) | touchData[5];
 8001452:	7b3b      	ldrb	r3, [r7, #12]
 8001454:	021b      	lsls	r3, r3, #8
 8001456:	b21b      	sxth	r3, r3
 8001458:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800145c:	b21a      	sxth	r2, r3
 800145e:	7b7b      	ldrb	r3, [r7, #13]
 8001460:	b21b      	sxth	r3, r3
 8001462:	4313      	orrs	r3, r2
 8001464:	b21b      	sxth	r3, r3
 8001466:	b29a      	uxth	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	809a      	strh	r2, [r3, #4]
            touchPoints->point2_y = ((touchData[6] & 0x0F) << 8) | touchData[7];
 800146c:	7bbb      	ldrb	r3, [r7, #14]
 800146e:	021b      	lsls	r3, r3, #8
 8001470:	b21b      	sxth	r3, r3
 8001472:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001476:	b21a      	sxth	r2, r3
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	b21b      	sxth	r3, r3
 800147c:	4313      	orrs	r3, r2
 800147e:	b21b      	sxth	r3, r3
 8001480:	b29a      	uxth	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	80da      	strh	r2, [r3, #6]
            AdjustTouchCoordinates(&touchPoints->point2_x, &touchPoints->point2_y);  // 
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	1d1a      	adds	r2, r3, #4
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	3306      	adds	r3, #6
 800148e:	4619      	mov	r1, r3
 8001490:	4610      	mov	r0, r2
 8001492:	f7ff ff7d 	bl	8001390 <AdjustTouchCoordinates>
        }
    }
}
 8001496:	bf00      	nop
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <Analog_FE_Update>:
    .CD_CH2 = 0,
    .OFFSET1 = 2200,
    .OFFSET2 = 2200
};

void Analog_FE_Update(void) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AC_DC_CH1_GPIO_Port, AC_DC_CH1_Pin, (GPIO_PinState)FEAnalog.AC_DC_CH1);
 80014a4:	4b47      	ldr	r3, [pc, #284]	@ (80015c4 <Analog_FE_Update+0x124>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	461a      	mov	r2, r3
 80014b0:	2120      	movs	r1, #32
 80014b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014b6:	f006 fc9f 	bl	8007df8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(CD_CH1_A_GPIO_Port, CD_CH1_A_Pin, (GPIO_PinState)((FEAnalog.CD_CH1 >> 0) & 0x01));
 80014ba:	4b42      	ldr	r3, [pc, #264]	@ (80015c4 <Analog_FE_Update+0x124>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	f3c3 0382 	ubfx	r3, r3, #2, #3
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	f003 0301 	and.w	r3, r3, #1
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	461a      	mov	r2, r3
 80014cc:	2120      	movs	r1, #32
 80014ce:	483e      	ldr	r0, [pc, #248]	@ (80015c8 <Analog_FE_Update+0x128>)
 80014d0:	f006 fc92 	bl	8007df8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CD_CH1_B_GPIO_Port, CD_CH1_B_Pin, (GPIO_PinState)((FEAnalog.CD_CH1 >> 1) & 0x01));
 80014d4:	4b3b      	ldr	r3, [pc, #236]	@ (80015c4 <Analog_FE_Update+0x124>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	f3c3 0382 	ubfx	r3, r3, #2, #3
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	105b      	asrs	r3, r3, #1
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	461a      	mov	r2, r3
 80014ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014ee:	4837      	ldr	r0, [pc, #220]	@ (80015cc <Analog_FE_Update+0x12c>)
 80014f0:	f006 fc82 	bl	8007df8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CD_CH1_C_GPIO_Port, CD_CH1_C_Pin, (GPIO_PinState)((FEAnalog.CD_CH1 >> 2) & 0x01));
 80014f4:	4b33      	ldr	r3, [pc, #204]	@ (80015c4 <Analog_FE_Update+0x124>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	f3c3 0382 	ubfx	r3, r3, #2, #3
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	109b      	asrs	r3, r3, #2
 8001500:	b2db      	uxtb	r3, r3
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	b2db      	uxtb	r3, r3
 8001508:	461a      	mov	r2, r3
 800150a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800150e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001512:	f006 fc71 	bl	8007df8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(AC_DC_CH2_GPIO_Port, AC_DC_CH2_Pin, (GPIO_PinState)FEAnalog.AC_DC_CH2);
 8001516:	4b2b      	ldr	r3, [pc, #172]	@ (80015c4 <Analog_FE_Update+0x124>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800151e:	b2db      	uxtb	r3, r3
 8001520:	461a      	mov	r2, r3
 8001522:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001526:	4828      	ldr	r0, [pc, #160]	@ (80015c8 <Analog_FE_Update+0x128>)
 8001528:	f006 fc66 	bl	8007df8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(CD_CH2_A_GPIO_Port, CD_CH2_A_Pin, (GPIO_PinState)((FEAnalog.CD_CH2 >> 0) & 0x01));
 800152c:	4b25      	ldr	r3, [pc, #148]	@ (80015c4 <Analog_FE_Update+0x124>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001534:	b2db      	uxtb	r3, r3
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	b2db      	uxtb	r3, r3
 800153c:	461a      	mov	r2, r3
 800153e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001542:	4821      	ldr	r0, [pc, #132]	@ (80015c8 <Analog_FE_Update+0x128>)
 8001544:	f006 fc58 	bl	8007df8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CD_CH2_B_GPIO_Port, CD_CH2_B_Pin, (GPIO_PinState)((FEAnalog.CD_CH2 >> 1) & 0x01));
 8001548:	4b1e      	ldr	r3, [pc, #120]	@ (80015c4 <Analog_FE_Update+0x124>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001550:	b2db      	uxtb	r3, r3
 8001552:	105b      	asrs	r3, r3, #1
 8001554:	b2db      	uxtb	r3, r3
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	b2db      	uxtb	r3, r3
 800155c:	461a      	mov	r2, r3
 800155e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001562:	4819      	ldr	r0, [pc, #100]	@ (80015c8 <Analog_FE_Update+0x128>)
 8001564:	f006 fc48 	bl	8007df8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CD_CH2_C_GPIO_Port, CD_CH2_C_Pin, (GPIO_PinState)((FEAnalog.CD_CH2 >> 2) & 0x01));
 8001568:	4b16      	ldr	r3, [pc, #88]	@ (80015c4 <Analog_FE_Update+0x124>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001570:	b2db      	uxtb	r3, r3
 8001572:	109b      	asrs	r3, r3, #2
 8001574:	b2db      	uxtb	r3, r3
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	b2db      	uxtb	r3, r3
 800157c:	461a      	mov	r2, r3
 800157e:	2102      	movs	r1, #2
 8001580:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001584:	f006 fc38 	bl	8007df8 <HAL_GPIO_WritePin>

	//SET OFFSET
	HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, FEAnalog.OFFSET1);
 8001588:	4b0e      	ldr	r3, [pc, #56]	@ (80015c4 <Analog_FE_Update+0x124>)
 800158a:	885b      	ldrh	r3, [r3, #2]
 800158c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001590:	b29b      	uxth	r3, r3
 8001592:	2200      	movs	r2, #0
 8001594:	2100      	movs	r1, #0
 8001596:	480e      	ldr	r0, [pc, #56]	@ (80015d0 <Analog_FE_Update+0x130>)
 8001598:	f005 fe52 	bl	8007240 <HAL_DAC_SetValue>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, FEAnalog.OFFSET2);
 800159c:	4b09      	ldr	r3, [pc, #36]	@ (80015c4 <Analog_FE_Update+0x124>)
 800159e:	889b      	ldrh	r3, [r3, #4]
 80015a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	2200      	movs	r2, #0
 80015a8:	2100      	movs	r1, #0
 80015aa:	480a      	ldr	r0, [pc, #40]	@ (80015d4 <Analog_FE_Update+0x134>)
 80015ac:	f005 fe48 	bl	8007240 <HAL_DAC_SetValue>
	HAL_DAC_Start(&hdac2, DAC_CHANNEL_1);
 80015b0:	2100      	movs	r1, #0
 80015b2:	4807      	ldr	r0, [pc, #28]	@ (80015d0 <Analog_FE_Update+0x130>)
 80015b4:	f005 fdd8 	bl	8007168 <HAL_DAC_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80015b8:	2100      	movs	r1, #0
 80015ba:	4806      	ldr	r0, [pc, #24]	@ (80015d4 <Analog_FE_Update+0x134>)
 80015bc:	f005 fdd4 	bl	8007168 <HAL_DAC_Start>
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20000038 	.word	0x20000038
 80015c8:	48000800 	.word	0x48000800
 80015cc:	48000400 	.word	0x48000400
 80015d0:	2000067c 	.word	0x2000067c
 80015d4:	20000668 	.word	0x20000668

080015d8 <ENC_PROCESS>:

}


// 
void ENC_PROCESS(void) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
	int32_t diff;
	uint32_t current_cnt;

	current_cnt = htim4.Instance->CNT;
 80015de:	4b25      	ldr	r3, [pc, #148]	@ (8001674 <ENC_PROCESS+0x9c>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e4:	607b      	str	r3, [r7, #4]
	htim4.Instance->CNT=32767;
 80015e6:	4b23      	ldr	r3, [pc, #140]	@ (8001674 <ENC_PROCESS+0x9c>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80015ee:	625a      	str	r2, [r3, #36]	@ 0x24
	diff = (int32_t)(current_cnt - 32767);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 80015f6:	3b7f      	subs	r3, #127	@ 0x7f
 80015f8:	603b      	str	r3, [r7, #0]

	current_cnt = htim3.Instance->CNT;
 80015fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001678 <ENC_PROCESS+0xa0>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001600:	607b      	str	r3, [r7, #4]
	htim3.Instance->CNT=32767;
 8001602:	4b1d      	ldr	r3, [pc, #116]	@ (8001678 <ENC_PROCESS+0xa0>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800160a:	625a      	str	r2, [r3, #36]	@ 0x24
	diff = (int32_t)(current_cnt - 32767);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 8001612:	3b7f      	subs	r3, #127	@ 0x7f
 8001614:	603b      	str	r3, [r7, #0]

	current_cnt = htim20.Instance->CNT;
 8001616:	4b19      	ldr	r3, [pc, #100]	@ (800167c <ENC_PROCESS+0xa4>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800161c:	607b      	str	r3, [r7, #4]
	htim20.Instance->CNT=32767;
 800161e:	4b17      	ldr	r3, [pc, #92]	@ (800167c <ENC_PROCESS+0xa4>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001626:	625a      	str	r2, [r3, #36]	@ 0x24
	diff = (int32_t)(32767 - current_cnt);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f5c3 43ff 	rsb	r3, r3, #32640	@ 0x7f80
 800162e:	337f      	adds	r3, #127	@ 0x7f
 8001630:	603b      	str	r3, [r7, #0]
	handle_overflow(&htim8.Instance->CCR1, diff, 4, 180);
 8001632:	4b13      	ldr	r3, [pc, #76]	@ (8001680 <ENC_PROCESS+0xa8>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 800163a:	23b4      	movs	r3, #180	@ 0xb4
 800163c:	2204      	movs	r2, #4
 800163e:	6839      	ldr	r1, [r7, #0]
 8001640:	f7ff fcf8 	bl	8001034 <handle_overflow>

	current_cnt = htim1.Instance->CNT;
 8001644:	4b0f      	ldr	r3, [pc, #60]	@ (8001684 <ENC_PROCESS+0xac>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800164a:	607b      	str	r3, [r7, #4]
	htim1.Instance->CNT=32767;
 800164c:	4b0d      	ldr	r3, [pc, #52]	@ (8001684 <ENC_PROCESS+0xac>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001654:	625a      	str	r2, [r3, #36]	@ 0x24
	diff = (int32_t)(current_cnt - 32767);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 800165c:	3b7f      	subs	r3, #127	@ 0x7f
 800165e:	603b      	str	r3, [r7, #0]
	handle_overflow(&WS2812_Brightness, diff, 0, 255);
 8001660:	23ff      	movs	r3, #255	@ 0xff
 8001662:	2200      	movs	r2, #0
 8001664:	6839      	ldr	r1, [r7, #0]
 8001666:	4808      	ldr	r0, [pc, #32]	@ (8001688 <ENC_PROCESS+0xb0>)
 8001668:	f7ff fce4 	bl	8001034 <handle_overflow>
}
 800166c:	bf00      	nop
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000b10 	.word	0x20000b10
 8001678:	20000ac4 	.word	0x20000ac4
 800167c:	20000c8c 	.word	0x20000c8c
 8001680:	20000bf4 	.word	0x20000bf4
 8001684:	20000a78 	.word	0x20000a78
 8001688:	20000044 	.word	0x20000044

0800168c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001692:	f002 ff90 	bl	80045b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001696:	f000 f8cd 	bl	8001834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800169a:	f001 f9d5 	bl	8002a48 <MX_GPIO_Init>
  MX_DMA_Init();
 800169e:	f001 f981 	bl	80029a4 <MX_DMA_Init>
  MX_USB_Device_Init();
 80016a2:	f011 fc8d 	bl	8012fc0 <MX_USB_Device_Init>
  MX_COMP2_Init();
 80016a6:	f000 fac7 	bl	8001c38 <MX_COMP2_Init>
  MX_COMP5_Init();
 80016aa:	f000 faeb 	bl	8001c84 <MX_COMP5_Init>
  MX_DAC1_Init();
 80016ae:	f000 fb0f 	bl	8001cd0 <MX_DAC1_Init>
  MX_DAC2_Init();
 80016b2:	f000 fb57 	bl	8001d64 <MX_DAC2_Init>
  MX_OPAMP1_Init();
 80016b6:	f000 fd3b 	bl	8002130 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 80016ba:	f000 fd65 	bl	8002188 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 80016be:	f000 fd89 	bl	80021d4 <MX_OPAMP3_Init>
  MX_OPAMP6_Init();
 80016c2:	f000 fdd3 	bl	800226c <MX_OPAMP6_Init>
  MX_TIM1_Init();
 80016c6:	f000 fe3b 	bl	8002340 <MX_TIM1_Init>
  MX_TIM4_Init();
 80016ca:	f000 fee9 	bl	80024a0 <MX_TIM4_Init>
  MX_TIM20_Init();
 80016ce:	f001 f90f 	bl	80028f0 <MX_TIM20_Init>
  MX_TIM3_Init();
 80016d2:	f000 fe8f 	bl	80023f4 <MX_TIM3_Init>
  MX_ADC5_Init();
 80016d6:	f000 f9dd 	bl	8001a94 <MX_ADC5_Init>
  MX_TIM15_Init();
 80016da:	f001 f865 	bl	80027a8 <MX_TIM15_Init>
  MX_TIM8_Init();
 80016de:	f000 ffa1 	bl	8002624 <MX_TIM8_Init>
  MX_SPI3_Init();
 80016e2:	f000 fdef 	bl	80022c4 <MX_SPI3_Init>
  MX_I2C3_Init();
 80016e6:	f000 fc99 	bl	800201c <MX_I2C3_Init>
  MX_DAC4_Init();
 80016ea:	f000 fb75 	bl	8001dd8 <MX_DAC4_Init>
  MX_LPUART1_UART_Init();
 80016ee:	f000 fcd5 	bl	800209c <MX_LPUART1_UART_Init>
  MX_OPAMP5_Init();
 80016f2:	f000 fd95 	bl	8002220 <MX_OPAMP5_Init>
  MX_TIM7_Init();
 80016f6:	f000 ff5f 	bl	80025b8 <MX_TIM7_Init>
  MX_ADC2_Init();
 80016fa:	f000 f8e9 	bl	80018d0 <MX_ADC2_Init>
  MX_ADC3_Init();
 80016fe:	f000 f94f 	bl	80019a0 <MX_ADC3_Init>
  MX_TIM6_Init();
 8001702:	f000 ff23 	bl	800254c <MX_TIM6_Init>
  MX_HRTIM1_Init();
 8001706:	f000 fba1 	bl	8001e4c <MX_HRTIM1_Init>
  /* USER CODE BEGIN 2 */


  htim1.Instance->CNT=32767;
 800170a:	4b39      	ldr	r3, [pc, #228]	@ (80017f0 <main+0x164>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001712:	625a      	str	r2, [r3, #36]	@ 0x24
  htim3.Instance->CNT=32767;
 8001714:	4b37      	ldr	r3, [pc, #220]	@ (80017f4 <main+0x168>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800171c:	625a      	str	r2, [r3, #36]	@ 0x24
  htim4.Instance->CNT=32767;
 800171e:	4b36      	ldr	r3, [pc, #216]	@ (80017f8 <main+0x16c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001726:	625a      	str	r2, [r3, #36]	@ 0x24
  htim20.Instance->CNT=32767;
 8001728:	4b34      	ldr	r3, [pc, #208]	@ (80017fc <main+0x170>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001730:	625a      	str	r2, [r3, #36]	@ 0x24
//  HAL_OPAMP_Start(&hopamp3);
//  HAL_OPAMP_Start(&hopamp4);
//  HAL_OPAMP_Start(&hopamp5);
//  HAL_OPAMP_Start(&hopamp6);

	HAL_ADC_Start_DMA(&hadc2, BUFFER_DPO_CH1, DPO_DEEP);
 8001732:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001736:	4932      	ldr	r1, [pc, #200]	@ (8001800 <main+0x174>)
 8001738:	4832      	ldr	r0, [pc, #200]	@ (8001804 <main+0x178>)
 800173a:	f003 fcc7 	bl	80050cc <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc3, BUFFER_DPO_CH2, DPO_DEEP);
 800173e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001742:	4931      	ldr	r1, [pc, #196]	@ (8001808 <main+0x17c>)
 8001744:	4831      	ldr	r0, [pc, #196]	@ (800180c <main+0x180>)
 8001746:	f003 fcc1 	bl	80050cc <HAL_ADC_Start_DMA>

  HAL_ADC_Start_DMA(&hadc5, BUFFER_SYS_ADC, 5);
 800174a:	2205      	movs	r2, #5
 800174c:	4930      	ldr	r1, [pc, #192]	@ (8001810 <main+0x184>)
 800174e:	4831      	ldr	r0, [pc, #196]	@ (8001814 <main+0x188>)
 8001750:	f003 fcbc 	bl	80050cc <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim6);
 8001754:	4830      	ldr	r0, [pc, #192]	@ (8001818 <main+0x18c>)
 8001756:	f00b fc65 	bl	800d024 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim7);
 800175a:	4830      	ldr	r0, [pc, #192]	@ (800181c <main+0x190>)
 800175c:	f00b fc62 	bl	800d024 <HAL_TIM_Base_Start>


  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001760:	213c      	movs	r1, #60	@ 0x3c
 8001762:	4823      	ldr	r0, [pc, #140]	@ (80017f0 <main+0x164>)
 8001764:	f00c f914 	bl	800d990 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001768:	213c      	movs	r1, #60	@ 0x3c
 800176a:	4822      	ldr	r0, [pc, #136]	@ (80017f4 <main+0x168>)
 800176c:	f00c f910 	bl	800d990 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001770:	213c      	movs	r1, #60	@ 0x3c
 8001772:	4821      	ldr	r0, [pc, #132]	@ (80017f8 <main+0x16c>)
 8001774:	f00c f90c 	bl	800d990 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim20, TIM_CHANNEL_ALL);
 8001778:	213c      	movs	r1, #60	@ 0x3c
 800177a:	4820      	ldr	r0, [pc, #128]	@ (80017fc <main+0x170>)
 800177c:	f00c f908 	bl	800d990 <HAL_TIM_Encoder_Start>


  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8001780:	2100      	movs	r1, #0
 8001782:	4827      	ldr	r0, [pc, #156]	@ (8001820 <main+0x194>)
 8001784:	f00b fd20 	bl	800d1c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001788:	2100      	movs	r1, #0
 800178a:	4826      	ldr	r0, [pc, #152]	@ (8001824 <main+0x198>)
 800178c:	f00b fd1c 	bl	800d1c8 <HAL_TIM_PWM_Start>


  FT6336_Init();
 8001790:	f7ff fdd8 	bl	8001344 <FT6336_Init>
  ST7789_Init();
 8001794:	f001 fb74 	bl	8002e80 <ST7789_Init>


  View_DoubaoWelcome();
 8001798:	f7ff fd6a 	bl	8001270 <View_DoubaoWelcome>


  HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TC1);  // Enable the generation of the waveform signal on the designated output
 800179c:	2110      	movs	r1, #16
 800179e:	4822      	ldr	r0, [pc, #136]	@ (8001828 <main+0x19c>)
 80017a0:	f006 ff49 	bl	8008636 <HAL_HRTIM_WaveformOutputStart>
  HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_TIMER_C);  // Start the counter of the Timer A operating in waveform mode
 80017a4:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 80017a8:	481f      	ldr	r0, [pc, #124]	@ (8001828 <main+0x19c>)
 80017aa:	f006 ff71 	bl	8008690 <HAL_HRTIM_WaveformCountStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	ENC_PROCESS();
 80017ae:	f7ff ff13 	bl	80015d8 <ENC_PROCESS>
//	  ST7789_Test();
//	  ST7789_WriteString(10, 10, " !\"#\%\$", Han_Array, WHITE, BLACK);


	Analog_FE_Update();
 80017b2:	f7ff fe75 	bl	80014a0 <Analog_FE_Update>


	View_Config();
 80017b6:	f7ff fd7d 	bl	80012b4 <View_Config>



    //  ADC 
    for (int i = 0; i < DPO_DEEP; i++) {
 80017ba:	2300      	movs	r3, #0
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	e00a      	b.n	80017d6 <main+0x14a>

//        sprintf(BUFFER_CDC,"ADC: %d\n", BUFFER_DPO_CH1[i]);
//    	CDC_Transmit_FS(BUFFER_CDC, strlen(BUFFER_CDC));

        printf("ADC: %d\n", BUFFER_DPO_CH1[i]);
 80017c0:	4a0f      	ldr	r2, [pc, #60]	@ (8001800 <main+0x174>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c8:	4619      	mov	r1, r3
 80017ca:	4818      	ldr	r0, [pc, #96]	@ (800182c <main+0x1a0>)
 80017cc:	f013 f80a 	bl	80147e4 <iprintf>
    for (int i = 0; i < DPO_DEEP; i++) {
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	3301      	adds	r3, #1
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017dc:	dbf0      	blt.n	80017c0 <main+0x134>

    }


	TLC5952_WriteLED();
 80017de:	f7ff fc95 	bl	800110c <TLC5952_WriteLED>
	TLC5952_WriteControl();
 80017e2:	f7ff fcc9 	bl	8001178 <TLC5952_WriteControl>




	WS2812_Write_Colors(rainbow_colors, 10);
 80017e6:	210a      	movs	r1, #10
 80017e8:	4811      	ldr	r0, [pc, #68]	@ (8001830 <main+0x1a4>)
 80017ea:	f002 fe5d 	bl	80044a8 <WS2812_Write_Colors>
	ENC_PROCESS();
 80017ee:	e7de      	b.n	80017ae <main+0x122>
 80017f0:	20000a78 	.word	0x20000a78
 80017f4:	20000ac4 	.word	0x20000ac4
 80017f8:	20000b10 	.word	0x20000b10
 80017fc:	20000c8c 	.word	0x20000c8c
 8001800:	20000dac 	.word	0x20000dac
 8001804:	200003bc 	.word	0x200003bc
 8001808:	20001dac 	.word	0x20001dac
 800180c:	20000428 	.word	0x20000428
 8001810:	20000d98 	.word	0x20000d98
 8001814:	20000494 	.word	0x20000494
 8001818:	20000b5c 	.word	0x20000b5c
 800181c:	20000ba8 	.word	0x20000ba8
 8001820:	20000c40 	.word	0x20000c40
 8001824:	20000bf4 	.word	0x20000bf4
 8001828:	200006a4 	.word	0x200006a4
 800182c:	08018114 	.word	0x08018114
 8001830:	20000010 	.word	0x20000010

08001834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b094      	sub	sp, #80	@ 0x50
 8001838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800183a:	f107 0318 	add.w	r3, r7, #24
 800183e:	2238      	movs	r2, #56	@ 0x38
 8001840:	2100      	movs	r1, #0
 8001842:	4618      	mov	r0, r3
 8001844:	f013 f843 	bl	80148ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001848:	1d3b      	adds	r3, r7, #4
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	605a      	str	r2, [r3, #4]
 8001850:	609a      	str	r2, [r3, #8]
 8001852:	60da      	str	r2, [r3, #12]
 8001854:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001856:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800185a:	f009 fe1b 	bl	800b494 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800185e:	2321      	movs	r3, #33	@ 0x21
 8001860:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001862:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001866:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001868:	2301      	movs	r3, #1
 800186a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800186c:	2302      	movs	r3, #2
 800186e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001870:	2303      	movs	r3, #3
 8001872:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001874:	2302      	movs	r3, #2
 8001876:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 90;
 8001878:	235a      	movs	r3, #90	@ 0x5a
 800187a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 800187c:	2306      	movs	r3, #6
 800187e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001880:	2302      	movs	r3, #2
 8001882:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001884:	2302      	movs	r3, #2
 8001886:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001888:	f107 0318 	add.w	r3, r7, #24
 800188c:	4618      	mov	r0, r3
 800188e:	f009 feb5 	bl	800b5fc <HAL_RCC_OscConfig>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001898:	f001 f9f0 	bl	8002c7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800189c:	230f      	movs	r3, #15
 800189e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018a0:	2303      	movs	r3, #3
 80018a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018a8:	2300      	movs	r3, #0
 80018aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80018b0:	1d3b      	adds	r3, r7, #4
 80018b2:	2104      	movs	r1, #4
 80018b4:	4618      	mov	r0, r3
 80018b6:	f00a f9b3 	bl	800bc20 <HAL_RCC_ClockConfig>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80018c0:	f001 f9dc 	bl	8002c7c <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80018c4:	f00a fb82 	bl	800bfcc <HAL_RCC_EnableCSS>
}
 80018c8:	bf00      	nop
 80018ca:	3750      	adds	r7, #80	@ 0x50
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b088      	sub	sp, #32
 80018d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018d6:	463b      	mov	r3, r7
 80018d8:	2220      	movs	r2, #32
 80018da:	2100      	movs	r1, #0
 80018dc:	4618      	mov	r0, r3
 80018de:	f012 fff6 	bl	80148ce <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80018e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001994 <MX_ADC2_Init+0xc4>)
 80018e4:	4a2c      	ldr	r2, [pc, #176]	@ (8001998 <MX_ADC2_Init+0xc8>)
 80018e6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80018e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001994 <MX_ADC2_Init+0xc4>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80018ee:	4b29      	ldr	r3, [pc, #164]	@ (8001994 <MX_ADC2_Init+0xc4>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018f4:	4b27      	ldr	r3, [pc, #156]	@ (8001994 <MX_ADC2_Init+0xc4>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80018fa:	4b26      	ldr	r3, [pc, #152]	@ (8001994 <MX_ADC2_Init+0xc4>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001900:	4b24      	ldr	r3, [pc, #144]	@ (8001994 <MX_ADC2_Init+0xc4>)
 8001902:	2200      	movs	r2, #0
 8001904:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001906:	4b23      	ldr	r3, [pc, #140]	@ (8001994 <MX_ADC2_Init+0xc4>)
 8001908:	2204      	movs	r2, #4
 800190a:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800190c:	4b21      	ldr	r3, [pc, #132]	@ (8001994 <MX_ADC2_Init+0xc4>)
 800190e:	2200      	movs	r2, #0
 8001910:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001912:	4b20      	ldr	r3, [pc, #128]	@ (8001994 <MX_ADC2_Init+0xc4>)
 8001914:	2200      	movs	r2, #0
 8001916:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001918:	4b1e      	ldr	r3, [pc, #120]	@ (8001994 <MX_ADC2_Init+0xc4>)
 800191a:	2201      	movs	r2, #1
 800191c:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800191e:	4b1d      	ldr	r3, [pc, #116]	@ (8001994 <MX_ADC2_Init+0xc4>)
 8001920:	2200      	movs	r2, #0
 8001922:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8001926:	4b1b      	ldr	r3, [pc, #108]	@ (8001994 <MX_ADC2_Init+0xc4>)
 8001928:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 800192c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800192e:	4b19      	ldr	r3, [pc, #100]	@ (8001994 <MX_ADC2_Init+0xc4>)
 8001930:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001934:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001936:	4b17      	ldr	r3, [pc, #92]	@ (8001994 <MX_ADC2_Init+0xc4>)
 8001938:	2201      	movs	r2, #1
 800193a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800193e:	4b15      	ldr	r3, [pc, #84]	@ (8001994 <MX_ADC2_Init+0xc4>)
 8001940:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001944:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001946:	4b13      	ldr	r3, [pc, #76]	@ (8001994 <MX_ADC2_Init+0xc4>)
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800194e:	4811      	ldr	r0, [pc, #68]	@ (8001994 <MX_ADC2_Init+0xc4>)
 8001950:	f003 fa00 	bl	8004d54 <HAL_ADC_Init>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800195a:	f001 f98f 	bl	8002c7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800195e:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <MX_ADC2_Init+0xcc>)
 8001960:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001962:	2306      	movs	r3, #6
 8001964:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001966:	2300      	movs	r3, #0
 8001968:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800196a:	237f      	movs	r3, #127	@ 0x7f
 800196c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800196e:	2304      	movs	r3, #4
 8001970:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001976:	463b      	mov	r3, r7
 8001978:	4619      	mov	r1, r3
 800197a:	4806      	ldr	r0, [pc, #24]	@ (8001994 <MX_ADC2_Init+0xc4>)
 800197c:	f003 ff02 	bl	8005784 <HAL_ADC_ConfigChannel>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8001986:	f001 f979 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800198a:	bf00      	nop
 800198c:	3720      	adds	r7, #32
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	200003bc 	.word	0x200003bc
 8001998:	50000100 	.word	0x50000100
 800199c:	10c00010 	.word	0x10c00010

080019a0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08c      	sub	sp, #48	@ 0x30
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80019a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	2220      	movs	r2, #32
 80019b6:	2100      	movs	r1, #0
 80019b8:	4618      	mov	r0, r3
 80019ba:	f012 ff88 	bl	80148ce <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80019be:	4b32      	ldr	r3, [pc, #200]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019c0:	4a32      	ldr	r2, [pc, #200]	@ (8001a8c <MX_ADC3_Init+0xec>)
 80019c2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80019c4:	4b30      	ldr	r3, [pc, #192]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80019ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 80019d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019d8:	2200      	movs	r2, #0
 80019da:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019de:	2200      	movs	r2, #0
 80019e0:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019e2:	4b29      	ldr	r3, [pc, #164]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019e4:	2204      	movs	r2, #4
 80019e6:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80019e8:	4b27      	ldr	r3, [pc, #156]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80019ee:	4b26      	ldr	r3, [pc, #152]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 80019f4:	4b24      	ldr	r3, [pc, #144]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019f6:	2201      	movs	r2, #1
 80019f8:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80019fa:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8001a02:	4b21      	ldr	r3, [pc, #132]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 8001a04:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8001a08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 8001a0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a10:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001a12:	4b1d      	ldr	r3, [pc, #116]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 8001a1c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a20:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001a22:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001a2a:	4817      	ldr	r0, [pc, #92]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 8001a2c:	f003 f992 	bl	8004d54 <HAL_ADC_Init>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 8001a36:	f001 f921 	bl	8002c7c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001a3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a42:	4619      	mov	r1, r3
 8001a44:	4810      	ldr	r0, [pc, #64]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 8001a46:	f004 fe6b 	bl	8006720 <HAL_ADCEx_MultiModeConfigChannel>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_ADC3_Init+0xb4>
  {
    Error_Handler();
 8001a50:	f001 f914 	bl	8002c7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001a54:	4b0e      	ldr	r3, [pc, #56]	@ (8001a90 <MX_ADC3_Init+0xf0>)
 8001a56:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a58:	2306      	movs	r3, #6
 8001a5a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001a60:	237f      	movs	r3, #127	@ 0x7f
 8001a62:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a64:	2304      	movs	r3, #4
 8001a66:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001a6c:	1d3b      	adds	r3, r7, #4
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4805      	ldr	r0, [pc, #20]	@ (8001a88 <MX_ADC3_Init+0xe8>)
 8001a72:	f003 fe87 	bl	8005784 <HAL_ADC_ConfigChannel>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_ADC3_Init+0xe0>
  {
    Error_Handler();
 8001a7c:	f001 f8fe 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001a80:	bf00      	nop
 8001a82:	3730      	adds	r7, #48	@ 0x30
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	20000428 	.word	0x20000428
 8001a8c:	50000400 	.word	0x50000400
 8001a90:	14f00020 	.word	0x14f00020

08001a94 <MX_ADC5_Init>:
  * @brief ADC5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC5_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b090      	sub	sp, #64	@ 0x40
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8001a9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
 8001aa4:	609a      	str	r2, [r3, #8]
 8001aa6:	60da      	str	r2, [r3, #12]
 8001aa8:	611a      	str	r2, [r3, #16]
 8001aaa:	615a      	str	r2, [r3, #20]
 8001aac:	619a      	str	r2, [r3, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001aae:	1d3b      	adds	r3, r7, #4
 8001ab0:	2220      	movs	r2, #32
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f012 ff0a 	bl	80148ce <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 8001aba:	4b57      	ldr	r3, [pc, #348]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001abc:	4a57      	ldr	r2, [pc, #348]	@ (8001c1c <MX_ADC5_Init+0x188>)
 8001abe:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001ac0:	4b55      	ldr	r3, [pc, #340]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 8001ac6:	4b54      	ldr	r3, [pc, #336]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001acc:	4b52      	ldr	r3, [pc, #328]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 8001ad2:	4b51      	ldr	r3, [pc, #324]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001ad8:	4b4f      	ldr	r3, [pc, #316]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001ade:	4b4e      	ldr	r3, [pc, #312]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001ae0:	2208      	movs	r2, #8
 8001ae2:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 8001ae4:	4b4c      	ldr	r3, [pc, #304]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = ENABLE;
 8001aea:	4b4b      	ldr	r3, [pc, #300]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 5;
 8001af0:	4b49      	ldr	r3, [pc, #292]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001af2:	2205      	movs	r2, #5
 8001af4:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 8001af6:	4b48      	ldr	r3, [pc, #288]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc5.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T7_TRGO;
 8001afe:	4b46      	ldr	r3, [pc, #280]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001b00:	f44f 62f8 	mov.w	r2, #1984	@ 0x7c0
 8001b04:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001b06:	4b44      	ldr	r3, [pc, #272]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001b08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc5.Init.DMAContinuousRequests = ENABLE;
 8001b0e:	4b42      	ldr	r3, [pc, #264]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001b16:	4b40      	ldr	r3, [pc, #256]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001b18:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b1c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc5.Init.OversamplingMode = DISABLE;
 8001b1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 8001b26:	483c      	ldr	r0, [pc, #240]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001b28:	f003 f914 	bl	8004d54 <HAL_ADC_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_ADC5_Init+0xa2>
  {
    Error_Handler();
 8001b32:	f001 f8a3 	bl	8002c7c <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8001b36:	4b3a      	ldr	r3, [pc, #232]	@ (8001c20 <MX_ADC5_Init+0x18c>)
 8001b38:	627b      	str	r3, [r7, #36]	@ 0x24
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8001b3a:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 8001b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  AnalogWDGConfig.Channel = ADC_CHANNEL_2;
 8001b40:	4b38      	ldr	r3, [pc, #224]	@ (8001c24 <MX_ADC5_Init+0x190>)
 8001b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  AnalogWDGConfig.ITMode = ENABLE;
 8001b44:	2301      	movs	r3, #1
 8001b46:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  AnalogWDGConfig.HighThreshold = 4095;
 8001b4a:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001b4e:	637b      	str	r3, [r7, #52]	@ 0x34
  AnalogWDGConfig.LowThreshold = 3500;
 8001b50:	f640 53ac 	movw	r3, #3500	@ 0xdac
 8001b54:	63bb      	str	r3, [r7, #56]	@ 0x38
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 8001b56:	2300      	movs	r3, #0
 8001b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_ADC_AnalogWDGConfig(&hadc5, &AnalogWDGConfig) != HAL_OK)
 8001b5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b5e:	4619      	mov	r1, r3
 8001b60:	482d      	ldr	r0, [pc, #180]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001b62:	f004 fa4f 	bl	8006004 <HAL_ADC_AnalogWDGConfig>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_ADC5_Init+0xdc>
  {
    Error_Handler();
 8001b6c:	f001 f886 	bl	8002c7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001b70:	4b2c      	ldr	r3, [pc, #176]	@ (8001c24 <MX_ADC5_Init+0x190>)
 8001b72:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b74:	2306      	movs	r3, #6
 8001b76:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001b78:	2307      	movs	r3, #7
 8001b7a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b7c:	237f      	movs	r3, #127	@ 0x7f
 8001b7e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b80:	2304      	movs	r3, #4
 8001b82:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4822      	ldr	r0, [pc, #136]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001b8e:	f003 fdf9 	bl	8005784 <HAL_ADC_ConfigChannel>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_ADC5_Init+0x108>
  {
    Error_Handler();
 8001b98:	f001 f870 	bl	8002c7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC5;
 8001b9c:	4b22      	ldr	r3, [pc, #136]	@ (8001c28 <MX_ADC5_Init+0x194>)
 8001b9e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001ba0:	230c      	movs	r3, #12
 8001ba2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001ba4:	1d3b      	adds	r3, r7, #4
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	481b      	ldr	r0, [pc, #108]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001baa:	f003 fdeb 	bl	8005784 <HAL_ADC_ConfigChannel>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_ADC5_Init+0x124>
  {
    Error_Handler();
 8001bb4:	f001 f862 	bl	8002c7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8001bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c2c <MX_ADC5_Init+0x198>)
 8001bba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001bbc:	2312      	movs	r3, #18
 8001bbe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4814      	ldr	r0, [pc, #80]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001bc6:	f003 fddd 	bl	8005784 <HAL_ADC_ConfigChannel>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_ADC5_Init+0x140>
  {
    Error_Handler();
 8001bd0:	f001 f854 	bl	8002c7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001bd4:	4b16      	ldr	r3, [pc, #88]	@ (8001c30 <MX_ADC5_Init+0x19c>)
 8001bd6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001bd8:	2318      	movs	r3, #24
 8001bda:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	4619      	mov	r1, r3
 8001be0:	480d      	ldr	r0, [pc, #52]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001be2:	f003 fdcf 	bl	8005784 <HAL_ADC_ConfigChannel>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_ADC5_Init+0x15c>
  {
    Error_Handler();
 8001bec:	f001 f846 	bl	8002c7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP5;
 8001bf0:	4b10      	ldr	r3, [pc, #64]	@ (8001c34 <MX_ADC5_Init+0x1a0>)
 8001bf2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001bf4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bf8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001bfa:	1d3b      	adds	r3, r7, #4
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4806      	ldr	r0, [pc, #24]	@ (8001c18 <MX_ADC5_Init+0x184>)
 8001c00:	f003 fdc0 	bl	8005784 <HAL_ADC_ConfigChannel>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_ADC5_Init+0x17a>
  {
    Error_Handler();
 8001c0a:	f001 f837 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8001c0e:	bf00      	nop
 8001c10:	3740      	adds	r7, #64	@ 0x40
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	20000494 	.word	0x20000494
 8001c1c:	50000600 	.word	0x50000600
 8001c20:	7dc00000 	.word	0x7dc00000
 8001c24:	08600004 	.word	0x08600004
 8001c28:	90c00010 	.word	0x90c00010
 8001c2c:	c7520000 	.word	0xc7520000
 8001c30:	cb840000 	.word	0xcb840000
 8001c34:	8c900008 	.word	0x8c900008

08001c38 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8001c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c7c <MX_COMP2_Init+0x44>)
 8001c3e:	4a10      	ldr	r2, [pc, #64]	@ (8001c80 <MX_COMP2_Init+0x48>)
 8001c40:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8001c42:	4b0e      	ldr	r3, [pc, #56]	@ (8001c7c <MX_COMP2_Init+0x44>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 8001c48:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <MX_COMP2_Init+0x44>)
 8001c4a:	2250      	movs	r2, #80	@ 0x50
 8001c4c:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c7c <MX_COMP2_Init+0x44>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001c54:	4b09      	ldr	r3, [pc, #36]	@ (8001c7c <MX_COMP2_Init+0x44>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <MX_COMP2_Init+0x44>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001c60:	4b06      	ldr	r3, [pc, #24]	@ (8001c7c <MX_COMP2_Init+0x44>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8001c66:	4805      	ldr	r0, [pc, #20]	@ (8001c7c <MX_COMP2_Init+0x44>)
 8001c68:	f004 ffb2 	bl	8006bd0 <HAL_COMP_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_COMP2_Init+0x3e>
  {
    Error_Handler();
 8001c72:	f001 f803 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000620 	.word	0x20000620
 8001c80:	40010204 	.word	0x40010204

08001c84 <MX_COMP5_Init>:
  * @brief COMP5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP5_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE END COMP5_Init 0 */

  /* USER CODE BEGIN COMP5_Init 1 */

  /* USER CODE END COMP5_Init 1 */
  hcomp5.Instance = COMP5;
 8001c88:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <MX_COMP5_Init+0x44>)
 8001c8a:	4a10      	ldr	r2, [pc, #64]	@ (8001ccc <MX_COMP5_Init+0x48>)
 8001c8c:	601a      	str	r2, [r3, #0]
  hcomp5.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc8 <MX_COMP5_Init+0x44>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	605a      	str	r2, [r3, #4]
  hcomp5.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <MX_COMP5_Init+0x44>)
 8001c96:	2250      	movs	r2, #80	@ 0x50
 8001c98:	609a      	str	r2, [r3, #8]
  hcomp5.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc8 <MX_COMP5_Init+0x44>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	611a      	str	r2, [r3, #16]
  hcomp5.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001ca0:	4b09      	ldr	r3, [pc, #36]	@ (8001cc8 <MX_COMP5_Init+0x44>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	60da      	str	r2, [r3, #12]
  hcomp5.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001ca6:	4b08      	ldr	r3, [pc, #32]	@ (8001cc8 <MX_COMP5_Init+0x44>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	615a      	str	r2, [r3, #20]
  hcomp5.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <MX_COMP5_Init+0x44>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp5) != HAL_OK)
 8001cb2:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <MX_COMP5_Init+0x44>)
 8001cb4:	f004 ff8c 	bl	8006bd0 <HAL_COMP_Init>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_COMP5_Init+0x3e>
  {
    Error_Handler();
 8001cbe:	f000 ffdd 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN COMP5_Init 2 */

  /* USER CODE END COMP5_Init 2 */

}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000644 	.word	0x20000644
 8001ccc:	40010210 	.word	0x40010210

08001cd0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08c      	sub	sp, #48	@ 0x30
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001cd6:	463b      	mov	r3, r7
 8001cd8:	2230      	movs	r2, #48	@ 0x30
 8001cda:	2100      	movs	r1, #0
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f012 fdf6 	bl	80148ce <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001ce2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d5c <MX_DAC1_Init+0x8c>)
 8001ce4:	4a1e      	ldr	r2, [pc, #120]	@ (8001d60 <MX_DAC1_Init+0x90>)
 8001ce6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001ce8:	481c      	ldr	r0, [pc, #112]	@ (8001d5c <MX_DAC1_Init+0x8c>)
 8001cea:	f005 fa1a 	bl	8007122 <HAL_DAC_Init>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001cf4:	f000 ffc2 	bl	8002c7c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001d00:	2300      	movs	r3, #0
 8001d02:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 8001d14:	2304      	movs	r3, #4
 8001d16:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d1c:	463b      	mov	r3, r7
 8001d1e:	2200      	movs	r2, #0
 8001d20:	4619      	mov	r1, r3
 8001d22:	480e      	ldr	r0, [pc, #56]	@ (8001d5c <MX_DAC1_Init+0x8c>)
 8001d24:	f005 faba 	bl	800729c <HAL_DAC_ConfigChannel>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001d2e:	f000 ffa5 	bl	8002c7c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001d36:	2302      	movs	r3, #2
 8001d38:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001d3e:	463b      	mov	r3, r7
 8001d40:	2210      	movs	r2, #16
 8001d42:	4619      	mov	r1, r3
 8001d44:	4805      	ldr	r0, [pc, #20]	@ (8001d5c <MX_DAC1_Init+0x8c>)
 8001d46:	f005 faa9 	bl	800729c <HAL_DAC_ConfigChannel>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_DAC1_Init+0x84>
  {
    Error_Handler();
 8001d50:	f000 ff94 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001d54:	bf00      	nop
 8001d56:	3730      	adds	r7, #48	@ 0x30
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000668 	.word	0x20000668
 8001d60:	50000800 	.word	0x50000800

08001d64 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08c      	sub	sp, #48	@ 0x30
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001d6a:	463b      	mov	r3, r7
 8001d6c:	2230      	movs	r2, #48	@ 0x30
 8001d6e:	2100      	movs	r1, #0
 8001d70:	4618      	mov	r0, r3
 8001d72:	f012 fdac 	bl	80148ce <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8001d76:	4b16      	ldr	r3, [pc, #88]	@ (8001dd0 <MX_DAC2_Init+0x6c>)
 8001d78:	4a16      	ldr	r2, [pc, #88]	@ (8001dd4 <MX_DAC2_Init+0x70>)
 8001d7a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8001d7c:	4814      	ldr	r0, [pc, #80]	@ (8001dd0 <MX_DAC2_Init+0x6c>)
 8001d7e:	f005 f9d0 	bl	8007122 <HAL_DAC_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8001d88:	f000 ff78 	bl	8002c7c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001d90:	2300      	movs	r3, #0
 8001d92:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001da0:	2300      	movs	r3, #0
 8001da2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 8001da8:	2304      	movs	r3, #4
 8001daa:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001db0:	463b      	mov	r3, r7
 8001db2:	2200      	movs	r2, #0
 8001db4:	4619      	mov	r1, r3
 8001db6:	4806      	ldr	r0, [pc, #24]	@ (8001dd0 <MX_DAC2_Init+0x6c>)
 8001db8:	f005 fa70 	bl	800729c <HAL_DAC_ConfigChannel>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8001dc2:	f000 ff5b 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8001dc6:	bf00      	nop
 8001dc8:	3730      	adds	r7, #48	@ 0x30
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	2000067c 	.word	0x2000067c
 8001dd4:	50000c00 	.word	0x50000c00

08001dd8 <MX_DAC4_Init>:
  * @brief DAC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC4_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08c      	sub	sp, #48	@ 0x30
 8001ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC4_Init 0 */

  /* USER CODE END DAC4_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001dde:	463b      	mov	r3, r7
 8001de0:	2230      	movs	r2, #48	@ 0x30
 8001de2:	2100      	movs	r1, #0
 8001de4:	4618      	mov	r0, r3
 8001de6:	f012 fd72 	bl	80148ce <memset>

  /* USER CODE END DAC4_Init 1 */

  /** DAC Initialization
  */
  hdac4.Instance = DAC4;
 8001dea:	4b16      	ldr	r3, [pc, #88]	@ (8001e44 <MX_DAC4_Init+0x6c>)
 8001dec:	4a16      	ldr	r2, [pc, #88]	@ (8001e48 <MX_DAC4_Init+0x70>)
 8001dee:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac4) != HAL_OK)
 8001df0:	4814      	ldr	r0, [pc, #80]	@ (8001e44 <MX_DAC4_Init+0x6c>)
 8001df2:	f005 f996 	bl	8007122 <HAL_DAC_Init>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_DAC4_Init+0x28>
  {
    Error_Handler();
 8001dfc:	f000 ff3e 	bl	8002c7c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001e00:	2302      	movs	r3, #2
 8001e02:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001e04:	2300      	movs	r3, #0
 8001e06:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 8001e10:	2302      	movs	r3, #2
 8001e12:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001e20:	2300      	movs	r3, #0
 8001e22:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac4, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001e24:	463b      	mov	r3, r7
 8001e26:	2200      	movs	r2, #0
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4806      	ldr	r0, [pc, #24]	@ (8001e44 <MX_DAC4_Init+0x6c>)
 8001e2c:	f005 fa36 	bl	800729c <HAL_DAC_ConfigChannel>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_DAC4_Init+0x62>
  {
    Error_Handler();
 8001e36:	f000 ff21 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN DAC4_Init 2 */

  /* USER CODE END DAC4_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	3730      	adds	r7, #48	@ 0x30
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20000690 	.word	0x20000690
 8001e48:	50001400 	.word	0x50001400

08001e4c <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b0ae      	sub	sp, #184	@ 0xb8
 8001e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8001e52:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	605a      	str	r2, [r3, #4]
 8001e5c:	609a      	str	r2, [r3, #8]
 8001e5e:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8001e60:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]
 8001e70:	615a      	str	r2, [r3, #20]
 8001e72:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8001e74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e78:	2260      	movs	r2, #96	@ 0x60
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f012 fd26 	bl	80148ce <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 8001e82:	f107 0320 	add.w	r3, r7, #32
 8001e86:	2200      	movs	r2, #0
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	605a      	str	r2, [r3, #4]
 8001e8c:	609a      	str	r2, [r3, #8]
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8001e8e:	463b      	mov	r3, r7
 8001e90:	2220      	movs	r2, #32
 8001e92:	2100      	movs	r1, #0
 8001e94:	4618      	mov	r0, r3
 8001e96:	f012 fd1a 	bl	80148ce <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8001e9a:	4b5e      	ldr	r3, [pc, #376]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001e9c:	4a5e      	ldr	r2, [pc, #376]	@ (8002018 <MX_HRTIM1_Init+0x1cc>)
 8001e9e:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8001ea0:	4b5c      	ldr	r3, [pc, #368]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8001ea6:	4b5b      	ldr	r3, [pc, #364]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8001eac:	4859      	ldr	r0, [pc, #356]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001eae:	f005 ffdf 	bl	8007e70 <HAL_HRTIM_Init>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_HRTIM1_Init+0x70>
  {
    Error_Handler();
 8001eb8:	f000 fee0 	bl	8002c7c <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8001ebc:	210c      	movs	r1, #12
 8001ebe:	4855      	ldr	r0, [pc, #340]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001ec0:	f006 f8a6 	bl	8008010 <HAL_HRTIM_DLLCalibrationStart>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_HRTIM1_Init+0x82>
  {
    Error_Handler();
 8001eca:	f000 fed7 	bl	8002c7c <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8001ece:	210a      	movs	r1, #10
 8001ed0:	4850      	ldr	r0, [pc, #320]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001ed2:	f006 f8f5 	bl	80080c0 <HAL_HRTIM_PollForDLLCalibration>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_HRTIM1_Init+0x94>
  {
    Error_Handler();
 8001edc:	f000 fece 	bl	8002c7c <Error_Handler>
  }
  pTimeBaseCfg.Period = 96;
 8001ee0:	2360      	movs	r3, #96	@ 0x60
 8001ee2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8001eec:	2300      	movs	r3, #0
 8001eee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8001ef2:	2308      	movs	r3, #8
 8001ef4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8001ef8:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001efc:	461a      	mov	r2, r3
 8001efe:	2102      	movs	r1, #2
 8001f00:	4844      	ldr	r0, [pc, #272]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001f02:	f006 f911 	bl	8008128 <HAL_HRTIM_TimeBaseConfig>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_HRTIM1_Init+0xc4>
  {
    Error_Handler();
 8001f0c:	f000 feb6 	bl	8002c7c <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 8001f10:	2300      	movs	r3, #0
 8001f12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimerCtl.GreaterCMP1 = HRTIM_TIMERGTCMP1_EQUAL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 8001f22:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001f26:	461a      	mov	r2, r3
 8001f28:	2102      	movs	r1, #2
 8001f2a:	483a      	ldr	r0, [pc, #232]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001f2c:	f006 f9b1 	bl	8008292 <HAL_HRTIM_WaveformTimerControl>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_HRTIM1_Init+0xee>
  {
    Error_Handler();
 8001f36:	f000 fea1 	bl	8002c7c <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASrcAddress = 0x0000;
 8001f42:	2300      	movs	r3, #0
 8001f44:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 8001f46:	2300      	movs	r3, #0
 8001f48:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.DMASize = 0x1;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8001f52:	2300      	movs	r3, #0
 8001f54:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8001f56:	2300      	movs	r3, #0
 8001f58:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8001f62:	2300      	movs	r3, #0
 8001f64:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8001f66:	2300      	movs	r3, #0
 8001f68:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8001f72:	2300      	movs	r3, #0
 8001f74:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8001f82:	2300      	movs	r3, #0
 8001f84:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8001f86:	2300      	movs	r3, #0
 8001f88:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8001f90:	2300      	movs	r3, #0
 8001f92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8001f9c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	2102      	movs	r1, #2
 8001fa4:	481b      	ldr	r0, [pc, #108]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001fa6:	f006 f8e7 	bl	8008178 <HAL_HRTIM_WaveformTimerConfig>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_HRTIM1_Init+0x168>
  {
    Error_Handler();
 8001fb0:	f000 fe64 	bl	8002c7c <Error_Handler>
  }
  pCompareCfg.CompareValue = 48;
 8001fb4:	2330      	movs	r3, #48	@ 0x30
 8001fb6:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8001fb8:	f107 0320 	add.w	r3, r7, #32
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	2102      	movs	r1, #2
 8001fc0:	4814      	ldr	r0, [pc, #80]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001fc2:	f006 f999 	bl	80082f8 <HAL_HRTIM_WaveformCompareConfig>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_HRTIM1_Init+0x184>
  {
    Error_Handler();
 8001fcc:	f000 fe56 	bl	8002c7c <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMPER;
 8001fd4:	2304      	movs	r3, #4
 8001fd6:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 8001fd8:	2308      	movs	r3, #8
 8001fda:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	613b      	str	r3, [r7, #16]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61bb      	str	r3, [r7, #24]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8001fec:	2300      	movs	r3, #0
 8001fee:	61fb      	str	r3, [r7, #28]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8001ff0:	463b      	mov	r3, r7
 8001ff2:	2210      	movs	r2, #16
 8001ff4:	2102      	movs	r1, #2
 8001ff6:	4807      	ldr	r0, [pc, #28]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8001ff8:	f006 faec 	bl	80085d4 <HAL_HRTIM_WaveformOutputConfig>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_HRTIM1_Init+0x1ba>
  {
    Error_Handler();
 8002002:	f000 fe3b 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8002006:	4803      	ldr	r0, [pc, #12]	@ (8002014 <MX_HRTIM1_Init+0x1c8>)
 8002008:	f001 fbd6 	bl	80037b8 <HAL_HRTIM_MspPostInit>

}
 800200c:	bf00      	nop
 800200e:	37b8      	adds	r7, #184	@ 0xb8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	200006a4 	.word	0x200006a4
 8002018:	40016800 	.word	0x40016800

0800201c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002020:	4b1b      	ldr	r3, [pc, #108]	@ (8002090 <MX_I2C3_Init+0x74>)
 8002022:	4a1c      	ldr	r2, [pc, #112]	@ (8002094 <MX_I2C3_Init+0x78>)
 8002024:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10E32879;
 8002026:	4b1a      	ldr	r3, [pc, #104]	@ (8002090 <MX_I2C3_Init+0x74>)
 8002028:	4a1b      	ldr	r2, [pc, #108]	@ (8002098 <MX_I2C3_Init+0x7c>)
 800202a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800202c:	4b18      	ldr	r3, [pc, #96]	@ (8002090 <MX_I2C3_Init+0x74>)
 800202e:	2200      	movs	r2, #0
 8002030:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002032:	4b17      	ldr	r3, [pc, #92]	@ (8002090 <MX_I2C3_Init+0x74>)
 8002034:	2201      	movs	r2, #1
 8002036:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002038:	4b15      	ldr	r3, [pc, #84]	@ (8002090 <MX_I2C3_Init+0x74>)
 800203a:	2200      	movs	r2, #0
 800203c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800203e:	4b14      	ldr	r3, [pc, #80]	@ (8002090 <MX_I2C3_Init+0x74>)
 8002040:	2200      	movs	r2, #0
 8002042:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002044:	4b12      	ldr	r3, [pc, #72]	@ (8002090 <MX_I2C3_Init+0x74>)
 8002046:	2200      	movs	r2, #0
 8002048:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800204a:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <MX_I2C3_Init+0x74>)
 800204c:	2200      	movs	r2, #0
 800204e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002050:	4b0f      	ldr	r3, [pc, #60]	@ (8002090 <MX_I2C3_Init+0x74>)
 8002052:	2200      	movs	r2, #0
 8002054:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002056:	480e      	ldr	r0, [pc, #56]	@ (8002090 <MX_I2C3_Init+0x74>)
 8002058:	f006 ff8e 	bl	8008f78 <HAL_I2C_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002062:	f000 fe0b 	bl	8002c7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002066:	2100      	movs	r1, #0
 8002068:	4809      	ldr	r0, [pc, #36]	@ (8002090 <MX_I2C3_Init+0x74>)
 800206a:	f007 fba9 	bl	80097c0 <HAL_I2CEx_ConfigAnalogFilter>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002074:	f000 fe02 	bl	8002c7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002078:	2100      	movs	r1, #0
 800207a:	4805      	ldr	r0, [pc, #20]	@ (8002090 <MX_I2C3_Init+0x74>)
 800207c:	f007 fbeb 	bl	8009856 <HAL_I2CEx_ConfigDigitalFilter>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002086:	f000 fdf9 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	200007a0 	.word	0x200007a0
 8002094:	40007800 	.word	0x40007800
 8002098:	10e32879 	.word	0x10e32879

0800209c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80020a0:	4b21      	ldr	r3, [pc, #132]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020a2:	4a22      	ldr	r2, [pc, #136]	@ (800212c <MX_LPUART1_UART_Init+0x90>)
 80020a4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 921600;
 80020a6:	4b20      	ldr	r3, [pc, #128]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020a8:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80020ac:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80020b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80020ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020bc:	2200      	movs	r2, #0
 80020be:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80020c0:	4b19      	ldr	r3, [pc, #100]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020c2:	220c      	movs	r2, #12
 80020c4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020c6:	4b18      	ldr	r3, [pc, #96]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020cc:	4b16      	ldr	r3, [pc, #88]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020d2:	4b15      	ldr	r3, [pc, #84]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020d8:	4b13      	ldr	r3, [pc, #76]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020da:	2200      	movs	r2, #0
 80020dc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80020de:	4812      	ldr	r0, [pc, #72]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020e0:	f00c fdc8 	bl	800ec74 <HAL_UART_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80020ea:	f000 fdc7 	bl	8002c7c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020ee:	2100      	movs	r1, #0
 80020f0:	480d      	ldr	r0, [pc, #52]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 80020f2:	f00d fbf1 	bl	800f8d8 <HAL_UARTEx_SetTxFifoThreshold>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80020fc:	f000 fdbe 	bl	8002c7c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002100:	2100      	movs	r1, #0
 8002102:	4809      	ldr	r0, [pc, #36]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 8002104:	f00d fc26 	bl	800f954 <HAL_UARTEx_SetRxFifoThreshold>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800210e:	f000 fdb5 	bl	8002c7c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002112:	4805      	ldr	r0, [pc, #20]	@ (8002128 <MX_LPUART1_UART_Init+0x8c>)
 8002114:	f00d fba7 	bl	800f866 <HAL_UARTEx_DisableFifoMode>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800211e:	f000 fdad 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	200007f4 	.word	0x200007f4
 800212c:	40008000 	.word	0x40008000

08002130 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8002134:	4b12      	ldr	r3, [pc, #72]	@ (8002180 <MX_OPAMP1_Init+0x50>)
 8002136:	4a13      	ldr	r2, [pc, #76]	@ (8002184 <MX_OPAMP1_Init+0x54>)
 8002138:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800213a:	4b11      	ldr	r3, [pc, #68]	@ (8002180 <MX_OPAMP1_Init+0x50>)
 800213c:	2200      	movs	r2, #0
 800213e:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8002140:	4b0f      	ldr	r3, [pc, #60]	@ (8002180 <MX_OPAMP1_Init+0x50>)
 8002142:	2240      	movs	r2, #64	@ 0x40
 8002144:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO2;
 8002146:	4b0e      	ldr	r3, [pc, #56]	@ (8002180 <MX_OPAMP1_Init+0x50>)
 8002148:	2208      	movs	r2, #8
 800214a:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 800214c:	4b0c      	ldr	r3, [pc, #48]	@ (8002180 <MX_OPAMP1_Init+0x50>)
 800214e:	2201      	movs	r2, #1
 8002150:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002152:	4b0b      	ldr	r3, [pc, #44]	@ (8002180 <MX_OPAMP1_Init+0x50>)
 8002154:	2200      	movs	r2, #0
 8002156:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8002158:	4b09      	ldr	r3, [pc, #36]	@ (8002180 <MX_OPAMP1_Init+0x50>)
 800215a:	2200      	movs	r2, #0
 800215c:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_2_OR_MINUS_1;
 800215e:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <MX_OPAMP1_Init+0x50>)
 8002160:	2200      	movs	r2, #0
 8002162:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002164:	4b06      	ldr	r3, [pc, #24]	@ (8002180 <MX_OPAMP1_Init+0x50>)
 8002166:	2200      	movs	r2, #0
 8002168:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 800216a:	4805      	ldr	r0, [pc, #20]	@ (8002180 <MX_OPAMP1_Init+0x50>)
 800216c:	f007 fbc0 	bl	80098f0 <HAL_OPAMP_Init>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_OPAMP1_Init+0x4a>
  {
    Error_Handler();
 8002176:	f000 fd81 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000888 	.word	0x20000888
 8002184:	40010300 	.word	0x40010300

08002188 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 800218c:	4b0f      	ldr	r3, [pc, #60]	@ (80021cc <MX_OPAMP2_Init+0x44>)
 800218e:	4a10      	ldr	r2, [pc, #64]	@ (80021d0 <MX_OPAMP2_Init+0x48>)
 8002190:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8002192:	4b0e      	ldr	r3, [pc, #56]	@ (80021cc <MX_OPAMP2_Init+0x44>)
 8002194:	2200      	movs	r2, #0
 8002196:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_FOLLOWER_MODE;
 8002198:	4b0c      	ldr	r3, [pc, #48]	@ (80021cc <MX_OPAMP2_Init+0x44>)
 800219a:	2260      	movs	r2, #96	@ 0x60
 800219c:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800219e:	4b0b      	ldr	r3, [pc, #44]	@ (80021cc <MX_OPAMP2_Init+0x44>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = ENABLE;
 80021a4:	4b09      	ldr	r3, [pc, #36]	@ (80021cc <MX_OPAMP2_Init+0x44>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80021aa:	4b08      	ldr	r3, [pc, #32]	@ (80021cc <MX_OPAMP2_Init+0x44>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80021b0:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <MX_OPAMP2_Init+0x44>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80021b6:	4805      	ldr	r0, [pc, #20]	@ (80021cc <MX_OPAMP2_Init+0x44>)
 80021b8:	f007 fb9a 	bl	80098f0 <HAL_OPAMP_Init>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_OPAMP2_Init+0x3e>
  {
    Error_Handler();
 80021c2:	f000 fd5b 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200008c4 	.word	0x200008c4
 80021d0:	40010304 	.word	0x40010304

080021d4 <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 80021d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002218 <MX_OPAMP3_Init+0x44>)
 80021da:	4a10      	ldr	r2, [pc, #64]	@ (800221c <MX_OPAMP3_Init+0x48>)
 80021dc:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80021de:	4b0e      	ldr	r3, [pc, #56]	@ (8002218 <MX_OPAMP3_Init+0x44>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_FOLLOWER_MODE;
 80021e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002218 <MX_OPAMP3_Init+0x44>)
 80021e6:	2260      	movs	r2, #96	@ 0x60
 80021e8:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO1;
 80021ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002218 <MX_OPAMP3_Init+0x44>)
 80021ec:	2204      	movs	r2, #4
 80021ee:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 80021f0:	4b09      	ldr	r3, [pc, #36]	@ (8002218 <MX_OPAMP3_Init+0x44>)
 80021f2:	2201      	movs	r2, #1
 80021f4:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80021f6:	4b08      	ldr	r3, [pc, #32]	@ (8002218 <MX_OPAMP3_Init+0x44>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	619a      	str	r2, [r3, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80021fc:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <MX_OPAMP3_Init+0x44>)
 80021fe:	2200      	movs	r2, #0
 8002200:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8002202:	4805      	ldr	r0, [pc, #20]	@ (8002218 <MX_OPAMP3_Init+0x44>)
 8002204:	f007 fb74 	bl	80098f0 <HAL_OPAMP_Init>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <MX_OPAMP3_Init+0x3e>
  {
    Error_Handler();
 800220e:	f000 fd35 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20000900 	.word	0x20000900
 800221c:	40010308 	.word	0x40010308

08002220 <MX_OPAMP5_Init>:
  * @brief OPAMP5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP5_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP5_Init 0 */

  /* USER CODE BEGIN OPAMP5_Init 1 */

  /* USER CODE END OPAMP5_Init 1 */
  hopamp5.Instance = OPAMP5;
 8002224:	4b0f      	ldr	r3, [pc, #60]	@ (8002264 <MX_OPAMP5_Init+0x44>)
 8002226:	4a10      	ldr	r2, [pc, #64]	@ (8002268 <MX_OPAMP5_Init+0x48>)
 8002228:	601a      	str	r2, [r3, #0]
  hopamp5.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800222a:	4b0e      	ldr	r3, [pc, #56]	@ (8002264 <MX_OPAMP5_Init+0x44>)
 800222c:	2200      	movs	r2, #0
 800222e:	605a      	str	r2, [r3, #4]
  hopamp5.Init.Mode = OPAMP_FOLLOWER_MODE;
 8002230:	4b0c      	ldr	r3, [pc, #48]	@ (8002264 <MX_OPAMP5_Init+0x44>)
 8002232:	2260      	movs	r2, #96	@ 0x60
 8002234:	609a      	str	r2, [r3, #8]
  hopamp5.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO2;
 8002236:	4b0b      	ldr	r3, [pc, #44]	@ (8002264 <MX_OPAMP5_Init+0x44>)
 8002238:	2208      	movs	r2, #8
 800223a:	611a      	str	r2, [r3, #16]
  hopamp5.Init.InternalOutput = ENABLE;
 800223c:	4b09      	ldr	r3, [pc, #36]	@ (8002264 <MX_OPAMP5_Init+0x44>)
 800223e:	2201      	movs	r2, #1
 8002240:	751a      	strb	r2, [r3, #20]
  hopamp5.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002242:	4b08      	ldr	r3, [pc, #32]	@ (8002264 <MX_OPAMP5_Init+0x44>)
 8002244:	2200      	movs	r2, #0
 8002246:	619a      	str	r2, [r3, #24]
  hopamp5.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002248:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <MX_OPAMP5_Init+0x44>)
 800224a:	2200      	movs	r2, #0
 800224c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp5) != HAL_OK)
 800224e:	4805      	ldr	r0, [pc, #20]	@ (8002264 <MX_OPAMP5_Init+0x44>)
 8002250:	f007 fb4e 	bl	80098f0 <HAL_OPAMP_Init>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_OPAMP5_Init+0x3e>
  {
    Error_Handler();
 800225a:	f000 fd0f 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP5_Init 2 */

  /* USER CODE END OPAMP5_Init 2 */

}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	2000093c 	.word	0x2000093c
 8002268:	40010310 	.word	0x40010310

0800226c <MX_OPAMP6_Init>:
  * @brief OPAMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP6_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP6_Init 0 */

  /* USER CODE BEGIN OPAMP6_Init 1 */

  /* USER CODE END OPAMP6_Init 1 */
  hopamp6.Instance = OPAMP6;
 8002270:	4b12      	ldr	r3, [pc, #72]	@ (80022bc <MX_OPAMP6_Init+0x50>)
 8002272:	4a13      	ldr	r2, [pc, #76]	@ (80022c0 <MX_OPAMP6_Init+0x54>)
 8002274:	601a      	str	r2, [r3, #0]
  hopamp6.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8002276:	4b11      	ldr	r3, [pc, #68]	@ (80022bc <MX_OPAMP6_Init+0x50>)
 8002278:	2200      	movs	r2, #0
 800227a:	605a      	str	r2, [r3, #4]
  hopamp6.Init.Mode = OPAMP_PGA_MODE;
 800227c:	4b0f      	ldr	r3, [pc, #60]	@ (80022bc <MX_OPAMP6_Init+0x50>)
 800227e:	2240      	movs	r2, #64	@ 0x40
 8002280:	609a      	str	r2, [r3, #8]
  hopamp6.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO2;
 8002282:	4b0e      	ldr	r3, [pc, #56]	@ (80022bc <MX_OPAMP6_Init+0x50>)
 8002284:	2208      	movs	r2, #8
 8002286:	611a      	str	r2, [r3, #16]
  hopamp6.Init.InternalOutput = ENABLE;
 8002288:	4b0c      	ldr	r3, [pc, #48]	@ (80022bc <MX_OPAMP6_Init+0x50>)
 800228a:	2201      	movs	r2, #1
 800228c:	751a      	strb	r2, [r3, #20]
  hopamp6.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800228e:	4b0b      	ldr	r3, [pc, #44]	@ (80022bc <MX_OPAMP6_Init+0x50>)
 8002290:	2200      	movs	r2, #0
 8002292:	619a      	str	r2, [r3, #24]
  hopamp6.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8002294:	4b09      	ldr	r3, [pc, #36]	@ (80022bc <MX_OPAMP6_Init+0x50>)
 8002296:	2200      	movs	r2, #0
 8002298:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp6.Init.PgaGain = OPAMP_PGA_GAIN_2_OR_MINUS_1;
 800229a:	4b08      	ldr	r3, [pc, #32]	@ (80022bc <MX_OPAMP6_Init+0x50>)
 800229c:	2200      	movs	r2, #0
 800229e:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp6.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80022a0:	4b06      	ldr	r3, [pc, #24]	@ (80022bc <MX_OPAMP6_Init+0x50>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp6) != HAL_OK)
 80022a6:	4805      	ldr	r0, [pc, #20]	@ (80022bc <MX_OPAMP6_Init+0x50>)
 80022a8:	f007 fb22 	bl	80098f0 <HAL_OPAMP_Init>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_OPAMP6_Init+0x4a>
  {
    Error_Handler();
 80022b2:	f000 fce3 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP6_Init 2 */

  /* USER CODE END OPAMP6_Init 2 */

}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000978 	.word	0x20000978
 80022c0:	40010314 	.word	0x40010314

080022c4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80022c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002338 <MX_SPI3_Init+0x74>)
 80022ca:	4a1c      	ldr	r2, [pc, #112]	@ (800233c <MX_SPI3_Init+0x78>)
 80022cc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80022ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002338 <MX_SPI3_Init+0x74>)
 80022d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022d4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 80022d6:	4b18      	ldr	r3, [pc, #96]	@ (8002338 <MX_SPI3_Init+0x74>)
 80022d8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80022dc:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80022de:	4b16      	ldr	r3, [pc, #88]	@ (8002338 <MX_SPI3_Init+0x74>)
 80022e0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80022e4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80022e6:	4b14      	ldr	r3, [pc, #80]	@ (8002338 <MX_SPI3_Init+0x74>)
 80022e8:	2202      	movs	r2, #2
 80022ea:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022ec:	4b12      	ldr	r3, [pc, #72]	@ (8002338 <MX_SPI3_Init+0x74>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80022f2:	4b11      	ldr	r3, [pc, #68]	@ (8002338 <MX_SPI3_Init+0x74>)
 80022f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022f8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80022fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002338 <MX_SPI3_Init+0x74>)
 80022fc:	2210      	movs	r2, #16
 80022fe:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002300:	4b0d      	ldr	r3, [pc, #52]	@ (8002338 <MX_SPI3_Init+0x74>)
 8002302:	2200      	movs	r2, #0
 8002304:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002306:	4b0c      	ldr	r3, [pc, #48]	@ (8002338 <MX_SPI3_Init+0x74>)
 8002308:	2200      	movs	r2, #0
 800230a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800230c:	4b0a      	ldr	r3, [pc, #40]	@ (8002338 <MX_SPI3_Init+0x74>)
 800230e:	2200      	movs	r2, #0
 8002310:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002312:	4b09      	ldr	r3, [pc, #36]	@ (8002338 <MX_SPI3_Init+0x74>)
 8002314:	2207      	movs	r2, #7
 8002316:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002318:	4b07      	ldr	r3, [pc, #28]	@ (8002338 <MX_SPI3_Init+0x74>)
 800231a:	2200      	movs	r2, #0
 800231c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800231e:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <MX_SPI3_Init+0x74>)
 8002320:	2208      	movs	r2, #8
 8002322:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002324:	4804      	ldr	r0, [pc, #16]	@ (8002338 <MX_SPI3_Init+0x74>)
 8002326:	f00a f911 	bl	800c54c <HAL_SPI_Init>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <MX_SPI3_Init+0x70>
  {
    Error_Handler();
 8002330:	f000 fca4 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002334:	bf00      	nop
 8002336:	bd80      	pop	{r7, pc}
 8002338:	200009b4 	.word	0x200009b4
 800233c:	40003c00 	.word	0x40003c00

08002340 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08c      	sub	sp, #48	@ 0x30
 8002344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002346:	f107 030c 	add.w	r3, r7, #12
 800234a:	2224      	movs	r2, #36	@ 0x24
 800234c:	2100      	movs	r1, #0
 800234e:	4618      	mov	r0, r3
 8002350:	f012 fabd 	bl	80148ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002354:	463b      	mov	r3, r7
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
 800235a:	605a      	str	r2, [r3, #4]
 800235c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800235e:	4b23      	ldr	r3, [pc, #140]	@ (80023ec <MX_TIM1_Init+0xac>)
 8002360:	4a23      	ldr	r2, [pc, #140]	@ (80023f0 <MX_TIM1_Init+0xb0>)
 8002362:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002364:	4b21      	ldr	r3, [pc, #132]	@ (80023ec <MX_TIM1_Init+0xac>)
 8002366:	2200      	movs	r2, #0
 8002368:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800236a:	4b20      	ldr	r3, [pc, #128]	@ (80023ec <MX_TIM1_Init+0xac>)
 800236c:	2200      	movs	r2, #0
 800236e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002370:	4b1e      	ldr	r3, [pc, #120]	@ (80023ec <MX_TIM1_Init+0xac>)
 8002372:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002376:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002378:	4b1c      	ldr	r3, [pc, #112]	@ (80023ec <MX_TIM1_Init+0xac>)
 800237a:	2200      	movs	r2, #0
 800237c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800237e:	4b1b      	ldr	r3, [pc, #108]	@ (80023ec <MX_TIM1_Init+0xac>)
 8002380:	2200      	movs	r2, #0
 8002382:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002384:	4b19      	ldr	r3, [pc, #100]	@ (80023ec <MX_TIM1_Init+0xac>)
 8002386:	2200      	movs	r2, #0
 8002388:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800238a:	2301      	movs	r3, #1
 800238c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800238e:	2300      	movs	r3, #0
 8002390:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002392:	2301      	movs	r3, #1
 8002394:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002396:	2300      	movs	r3, #0
 8002398:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800239a:	230f      	movs	r3, #15
 800239c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800239e:	2300      	movs	r3, #0
 80023a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80023a2:	2301      	movs	r3, #1
 80023a4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80023a6:	2300      	movs	r3, #0
 80023a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 80023aa:	230f      	movs	r3, #15
 80023ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80023ae:	f107 030c 	add.w	r3, r7, #12
 80023b2:	4619      	mov	r1, r3
 80023b4:	480d      	ldr	r0, [pc, #52]	@ (80023ec <MX_TIM1_Init+0xac>)
 80023b6:	f00b fa45 	bl	800d844 <HAL_TIM_Encoder_Init>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80023c0:	f000 fc5c 	bl	8002c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023c4:	2300      	movs	r3, #0
 80023c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80023c8:	2300      	movs	r3, #0
 80023ca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023d0:	463b      	mov	r3, r7
 80023d2:	4619      	mov	r1, r3
 80023d4:	4805      	ldr	r0, [pc, #20]	@ (80023ec <MX_TIM1_Init+0xac>)
 80023d6:	f00c fb23 	bl	800ea20 <HAL_TIMEx_MasterConfigSynchronization>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80023e0:	f000 fc4c 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80023e4:	bf00      	nop
 80023e6:	3730      	adds	r7, #48	@ 0x30
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000a78 	.word	0x20000a78
 80023f0:	40012c00 	.word	0x40012c00

080023f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08c      	sub	sp, #48	@ 0x30
 80023f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	2224      	movs	r2, #36	@ 0x24
 8002400:	2100      	movs	r1, #0
 8002402:	4618      	mov	r0, r3
 8002404:	f012 fa63 	bl	80148ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002408:	463b      	mov	r3, r7
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	605a      	str	r2, [r3, #4]
 8002410:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002412:	4b21      	ldr	r3, [pc, #132]	@ (8002498 <MX_TIM3_Init+0xa4>)
 8002414:	4a21      	ldr	r2, [pc, #132]	@ (800249c <MX_TIM3_Init+0xa8>)
 8002416:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002418:	4b1f      	ldr	r3, [pc, #124]	@ (8002498 <MX_TIM3_Init+0xa4>)
 800241a:	2200      	movs	r2, #0
 800241c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800241e:	4b1e      	ldr	r3, [pc, #120]	@ (8002498 <MX_TIM3_Init+0xa4>)
 8002420:	2200      	movs	r2, #0
 8002422:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002424:	4b1c      	ldr	r3, [pc, #112]	@ (8002498 <MX_TIM3_Init+0xa4>)
 8002426:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800242a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800242c:	4b1a      	ldr	r3, [pc, #104]	@ (8002498 <MX_TIM3_Init+0xa4>)
 800242e:	2200      	movs	r2, #0
 8002430:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002432:	4b19      	ldr	r3, [pc, #100]	@ (8002498 <MX_TIM3_Init+0xa4>)
 8002434:	2200      	movs	r2, #0
 8002436:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002438:	2301      	movs	r3, #1
 800243a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800243c:	2300      	movs	r3, #0
 800243e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002440:	2301      	movs	r3, #1
 8002442:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002444:	2300      	movs	r3, #0
 8002446:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8002448:	230f      	movs	r3, #15
 800244a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800244c:	2300      	movs	r3, #0
 800244e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002450:	2301      	movs	r3, #1
 8002452:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002454:	2300      	movs	r3, #0
 8002456:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8002458:	230f      	movs	r3, #15
 800245a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800245c:	f107 030c 	add.w	r3, r7, #12
 8002460:	4619      	mov	r1, r3
 8002462:	480d      	ldr	r0, [pc, #52]	@ (8002498 <MX_TIM3_Init+0xa4>)
 8002464:	f00b f9ee 	bl	800d844 <HAL_TIM_Encoder_Init>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800246e:	f000 fc05 	bl	8002c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002472:	2300      	movs	r3, #0
 8002474:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002476:	2300      	movs	r3, #0
 8002478:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800247a:	463b      	mov	r3, r7
 800247c:	4619      	mov	r1, r3
 800247e:	4806      	ldr	r0, [pc, #24]	@ (8002498 <MX_TIM3_Init+0xa4>)
 8002480:	f00c face 	bl	800ea20 <HAL_TIMEx_MasterConfigSynchronization>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800248a:	f000 fbf7 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800248e:	bf00      	nop
 8002490:	3730      	adds	r7, #48	@ 0x30
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20000ac4 	.word	0x20000ac4
 800249c:	40000400 	.word	0x40000400

080024a0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08c      	sub	sp, #48	@ 0x30
 80024a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024a6:	f107 030c 	add.w	r3, r7, #12
 80024aa:	2224      	movs	r2, #36	@ 0x24
 80024ac:	2100      	movs	r1, #0
 80024ae:	4618      	mov	r0, r3
 80024b0:	f012 fa0d 	bl	80148ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024b4:	463b      	mov	r3, r7
 80024b6:	2200      	movs	r2, #0
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	605a      	str	r2, [r3, #4]
 80024bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024be:	4b21      	ldr	r3, [pc, #132]	@ (8002544 <MX_TIM4_Init+0xa4>)
 80024c0:	4a21      	ldr	r2, [pc, #132]	@ (8002548 <MX_TIM4_Init+0xa8>)
 80024c2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80024c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002544 <MX_TIM4_Init+0xa4>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002544 <MX_TIM4_Init+0xa4>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80024d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002544 <MX_TIM4_Init+0xa4>)
 80024d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024d6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002544 <MX_TIM4_Init+0xa4>)
 80024da:	2200      	movs	r2, #0
 80024dc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024de:	4b19      	ldr	r3, [pc, #100]	@ (8002544 <MX_TIM4_Init+0xa4>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80024e4:	2301      	movs	r3, #1
 80024e6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80024e8:	2300      	movs	r3, #0
 80024ea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80024ec:	2301      	movs	r3, #1
 80024ee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80024f0:	2300      	movs	r3, #0
 80024f2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80024f4:	230f      	movs	r3, #15
 80024f6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80024f8:	2300      	movs	r3, #0
 80024fa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80024fc:	2301      	movs	r3, #1
 80024fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002500:	2300      	movs	r3, #0
 8002502:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8002504:	230f      	movs	r3, #15
 8002506:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002508:	f107 030c 	add.w	r3, r7, #12
 800250c:	4619      	mov	r1, r3
 800250e:	480d      	ldr	r0, [pc, #52]	@ (8002544 <MX_TIM4_Init+0xa4>)
 8002510:	f00b f998 	bl	800d844 <HAL_TIM_Encoder_Init>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800251a:	f000 fbaf 	bl	8002c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800251e:	2300      	movs	r3, #0
 8002520:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002522:	2300      	movs	r3, #0
 8002524:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002526:	463b      	mov	r3, r7
 8002528:	4619      	mov	r1, r3
 800252a:	4806      	ldr	r0, [pc, #24]	@ (8002544 <MX_TIM4_Init+0xa4>)
 800252c:	f00c fa78 	bl	800ea20 <HAL_TIMEx_MasterConfigSynchronization>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002536:	f000 fba1 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800253a:	bf00      	nop
 800253c:	3730      	adds	r7, #48	@ 0x30
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20000b10 	.word	0x20000b10
 8002548:	40000800 	.word	0x40000800

0800254c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002552:	1d3b      	adds	r3, r7, #4
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800255c:	4b14      	ldr	r3, [pc, #80]	@ (80025b0 <MX_TIM6_Init+0x64>)
 800255e:	4a15      	ldr	r2, [pc, #84]	@ (80025b4 <MX_TIM6_Init+0x68>)
 8002560:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002562:	4b13      	ldr	r3, [pc, #76]	@ (80025b0 <MX_TIM6_Init+0x64>)
 8002564:	2200      	movs	r2, #0
 8002566:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002568:	4b11      	ldr	r3, [pc, #68]	@ (80025b0 <MX_TIM6_Init+0x64>)
 800256a:	2200      	movs	r2, #0
 800256c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 149;
 800256e:	4b10      	ldr	r3, [pc, #64]	@ (80025b0 <MX_TIM6_Init+0x64>)
 8002570:	2295      	movs	r2, #149	@ 0x95
 8002572:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002574:	4b0e      	ldr	r3, [pc, #56]	@ (80025b0 <MX_TIM6_Init+0x64>)
 8002576:	2200      	movs	r2, #0
 8002578:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800257a:	480d      	ldr	r0, [pc, #52]	@ (80025b0 <MX_TIM6_Init+0x64>)
 800257c:	f00a fcfa 	bl	800cf74 <HAL_TIM_Base_Init>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002586:	f000 fb79 	bl	8002c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800258a:	2320      	movs	r3, #32
 800258c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002592:	1d3b      	adds	r3, r7, #4
 8002594:	4619      	mov	r1, r3
 8002596:	4806      	ldr	r0, [pc, #24]	@ (80025b0 <MX_TIM6_Init+0x64>)
 8002598:	f00c fa42 	bl	800ea20 <HAL_TIMEx_MasterConfigSynchronization>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80025a2:	f000 fb6b 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80025a6:	bf00      	nop
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000b5c 	.word	0x20000b5c
 80025b4:	40001000 	.word	0x40001000

080025b8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025be:	1d3b      	adds	r3, r7, #4
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80025c8:	4b14      	ldr	r3, [pc, #80]	@ (800261c <MX_TIM7_Init+0x64>)
 80025ca:	4a15      	ldr	r2, [pc, #84]	@ (8002620 <MX_TIM7_Init+0x68>)
 80025cc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 180-1;
 80025ce:	4b13      	ldr	r3, [pc, #76]	@ (800261c <MX_TIM7_Init+0x64>)
 80025d0:	22b3      	movs	r2, #179	@ 0xb3
 80025d2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d4:	4b11      	ldr	r3, [pc, #68]	@ (800261c <MX_TIM7_Init+0x64>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 80025da:	4b10      	ldr	r3, [pc, #64]	@ (800261c <MX_TIM7_Init+0x64>)
 80025dc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025e0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025e2:	4b0e      	ldr	r3, [pc, #56]	@ (800261c <MX_TIM7_Init+0x64>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80025e8:	480c      	ldr	r0, [pc, #48]	@ (800261c <MX_TIM7_Init+0x64>)
 80025ea:	f00a fcc3 	bl	800cf74 <HAL_TIM_Base_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80025f4:	f000 fb42 	bl	8002c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80025f8:	2320      	movs	r3, #32
 80025fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025fc:	2300      	movs	r3, #0
 80025fe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002600:	1d3b      	adds	r3, r7, #4
 8002602:	4619      	mov	r1, r3
 8002604:	4805      	ldr	r0, [pc, #20]	@ (800261c <MX_TIM7_Init+0x64>)
 8002606:	f00c fa0b 	bl	800ea20 <HAL_TIMEx_MasterConfigSynchronization>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002610:	f000 fb34 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002614:	bf00      	nop
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20000ba8 	.word	0x20000ba8
 8002620:	40001400 	.word	0x40001400

08002624 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b09c      	sub	sp, #112	@ 0x70
 8002628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800262a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]
 8002634:	609a      	str	r2, [r3, #8]
 8002636:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002638:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002644:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	611a      	str	r2, [r3, #16]
 8002654:	615a      	str	r2, [r3, #20]
 8002656:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	2234      	movs	r2, #52	@ 0x34
 800265c:	2100      	movs	r1, #0
 800265e:	4618      	mov	r0, r3
 8002660:	f012 f935 	bl	80148ce <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002664:	4b4e      	ldr	r3, [pc, #312]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 8002666:	4a4f      	ldr	r2, [pc, #316]	@ (80027a4 <MX_TIM8_Init+0x180>)
 8002668:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800266a:	4b4d      	ldr	r3, [pc, #308]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 800266c:	2200      	movs	r2, #0
 800266e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002670:	4b4b      	ldr	r3, [pc, #300]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 8002672:	2200      	movs	r2, #0
 8002674:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 179;
 8002676:	4b4a      	ldr	r3, [pc, #296]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 8002678:	22b3      	movs	r2, #179	@ 0xb3
 800267a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800267c:	4b48      	ldr	r3, [pc, #288]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 800267e:	2200      	movs	r2, #0
 8002680:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002682:	4b47      	ldr	r3, [pc, #284]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 8002684:	2200      	movs	r2, #0
 8002686:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002688:	4b45      	ldr	r3, [pc, #276]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 800268a:	2200      	movs	r2, #0
 800268c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800268e:	4844      	ldr	r0, [pc, #272]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 8002690:	f00a fc70 	bl	800cf74 <HAL_TIM_Base_Init>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800269a:	f000 faef 	bl	8002c7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800269e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026a2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80026a4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80026a8:	4619      	mov	r1, r3
 80026aa:	483d      	ldr	r0, [pc, #244]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 80026ac:	f00b fb12 	bl	800dcd4 <HAL_TIM_ConfigClockSource>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80026b6:	f000 fae1 	bl	8002c7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80026ba:	4839      	ldr	r0, [pc, #228]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 80026bc:	f00a fd22 	bl	800d104 <HAL_TIM_PWM_Init>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80026c6:	f000 fad9 	bl	8002c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ca:	2300      	movs	r3, #0
 80026cc:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026ce:	2300      	movs	r3, #0
 80026d0:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026d2:	2300      	movs	r3, #0
 80026d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80026d6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026da:	4619      	mov	r1, r3
 80026dc:	4830      	ldr	r0, [pc, #192]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 80026de:	f00c f99f 	bl	800ea20 <HAL_TIMEx_MasterConfigSynchronization>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 80026e8:	f000 fac8 	bl	8002c7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80026ec:	2370      	movs	r3, #112	@ 0x70
 80026ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 90;
 80026f0:	235a      	movs	r3, #90	@ 0x5a
 80026f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80026f4:	2302      	movs	r3, #2
 80026f6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026f8:	2300      	movs	r3, #0
 80026fa:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026fc:	2300      	movs	r3, #0
 80026fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002700:	2300      	movs	r3, #0
 8002702:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002704:	2300      	movs	r3, #0
 8002706:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002708:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800270c:	2200      	movs	r2, #0
 800270e:	4619      	mov	r1, r3
 8002710:	4823      	ldr	r0, [pc, #140]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 8002712:	f00b f9cb 	bl	800daac <HAL_TIM_PWM_ConfigChannel>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 800271c:	f000 faae 	bl	8002c7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002720:	2360      	movs	r3, #96	@ 0x60
 8002722:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002724:	2300      	movs	r3, #0
 8002726:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8002728:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800272c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800272e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002732:	2208      	movs	r2, #8
 8002734:	4619      	mov	r1, r3
 8002736:	481a      	ldr	r0, [pc, #104]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 8002738:	f00b f9b8 	bl	800daac <HAL_TIM_PWM_ConfigChannel>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <MX_TIM8_Init+0x122>
  {
    Error_Handler();
 8002742:	f000 fa9b 	bl	8002c7c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002746:	2300      	movs	r3, #0
 8002748:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800274a:	2300      	movs	r3, #0
 800274c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002756:	2300      	movs	r3, #0
 8002758:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800275a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800275e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002760:	2300      	movs	r3, #0
 8002762:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002764:	2300      	movs	r3, #0
 8002766:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002768:	2300      	movs	r3, #0
 800276a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800276c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002770:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002772:	2300      	movs	r3, #0
 8002774:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002776:	2300      	movs	r3, #0
 8002778:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800277a:	2300      	movs	r3, #0
 800277c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800277e:	1d3b      	adds	r3, r7, #4
 8002780:	4619      	mov	r1, r3
 8002782:	4807      	ldr	r0, [pc, #28]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 8002784:	f00c f9e2 	bl	800eb4c <HAL_TIMEx_ConfigBreakDeadTime>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <MX_TIM8_Init+0x16e>
  {
    Error_Handler();
 800278e:	f000 fa75 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002792:	4803      	ldr	r0, [pc, #12]	@ (80027a0 <MX_TIM8_Init+0x17c>)
 8002794:	f001 fbd2 	bl	8003f3c <HAL_TIM_MspPostInit>

}
 8002798:	bf00      	nop
 800279a:	3770      	adds	r7, #112	@ 0x70
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	20000bf4 	.word	0x20000bf4
 80027a4:	40013400 	.word	0x40013400

080027a8 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b09c      	sub	sp, #112	@ 0x70
 80027ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027ae:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80027b2:	2200      	movs	r2, #0
 80027b4:	601a      	str	r2, [r3, #0]
 80027b6:	605a      	str	r2, [r3, #4]
 80027b8:	609a      	str	r2, [r3, #8]
 80027ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	605a      	str	r2, [r3, #4]
 80027c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027c8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80027cc:	2200      	movs	r2, #0
 80027ce:	601a      	str	r2, [r3, #0]
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	609a      	str	r2, [r3, #8]
 80027d4:	60da      	str	r2, [r3, #12]
 80027d6:	611a      	str	r2, [r3, #16]
 80027d8:	615a      	str	r2, [r3, #20]
 80027da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80027dc:	1d3b      	adds	r3, r7, #4
 80027de:	2234      	movs	r2, #52	@ 0x34
 80027e0:	2100      	movs	r1, #0
 80027e2:	4618      	mov	r0, r3
 80027e4:	f012 f873 	bl	80148ce <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80027e8:	4b3f      	ldr	r3, [pc, #252]	@ (80028e8 <MX_TIM15_Init+0x140>)
 80027ea:	4a40      	ldr	r2, [pc, #256]	@ (80028ec <MX_TIM15_Init+0x144>)
 80027ec:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 150;
 80027ee:	4b3e      	ldr	r3, [pc, #248]	@ (80028e8 <MX_TIM15_Init+0x140>)
 80027f0:	2296      	movs	r2, #150	@ 0x96
 80027f2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f4:	4b3c      	ldr	r3, [pc, #240]	@ (80028e8 <MX_TIM15_Init+0x140>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 80027fa:	4b3b      	ldr	r3, [pc, #236]	@ (80028e8 <MX_TIM15_Init+0x140>)
 80027fc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002800:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002802:	4b39      	ldr	r3, [pc, #228]	@ (80028e8 <MX_TIM15_Init+0x140>)
 8002804:	2200      	movs	r2, #0
 8002806:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002808:	4b37      	ldr	r3, [pc, #220]	@ (80028e8 <MX_TIM15_Init+0x140>)
 800280a:	2200      	movs	r2, #0
 800280c:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800280e:	4b36      	ldr	r3, [pc, #216]	@ (80028e8 <MX_TIM15_Init+0x140>)
 8002810:	2200      	movs	r2, #0
 8002812:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002814:	4834      	ldr	r0, [pc, #208]	@ (80028e8 <MX_TIM15_Init+0x140>)
 8002816:	f00a fbad 	bl	800cf74 <HAL_TIM_Base_Init>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8002820:	f000 fa2c 	bl	8002c7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002824:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002828:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800282a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800282e:	4619      	mov	r1, r3
 8002830:	482d      	ldr	r0, [pc, #180]	@ (80028e8 <MX_TIM15_Init+0x140>)
 8002832:	f00b fa4f 	bl	800dcd4 <HAL_TIM_ConfigClockSource>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 800283c:	f000 fa1e 	bl	8002c7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002840:	4829      	ldr	r0, [pc, #164]	@ (80028e8 <MX_TIM15_Init+0x140>)
 8002842:	f00a fc5f 	bl	800d104 <HAL_TIM_PWM_Init>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 800284c:	f000 fa16 	bl	8002c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002850:	2300      	movs	r3, #0
 8002852:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002854:	2300      	movs	r3, #0
 8002856:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002858:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800285c:	4619      	mov	r1, r3
 800285e:	4822      	ldr	r0, [pc, #136]	@ (80028e8 <MX_TIM15_Init+0x140>)
 8002860:	f00c f8de 	bl	800ea20 <HAL_TIMEx_MasterConfigSynchronization>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 800286a:	f000 fa07 	bl	8002c7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800286e:	2360      	movs	r3, #96	@ 0x60
 8002870:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 499;
 8002872:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8002876:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002878:	2300      	movs	r3, #0
 800287a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800287c:	2300      	movs	r3, #0
 800287e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002880:	2300      	movs	r3, #0
 8002882:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002884:	2300      	movs	r3, #0
 8002886:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002888:	2300      	movs	r3, #0
 800288a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800288c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002890:	2200      	movs	r2, #0
 8002892:	4619      	mov	r1, r3
 8002894:	4814      	ldr	r0, [pc, #80]	@ (80028e8 <MX_TIM15_Init+0x140>)
 8002896:	f00b f909 	bl	800daac <HAL_TIM_PWM_ConfigChannel>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 80028a0:	f000 f9ec 	bl	8002c7c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028a4:	2300      	movs	r3, #0
 80028a6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028a8:	2300      	movs	r3, #0
 80028aa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80028ac:	2300      	movs	r3, #0
 80028ae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028b0:	2300      	movs	r3, #0
 80028b2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028bc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80028be:	2300      	movs	r3, #0
 80028c0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028c2:	2300      	movs	r3, #0
 80028c4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80028c6:	1d3b      	adds	r3, r7, #4
 80028c8:	4619      	mov	r1, r3
 80028ca:	4807      	ldr	r0, [pc, #28]	@ (80028e8 <MX_TIM15_Init+0x140>)
 80028cc:	f00c f93e 	bl	800eb4c <HAL_TIMEx_ConfigBreakDeadTime>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 80028d6:	f000 f9d1 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80028da:	4803      	ldr	r0, [pc, #12]	@ (80028e8 <MX_TIM15_Init+0x140>)
 80028dc:	f001 fb2e 	bl	8003f3c <HAL_TIM_MspPostInit>

}
 80028e0:	bf00      	nop
 80028e2:	3770      	adds	r7, #112	@ 0x70
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	20000c40 	.word	0x20000c40
 80028ec:	40014000 	.word	0x40014000

080028f0 <MX_TIM20_Init>:
  * @brief TIM20 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM20_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b08c      	sub	sp, #48	@ 0x30
 80028f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80028f6:	f107 030c 	add.w	r3, r7, #12
 80028fa:	2224      	movs	r2, #36	@ 0x24
 80028fc:	2100      	movs	r1, #0
 80028fe:	4618      	mov	r0, r3
 8002900:	f011 ffe5 	bl	80148ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002904:	463b      	mov	r3, r7
 8002906:	2200      	movs	r2, #0
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	605a      	str	r2, [r3, #4]
 800290c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 800290e:	4b23      	ldr	r3, [pc, #140]	@ (800299c <MX_TIM20_Init+0xac>)
 8002910:	4a23      	ldr	r2, [pc, #140]	@ (80029a0 <MX_TIM20_Init+0xb0>)
 8002912:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 8002914:	4b21      	ldr	r3, [pc, #132]	@ (800299c <MX_TIM20_Init+0xac>)
 8002916:	2200      	movs	r2, #0
 8002918:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 800291a:	4b20      	ldr	r3, [pc, #128]	@ (800299c <MX_TIM20_Init+0xac>)
 800291c:	2200      	movs	r2, #0
 800291e:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 8002920:	4b1e      	ldr	r3, [pc, #120]	@ (800299c <MX_TIM20_Init+0xac>)
 8002922:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002926:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002928:	4b1c      	ldr	r3, [pc, #112]	@ (800299c <MX_TIM20_Init+0xac>)
 800292a:	2200      	movs	r2, #0
 800292c:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 800292e:	4b1b      	ldr	r3, [pc, #108]	@ (800299c <MX_TIM20_Init+0xac>)
 8002930:	2200      	movs	r2, #0
 8002932:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002934:	4b19      	ldr	r3, [pc, #100]	@ (800299c <MX_TIM20_Init+0xac>)
 8002936:	2200      	movs	r2, #0
 8002938:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800293a:	2301      	movs	r3, #1
 800293c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800293e:	2300      	movs	r3, #0
 8002940:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002942:	2301      	movs	r3, #1
 8002944:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002946:	2300      	movs	r3, #0
 8002948:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800294a:	230f      	movs	r3, #15
 800294c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800294e:	2300      	movs	r3, #0
 8002950:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002952:	2301      	movs	r3, #1
 8002954:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002956:	2300      	movs	r3, #0
 8002958:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 800295a:	230f      	movs	r3, #15
 800295c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim20, &sConfig) != HAL_OK)
 800295e:	f107 030c 	add.w	r3, r7, #12
 8002962:	4619      	mov	r1, r3
 8002964:	480d      	ldr	r0, [pc, #52]	@ (800299c <MX_TIM20_Init+0xac>)
 8002966:	f00a ff6d 	bl	800d844 <HAL_TIM_Encoder_Init>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <MX_TIM20_Init+0x84>
  {
    Error_Handler();
 8002970:	f000 f984 	bl	8002c7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002974:	2300      	movs	r3, #0
 8002976:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002978:	2300      	movs	r3, #0
 800297a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800297c:	2300      	movs	r3, #0
 800297e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8002980:	463b      	mov	r3, r7
 8002982:	4619      	mov	r1, r3
 8002984:	4805      	ldr	r0, [pc, #20]	@ (800299c <MX_TIM20_Init+0xac>)
 8002986:	f00c f84b 	bl	800ea20 <HAL_TIMEx_MasterConfigSynchronization>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <MX_TIM20_Init+0xa4>
  {
    Error_Handler();
 8002990:	f000 f974 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 8002994:	bf00      	nop
 8002996:	3730      	adds	r7, #48	@ 0x30
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	20000c8c 	.word	0x20000c8c
 80029a0:	40015000 	.word	0x40015000

080029a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80029aa:	4b26      	ldr	r3, [pc, #152]	@ (8002a44 <MX_DMA_Init+0xa0>)
 80029ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ae:	4a25      	ldr	r2, [pc, #148]	@ (8002a44 <MX_DMA_Init+0xa0>)
 80029b0:	f043 0304 	orr.w	r3, r3, #4
 80029b4:	6493      	str	r3, [r2, #72]	@ 0x48
 80029b6:	4b23      	ldr	r3, [pc, #140]	@ (8002a44 <MX_DMA_Init+0xa0>)
 80029b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ba:	f003 0304 	and.w	r3, r3, #4
 80029be:	607b      	str	r3, [r7, #4]
 80029c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029c2:	4b20      	ldr	r3, [pc, #128]	@ (8002a44 <MX_DMA_Init+0xa0>)
 80029c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002a44 <MX_DMA_Init+0xa0>)
 80029c8:	f043 0301 	orr.w	r3, r3, #1
 80029cc:	6493      	str	r3, [r2, #72]	@ 0x48
 80029ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002a44 <MX_DMA_Init+0xa0>)
 80029d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	603b      	str	r3, [r7, #0]
 80029d8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80029da:	2200      	movs	r2, #0
 80029dc:	2100      	movs	r1, #0
 80029de:	200b      	movs	r0, #11
 80029e0:	f004 fb6b 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80029e4:	200b      	movs	r0, #11
 80029e6:	f004 fb82 	bl	80070ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80029ea:	2200      	movs	r2, #0
 80029ec:	2100      	movs	r1, #0
 80029ee:	200c      	movs	r0, #12
 80029f0:	f004 fb63 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80029f4:	200c      	movs	r0, #12
 80029f6:	f004 fb7a 	bl	80070ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80029fa:	2200      	movs	r2, #0
 80029fc:	2100      	movs	r1, #0
 80029fe:	200d      	movs	r0, #13
 8002a00:	f004 fb5b 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002a04:	200d      	movs	r0, #13
 8002a06:	f004 fb72 	bl	80070ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	200e      	movs	r0, #14
 8002a10:	f004 fb53 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002a14:	200e      	movs	r0, #14
 8002a16:	f004 fb6a 	bl	80070ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	200f      	movs	r0, #15
 8002a20:	f004 fb4b 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002a24:	200f      	movs	r0, #15
 8002a26:	f004 fb62 	bl	80070ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	2010      	movs	r0, #16
 8002a30:	f004 fb43 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002a34:	2010      	movs	r0, #16
 8002a36:	f004 fb5a 	bl	80070ee <HAL_NVIC_EnableIRQ>

}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40021000 	.word	0x40021000

08002a48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b08a      	sub	sp, #40	@ 0x28
 8002a4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4e:	f107 0314 	add.w	r3, r7, #20
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	605a      	str	r2, [r3, #4]
 8002a58:	609a      	str	r2, [r3, #8]
 8002a5a:	60da      	str	r2, [r3, #12]
 8002a5c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a5e:	4b83      	ldr	r3, [pc, #524]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a62:	4a82      	ldr	r2, [pc, #520]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002a64:	f043 0304 	orr.w	r3, r3, #4
 8002a68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a6a:	4b80      	ldr	r3, [pc, #512]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a6e:	f003 0304 	and.w	r3, r3, #4
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a76:	4b7d      	ldr	r3, [pc, #500]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a7a:	4a7c      	ldr	r2, [pc, #496]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002a7c:	f043 0320 	orr.w	r3, r3, #32
 8002a80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a82:	4b7a      	ldr	r3, [pc, #488]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a86:	f003 0320 	and.w	r3, r3, #32
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a8e:	4b77      	ldr	r3, [pc, #476]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a92:	4a76      	ldr	r2, [pc, #472]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002a94:	f043 0301 	orr.w	r3, r3, #1
 8002a98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a9a:	4b74      	ldr	r3, [pc, #464]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	60bb      	str	r3, [r7, #8]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aa6:	4b71      	ldr	r3, [pc, #452]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aaa:	4a70      	ldr	r2, [pc, #448]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002aac:	f043 0302 	orr.w	r3, r3, #2
 8002ab0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ab2:	4b6e      	ldr	r3, [pc, #440]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	607b      	str	r3, [r7, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002abe:	4b6b      	ldr	r3, [pc, #428]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac2:	4a6a      	ldr	r2, [pc, #424]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002ac4:	f043 0308 	orr.w	r3, r3, #8
 8002ac8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002aca:	4b68      	ldr	r3, [pc, #416]	@ (8002c6c <MX_GPIO_Init+0x224>)
 8002acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ace:	f003 0308 	and.w	r3, r3, #8
 8002ad2:	603b      	str	r3, [r7, #0]
 8002ad4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AC_DC_CH2_Pin|CD_CH2_A_Pin|CD_CH2_B_Pin|CD_CH1_A_Pin
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f64e 0120 	movw	r1, #59424	@ 0xe820
 8002adc:	4864      	ldr	r0, [pc, #400]	@ (8002c70 <MX_GPIO_Init+0x228>)
 8002ade:	f005 f98b 	bl	8007df8 <HAL_GPIO_WritePin>
                          |ST7789_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CD_CH2_C_Pin|AC_DC_CH1_Pin|CD_CH1_C_Pin, GPIO_PIN_RESET);
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8002ae8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aec:	f005 f984 	bl	8007df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CD_CH1_B_Pin|TLC5952_SCLK_Pin|TLC5952_LAT_Pin|TLC5952_SIN_Pin, GPIO_PIN_RESET);
 8002af0:	2200      	movs	r2, #0
 8002af2:	f248 0138 	movw	r1, #32824	@ 0x8038
 8002af6:	485f      	ldr	r0, [pc, #380]	@ (8002c74 <MX_GPIO_Init+0x22c>)
 8002af8:	f005 f97e 	bl	8007df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FT6336_RST_GPIO_Port, FT6336_RST_Pin, GPIO_PIN_RESET);
 8002afc:	2200      	movs	r2, #0
 8002afe:	2104      	movs	r1, #4
 8002b00:	485d      	ldr	r0, [pc, #372]	@ (8002c78 <MX_GPIO_Init+0x230>)
 8002b02:	f005 f979 	bl	8007df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : AC_DC_CH2_Pin CD_CH2_A_Pin CD_CH2_B_Pin CD_CH1_A_Pin
                           ST7789_DC_Pin */
  GPIO_InitStruct.Pin = AC_DC_CH2_Pin|CD_CH2_A_Pin|CD_CH2_B_Pin|CD_CH1_A_Pin
 8002b06:	f64e 0320 	movw	r3, #59424	@ 0xe820
 8002b0a:	617b      	str	r3, [r7, #20]
                          |ST7789_DC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b14:	2300      	movs	r3, #0
 8002b16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b18:	f107 0314 	add.w	r3, r7, #20
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4854      	ldr	r0, [pc, #336]	@ (8002c70 <MX_GPIO_Init+0x228>)
 8002b20:	f004 ffe8 	bl	8007af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b24:	2301      	movs	r3, #1
 8002b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b30:	2300      	movs	r3, #0
 8002b32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM2;
 8002b34:	230e      	movs	r3, #14
 8002b36:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b38:	f107 0314 	add.w	r3, r7, #20
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b42:	f004 ffd7 	bl	8007af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CD_CH2_C_Pin AC_DC_CH1_Pin CD_CH1_C_Pin */
  GPIO_InitStruct.Pin = CD_CH2_C_Pin|AC_DC_CH1_Pin|CD_CH1_C_Pin;
 8002b46:	f44f 7391 	mov.w	r3, #290	@ 0x122
 8002b4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b54:	2300      	movs	r3, #0
 8002b56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b58:	f107 0314 	add.w	r3, r7, #20
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b62:	f004 ffc7 	bl	8007af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_10;
 8002b66:	f240 430c 	movw	r3, #1036	@ 0x40c
 8002b6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b6c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b72:	2300      	movs	r3, #0
 8002b74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b76:	f107 0314 	add.w	r3, r7, #20
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b80:	f004 ffb8 	bl	8007af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002b84:	2310      	movs	r3, #16
 8002b86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b88:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b92:	f107 0314 	add.w	r3, r7, #20
 8002b96:	4619      	mov	r1, r3
 8002b98:	4835      	ldr	r0, [pc, #212]	@ (8002c70 <MX_GPIO_Init+0x228>)
 8002b9a:	f004 ffab 	bl	8007af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8;
 8002b9e:	f240 1303 	movw	r3, #259	@ 0x103
 8002ba2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ba4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002ba8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bae:	f107 0314 	add.w	r3, r7, #20
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	482f      	ldr	r0, [pc, #188]	@ (8002c74 <MX_GPIO_Init+0x22c>)
 8002bb6:	f004 ff9d 	bl	8007af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CD_CH1_B_Pin TLC5952_SCLK_Pin TLC5952_LAT_Pin TLC5952_SIN_Pin */
  GPIO_InitStruct.Pin = CD_CH1_B_Pin|TLC5952_SCLK_Pin|TLC5952_LAT_Pin|TLC5952_SIN_Pin;
 8002bba:	f248 0338 	movw	r3, #32824	@ 0x8038
 8002bbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bcc:	f107 0314 	add.w	r3, r7, #20
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4828      	ldr	r0, [pc, #160]	@ (8002c74 <MX_GPIO_Init+0x22c>)
 8002bd4:	f004 ff8e 	bl	8007af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : FT6336_RST_Pin */
  GPIO_InitStruct.Pin = FT6336_RST_Pin;
 8002bd8:	2304      	movs	r3, #4
 8002bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be0:	2300      	movs	r3, #0
 8002be2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be4:	2300      	movs	r3, #0
 8002be6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FT6336_RST_GPIO_Port, &GPIO_InitStruct);
 8002be8:	f107 0314 	add.w	r3, r7, #20
 8002bec:	4619      	mov	r1, r3
 8002bee:	4822      	ldr	r0, [pc, #136]	@ (8002c78 <MX_GPIO_Init+0x230>)
 8002bf0:	f004 ff80 	bl	8007af4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	2006      	movs	r0, #6
 8002bfa:	f004 fa5e 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002bfe:	2006      	movs	r0, #6
 8002c00:	f004 fa75 	bl	80070ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002c04:	2200      	movs	r2, #0
 8002c06:	2100      	movs	r1, #0
 8002c08:	2007      	movs	r0, #7
 8002c0a:	f004 fa56 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002c0e:	2007      	movs	r0, #7
 8002c10:	f004 fa6d 	bl	80070ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002c14:	2200      	movs	r2, #0
 8002c16:	2100      	movs	r1, #0
 8002c18:	2008      	movs	r0, #8
 8002c1a:	f004 fa4e 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002c1e:	2008      	movs	r0, #8
 8002c20:	f004 fa65 	bl	80070ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002c24:	2200      	movs	r2, #0
 8002c26:	2100      	movs	r1, #0
 8002c28:	2009      	movs	r0, #9
 8002c2a:	f004 fa46 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002c2e:	2009      	movs	r0, #9
 8002c30:	f004 fa5d 	bl	80070ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002c34:	2200      	movs	r2, #0
 8002c36:	2100      	movs	r1, #0
 8002c38:	200a      	movs	r0, #10
 8002c3a:	f004 fa3e 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002c3e:	200a      	movs	r0, #10
 8002c40:	f004 fa55 	bl	80070ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002c44:	2200      	movs	r2, #0
 8002c46:	2100      	movs	r1, #0
 8002c48:	2017      	movs	r0, #23
 8002c4a:	f004 fa36 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002c4e:	2017      	movs	r0, #23
 8002c50:	f004 fa4d 	bl	80070ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002c54:	2200      	movs	r2, #0
 8002c56:	2100      	movs	r1, #0
 8002c58:	2028      	movs	r0, #40	@ 0x28
 8002c5a:	f004 fa2e 	bl	80070ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002c5e:	2028      	movs	r0, #40	@ 0x28
 8002c60:	f004 fa45 	bl	80070ee <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c64:	bf00      	nop
 8002c66:	3728      	adds	r7, #40	@ 0x28
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	48000800 	.word	0x48000800
 8002c74:	48000400 	.word	0x48000400
 8002c78:	48000c00 	.word	0x48000c00

08002c7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c80:	b672      	cpsid	i
}
 8002c82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c84:	bf00      	nop
 8002c86:	e7fd      	b.n	8002c84 <Error_Handler+0x8>

08002c88 <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	4603      	mov	r3, r0
 8002c90:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 8002c92:	bf00      	nop
	ST7789_DC_Clr();
 8002c94:	2200      	movs	r2, #0
 8002c96:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002c9a:	4807      	ldr	r0, [pc, #28]	@ (8002cb8 <ST7789_WriteCommand+0x30>)
 8002c9c:	f005 f8ac 	bl	8007df8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8002ca0:	1df9      	adds	r1, r7, #7
 8002ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	4804      	ldr	r0, [pc, #16]	@ (8002cbc <ST7789_WriteCommand+0x34>)
 8002caa:	f009 fcfa 	bl	800c6a2 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8002cae:	bf00      	nop
}
 8002cb0:	bf00      	nop
 8002cb2:	3708      	adds	r7, #8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	48000800 	.word	0x48000800
 8002cbc:	200009b4 	.word	0x200009b4

08002cc0 <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 8002cca:	bf00      	nop
	ST7789_DC_Set();
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002cd2:	481b      	ldr	r0, [pc, #108]	@ (8002d40 <ST7789_WriteData+0x80>)
 8002cd4:	f005 f890 	bl	8007df8 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 8002cd8:	e02a      	b.n	8002d30 <ST7789_WriteData+0x70>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	bf28      	it	cs
 8002ce4:	4613      	movcs	r3, r2
 8002ce6:	81fb      	strh	r3, [r7, #14]
		#ifdef USE_DMA
			if (DMA_MIN_SIZE <= buff_size)
 8002ce8:	4b16      	ldr	r3, [pc, #88]	@ (8002d44 <ST7789_WriteData+0x84>)
 8002cea:	881b      	ldrh	r3, [r3, #0]
 8002cec:	461a      	mov	r2, r3
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d30e      	bcc.n	8002d12 <ST7789_WriteData+0x52>
			{
				HAL_SPI_Transmit_DMA(&ST7789_SPI_PORT, buff, chunk_size);
 8002cf4:	89fb      	ldrh	r3, [r7, #14]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	6879      	ldr	r1, [r7, #4]
 8002cfa:	4813      	ldr	r0, [pc, #76]	@ (8002d48 <ST7789_WriteData+0x88>)
 8002cfc:	f009 fe48 	bl	800c990 <HAL_SPI_Transmit_DMA>
				while (ST7789_SPI_PORT.hdmatx->State != HAL_DMA_STATE_READY)
 8002d00:	bf00      	nop
 8002d02:	4b11      	ldr	r3, [pc, #68]	@ (8002d48 <ST7789_WriteData+0x88>)
 8002d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d06:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d1f8      	bne.n	8002d02 <ST7789_WriteData+0x42>
 8002d10:	e006      	b.n	8002d20 <ST7789_WriteData+0x60>
				{}
			}
			else
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8002d12:	89fa      	ldrh	r2, [r7, #14]
 8002d14:	f04f 33ff 	mov.w	r3, #4294967295
 8002d18:	6879      	ldr	r1, [r7, #4]
 8002d1a:	480b      	ldr	r0, [pc, #44]	@ (8002d48 <ST7789_WriteData+0x88>)
 8002d1c:	f009 fcc1 	bl	800c6a2 <HAL_SPI_Transmit>
		#else
			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
		#endif
		buff += chunk_size;
 8002d20:	89fb      	ldrh	r3, [r7, #14]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	4413      	add	r3, r2
 8002d26:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8002d28:	89fb      	ldrh	r3, [r7, #14]
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1d1      	bne.n	8002cda <ST7789_WriteData+0x1a>
	}

	ST7789_UnSelect();
 8002d36:	bf00      	nop
}
 8002d38:	bf00      	nop
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	48000800 	.word	0x48000800
 8002d44:	2000003e 	.word	0x2000003e
 8002d48:	200009b4 	.word	0x200009b4

08002d4c <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 8002d56:	bf00      	nop
	ST7789_DC_Set();
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002d5e:	4807      	ldr	r0, [pc, #28]	@ (8002d7c <ST7789_WriteSmallData+0x30>)
 8002d60:	f005 f84a 	bl	8007df8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8002d64:	1df9      	adds	r1, r7, #7
 8002d66:	f04f 33ff 	mov.w	r3, #4294967295
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	4804      	ldr	r0, [pc, #16]	@ (8002d80 <ST7789_WriteSmallData+0x34>)
 8002d6e:	f009 fc98 	bl	800c6a2 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8002d72:	bf00      	nop
}
 8002d74:	bf00      	nop
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	48000800 	.word	0x48000800
 8002d80:	200009b4 	.word	0x200009b4

08002d84 <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 8002d8e:	2036      	movs	r0, #54	@ 0x36
 8002d90:	f7ff ff7a 	bl	8002c88 <ST7789_WriteCommand>
	switch (m) {
 8002d94:	79fb      	ldrb	r3, [r7, #7]
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d81a      	bhi.n	8002dd0 <ST7789_SetRotation+0x4c>
 8002d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8002da0 <ST7789_SetRotation+0x1c>)
 8002d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da0:	08002db1 	.word	0x08002db1
 8002da4:	08002db9 	.word	0x08002db9
 8002da8:	08002dc1 	.word	0x08002dc1
 8002dac:	08002dc9 	.word	0x08002dc9
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8002db0:	20c0      	movs	r0, #192	@ 0xc0
 8002db2:	f7ff ffcb 	bl	8002d4c <ST7789_WriteSmallData>
		break;
 8002db6:	e00c      	b.n	8002dd2 <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8002db8:	20a0      	movs	r0, #160	@ 0xa0
 8002dba:	f7ff ffc7 	bl	8002d4c <ST7789_WriteSmallData>
		break;
 8002dbe:	e008      	b.n	8002dd2 <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	f7ff ffc3 	bl	8002d4c <ST7789_WriteSmallData>
		break;
 8002dc6:	e004      	b.n	8002dd2 <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8002dc8:	2060      	movs	r0, #96	@ 0x60
 8002dca:	f7ff ffbf 	bl	8002d4c <ST7789_WriteSmallData>
		break;
 8002dce:	e000      	b.n	8002dd2 <ST7789_SetRotation+0x4e>
	default:
		break;
 8002dd0:	bf00      	nop
	}
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop

08002ddc <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8002ddc:	b590      	push	{r4, r7, lr}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4604      	mov	r4, r0
 8002de4:	4608      	mov	r0, r1
 8002de6:	4611      	mov	r1, r2
 8002de8:	461a      	mov	r2, r3
 8002dea:	4623      	mov	r3, r4
 8002dec:	80fb      	strh	r3, [r7, #6]
 8002dee:	4603      	mov	r3, r0
 8002df0:	80bb      	strh	r3, [r7, #4]
 8002df2:	460b      	mov	r3, r1
 8002df4:	807b      	strh	r3, [r7, #2]
 8002df6:	4613      	mov	r3, r2
 8002df8:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 8002dfa:	bf00      	nop
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 8002dfc:	88fb      	ldrh	r3, [r7, #6]
 8002dfe:	82fb      	strh	r3, [r7, #22]
 8002e00:	887b      	ldrh	r3, [r7, #2]
 8002e02:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8002e04:	88bb      	ldrh	r3, [r7, #4]
 8002e06:	827b      	strh	r3, [r7, #18]
 8002e08:	883b      	ldrh	r3, [r7, #0]
 8002e0a:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 8002e0c:	202a      	movs	r0, #42	@ 0x2a
 8002e0e:	f7ff ff3b 	bl	8002c88 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8002e12:	8afb      	ldrh	r3, [r7, #22]
 8002e14:	0a1b      	lsrs	r3, r3, #8
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	733b      	strb	r3, [r7, #12]
 8002e1c:	8afb      	ldrh	r3, [r7, #22]
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	737b      	strb	r3, [r7, #13]
 8002e22:	8abb      	ldrh	r3, [r7, #20]
 8002e24:	0a1b      	lsrs	r3, r3, #8
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	73bb      	strb	r3, [r7, #14]
 8002e2c:	8abb      	ldrh	r3, [r7, #20]
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 8002e32:	f107 030c 	add.w	r3, r7, #12
 8002e36:	2104      	movs	r1, #4
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff ff41 	bl	8002cc0 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 8002e3e:	202b      	movs	r0, #43	@ 0x2b
 8002e40:	f7ff ff22 	bl	8002c88 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 8002e44:	8a7b      	ldrh	r3, [r7, #18]
 8002e46:	0a1b      	lsrs	r3, r3, #8
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	723b      	strb	r3, [r7, #8]
 8002e4e:	8a7b      	ldrh	r3, [r7, #18]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	727b      	strb	r3, [r7, #9]
 8002e54:	8a3b      	ldrh	r3, [r7, #16]
 8002e56:	0a1b      	lsrs	r3, r3, #8
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	72bb      	strb	r3, [r7, #10]
 8002e5e:	8a3b      	ldrh	r3, [r7, #16]
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 8002e64:	f107 0308 	add.w	r3, r7, #8
 8002e68:	2104      	movs	r1, #4
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff ff28 	bl	8002cc0 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 8002e70:	202c      	movs	r0, #44	@ 0x2c
 8002e72:	f7ff ff09 	bl	8002c88 <ST7789_WriteCommand>
	ST7789_UnSelect();
 8002e76:	bf00      	nop
}
 8002e78:	bf00      	nop
 8002e7a:	371c      	adds	r7, #28
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd90      	pop	{r4, r7, pc}

08002e80 <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 8002e80:	b590      	push	{r4, r7, lr}
 8002e82:	b08b      	sub	sp, #44	@ 0x2c
 8002e84:	af00      	add	r7, sp, #0
	#ifdef USE_DMA
		memset(disp_buf, 0, sizeof(disp_buf));
 8002e86:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	484a      	ldr	r0, [pc, #296]	@ (8002fb8 <ST7789_Init+0x138>)
 8002e8e:	f011 fd1e 	bl	80148ce <memset>
	#endif
	HAL_Delay(10);
 8002e92:	200a      	movs	r0, #10
 8002e94:	f001 fc00 	bl	8004698 <HAL_Delay>
    ST7789_RST_Clr();
 8002e98:	2200      	movs	r2, #0
 8002e9a:	2104      	movs	r1, #4
 8002e9c:	4847      	ldr	r0, [pc, #284]	@ (8002fbc <ST7789_Init+0x13c>)
 8002e9e:	f004 ffab 	bl	8007df8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002ea2:	200a      	movs	r0, #10
 8002ea4:	f001 fbf8 	bl	8004698 <HAL_Delay>
    ST7789_RST_Set();
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	2104      	movs	r1, #4
 8002eac:	4843      	ldr	r0, [pc, #268]	@ (8002fbc <ST7789_Init+0x13c>)
 8002eae:	f004 ffa3 	bl	8007df8 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8002eb2:	2014      	movs	r0, #20
 8002eb4:	f001 fbf0 	bl	8004698 <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8002eb8:	203a      	movs	r0, #58	@ 0x3a
 8002eba:	f7ff fee5 	bl	8002c88 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 8002ebe:	2055      	movs	r0, #85	@ 0x55
 8002ec0:	f7ff ff44 	bl	8002d4c <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8002ec4:	20b2      	movs	r0, #178	@ 0xb2
 8002ec6:	f7ff fedf 	bl	8002c88 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8002eca:	4a3d      	ldr	r2, [pc, #244]	@ (8002fc0 <ST7789_Init+0x140>)
 8002ecc:	f107 0320 	add.w	r3, r7, #32
 8002ed0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ed4:	6018      	str	r0, [r3, #0]
 8002ed6:	3304      	adds	r3, #4
 8002ed8:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 8002eda:	f107 0320 	add.w	r3, r7, #32
 8002ede:	2105      	movs	r1, #5
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff feed 	bl	8002cc0 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 8002ee6:	2003      	movs	r0, #3
 8002ee8:	f7ff ff4c 	bl	8002d84 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 8002eec:	20b7      	movs	r0, #183	@ 0xb7
 8002eee:	f7ff fecb 	bl	8002c88 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 8002ef2:	2035      	movs	r0, #53	@ 0x35
 8002ef4:	f7ff ff2a 	bl	8002d4c <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8002ef8:	20bb      	movs	r0, #187	@ 0xbb
 8002efa:	f7ff fec5 	bl	8002c88 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8002efe:	2019      	movs	r0, #25
 8002f00:	f7ff ff24 	bl	8002d4c <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 8002f04:	20c0      	movs	r0, #192	@ 0xc0
 8002f06:	f7ff febf 	bl	8002c88 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 8002f0a:	202c      	movs	r0, #44	@ 0x2c
 8002f0c:	f7ff ff1e 	bl	8002d4c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 8002f10:	20c2      	movs	r0, #194	@ 0xc2
 8002f12:	f7ff feb9 	bl	8002c88 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 8002f16:	2001      	movs	r0, #1
 8002f18:	f7ff ff18 	bl	8002d4c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 8002f1c:	20c3      	movs	r0, #195	@ 0xc3
 8002f1e:	f7ff feb3 	bl	8002c88 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 8002f22:	2012      	movs	r0, #18
 8002f24:	f7ff ff12 	bl	8002d4c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 8002f28:	20c4      	movs	r0, #196	@ 0xc4
 8002f2a:	f7ff fead 	bl	8002c88 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 8002f2e:	2020      	movs	r0, #32
 8002f30:	f7ff ff0c 	bl	8002d4c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 8002f34:	20c6      	movs	r0, #198	@ 0xc6
 8002f36:	f7ff fea7 	bl	8002c88 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 8002f3a:	200f      	movs	r0, #15
 8002f3c:	f7ff ff06 	bl	8002d4c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 8002f40:	20d0      	movs	r0, #208	@ 0xd0
 8002f42:	f7ff fea1 	bl	8002c88 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 8002f46:	20a4      	movs	r0, #164	@ 0xa4
 8002f48:	f7ff ff00 	bl	8002d4c <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 8002f4c:	20a1      	movs	r0, #161	@ 0xa1
 8002f4e:	f7ff fefd 	bl	8002d4c <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 8002f52:	20e0      	movs	r0, #224	@ 0xe0
 8002f54:	f7ff fe98 	bl	8002c88 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8002f58:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc4 <ST7789_Init+0x144>)
 8002f5a:	f107 0410 	add.w	r4, r7, #16
 8002f5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f60:	c407      	stmia	r4!, {r0, r1, r2}
 8002f62:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8002f64:	f107 0310 	add.w	r3, r7, #16
 8002f68:	210e      	movs	r1, #14
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff fea8 	bl	8002cc0 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8002f70:	20e1      	movs	r0, #225	@ 0xe1
 8002f72:	f7ff fe89 	bl	8002c88 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 8002f76:	4b14      	ldr	r3, [pc, #80]	@ (8002fc8 <ST7789_Init+0x148>)
 8002f78:	463c      	mov	r4, r7
 8002f7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f7c:	c407      	stmia	r4!, {r0, r1, r2}
 8002f7e:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8002f80:	463b      	mov	r3, r7
 8002f82:	210e      	movs	r1, #14
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff fe9b 	bl	8002cc0 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 8002f8a:	2021      	movs	r0, #33	@ 0x21
 8002f8c:	f7ff fe7c 	bl	8002c88 <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 8002f90:	2011      	movs	r0, #17
 8002f92:	f7ff fe79 	bl	8002c88 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 8002f96:	2013      	movs	r0, #19
 8002f98:	f7ff fe76 	bl	8002c88 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on	
 8002f9c:	2029      	movs	r0, #41	@ 0x29
 8002f9e:	f7ff fe73 	bl	8002c88 <ST7789_WriteCommand>

	HAL_Delay(50);
 8002fa2:	2032      	movs	r0, #50	@ 0x32
 8002fa4:	f001 fb78 	bl	8004698 <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 8002fa8:	2000      	movs	r0, #0
 8002faa:	f000 f80f 	bl	8002fcc <ST7789_Fill_Color>
}
 8002fae:	bf00      	nop
 8002fb0:	372c      	adds	r7, #44	@ 0x2c
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd90      	pop	{r4, r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	20002dc0 	.word	0x20002dc0
 8002fbc:	48000c00 	.word	0x48000c00
 8002fc0:	08018120 	.word	0x08018120
 8002fc4:	08018128 	.word	0x08018128
 8002fc8:	08018138 	.word	0x08018138

08002fcc <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8002fd6:	23ef      	movs	r3, #239	@ 0xef
 8002fd8:	f240 123f 	movw	r2, #319	@ 0x13f
 8002fdc:	2100      	movs	r1, #0
 8002fde:	2000      	movs	r0, #0
 8002fe0:	f7ff fefc 	bl	8002ddc <ST7789_SetAddressWindow>
	ST7789_Select();
 8002fe4:	bf00      	nop

	#ifdef USE_DMA
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	81fb      	strh	r3, [r7, #14]
 8002fea:	e00e      	b.n	800300a <ST7789_Fill_Color+0x3e>
		{
			memset(disp_buf, color, sizeof(disp_buf));
 8002fec:	88fb      	ldrh	r3, [r7, #6]
 8002fee:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4809      	ldr	r0, [pc, #36]	@ (800301c <ST7789_Fill_Color+0x50>)
 8002ff6:	f011 fc6a 	bl	80148ce <memset>
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
 8002ffa:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 8002ffe:	4807      	ldr	r0, [pc, #28]	@ (800301c <ST7789_Fill_Color+0x50>)
 8003000:	f7ff fe5e 	bl	8002cc0 <ST7789_WriteData>
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8003004:	89fb      	ldrh	r3, [r7, #14]
 8003006:	3301      	adds	r3, #1
 8003008:	81fb      	strh	r3, [r7, #14]
 800300a:	89fb      	ldrh	r3, [r7, #14]
 800300c:	2b2f      	cmp	r3, #47	@ 0x2f
 800300e:	d9ed      	bls.n	8002fec <ST7789_Fill_Color+0x20>
				for (j = 0; j < ST7789_HEIGHT; j++) {
					uint8_t data[] = {color >> 8, color & 0xFF};
					ST7789_WriteData(data, sizeof(data));
				}
	#endif
	ST7789_UnSelect();
 8003010:	bf00      	nop
}
 8003012:	bf00      	nop
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20002dc0 	.word	0x20002dc0

08003020 <ST7789_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void ST7789_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	4603      	mov	r3, r0
 8003028:	80fb      	strh	r3, [r7, #6]
 800302a:	460b      	mov	r3, r1
 800302c:	80bb      	strh	r3, [r7, #4]
 800302e:	4613      	mov	r3, r2
 8003030:	807b      	strh	r3, [r7, #2]
	if ((x < 0) || (x >= ST7789_WIDTH) ||
 8003032:	88fb      	ldrh	r3, [r7, #6]
 8003034:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003038:	d219      	bcs.n	800306e <ST7789_DrawPixel+0x4e>
		 (y < 0) || (y >= ST7789_HEIGHT))	return;
 800303a:	88bb      	ldrh	r3, [r7, #4]
 800303c:	2bef      	cmp	r3, #239	@ 0xef
 800303e:	d816      	bhi.n	800306e <ST7789_DrawPixel+0x4e>
	
	ST7789_SetAddressWindow(x, y, x, y);
 8003040:	88bb      	ldrh	r3, [r7, #4]
 8003042:	88fa      	ldrh	r2, [r7, #6]
 8003044:	88b9      	ldrh	r1, [r7, #4]
 8003046:	88f8      	ldrh	r0, [r7, #6]
 8003048:	f7ff fec8 	bl	8002ddc <ST7789_SetAddressWindow>
	uint8_t data[] = {color >> 8, color & 0xFF};
 800304c:	887b      	ldrh	r3, [r7, #2]
 800304e:	0a1b      	lsrs	r3, r3, #8
 8003050:	b29b      	uxth	r3, r3
 8003052:	b2db      	uxtb	r3, r3
 8003054:	733b      	strb	r3, [r7, #12]
 8003056:	887b      	ldrh	r3, [r7, #2]
 8003058:	b2db      	uxtb	r3, r3
 800305a:	737b      	strb	r3, [r7, #13]
	ST7789_Select();
 800305c:	bf00      	nop
	ST7789_WriteData(data, sizeof(data));
 800305e:	f107 030c 	add.w	r3, r7, #12
 8003062:	2102      	movs	r1, #2
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff fe2b 	bl	8002cc0 <ST7789_WriteData>
	ST7789_UnSelect();
 800306a:	bf00      	nop
 800306c:	e000      	b.n	8003070 <ST7789_DrawPixel+0x50>
		 (y < 0) || (y >= ST7789_HEIGHT))	return;
 800306e:	bf00      	nop
}
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <ST7789_DrawImage>:
 * @param w&h -> width & height of the Image to Draw
 * @param data -> pointer of the Image array
 * @return none
 */
void ST7789_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t *data)
{
 8003076:	b590      	push	{r4, r7, lr}
 8003078:	b083      	sub	sp, #12
 800307a:	af00      	add	r7, sp, #0
 800307c:	4604      	mov	r4, r0
 800307e:	4608      	mov	r0, r1
 8003080:	4611      	mov	r1, r2
 8003082:	461a      	mov	r2, r3
 8003084:	4623      	mov	r3, r4
 8003086:	80fb      	strh	r3, [r7, #6]
 8003088:	4603      	mov	r3, r0
 800308a:	80bb      	strh	r3, [r7, #4]
 800308c:	460b      	mov	r3, r1
 800308e:	807b      	strh	r3, [r7, #2]
 8003090:	4613      	mov	r3, r2
 8003092:	803b      	strh	r3, [r7, #0]
	if ((x >= ST7789_WIDTH) || (y >= ST7789_HEIGHT))
 8003094:	88fb      	ldrh	r3, [r7, #6]
 8003096:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800309a:	d22a      	bcs.n	80030f2 <ST7789_DrawImage+0x7c>
 800309c:	88bb      	ldrh	r3, [r7, #4]
 800309e:	2bef      	cmp	r3, #239	@ 0xef
 80030a0:	d827      	bhi.n	80030f2 <ST7789_DrawImage+0x7c>
		return;
	if ((x + w - 1) >= ST7789_WIDTH)
 80030a2:	88fa      	ldrh	r2, [r7, #6]
 80030a4:	887b      	ldrh	r3, [r7, #2]
 80030a6:	4413      	add	r3, r2
 80030a8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80030ac:	dc23      	bgt.n	80030f6 <ST7789_DrawImage+0x80>
		return;
	if ((y + h - 1) >= ST7789_HEIGHT)
 80030ae:	88ba      	ldrh	r2, [r7, #4]
 80030b0:	883b      	ldrh	r3, [r7, #0]
 80030b2:	4413      	add	r3, r2
 80030b4:	2bf0      	cmp	r3, #240	@ 0xf0
 80030b6:	dc20      	bgt.n	80030fa <ST7789_DrawImage+0x84>
		return;

	ST7789_Select();
 80030b8:	bf00      	nop
	ST7789_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 80030ba:	88fa      	ldrh	r2, [r7, #6]
 80030bc:	887b      	ldrh	r3, [r7, #2]
 80030be:	4413      	add	r3, r2
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	3b01      	subs	r3, #1
 80030c4:	b29c      	uxth	r4, r3
 80030c6:	88ba      	ldrh	r2, [r7, #4]
 80030c8:	883b      	ldrh	r3, [r7, #0]
 80030ca:	4413      	add	r3, r2
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	3b01      	subs	r3, #1
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	88b9      	ldrh	r1, [r7, #4]
 80030d4:	88f8      	ldrh	r0, [r7, #6]
 80030d6:	4622      	mov	r2, r4
 80030d8:	f7ff fe80 	bl	8002ddc <ST7789_SetAddressWindow>
	ST7789_WriteData((uint8_t *)data, sizeof(uint16_t) * w * h);
 80030dc:	887b      	ldrh	r3, [r7, #2]
 80030de:	883a      	ldrh	r2, [r7, #0]
 80030e0:	fb02 f303 	mul.w	r3, r2, r3
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	4619      	mov	r1, r3
 80030e8:	69b8      	ldr	r0, [r7, #24]
 80030ea:	f7ff fde9 	bl	8002cc0 <ST7789_WriteData>
	ST7789_UnSelect();
 80030ee:	bf00      	nop
 80030f0:	e004      	b.n	80030fc <ST7789_DrawImage+0x86>
		return;
 80030f2:	bf00      	nop
 80030f4:	e002      	b.n	80030fc <ST7789_DrawImage+0x86>
		return;
 80030f6:	bf00      	nop
 80030f8:	e000      	b.n	80030fc <ST7789_DrawImage+0x86>
		return;
 80030fa:	bf00      	nop
}
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd90      	pop	{r4, r7, pc}

08003102 <ST7789_WriteChar>:
 * @param color -> color of the char
 * @param bgcolor -> background color of the char
 * @return  none
 */
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8003102:	b082      	sub	sp, #8
 8003104:	b580      	push	{r7, lr}
 8003106:	b088      	sub	sp, #32
 8003108:	af00      	add	r7, sp, #0
 800310a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800310c:	4603      	mov	r3, r0
 800310e:	80fb      	strh	r3, [r7, #6]
 8003110:	460b      	mov	r3, r1
 8003112:	80bb      	strh	r3, [r7, #4]
 8003114:	4613      	mov	r3, r2
 8003116:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;
	ST7789_Select();
 8003118:	bf00      	nop
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 800311a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800311e:	461a      	mov	r2, r3
 8003120:	88fb      	ldrh	r3, [r7, #6]
 8003122:	4413      	add	r3, r2
 8003124:	b29b      	uxth	r3, r3
 8003126:	3b01      	subs	r3, #1
 8003128:	b29a      	uxth	r2, r3
 800312a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800312e:	4619      	mov	r1, r3
 8003130:	88bb      	ldrh	r3, [r7, #4]
 8003132:	440b      	add	r3, r1
 8003134:	b29b      	uxth	r3, r3
 8003136:	3b01      	subs	r3, #1
 8003138:	b29b      	uxth	r3, r3
 800313a:	88b9      	ldrh	r1, [r7, #4]
 800313c:	88f8      	ldrh	r0, [r7, #6]
 800313e:	f7ff fe4d 	bl	8002ddc <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
 8003146:	e041      	b.n	80031cc <ST7789_WriteChar+0xca>
		b = font.data[(ch - 32) * font.height + i];
 8003148:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800314a:	78fb      	ldrb	r3, [r7, #3]
 800314c:	3b20      	subs	r3, #32
 800314e:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 8003152:	fb01 f303 	mul.w	r3, r1, r3
 8003156:	4619      	mov	r1, r3
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	440b      	add	r3, r1
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	4413      	add	r3, r2
 8003160:	881b      	ldrh	r3, [r3, #0]
 8003162:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 8003164:	2300      	movs	r3, #0
 8003166:	61bb      	str	r3, [r7, #24]
 8003168:	e027      	b.n	80031ba <ST7789_WriteChar+0xb8>
			if ((b << j) & 0x8000) {
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00e      	beq.n	8003198 <ST7789_WriteChar+0x96>
				uint8_t data[] = {color >> 8, color & 0xFF};
 800317a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800317c:	0a1b      	lsrs	r3, r3, #8
 800317e:	b29b      	uxth	r3, r3
 8003180:	b2db      	uxtb	r3, r3
 8003182:	743b      	strb	r3, [r7, #16]
 8003184:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003186:	b2db      	uxtb	r3, r3
 8003188:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 800318a:	f107 0310 	add.w	r3, r7, #16
 800318e:	2102      	movs	r1, #2
 8003190:	4618      	mov	r0, r3
 8003192:	f7ff fd95 	bl	8002cc0 <ST7789_WriteData>
 8003196:	e00d      	b.n	80031b4 <ST7789_WriteChar+0xb2>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 8003198:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800319a:	0a1b      	lsrs	r3, r3, #8
 800319c:	b29b      	uxth	r3, r3
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	733b      	strb	r3, [r7, #12]
 80031a2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 80031a8:	f107 030c 	add.w	r3, r7, #12
 80031ac:	2102      	movs	r1, #2
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff fd86 	bl	8002cc0 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	3301      	adds	r3, #1
 80031b8:	61bb      	str	r3, [r7, #24]
 80031ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80031be:	461a      	mov	r2, r3
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d3d1      	bcc.n	800316a <ST7789_WriteChar+0x68>
	for (i = 0; i < font.height; i++) {
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	3301      	adds	r3, #1
 80031ca:	61fb      	str	r3, [r7, #28]
 80031cc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80031d0:	461a      	mov	r2, r3
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d3b7      	bcc.n	8003148 <ST7789_WriteChar+0x46>
			}
		}
	}
	ST7789_UnSelect();
 80031d8:	bf00      	nop
}
 80031da:	bf00      	nop
 80031dc:	3720      	adds	r7, #32
 80031de:	46bd      	mov	sp, r7
 80031e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80031e4:	b002      	add	sp, #8
 80031e6:	4770      	bx	lr

080031e8 <ST7789_WriteString>:
 * @param color -> color of the string
 * @param bgcolor -> background color of the string
 * @return  none
 */
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80031e8:	b082      	sub	sp, #8
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b086      	sub	sp, #24
 80031ee:	af04      	add	r7, sp, #16
 80031f0:	603a      	str	r2, [r7, #0]
 80031f2:	617b      	str	r3, [r7, #20]
 80031f4:	4603      	mov	r3, r0
 80031f6:	80fb      	strh	r3, [r7, #6]
 80031f8:	460b      	mov	r3, r1
 80031fa:	80bb      	strh	r3, [r7, #4]
	ST7789_Select();
 80031fc:	bf00      	nop
	while (*str) {
 80031fe:	e02e      	b.n	800325e <ST7789_WriteString+0x76>
		if (x + font.width >= ST7789_WIDTH) {
 8003200:	88fb      	ldrh	r3, [r7, #6]
 8003202:	7d3a      	ldrb	r2, [r7, #20]
 8003204:	4413      	add	r3, r2
 8003206:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800320a:	db13      	blt.n	8003234 <ST7789_WriteString+0x4c>
			x = 0;
 800320c:	2300      	movs	r3, #0
 800320e:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8003210:	7d7b      	ldrb	r3, [r7, #21]
 8003212:	461a      	mov	r2, r3
 8003214:	88bb      	ldrh	r3, [r7, #4]
 8003216:	4413      	add	r3, r2
 8003218:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 800321a:	88bb      	ldrh	r3, [r7, #4]
 800321c:	7d7a      	ldrb	r2, [r7, #21]
 800321e:	4413      	add	r3, r2
 8003220:	2bef      	cmp	r3, #239	@ 0xef
 8003222:	dc21      	bgt.n	8003268 <ST7789_WriteString+0x80>
				break;
			}

			if (*str == ' ') {
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b20      	cmp	r3, #32
 800322a:	d103      	bne.n	8003234 <ST7789_WriteString+0x4c>
				// skip spaces in the beginning of the new line
				str++;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	3301      	adds	r3, #1
 8003230:	603b      	str	r3, [r7, #0]
				continue;
 8003232:	e014      	b.n	800325e <ST7789_WriteString+0x76>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	781a      	ldrb	r2, [r3, #0]
 8003238:	88b9      	ldrh	r1, [r7, #4]
 800323a:	88f8      	ldrh	r0, [r7, #6]
 800323c:	8c3b      	ldrh	r3, [r7, #32]
 800323e:	9302      	str	r3, [sp, #8]
 8003240:	8bbb      	ldrh	r3, [r7, #28]
 8003242:	9301      	str	r3, [sp, #4]
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	f7ff ff5a 	bl	8003102 <ST7789_WriteChar>
		x += font.width;
 800324e:	7d3b      	ldrb	r3, [r7, #20]
 8003250:	461a      	mov	r2, r3
 8003252:	88fb      	ldrh	r3, [r7, #6]
 8003254:	4413      	add	r3, r2
 8003256:	80fb      	strh	r3, [r7, #6]
		str++;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	3301      	adds	r3, #1
 800325c:	603b      	str	r3, [r7, #0]
	while (*str) {
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1cc      	bne.n	8003200 <ST7789_WriteString+0x18>
 8003266:	e000      	b.n	800326a <ST7789_WriteString+0x82>
				break;
 8003268:	bf00      	nop
	}
	ST7789_UnSelect();
 800326a:	bf00      	nop
}
 800326c:	bf00      	nop
 800326e:	3708      	adds	r7, #8
 8003270:	46bd      	mov	sp, r7
 8003272:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003276:	b002      	add	sp, #8
 8003278:	4770      	bx	lr
	...

0800327c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003282:	4b11      	ldr	r3, [pc, #68]	@ (80032c8 <HAL_MspInit+0x4c>)
 8003284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003286:	4a10      	ldr	r2, [pc, #64]	@ (80032c8 <HAL_MspInit+0x4c>)
 8003288:	f043 0301 	orr.w	r3, r3, #1
 800328c:	6613      	str	r3, [r2, #96]	@ 0x60
 800328e:	4b0e      	ldr	r3, [pc, #56]	@ (80032c8 <HAL_MspInit+0x4c>)
 8003290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	607b      	str	r3, [r7, #4]
 8003298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800329a:	4b0b      	ldr	r3, [pc, #44]	@ (80032c8 <HAL_MspInit+0x4c>)
 800329c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329e:	4a0a      	ldr	r2, [pc, #40]	@ (80032c8 <HAL_MspInit+0x4c>)
 80032a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80032a6:	4b08      	ldr	r3, [pc, #32]	@ (80032c8 <HAL_MspInit+0x4c>)
 80032a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ae:	603b      	str	r3, [r7, #0]
 80032b0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 80032b2:	f001 fa27 	bl	8004704 <HAL_SYSCFG_DisableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 80032b6:	2002      	movs	r0, #2
 80032b8:	f001 fa10 	bl	80046dc <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80032bc:	f008 f98e 	bl	800b5dc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032c0:	bf00      	nop
 80032c2:	3708      	adds	r7, #8
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40021000 	.word	0x40021000

080032cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b0a2      	sub	sp, #136	@ 0x88
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	605a      	str	r2, [r3, #4]
 80032de:	609a      	str	r2, [r3, #8]
 80032e0:	60da      	str	r2, [r3, #12]
 80032e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032e4:	f107 0320 	add.w	r3, r7, #32
 80032e8:	2254      	movs	r2, #84	@ 0x54
 80032ea:	2100      	movs	r1, #0
 80032ec:	4618      	mov	r0, r3
 80032ee:	f011 faee 	bl	80148ce <memset>
  if(hadc->Instance==ADC2)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a69      	ldr	r2, [pc, #420]	@ (800349c <HAL_ADC_MspInit+0x1d0>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d160      	bne.n	80033be <HAL_ADC_MspInit+0xf2>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80032fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003300:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003302:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003306:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003308:	f107 0320 	add.w	r3, r7, #32
 800330c:	4618      	mov	r0, r3
 800330e:	f008 fecf 	bl	800c0b0 <HAL_RCCEx_PeriphCLKConfig>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003318:	f7ff fcb0 	bl	8002c7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800331c:	4b60      	ldr	r3, [pc, #384]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 800331e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003320:	4a5f      	ldr	r2, [pc, #380]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 8003322:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003326:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003328:	4b5d      	ldr	r3, [pc, #372]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 800332a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800332c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003330:	61fb      	str	r3, [r7, #28]
 8003332:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003334:	4b5a      	ldr	r3, [pc, #360]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 8003336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003338:	4a59      	ldr	r2, [pc, #356]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 800333a:	f043 0301 	orr.w	r3, r3, #1
 800333e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003340:	4b57      	ldr	r3, [pc, #348]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 8003342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003344:	f003 0301 	and.w	r3, r3, #1
 8003348:	61bb      	str	r3, [r7, #24]
 800334a:	69bb      	ldr	r3, [r7, #24]
    /**ADC2 GPIO Configuration
    PA7     ------> ADC2_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800334c:	2380      	movs	r3, #128	@ 0x80
 800334e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003350:	2303      	movs	r3, #3
 8003352:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003354:	2300      	movs	r3, #0
 8003356:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003358:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800335c:	4619      	mov	r1, r3
 800335e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003362:	f004 fbc7 	bl	8007af4 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel5;
 8003366:	4b4f      	ldr	r3, [pc, #316]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 8003368:	4a4f      	ldr	r2, [pc, #316]	@ (80034a8 <HAL_ADC_MspInit+0x1dc>)
 800336a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800336c:	4b4d      	ldr	r3, [pc, #308]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 800336e:	2224      	movs	r2, #36	@ 0x24
 8003370:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003372:	4b4c      	ldr	r3, [pc, #304]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 8003374:	2200      	movs	r2, #0
 8003376:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003378:	4b4a      	ldr	r3, [pc, #296]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 800337a:	2200      	movs	r2, #0
 800337c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800337e:	4b49      	ldr	r3, [pc, #292]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 8003380:	2280      	movs	r2, #128	@ 0x80
 8003382:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003384:	4b47      	ldr	r3, [pc, #284]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 8003386:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800338a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800338c:	4b45      	ldr	r3, [pc, #276]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 800338e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003392:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003394:	4b43      	ldr	r3, [pc, #268]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 8003396:	2220      	movs	r2, #32
 8003398:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800339a:	4b42      	ldr	r3, [pc, #264]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 800339c:	2200      	movs	r2, #0
 800339e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80033a0:	4840      	ldr	r0, [pc, #256]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 80033a2:	f004 f935 	bl	8007610 <HAL_DMA_Init>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80033ac:	f7ff fc66 	bl	8002c7c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a3c      	ldr	r2, [pc, #240]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 80033b4:	655a      	str	r2, [r3, #84]	@ 0x54
 80033b6:	4a3b      	ldr	r2, [pc, #236]	@ (80034a4 <HAL_ADC_MspInit+0x1d8>)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }

}
 80033bc:	e0f7      	b.n	80035ae <HAL_ADC_MspInit+0x2e2>
  else if(hadc->Instance==ADC3)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a3a      	ldr	r2, [pc, #232]	@ (80034ac <HAL_ADC_MspInit+0x1e0>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d17b      	bne.n	80034c0 <HAL_ADC_MspInit+0x1f4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80033c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033cc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 80033ce:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80033d2:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033d4:	f107 0320 	add.w	r3, r7, #32
 80033d8:	4618      	mov	r0, r3
 80033da:	f008 fe69 	bl	800c0b0 <HAL_RCCEx_PeriphCLKConfig>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <HAL_ADC_MspInit+0x11c>
      Error_Handler();
 80033e4:	f7ff fc4a 	bl	8002c7c <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80033e8:	4b31      	ldr	r3, [pc, #196]	@ (80034b0 <HAL_ADC_MspInit+0x1e4>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	3301      	adds	r3, #1
 80033ee:	4a30      	ldr	r2, [pc, #192]	@ (80034b0 <HAL_ADC_MspInit+0x1e4>)
 80033f0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80033f2:	4b2f      	ldr	r3, [pc, #188]	@ (80034b0 <HAL_ADC_MspInit+0x1e4>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d10b      	bne.n	8003412 <HAL_ADC_MspInit+0x146>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80033fa:	4b29      	ldr	r3, [pc, #164]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 80033fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033fe:	4a28      	ldr	r2, [pc, #160]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 8003400:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003404:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003406:	4b26      	ldr	r3, [pc, #152]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 8003408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800340a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800340e:	617b      	str	r3, [r7, #20]
 8003410:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003412:	4b23      	ldr	r3, [pc, #140]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 8003414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003416:	4a22      	ldr	r2, [pc, #136]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 8003418:	f043 0302 	orr.w	r3, r3, #2
 800341c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800341e:	4b20      	ldr	r3, [pc, #128]	@ (80034a0 <HAL_ADC_MspInit+0x1d4>)
 8003420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	613b      	str	r3, [r7, #16]
 8003428:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800342a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800342e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003430:	2303      	movs	r3, #3
 8003432:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003434:	2300      	movs	r3, #0
 8003436:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003438:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800343c:	4619      	mov	r1, r3
 800343e:	481d      	ldr	r0, [pc, #116]	@ (80034b4 <HAL_ADC_MspInit+0x1e8>)
 8003440:	f004 fb58 	bl	8007af4 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel6;
 8003444:	4b1c      	ldr	r3, [pc, #112]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 8003446:	4a1d      	ldr	r2, [pc, #116]	@ (80034bc <HAL_ADC_MspInit+0x1f0>)
 8003448:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 800344a:	4b1b      	ldr	r3, [pc, #108]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 800344c:	2225      	movs	r2, #37	@ 0x25
 800344e:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003450:	4b19      	ldr	r3, [pc, #100]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 8003452:	2200      	movs	r2, #0
 8003454:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003456:	4b18      	ldr	r3, [pc, #96]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 8003458:	2200      	movs	r2, #0
 800345a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800345c:	4b16      	ldr	r3, [pc, #88]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 800345e:	2280      	movs	r2, #128	@ 0x80
 8003460:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003462:	4b15      	ldr	r3, [pc, #84]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 8003464:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003468:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800346a:	4b13      	ldr	r3, [pc, #76]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 800346c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003470:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8003472:	4b11      	ldr	r3, [pc, #68]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 8003474:	2220      	movs	r2, #32
 8003476:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8003478:	4b0f      	ldr	r3, [pc, #60]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 800347a:	2200      	movs	r2, #0
 800347c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800347e:	480e      	ldr	r0, [pc, #56]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 8003480:	f004 f8c6 	bl	8007610 <HAL_DMA_Init>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <HAL_ADC_MspInit+0x1c2>
      Error_Handler();
 800348a:	f7ff fbf7 	bl	8002c7c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a09      	ldr	r2, [pc, #36]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 8003492:	655a      	str	r2, [r3, #84]	@ 0x54
 8003494:	4a08      	ldr	r2, [pc, #32]	@ (80034b8 <HAL_ADC_MspInit+0x1ec>)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800349a:	e088      	b.n	80035ae <HAL_ADC_MspInit+0x2e2>
 800349c:	50000100 	.word	0x50000100
 80034a0:	40021000 	.word	0x40021000
 80034a4:	20000500 	.word	0x20000500
 80034a8:	40020058 	.word	0x40020058
 80034ac:	50000400 	.word	0x50000400
 80034b0:	20003aa4 	.word	0x20003aa4
 80034b4:	48000400 	.word	0x48000400
 80034b8:	20000560 	.word	0x20000560
 80034bc:	4002006c 	.word	0x4002006c
  else if(hadc->Instance==ADC5)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a3c      	ldr	r2, [pc, #240]	@ (80035b8 <HAL_ADC_MspInit+0x2ec>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d171      	bne.n	80035ae <HAL_ADC_MspInit+0x2e2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80034ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80034ce:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 80034d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80034d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034d6:	f107 0320 	add.w	r3, r7, #32
 80034da:	4618      	mov	r0, r3
 80034dc:	f008 fde8 	bl	800c0b0 <HAL_RCCEx_PeriphCLKConfig>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <HAL_ADC_MspInit+0x21e>
      Error_Handler();
 80034e6:	f7ff fbc9 	bl	8002c7c <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80034ea:	4b34      	ldr	r3, [pc, #208]	@ (80035bc <HAL_ADC_MspInit+0x2f0>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	3301      	adds	r3, #1
 80034f0:	4a32      	ldr	r2, [pc, #200]	@ (80035bc <HAL_ADC_MspInit+0x2f0>)
 80034f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80034f4:	4b31      	ldr	r3, [pc, #196]	@ (80035bc <HAL_ADC_MspInit+0x2f0>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d10b      	bne.n	8003514 <HAL_ADC_MspInit+0x248>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80034fc:	4b30      	ldr	r3, [pc, #192]	@ (80035c0 <HAL_ADC_MspInit+0x2f4>)
 80034fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003500:	4a2f      	ldr	r2, [pc, #188]	@ (80035c0 <HAL_ADC_MspInit+0x2f4>)
 8003502:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003506:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003508:	4b2d      	ldr	r3, [pc, #180]	@ (80035c0 <HAL_ADC_MspInit+0x2f4>)
 800350a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800350c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003514:	4b2a      	ldr	r3, [pc, #168]	@ (80035c0 <HAL_ADC_MspInit+0x2f4>)
 8003516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003518:	4a29      	ldr	r2, [pc, #164]	@ (80035c0 <HAL_ADC_MspInit+0x2f4>)
 800351a:	f043 0301 	orr.w	r3, r3, #1
 800351e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003520:	4b27      	ldr	r3, [pc, #156]	@ (80035c0 <HAL_ADC_MspInit+0x2f4>)
 8003522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	60bb      	str	r3, [r7, #8]
 800352a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ADC_KEY_Pin;
 800352c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003530:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003532:	2303      	movs	r3, #3
 8003534:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003536:	2300      	movs	r3, #0
 8003538:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(ADC_KEY_GPIO_Port, &GPIO_InitStruct);
 800353a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800353e:	4619      	mov	r1, r3
 8003540:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003544:	f004 fad6 	bl	8007af4 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel4;
 8003548:	4b1e      	ldr	r3, [pc, #120]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 800354a:	4a1f      	ldr	r2, [pc, #124]	@ (80035c8 <HAL_ADC_MspInit+0x2fc>)
 800354c:	601a      	str	r2, [r3, #0]
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 800354e:	4b1d      	ldr	r3, [pc, #116]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 8003550:	2227      	movs	r2, #39	@ 0x27
 8003552:	605a      	str	r2, [r3, #4]
    hdma_adc5.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003554:	4b1b      	ldr	r3, [pc, #108]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 8003556:	2200      	movs	r2, #0
 8003558:	609a      	str	r2, [r3, #8]
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 800355a:	4b1a      	ldr	r3, [pc, #104]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 800355c:	2200      	movs	r2, #0
 800355e:	60da      	str	r2, [r3, #12]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 8003560:	4b18      	ldr	r3, [pc, #96]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 8003562:	2280      	movs	r2, #128	@ 0x80
 8003564:	611a      	str	r2, [r3, #16]
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003566:	4b17      	ldr	r3, [pc, #92]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 8003568:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800356c:	615a      	str	r2, [r3, #20]
    hdma_adc5.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800356e:	4b15      	ldr	r3, [pc, #84]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 8003570:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003574:	619a      	str	r2, [r3, #24]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8003576:	4b13      	ldr	r3, [pc, #76]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 8003578:	2220      	movs	r2, #32
 800357a:	61da      	str	r2, [r3, #28]
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 800357c:	4b11      	ldr	r3, [pc, #68]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 800357e:	2200      	movs	r2, #0
 8003580:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8003582:	4810      	ldr	r0, [pc, #64]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 8003584:	f004 f844 	bl	8007610 <HAL_DMA_Init>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_ADC_MspInit+0x2c6>
      Error_Handler();
 800358e:	f7ff fb75 	bl	8002c7c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc5);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a0b      	ldr	r2, [pc, #44]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 8003596:	655a      	str	r2, [r3, #84]	@ 0x54
 8003598:	4a0a      	ldr	r2, [pc, #40]	@ (80035c4 <HAL_ADC_MspInit+0x2f8>)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC5_IRQn, 0, 0);
 800359e:	2200      	movs	r2, #0
 80035a0:	2100      	movs	r1, #0
 80035a2:	203e      	movs	r0, #62	@ 0x3e
 80035a4:	f003 fd89 	bl	80070ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC5_IRQn);
 80035a8:	203e      	movs	r0, #62	@ 0x3e
 80035aa:	f003 fda0 	bl	80070ee <HAL_NVIC_EnableIRQ>
}
 80035ae:	bf00      	nop
 80035b0:	3788      	adds	r7, #136	@ 0x88
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	50000600 	.word	0x50000600
 80035bc:	20003aa4 	.word	0x20003aa4
 80035c0:	40021000 	.word	0x40021000
 80035c4:	200005c0 	.word	0x200005c0
 80035c8:	40020044 	.word	0x40020044

080035cc <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b08a      	sub	sp, #40	@ 0x28
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d4:	f107 0314 	add.w	r3, r7, #20
 80035d8:	2200      	movs	r2, #0
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	605a      	str	r2, [r3, #4]
 80035de:	609a      	str	r2, [r3, #8]
 80035e0:	60da      	str	r2, [r3, #12]
 80035e2:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003668 <HAL_COMP_MspInit+0x9c>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d119      	bne.n	8003622 <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ee:	4b1f      	ldr	r3, [pc, #124]	@ (800366c <HAL_COMP_MspInit+0xa0>)
 80035f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035f2:	4a1e      	ldr	r2, [pc, #120]	@ (800366c <HAL_COMP_MspInit+0xa0>)
 80035f4:	f043 0301 	orr.w	r3, r3, #1
 80035f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035fa:	4b1c      	ldr	r3, [pc, #112]	@ (800366c <HAL_COMP_MspInit+0xa0>)
 80035fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	693b      	ldr	r3, [r7, #16]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003606:	2380      	movs	r3, #128	@ 0x80
 8003608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800360a:	2303      	movs	r3, #3
 800360c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800360e:	2300      	movs	r3, #0
 8003610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003612:	f107 0314 	add.w	r3, r7, #20
 8003616:	4619      	mov	r1, r3
 8003618:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800361c:	f004 fa6a 	bl	8007af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP5_MspInit 1 */

  /* USER CODE END COMP5_MspInit 1 */
  }

}
 8003620:	e01d      	b.n	800365e <HAL_COMP_MspInit+0x92>
  else if(hcomp->Instance==COMP5)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a12      	ldr	r2, [pc, #72]	@ (8003670 <HAL_COMP_MspInit+0xa4>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d118      	bne.n	800365e <HAL_COMP_MspInit+0x92>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800362c:	4b0f      	ldr	r3, [pc, #60]	@ (800366c <HAL_COMP_MspInit+0xa0>)
 800362e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003630:	4a0e      	ldr	r2, [pc, #56]	@ (800366c <HAL_COMP_MspInit+0xa0>)
 8003632:	f043 0302 	orr.w	r3, r3, #2
 8003636:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003638:	4b0c      	ldr	r3, [pc, #48]	@ (800366c <HAL_COMP_MspInit+0xa0>)
 800363a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003644:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003648:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800364a:	2303      	movs	r3, #3
 800364c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364e:	2300      	movs	r3, #0
 8003650:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003652:	f107 0314 	add.w	r3, r7, #20
 8003656:	4619      	mov	r1, r3
 8003658:	4806      	ldr	r0, [pc, #24]	@ (8003674 <HAL_COMP_MspInit+0xa8>)
 800365a:	f004 fa4b 	bl	8007af4 <HAL_GPIO_Init>
}
 800365e:	bf00      	nop
 8003660:	3728      	adds	r7, #40	@ 0x28
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	40010204 	.word	0x40010204
 800366c:	40021000 	.word	0x40021000
 8003670:	40010210 	.word	0x40010210
 8003674:	48000400 	.word	0x48000400

08003678 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b08c      	sub	sp, #48	@ 0x30
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003680:	f107 031c 	add.w	r3, r7, #28
 8003684:	2200      	movs	r2, #0
 8003686:	601a      	str	r2, [r3, #0]
 8003688:	605a      	str	r2, [r3, #4]
 800368a:	609a      	str	r2, [r3, #8]
 800368c:	60da      	str	r2, [r3, #12]
 800368e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a34      	ldr	r2, [pc, #208]	@ (8003768 <HAL_DAC_MspInit+0xf0>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d125      	bne.n	80036e6 <HAL_DAC_MspInit+0x6e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800369a:	4b34      	ldr	r3, [pc, #208]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 800369c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369e:	4a33      	ldr	r2, [pc, #204]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 80036a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036a6:	4b31      	ldr	r3, [pc, #196]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 80036a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036ae:	61bb      	str	r3, [r7, #24]
 80036b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036b2:	4b2e      	ldr	r3, [pc, #184]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 80036b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b6:	4a2d      	ldr	r2, [pc, #180]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 80036b8:	f043 0301 	orr.w	r3, r3, #1
 80036bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036be:	4b2b      	ldr	r3, [pc, #172]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 80036c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	617b      	str	r3, [r7, #20]
 80036c8:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80036ca:	2310      	movs	r3, #16
 80036cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036ce:	2303      	movs	r3, #3
 80036d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d2:	2300      	movs	r3, #0
 80036d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036d6:	f107 031c 	add.w	r3, r7, #28
 80036da:	4619      	mov	r1, r3
 80036dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036e0:	f004 fa08 	bl	8007af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC4_MspInit 1 */

  /* USER CODE END DAC4_MspInit 1 */
  }

}
 80036e4:	e03b      	b.n	800375e <HAL_DAC_MspInit+0xe6>
  else if(hdac->Instance==DAC2)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a21      	ldr	r2, [pc, #132]	@ (8003770 <HAL_DAC_MspInit+0xf8>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d125      	bne.n	800373c <HAL_DAC_MspInit+0xc4>
    __HAL_RCC_DAC2_CLK_ENABLE();
 80036f0:	4b1e      	ldr	r3, [pc, #120]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 80036f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036f4:	4a1d      	ldr	r2, [pc, #116]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 80036f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036fc:	4b1b      	ldr	r3, [pc, #108]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 80036fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003700:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003704:	613b      	str	r3, [r7, #16]
 8003706:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003708:	4b18      	ldr	r3, [pc, #96]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 800370a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800370c:	4a17      	ldr	r2, [pc, #92]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 800370e:	f043 0301 	orr.w	r3, r3, #1
 8003712:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003714:	4b15      	ldr	r3, [pc, #84]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 8003716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	60fb      	str	r3, [r7, #12]
 800371e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003720:	2340      	movs	r3, #64	@ 0x40
 8003722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003724:	2303      	movs	r3, #3
 8003726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003728:	2300      	movs	r3, #0
 800372a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372c:	f107 031c 	add.w	r3, r7, #28
 8003730:	4619      	mov	r1, r3
 8003732:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003736:	f004 f9dd 	bl	8007af4 <HAL_GPIO_Init>
}
 800373a:	e010      	b.n	800375e <HAL_DAC_MspInit+0xe6>
  else if(hdac->Instance==DAC4)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a0c      	ldr	r2, [pc, #48]	@ (8003774 <HAL_DAC_MspInit+0xfc>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d10b      	bne.n	800375e <HAL_DAC_MspInit+0xe6>
    __HAL_RCC_DAC4_CLK_ENABLE();
 8003746:	4b09      	ldr	r3, [pc, #36]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 8003748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374a:	4a08      	ldr	r2, [pc, #32]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 800374c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003750:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003752:	4b06      	ldr	r3, [pc, #24]	@ (800376c <HAL_DAC_MspInit+0xf4>)
 8003754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003756:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800375a:	60bb      	str	r3, [r7, #8]
 800375c:	68bb      	ldr	r3, [r7, #8]
}
 800375e:	bf00      	nop
 8003760:	3730      	adds	r7, #48	@ 0x30
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	50000800 	.word	0x50000800
 800376c:	40021000 	.word	0x40021000
 8003770:	50000c00 	.word	0x50000c00
 8003774:	50001400 	.word	0x50001400

08003778 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a0a      	ldr	r2, [pc, #40]	@ (80037b0 <HAL_HRTIM_MspInit+0x38>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d10b      	bne.n	80037a2 <HAL_HRTIM_MspInit+0x2a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 800378a:	4b0a      	ldr	r3, [pc, #40]	@ (80037b4 <HAL_HRTIM_MspInit+0x3c>)
 800378c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800378e:	4a09      	ldr	r2, [pc, #36]	@ (80037b4 <HAL_HRTIM_MspInit+0x3c>)
 8003790:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003794:	6613      	str	r3, [r2, #96]	@ 0x60
 8003796:	4b07      	ldr	r3, [pc, #28]	@ (80037b4 <HAL_HRTIM_MspInit+0x3c>)
 8003798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800379a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800379e:	60fb      	str	r3, [r7, #12]
 80037a0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 80037a2:	bf00      	nop
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	40016800 	.word	0x40016800
 80037b4:	40021000 	.word	0x40021000

080037b8 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b088      	sub	sp, #32
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037c0:	f107 030c 	add.w	r3, r7, #12
 80037c4:	2200      	movs	r2, #0
 80037c6:	601a      	str	r2, [r3, #0]
 80037c8:	605a      	str	r2, [r3, #4]
 80037ca:	609a      	str	r2, [r3, #8]
 80037cc:	60da      	str	r2, [r3, #12]
 80037ce:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a11      	ldr	r2, [pc, #68]	@ (800381c <HAL_HRTIM_MspPostInit+0x64>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d11c      	bne.n	8003814 <HAL_HRTIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037da:	4b11      	ldr	r3, [pc, #68]	@ (8003820 <HAL_HRTIM_MspPostInit+0x68>)
 80037dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037de:	4a10      	ldr	r2, [pc, #64]	@ (8003820 <HAL_HRTIM_MspPostInit+0x68>)
 80037e0:	f043 0302 	orr.w	r3, r3, #2
 80037e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003820 <HAL_HRTIM_MspPostInit+0x68>)
 80037e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	60bb      	str	r3, [r7, #8]
 80037f0:	68bb      	ldr	r3, [r7, #8]
    /**HRTIM1 GPIO Configuration
    PB12     ------> HRTIM1_CHC1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80037f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f8:	2302      	movs	r3, #2
 80037fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037fc:	2300      	movs	r3, #0
 80037fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003800:	2303      	movs	r3, #3
 8003802:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8003804:	230d      	movs	r3, #13
 8003806:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003808:	f107 030c 	add.w	r3, r7, #12
 800380c:	4619      	mov	r1, r3
 800380e:	4805      	ldr	r0, [pc, #20]	@ (8003824 <HAL_HRTIM_MspPostInit+0x6c>)
 8003810:	f004 f970 	bl	8007af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8003814:	bf00      	nop
 8003816:	3720      	adds	r7, #32
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	40016800 	.word	0x40016800
 8003820:	40021000 	.word	0x40021000
 8003824:	48000400 	.word	0x48000400

08003828 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b09e      	sub	sp, #120	@ 0x78
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003830:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]
 8003838:	605a      	str	r2, [r3, #4]
 800383a:	609a      	str	r2, [r3, #8]
 800383c:	60da      	str	r2, [r3, #12]
 800383e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003840:	f107 0310 	add.w	r3, r7, #16
 8003844:	2254      	movs	r2, #84	@ 0x54
 8003846:	2100      	movs	r1, #0
 8003848:	4618      	mov	r0, r3
 800384a:	f011 f840 	bl	80148ce <memset>
  if(hi2c->Instance==I2C3)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a1f      	ldr	r2, [pc, #124]	@ (80038d0 <HAL_I2C_MspInit+0xa8>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d137      	bne.n	80038c8 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8003858:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800385c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800385e:	2300      	movs	r3, #0
 8003860:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003862:	f107 0310 	add.w	r3, r7, #16
 8003866:	4618      	mov	r0, r3
 8003868:	f008 fc22 	bl	800c0b0 <HAL_RCCEx_PeriphCLKConfig>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003872:	f7ff fa03 	bl	8002c7c <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003876:	4b17      	ldr	r3, [pc, #92]	@ (80038d4 <HAL_I2C_MspInit+0xac>)
 8003878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800387a:	4a16      	ldr	r2, [pc, #88]	@ (80038d4 <HAL_I2C_MspInit+0xac>)
 800387c:	f043 0304 	orr.w	r3, r3, #4
 8003880:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003882:	4b14      	ldr	r3, [pc, #80]	@ (80038d4 <HAL_I2C_MspInit+0xac>)
 8003884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003886:	f003 0304 	and.w	r3, r3, #4
 800388a:	60fb      	str	r3, [r7, #12]
 800388c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800388e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003892:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003894:	2312      	movs	r3, #18
 8003896:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003898:	2300      	movs	r3, #0
 800389a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800389c:	2300      	movs	r3, #0
 800389e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 80038a0:	2308      	movs	r3, #8
 80038a2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038a4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80038a8:	4619      	mov	r1, r3
 80038aa:	480b      	ldr	r0, [pc, #44]	@ (80038d8 <HAL_I2C_MspInit+0xb0>)
 80038ac:	f004 f922 	bl	8007af4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80038b0:	4b08      	ldr	r3, [pc, #32]	@ (80038d4 <HAL_I2C_MspInit+0xac>)
 80038b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b4:	4a07      	ldr	r2, [pc, #28]	@ (80038d4 <HAL_I2C_MspInit+0xac>)
 80038b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80038ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80038bc:	4b05      	ldr	r3, [pc, #20]	@ (80038d4 <HAL_I2C_MspInit+0xac>)
 80038be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80038c4:	60bb      	str	r3, [r7, #8]
 80038c6:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80038c8:	bf00      	nop
 80038ca:	3778      	adds	r7, #120	@ 0x78
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	40007800 	.word	0x40007800
 80038d4:	40021000 	.word	0x40021000
 80038d8:	48000800 	.word	0x48000800

080038dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b09e      	sub	sp, #120	@ 0x78
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]
 80038ec:	605a      	str	r2, [r3, #4]
 80038ee:	609a      	str	r2, [r3, #8]
 80038f0:	60da      	str	r2, [r3, #12]
 80038f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80038f4:	f107 0310 	add.w	r3, r7, #16
 80038f8:	2254      	movs	r2, #84	@ 0x54
 80038fa:	2100      	movs	r1, #0
 80038fc:	4618      	mov	r0, r3
 80038fe:	f010 ffe6 	bl	80148ce <memset>
  if(huart->Instance==LPUART1)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a1f      	ldr	r2, [pc, #124]	@ (8003984 <HAL_UART_MspInit+0xa8>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d136      	bne.n	800397a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800390c:	2320      	movs	r3, #32
 800390e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003910:	2300      	movs	r3, #0
 8003912:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003914:	f107 0310 	add.w	r3, r7, #16
 8003918:	4618      	mov	r0, r3
 800391a:	f008 fbc9 	bl	800c0b0 <HAL_RCCEx_PeriphCLKConfig>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003924:	f7ff f9aa 	bl	8002c7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003928:	4b17      	ldr	r3, [pc, #92]	@ (8003988 <HAL_UART_MspInit+0xac>)
 800392a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800392c:	4a16      	ldr	r2, [pc, #88]	@ (8003988 <HAL_UART_MspInit+0xac>)
 800392e:	f043 0301 	orr.w	r3, r3, #1
 8003932:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003934:	4b14      	ldr	r3, [pc, #80]	@ (8003988 <HAL_UART_MspInit+0xac>)
 8003936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003938:	f003 0301 	and.w	r3, r3, #1
 800393c:	60fb      	str	r3, [r7, #12]
 800393e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003940:	4b11      	ldr	r3, [pc, #68]	@ (8003988 <HAL_UART_MspInit+0xac>)
 8003942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003944:	4a10      	ldr	r2, [pc, #64]	@ (8003988 <HAL_UART_MspInit+0xac>)
 8003946:	f043 0302 	orr.w	r3, r3, #2
 800394a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800394c:	4b0e      	ldr	r3, [pc, #56]	@ (8003988 <HAL_UART_MspInit+0xac>)
 800394e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	60bb      	str	r3, [r7, #8]
 8003956:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003958:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800395c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800395e:	2302      	movs	r3, #2
 8003960:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003962:	2300      	movs	r3, #0
 8003964:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003966:	2300      	movs	r3, #0
 8003968:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800396a:	2308      	movs	r3, #8
 800396c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800396e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003972:	4619      	mov	r1, r3
 8003974:	4805      	ldr	r0, [pc, #20]	@ (800398c <HAL_UART_MspInit+0xb0>)
 8003976:	f004 f8bd 	bl	8007af4 <HAL_GPIO_Init>

  /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800397a:	bf00      	nop
 800397c:	3778      	adds	r7, #120	@ 0x78
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	40008000 	.word	0x40008000
 8003988:	40021000 	.word	0x40021000
 800398c:	48000400 	.word	0x48000400

08003990 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b08c      	sub	sp, #48	@ 0x30
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003998:	f107 031c 	add.w	r3, r7, #28
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	605a      	str	r2, [r3, #4]
 80039a2:	609a      	str	r2, [r3, #8]
 80039a4:	60da      	str	r2, [r3, #12]
 80039a6:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a4d      	ldr	r2, [pc, #308]	@ (8003ae4 <HAL_OPAMP_MspInit+0x154>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d119      	bne.n	80039e6 <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039b2:	4b4d      	ldr	r3, [pc, #308]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 80039b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039b6:	4a4c      	ldr	r2, [pc, #304]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039be:	4b4a      	ldr	r3, [pc, #296]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 80039c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	61bb      	str	r3, [r7, #24]
 80039c8:	69bb      	ldr	r3, [r7, #24]
    /**OPAMP1 GPIO Configuration
    PA7     ------> OPAMP1_VINP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80039ca:	2380      	movs	r3, #128	@ 0x80
 80039cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039ce:	2303      	movs	r3, #3
 80039d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039d6:	f107 031c 	add.w	r3, r7, #28
 80039da:	4619      	mov	r1, r3
 80039dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039e0:	f004 f888 	bl	8007af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP6_MspInit 1 */

  /* USER CODE END OPAMP6_MspInit 1 */
  }

}
 80039e4:	e079      	b.n	8003ada <HAL_OPAMP_MspInit+0x14a>
  else if(hopamp->Instance==OPAMP2)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a40      	ldr	r2, [pc, #256]	@ (8003aec <HAL_OPAMP_MspInit+0x15c>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d119      	bne.n	8003a24 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039f0:	4b3d      	ldr	r3, [pc, #244]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 80039f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f4:	4a3c      	ldr	r2, [pc, #240]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 80039f6:	f043 0301 	orr.w	r3, r3, #1
 80039fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039fc:	4b3a      	ldr	r3, [pc, #232]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 80039fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003a08:	2380      	movs	r3, #128	@ 0x80
 8003a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a10:	2300      	movs	r3, #0
 8003a12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a14:	f107 031c 	add.w	r3, r7, #28
 8003a18:	4619      	mov	r1, r3
 8003a1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a1e:	f004 f869 	bl	8007af4 <HAL_GPIO_Init>
}
 8003a22:	e05a      	b.n	8003ada <HAL_OPAMP_MspInit+0x14a>
  else if(hopamp->Instance==OPAMP3)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a31      	ldr	r2, [pc, #196]	@ (8003af0 <HAL_OPAMP_MspInit+0x160>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d119      	bne.n	8003a62 <HAL_OPAMP_MspInit+0xd2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a2e:	4b2e      	ldr	r3, [pc, #184]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 8003a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a32:	4a2d      	ldr	r2, [pc, #180]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 8003a34:	f043 0302 	orr.w	r3, r3, #2
 8003a38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a3a:	4b2b      	ldr	r3, [pc, #172]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 8003a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	613b      	str	r3, [r7, #16]
 8003a44:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003a46:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a50:	2300      	movs	r3, #0
 8003a52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a54:	f107 031c 	add.w	r3, r7, #28
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4826      	ldr	r0, [pc, #152]	@ (8003af4 <HAL_OPAMP_MspInit+0x164>)
 8003a5c:	f004 f84a 	bl	8007af4 <HAL_GPIO_Init>
}
 8003a60:	e03b      	b.n	8003ada <HAL_OPAMP_MspInit+0x14a>
  else if(hopamp->Instance==OPAMP5)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a24      	ldr	r2, [pc, #144]	@ (8003af8 <HAL_OPAMP_MspInit+0x168>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d118      	bne.n	8003a9e <HAL_OPAMP_MspInit+0x10e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a6c:	4b1e      	ldr	r3, [pc, #120]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 8003a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a70:	4a1d      	ldr	r2, [pc, #116]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 8003a72:	f043 0304 	orr.w	r3, r3, #4
 8003a76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a78:	4b1b      	ldr	r3, [pc, #108]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 8003a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a7c:	f003 0304 	and.w	r3, r3, #4
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003a84:	2308      	movs	r3, #8
 8003a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a90:	f107 031c 	add.w	r3, r7, #28
 8003a94:	4619      	mov	r1, r3
 8003a96:	4819      	ldr	r0, [pc, #100]	@ (8003afc <HAL_OPAMP_MspInit+0x16c>)
 8003a98:	f004 f82c 	bl	8007af4 <HAL_GPIO_Init>
}
 8003a9c:	e01d      	b.n	8003ada <HAL_OPAMP_MspInit+0x14a>
  else if(hopamp->Instance==OPAMP6)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a17      	ldr	r2, [pc, #92]	@ (8003b00 <HAL_OPAMP_MspInit+0x170>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d118      	bne.n	8003ada <HAL_OPAMP_MspInit+0x14a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 8003aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aac:	4a0e      	ldr	r2, [pc, #56]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 8003aae:	f043 0302 	orr.w	r3, r3, #2
 8003ab2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae8 <HAL_OPAMP_MspInit+0x158>)
 8003ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ab8:	f003 0302 	and.w	r3, r3, #2
 8003abc:	60bb      	str	r3, [r7, #8]
 8003abe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003ac0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aca:	2300      	movs	r3, #0
 8003acc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ace:	f107 031c 	add.w	r3, r7, #28
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	4807      	ldr	r0, [pc, #28]	@ (8003af4 <HAL_OPAMP_MspInit+0x164>)
 8003ad6:	f004 f80d 	bl	8007af4 <HAL_GPIO_Init>
}
 8003ada:	bf00      	nop
 8003adc:	3730      	adds	r7, #48	@ 0x30
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40010300 	.word	0x40010300
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	40010304 	.word	0x40010304
 8003af0:	40010308 	.word	0x40010308
 8003af4:	48000400 	.word	0x48000400
 8003af8:	40010310 	.word	0x40010310
 8003afc:	48000800 	.word	0x48000800
 8003b00:	40010314 	.word	0x40010314

08003b04 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b08a      	sub	sp, #40	@ 0x28
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b0c:	f107 0314 	add.w	r3, r7, #20
 8003b10:	2200      	movs	r2, #0
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	605a      	str	r2, [r3, #4]
 8003b16:	609a      	str	r2, [r3, #8]
 8003b18:	60da      	str	r2, [r3, #12]
 8003b1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a2c      	ldr	r2, [pc, #176]	@ (8003bd4 <HAL_SPI_MspInit+0xd0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d151      	bne.n	8003bca <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003b26:	4b2c      	ldr	r3, [pc, #176]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2a:	4a2b      	ldr	r2, [pc, #172]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b30:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b32:	4b29      	ldr	r3, [pc, #164]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b3a:	613b      	str	r3, [r7, #16]
 8003b3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b3e:	4b26      	ldr	r3, [pc, #152]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b42:	4a25      	ldr	r2, [pc, #148]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b44:	f043 0304 	orr.w	r3, r3, #4
 8003b48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b4a:	4b23      	ldr	r3, [pc, #140]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b4e:	f003 0304 	and.w	r3, r3, #4
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8003b56:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b60:	2300      	movs	r3, #0
 8003b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b64:	2300      	movs	r3, #0
 8003b66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003b68:	2306      	movs	r3, #6
 8003b6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b6c:	f107 0314 	add.w	r3, r7, #20
 8003b70:	4619      	mov	r1, r3
 8003b72:	481a      	ldr	r0, [pc, #104]	@ (8003bdc <HAL_SPI_MspInit+0xd8>)
 8003b74:	f003 ffbe 	bl	8007af4 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Channel3;
 8003b78:	4b19      	ldr	r3, [pc, #100]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003b7a:	4a1a      	ldr	r2, [pc, #104]	@ (8003be4 <HAL_SPI_MspInit+0xe0>)
 8003b7c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 8003b7e:	4b18      	ldr	r3, [pc, #96]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003b80:	220f      	movs	r2, #15
 8003b82:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b84:	4b16      	ldr	r3, [pc, #88]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003b86:	2210      	movs	r2, #16
 8003b88:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b8a:	4b15      	ldr	r3, [pc, #84]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b90:	4b13      	ldr	r3, [pc, #76]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003b92:	2280      	movs	r2, #128	@ 0x80
 8003b94:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b96:	4b12      	ldr	r3, [pc, #72]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b9c:	4b10      	ldr	r3, [pc, #64]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8003ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8003bae:	480c      	ldr	r0, [pc, #48]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003bb0:	f003 fd2e 	bl	8007610 <HAL_DMA_Init>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8003bba:	f7ff f85f 	bl	8002c7c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a07      	ldr	r2, [pc, #28]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003bc2:	655a      	str	r2, [r3, #84]	@ 0x54
 8003bc4:	4a06      	ldr	r2, [pc, #24]	@ (8003be0 <HAL_SPI_MspInit+0xdc>)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8003bca:	bf00      	nop
 8003bcc:	3728      	adds	r7, #40	@ 0x28
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	40003c00 	.word	0x40003c00
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	48000800 	.word	0x48000800
 8003be0:	20000a18 	.word	0x20000a18
 8003be4:	40020030 	.word	0x40020030

08003be8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b090      	sub	sp, #64	@ 0x40
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	605a      	str	r2, [r3, #4]
 8003bfa:	609a      	str	r2, [r3, #8]
 8003bfc:	60da      	str	r2, [r3, #12]
 8003bfe:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a6a      	ldr	r2, [pc, #424]	@ (8003db0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d128      	bne.n	8003c5c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003c0a:	4b6a      	ldr	r3, [pc, #424]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c0e:	4a69      	ldr	r2, [pc, #420]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c14:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c16:	4b67      	ldr	r3, [pc, #412]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c22:	4b64      	ldr	r3, [pc, #400]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c26:	4a63      	ldr	r2, [pc, #396]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c28:	f043 0304 	orr.w	r3, r3, #4
 8003c2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c2e:	4b61      	ldr	r3, [pc, #388]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c32:	f003 0304 	and.w	r3, r3, #4
 8003c36:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c3e:	2302      	movs	r3, #2
 8003c40:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c42:	2301      	movs	r3, #1
 8003c44:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c46:	2303      	movs	r3, #3
 8003c48:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003c52:	4619      	mov	r1, r3
 8003c54:	4858      	ldr	r0, [pc, #352]	@ (8003db8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003c56:	f003 ff4d 	bl	8007af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }

}
 8003c5a:	e0a4      	b.n	8003da6 <HAL_TIM_Encoder_MspInit+0x1be>
  else if(htim_encoder->Instance==TIM3)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a56      	ldr	r2, [pc, #344]	@ (8003dbc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d128      	bne.n	8003cb8 <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c66:	4b53      	ldr	r3, [pc, #332]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6a:	4a52      	ldr	r2, [pc, #328]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c6c:	f043 0302 	orr.w	r3, r3, #2
 8003c70:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c72:	4b50      	ldr	r3, [pc, #320]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	623b      	str	r3, [r7, #32]
 8003c7c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c7e:	4b4d      	ldr	r3, [pc, #308]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c82:	4a4c      	ldr	r2, [pc, #304]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c84:	f043 0304 	orr.w	r3, r3, #4
 8003c88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c8a:	4b4a      	ldr	r3, [pc, #296]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c8e:	f003 0304 	and.w	r3, r3, #4
 8003c92:	61fb      	str	r3, [r7, #28]
 8003c94:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c96:	23c0      	movs	r3, #192	@ 0xc0
 8003c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c9a:	2302      	movs	r3, #2
 8003c9c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003ca6:	2302      	movs	r3, #2
 8003ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003caa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003cae:	4619      	mov	r1, r3
 8003cb0:	4841      	ldr	r0, [pc, #260]	@ (8003db8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003cb2:	f003 ff1f 	bl	8007af4 <HAL_GPIO_Init>
}
 8003cb6:	e076      	b.n	8003da6 <HAL_TIM_Encoder_MspInit+0x1be>
  else if(htim_encoder->Instance==TIM4)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a40      	ldr	r2, [pc, #256]	@ (8003dc0 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d128      	bne.n	8003d14 <HAL_TIM_Encoder_MspInit+0x12c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003cc2:	4b3c      	ldr	r3, [pc, #240]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc6:	4a3b      	ldr	r2, [pc, #236]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003cc8:	f043 0304 	orr.w	r3, r3, #4
 8003ccc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cce:	4b39      	ldr	r3, [pc, #228]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd2:	f003 0304 	and.w	r3, r3, #4
 8003cd6:	61bb      	str	r3, [r7, #24]
 8003cd8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cda:	4b36      	ldr	r3, [pc, #216]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cde:	4a35      	ldr	r2, [pc, #212]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003ce0:	f043 0302 	orr.w	r3, r3, #2
 8003ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ce6:	4b33      	ldr	r3, [pc, #204]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	617b      	str	r3, [r7, #20]
 8003cf0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003cf2:	23c0      	movs	r3, #192	@ 0xc0
 8003cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003d02:	2302      	movs	r3, #2
 8003d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d06:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	482d      	ldr	r0, [pc, #180]	@ (8003dc4 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8003d0e:	f003 fef1 	bl	8007af4 <HAL_GPIO_Init>
}
 8003d12:	e048      	b.n	8003da6 <HAL_TIM_Encoder_MspInit+0x1be>
  else if(htim_encoder->Instance==TIM20)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a2b      	ldr	r2, [pc, #172]	@ (8003dc8 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d143      	bne.n	8003da6 <HAL_TIM_Encoder_MspInit+0x1be>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8003d1e:	4b25      	ldr	r3, [pc, #148]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d22:	4a24      	ldr	r2, [pc, #144]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003d24:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d28:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d2a:	4b22      	ldr	r3, [pc, #136]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d32:	613b      	str	r3, [r7, #16]
 8003d34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d36:	4b1f      	ldr	r3, [pc, #124]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3a:	4a1e      	ldr	r2, [pc, #120]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003d3c:	f043 0304 	orr.w	r3, r3, #4
 8003d40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d42:	4b1c      	ldr	r3, [pc, #112]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d46:	f003 0304 	and.w	r3, r3, #4
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d4e:	4b19      	ldr	r3, [pc, #100]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d52:	4a18      	ldr	r2, [pc, #96]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003d54:	f043 0302 	orr.w	r3, r3, #2
 8003d58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d5a:	4b16      	ldr	r3, [pc, #88]	@ (8003db4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8003d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	60bb      	str	r3, [r7, #8]
 8003d64:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003d66:	2304      	movs	r3, #4
 8003d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d72:	2303      	movs	r3, #3
 8003d74:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 8003d76:	2306      	movs	r3, #6
 8003d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003d7e:	4619      	mov	r1, r3
 8003d80:	480d      	ldr	r0, [pc, #52]	@ (8003db8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003d82:	f003 feb7 	bl	8007af4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003d86:	2304      	movs	r3, #4
 8003d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d92:	2303      	movs	r3, #3
 8003d94:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 8003d96:	2303      	movs	r3, #3
 8003d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d9a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003d9e:	4619      	mov	r1, r3
 8003da0:	4808      	ldr	r0, [pc, #32]	@ (8003dc4 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8003da2:	f003 fea7 	bl	8007af4 <HAL_GPIO_Init>
}
 8003da6:	bf00      	nop
 8003da8:	3740      	adds	r7, #64	@ 0x40
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40012c00 	.word	0x40012c00
 8003db4:	40021000 	.word	0x40021000
 8003db8:	48000800 	.word	0x48000800
 8003dbc:	40000400 	.word	0x40000400
 8003dc0:	40000800 	.word	0x40000800
 8003dc4:	48000400 	.word	0x48000400
 8003dc8:	40015000 	.word	0x40015000

08003dcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a4f      	ldr	r2, [pc, #316]	@ (8003f18 <HAL_TIM_Base_MspInit+0x14c>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d10c      	bne.n	8003df8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003dde:	4b4f      	ldr	r3, [pc, #316]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de2:	4a4e      	ldr	r2, [pc, #312]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003de4:	f043 0310 	orr.w	r3, r3, #16
 8003de8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dea:	4b4c      	ldr	r3, [pc, #304]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dee:	f003 0310 	and.w	r3, r3, #16
 8003df2:	617b      	str	r3, [r7, #20]
 8003df4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8003df6:	e08a      	b.n	8003f0e <HAL_TIM_Base_MspInit+0x142>
  else if(htim_base->Instance==TIM7)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a48      	ldr	r2, [pc, #288]	@ (8003f20 <HAL_TIM_Base_MspInit+0x154>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d10c      	bne.n	8003e1c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003e02:	4b46      	ldr	r3, [pc, #280]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e06:	4a45      	ldr	r2, [pc, #276]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003e08:	f043 0320 	orr.w	r3, r3, #32
 8003e0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e0e:	4b43      	ldr	r3, [pc, #268]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e12:	f003 0320 	and.w	r3, r3, #32
 8003e16:	613b      	str	r3, [r7, #16]
 8003e18:	693b      	ldr	r3, [r7, #16]
}
 8003e1a:	e078      	b.n	8003f0e <HAL_TIM_Base_MspInit+0x142>
  else if(htim_base->Instance==TIM8)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a40      	ldr	r2, [pc, #256]	@ (8003f24 <HAL_TIM_Base_MspInit+0x158>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d137      	bne.n	8003e96 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003e26:	4b3d      	ldr	r3, [pc, #244]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003e28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e2a:	4a3c      	ldr	r2, [pc, #240]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003e2c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003e30:	6613      	str	r3, [r2, #96]	@ 0x60
 8003e32:	4b3a      	ldr	r3, [pc, #232]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003e34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e3a:	60fb      	str	r3, [r7, #12]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
    hdma_tim8_ch3.Instance = DMA1_Channel1;
 8003e3e:	4b3a      	ldr	r3, [pc, #232]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e40:	4a3a      	ldr	r2, [pc, #232]	@ (8003f2c <HAL_TIM_Base_MspInit+0x160>)
 8003e42:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch3.Init.Request = DMA_REQUEST_TIM8_CH3;
 8003e44:	4b38      	ldr	r3, [pc, #224]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e46:	2233      	movs	r2, #51	@ 0x33
 8003e48:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e4a:	4b37      	ldr	r3, [pc, #220]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e4c:	2210      	movs	r2, #16
 8003e4e:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e50:	4b35      	ldr	r3, [pc, #212]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e52:	2200      	movs	r2, #0
 8003e54:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003e56:	4b34      	ldr	r3, [pc, #208]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e58:	2280      	movs	r2, #128	@ 0x80
 8003e5a:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003e5c:	4b32      	ldr	r3, [pc, #200]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e62:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003e64:	4b30      	ldr	r3, [pc, #192]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e6a:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch3.Init.Mode = DMA_NORMAL;
 8003e6c:	4b2e      	ldr	r3, [pc, #184]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8003e72:	4b2d      	ldr	r3, [pc, #180]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim8_ch3) != HAL_OK)
 8003e78:	482b      	ldr	r0, [pc, #172]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e7a:	f003 fbc9 	bl	8007610 <HAL_DMA_Init>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <HAL_TIM_Base_MspInit+0xbc>
      Error_Handler();
 8003e84:	f7fe fefa 	bl	8002c7c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch3);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a27      	ldr	r2, [pc, #156]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e8c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e8e:	4a26      	ldr	r2, [pc, #152]	@ (8003f28 <HAL_TIM_Base_MspInit+0x15c>)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003e94:	e03b      	b.n	8003f0e <HAL_TIM_Base_MspInit+0x142>
  else if(htim_base->Instance==TIM15)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a25      	ldr	r2, [pc, #148]	@ (8003f30 <HAL_TIM_Base_MspInit+0x164>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d136      	bne.n	8003f0e <HAL_TIM_Base_MspInit+0x142>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003ea2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ea4:	4a1d      	ldr	r2, [pc, #116]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003ea6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eaa:	6613      	str	r3, [r2, #96]	@ 0x60
 8003eac:	4b1b      	ldr	r3, [pc, #108]	@ (8003f1c <HAL_TIM_Base_MspInit+0x150>)
 8003eae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eb4:	60bb      	str	r3, [r7, #8]
 8003eb6:	68bb      	ldr	r3, [r7, #8]
    hdma_tim15_ch1.Instance = DMA1_Channel2;
 8003eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003eba:	4a1f      	ldr	r2, [pc, #124]	@ (8003f38 <HAL_TIM_Base_MspInit+0x16c>)
 8003ebc:	601a      	str	r2, [r3, #0]
    hdma_tim15_ch1.Init.Request = DMA_REQUEST_TIM15_CH1;
 8003ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003ec0:	224e      	movs	r2, #78	@ 0x4e
 8003ec2:	605a      	str	r2, [r3, #4]
    hdma_tim15_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003ec6:	2210      	movs	r2, #16
 8003ec8:	609a      	str	r2, [r3, #8]
    hdma_tim15_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003eca:	4b1a      	ldr	r3, [pc, #104]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	60da      	str	r2, [r3, #12]
    hdma_tim15_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003ed0:	4b18      	ldr	r3, [pc, #96]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003ed2:	2280      	movs	r2, #128	@ 0x80
 8003ed4:	611a      	str	r2, [r3, #16]
    hdma_tim15_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003ed6:	4b17      	ldr	r3, [pc, #92]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003ed8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003edc:	615a      	str	r2, [r3, #20]
    hdma_tim15_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003ede:	4b15      	ldr	r3, [pc, #84]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003ee0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ee4:	619a      	str	r2, [r3, #24]
    hdma_tim15_ch1.Init.Mode = DMA_NORMAL;
 8003ee6:	4b13      	ldr	r3, [pc, #76]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	61da      	str	r2, [r3, #28]
    hdma_tim15_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003eec:	4b11      	ldr	r3, [pc, #68]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim15_ch1) != HAL_OK)
 8003ef2:	4810      	ldr	r0, [pc, #64]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003ef4:	f003 fb8c 	bl	8007610 <HAL_DMA_Init>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <HAL_TIM_Base_MspInit+0x136>
      Error_Handler();
 8003efe:	f7fe febd 	bl	8002c7c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a0b      	ldr	r2, [pc, #44]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003f06:	625a      	str	r2, [r3, #36]	@ 0x24
 8003f08:	4a0a      	ldr	r2, [pc, #40]	@ (8003f34 <HAL_TIM_Base_MspInit+0x168>)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003f0e:	bf00      	nop
 8003f10:	3718      	adds	r7, #24
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	40001000 	.word	0x40001000
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	40001400 	.word	0x40001400
 8003f24:	40013400 	.word	0x40013400
 8003f28:	20000cd8 	.word	0x20000cd8
 8003f2c:	40020008 	.word	0x40020008
 8003f30:	40014000 	.word	0x40014000
 8003f34:	20000d38 	.word	0x20000d38
 8003f38:	4002001c 	.word	0x4002001c

08003f3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b08a      	sub	sp, #40	@ 0x28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f44:	f107 0314 	add.w	r3, r7, #20
 8003f48:	2200      	movs	r2, #0
 8003f4a:	601a      	str	r2, [r3, #0]
 8003f4c:	605a      	str	r2, [r3, #4]
 8003f4e:	609a      	str	r2, [r3, #8]
 8003f50:	60da      	str	r2, [r3, #12]
 8003f52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a32      	ldr	r2, [pc, #200]	@ (8004024 <HAL_TIM_MspPostInit+0xe8>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d13b      	bne.n	8003fd6 <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f5e:	4b32      	ldr	r3, [pc, #200]	@ (8004028 <HAL_TIM_MspPostInit+0xec>)
 8003f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f62:	4a31      	ldr	r2, [pc, #196]	@ (8004028 <HAL_TIM_MspPostInit+0xec>)
 8003f64:	f043 0301 	orr.w	r3, r3, #1
 8003f68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8004028 <HAL_TIM_MspPostInit+0xec>)
 8003f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	613b      	str	r3, [r7, #16]
 8003f74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f76:	4b2c      	ldr	r3, [pc, #176]	@ (8004028 <HAL_TIM_MspPostInit+0xec>)
 8003f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f7a:	4a2b      	ldr	r2, [pc, #172]	@ (8004028 <HAL_TIM_MspPostInit+0xec>)
 8003f7c:	f043 0302 	orr.w	r3, r3, #2
 8003f80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f82:	4b29      	ldr	r3, [pc, #164]	@ (8004028 <HAL_TIM_MspPostInit+0xec>)
 8003f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	60fb      	str	r3, [r7, #12]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PA15     ------> TIM8_CH1
    PB9     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003f8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f94:	2302      	movs	r3, #2
 8003f96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f98:	2302      	movs	r3, #2
 8003f9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fa4:	f107 0314 	add.w	r3, r7, #20
 8003fa8:	4619      	mov	r1, r3
 8003faa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fae:	f003 fda1 	bl	8007af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003fb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003fb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fb8:	2302      	movs	r3, #2
 8003fba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8003fc4:	230a      	movs	r3, #10
 8003fc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fc8:	f107 0314 	add.w	r3, r7, #20
 8003fcc:	4619      	mov	r1, r3
 8003fce:	4817      	ldr	r0, [pc, #92]	@ (800402c <HAL_TIM_MspPostInit+0xf0>)
 8003fd0:	f003 fd90 	bl	8007af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8003fd4:	e021      	b.n	800401a <HAL_TIM_MspPostInit+0xde>
  else if(htim->Instance==TIM15)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a15      	ldr	r2, [pc, #84]	@ (8004030 <HAL_TIM_MspPostInit+0xf4>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d11c      	bne.n	800401a <HAL_TIM_MspPostInit+0xde>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fe0:	4b11      	ldr	r3, [pc, #68]	@ (8004028 <HAL_TIM_MspPostInit+0xec>)
 8003fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fe4:	4a10      	ldr	r2, [pc, #64]	@ (8004028 <HAL_TIM_MspPostInit+0xec>)
 8003fe6:	f043 0302 	orr.w	r3, r3, #2
 8003fea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003fec:	4b0e      	ldr	r3, [pc, #56]	@ (8004028 <HAL_TIM_MspPostInit+0xec>)
 8003fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	60bb      	str	r3, [r7, #8]
 8003ff6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003ff8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ffe:	2302      	movs	r3, #2
 8004000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004002:	2301      	movs	r3, #1
 8004004:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004006:	2303      	movs	r3, #3
 8004008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 800400a:	2301      	movs	r3, #1
 800400c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800400e:	f107 0314 	add.w	r3, r7, #20
 8004012:	4619      	mov	r1, r3
 8004014:	4805      	ldr	r0, [pc, #20]	@ (800402c <HAL_TIM_MspPostInit+0xf0>)
 8004016:	f003 fd6d 	bl	8007af4 <HAL_GPIO_Init>
}
 800401a:	bf00      	nop
 800401c:	3728      	adds	r7, #40	@ 0x28
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	40013400 	.word	0x40013400
 8004028:	40021000 	.word	0x40021000
 800402c:	48000400 	.word	0x48000400
 8004030:	40014000 	.word	0x40014000

08004034 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8004038:	f007 ffd8 	bl	800bfec <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800403c:	bf00      	nop
 800403e:	e7fd      	b.n	800403c <NMI_Handler+0x8>

08004040 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004044:	bf00      	nop
 8004046:	e7fd      	b.n	8004044 <HardFault_Handler+0x4>

08004048 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800404c:	bf00      	nop
 800404e:	e7fd      	b.n	800404c <MemManage_Handler+0x4>

08004050 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004050:	b480      	push	{r7}
 8004052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004054:	bf00      	nop
 8004056:	e7fd      	b.n	8004054 <BusFault_Handler+0x4>

08004058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800405c:	bf00      	nop
 800405e:	e7fd      	b.n	800405c <UsageFault_Handler+0x4>

08004060 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004064:	bf00      	nop
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr

0800406e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800406e:	b480      	push	{r7}
 8004070:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004072:	bf00      	nop
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004080:	bf00      	nop
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr

0800408a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800408e:	f000 fae5 	bl	800465c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004092:	bf00      	nop
 8004094:	bd80      	pop	{r7, pc}

08004096 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004096:	b580      	push	{r7, lr}
 8004098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800409a:	2001      	movs	r0, #1
 800409c:	f003 fec4 	bl	8007e28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80040a0:	bf00      	nop
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80040a8:	2002      	movs	r0, #2
 80040aa:	f003 febd 	bl	8007e28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80040ae:	bf00      	nop
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80040b6:	2004      	movs	r0, #4
 80040b8:	f003 feb6 	bl	8007e28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80040bc:	bf00      	nop
 80040be:	bd80      	pop	{r7, pc}

080040c0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80040c4:	2008      	movs	r0, #8
 80040c6:	f003 feaf 	bl	8007e28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80040ca:	bf00      	nop
 80040cc:	bd80      	pop	{r7, pc}

080040ce <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80040d2:	2010      	movs	r0, #16
 80040d4:	f003 fea8 	bl	8007e28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80040d8:	bf00      	nop
 80040da:	bd80      	pop	{r7, pc}

080040dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch3);
 80040e0:	4802      	ldr	r0, [pc, #8]	@ (80040ec <DMA1_Channel1_IRQHandler+0x10>)
 80040e2:	f003 fbb8 	bl	8007856 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80040e6:	bf00      	nop
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	20000cd8 	.word	0x20000cd8

080040f0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim15_ch1);
 80040f4:	4802      	ldr	r0, [pc, #8]	@ (8004100 <DMA1_Channel2_IRQHandler+0x10>)
 80040f6:	f003 fbae 	bl	8007856 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80040fa:	bf00      	nop
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	20000d38 	.word	0x20000d38

08004104 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8004108:	4802      	ldr	r0, [pc, #8]	@ (8004114 <DMA1_Channel3_IRQHandler+0x10>)
 800410a:	f003 fba4 	bl	8007856 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800410e:	bf00      	nop
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	20000a18 	.word	0x20000a18

08004118 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 800411c:	4802      	ldr	r0, [pc, #8]	@ (8004128 <DMA1_Channel4_IRQHandler+0x10>)
 800411e:	f003 fb9a 	bl	8007856 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8004122:	bf00      	nop
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	200005c0 	.word	0x200005c0

0800412c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004130:	4802      	ldr	r0, [pc, #8]	@ (800413c <DMA1_Channel5_IRQHandler+0x10>)
 8004132:	f003 fb90 	bl	8007856 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004136:	bf00      	nop
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	20000500 	.word	0x20000500

08004140 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8004144:	4802      	ldr	r0, [pc, #8]	@ (8004150 <DMA1_Channel6_IRQHandler+0x10>)
 8004146:	f003 fb86 	bl	8007856 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800414a:	bf00      	nop
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	20000560 	.word	0x20000560

08004154 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004158:	4802      	ldr	r0, [pc, #8]	@ (8004164 <USB_LP_IRQHandler+0x10>)
 800415a:	f005 fd89 	bl	8009c70 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800415e:	bf00      	nop
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	20004994 	.word	0x20004994

08004168 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	DEBUG_COUNT++;
 800416c:	4b07      	ldr	r3, [pc, #28]	@ (800418c <EXTI9_5_IRQHandler+0x24>)
 800416e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004172:	1c50      	adds	r0, r2, #1
 8004174:	f143 0100 	adc.w	r1, r3, #0
 8004178:	4b04      	ldr	r3, [pc, #16]	@ (800418c <EXTI9_5_IRQHandler+0x24>)
 800417a:	e9c3 0100 	strd	r0, r1, [r3]

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800417e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004182:	f003 fe51 	bl	8007e28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004186:	bf00      	nop
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	20002db0 	.word	0x20002db0

08004190 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	  FT6336_GetTouchPoint(&TouchPoints);
 8004194:	4808      	ldr	r0, [pc, #32]	@ (80041b8 <EXTI15_10_IRQHandler+0x28>)
 8004196:	f7fd f915 	bl	80013c4 <FT6336_GetTouchPoint>

	  ST7789_DrawPixel(TouchPoints.point1_x, TouchPoints.point1_y, 0xffffff);
 800419a:	4b07      	ldr	r3, [pc, #28]	@ (80041b8 <EXTI15_10_IRQHandler+0x28>)
 800419c:	881b      	ldrh	r3, [r3, #0]
 800419e:	4a06      	ldr	r2, [pc, #24]	@ (80041b8 <EXTI15_10_IRQHandler+0x28>)
 80041a0:	8851      	ldrh	r1, [r2, #2]
 80041a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7fe ff3a 	bl	8003020 <ST7789_DrawPixel>


  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80041ac:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80041b0:	f003 fe3a 	bl	8007e28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80041b4:	bf00      	nop
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	200003b4 	.word	0x200003b4

080041bc <ADC5_IRQHandler>:

/**
  * @brief This function handles ADC5 global interrupt.
  */
void ADC5_IRQHandler(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC5_IRQn 0 */

	uint32_t value = BUFFER_SYS_ADC[0];
 80041c2:	4b22      	ldr	r3, [pc, #136]	@ (800424c <ADC5_IRQHandler+0x90>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	607b      	str	r3, [r7, #4]

    if (value >= 0 && value < 1500) {
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f240 52db 	movw	r2, #1499	@ 0x5db
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d805      	bhi.n	80041de <ADC5_IRQHandler+0x22>
    	input.KEY_ENC0=1;
 80041d2:	4a1f      	ldr	r2, [pc, #124]	@ (8004250 <ADC5_IRQHandler+0x94>)
 80041d4:	7813      	ldrb	r3, [r2, #0]
 80041d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041da:	7013      	strb	r3, [r2, #0]
 80041dc:	e02e      	b.n	800423c <ADC5_IRQHandler+0x80>
    } else if (value >= 1500 && value < 2250) {
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f240 52db 	movw	r2, #1499	@ 0x5db
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d90a      	bls.n	80041fe <ADC5_IRQHandler+0x42>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f640 02c9 	movw	r2, #2249	@ 0x8c9
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d805      	bhi.n	80041fe <ADC5_IRQHandler+0x42>
    	input.KEY_ENC1=1;
 80041f2:	4a17      	ldr	r2, [pc, #92]	@ (8004250 <ADC5_IRQHandler+0x94>)
 80041f4:	7813      	ldrb	r3, [r2, #0]
 80041f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041fa:	7013      	strb	r3, [r2, #0]
 80041fc:	e01e      	b.n	800423c <ADC5_IRQHandler+0x80>
    } else if (value >= 2250 && value < 2750) {
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f640 02c9 	movw	r2, #2249	@ 0x8c9
 8004204:	4293      	cmp	r3, r2
 8004206:	d90a      	bls.n	800421e <ADC5_IRQHandler+0x62>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f640 22bd 	movw	r2, #2749	@ 0xabd
 800420e:	4293      	cmp	r3, r2
 8004210:	d805      	bhi.n	800421e <ADC5_IRQHandler+0x62>
    	input.KEY_ENC2=1;
 8004212:	4a0f      	ldr	r2, [pc, #60]	@ (8004250 <ADC5_IRQHandler+0x94>)
 8004214:	7853      	ldrb	r3, [r2, #1]
 8004216:	f043 0301 	orr.w	r3, r3, #1
 800421a:	7053      	strb	r3, [r2, #1]
 800421c:	e00e      	b.n	800423c <ADC5_IRQHandler+0x80>
    } else if (value >= 2750 && value <= 3500) {
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f640 22bd 	movw	r2, #2749	@ 0xabd
 8004224:	4293      	cmp	r3, r2
 8004226:	d909      	bls.n	800423c <ADC5_IRQHandler+0x80>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f640 52ac 	movw	r2, #3500	@ 0xdac
 800422e:	4293      	cmp	r3, r2
 8004230:	d804      	bhi.n	800423c <ADC5_IRQHandler+0x80>
    	input.KEY_ENC3=1;
 8004232:	4a07      	ldr	r2, [pc, #28]	@ (8004250 <ADC5_IRQHandler+0x94>)
 8004234:	7853      	ldrb	r3, [r2, #1]
 8004236:	f043 0302 	orr.w	r3, r3, #2
 800423a:	7053      	strb	r3, [r2, #1]
    }


  /* USER CODE END ADC5_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc5);
 800423c:	4805      	ldr	r0, [pc, #20]	@ (8004254 <ADC5_IRQHandler+0x98>)
 800423e:	f001 f819 	bl	8005274 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC5_IRQn 1 */

  /* USER CODE END ADC5_IRQn 1 */
}
 8004242:	bf00      	nop
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	20000d98 	.word	0x20000d98
 8004250:	20002db8 	.word	0x20002db8
 8004254:	20000494 	.word	0x20000494

08004258 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return 1;
 800425c:	2301      	movs	r3, #1
}
 800425e:	4618      	mov	r0, r3
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <_kill>:

int _kill(int pid, int sig)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004272:	f010 fb7f 	bl	8014974 <__errno>
 8004276:	4603      	mov	r3, r0
 8004278:	2216      	movs	r2, #22
 800427a:	601a      	str	r2, [r3, #0]
  return -1;
 800427c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004280:	4618      	mov	r0, r3
 8004282:	3708      	adds	r7, #8
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <_exit>:

void _exit (int status)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004290:	f04f 31ff 	mov.w	r1, #4294967295
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f7ff ffe7 	bl	8004268 <_kill>
  while (1) {}    /* Make sure we hang here */
 800429a:	bf00      	nop
 800429c:	e7fd      	b.n	800429a <_exit+0x12>

0800429e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b086      	sub	sp, #24
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	60f8      	str	r0, [r7, #12]
 80042a6:	60b9      	str	r1, [r7, #8]
 80042a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042aa:	2300      	movs	r3, #0
 80042ac:	617b      	str	r3, [r7, #20]
 80042ae:	e00a      	b.n	80042c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80042b0:	f3af 8000 	nop.w
 80042b4:	4601      	mov	r1, r0
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	1c5a      	adds	r2, r3, #1
 80042ba:	60ba      	str	r2, [r7, #8]
 80042bc:	b2ca      	uxtb	r2, r1
 80042be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	3301      	adds	r3, #1
 80042c4:	617b      	str	r3, [r7, #20]
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	dbf0      	blt.n	80042b0 <_read+0x12>
  }

  return len;
 80042ce:	687b      	ldr	r3, [r7, #4]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3718      	adds	r7, #24
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	e009      	b.n	80042fe <_write+0x26>
  {
    __io_putchar(*ptr++);
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	1c5a      	adds	r2, r3, #1
 80042ee:	60ba      	str	r2, [r7, #8]
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7fc fed4 	bl	80010a0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	3301      	adds	r3, #1
 80042fc:	617b      	str	r3, [r7, #20]
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	429a      	cmp	r2, r3
 8004304:	dbf1      	blt.n	80042ea <_write+0x12>
  }
  return len;
 8004306:	687b      	ldr	r3, [r7, #4]
}
 8004308:	4618      	mov	r0, r3
 800430a:	3718      	adds	r7, #24
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <_close>:

int _close(int file)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004318:	f04f 33ff 	mov.w	r3, #4294967295
}
 800431c:	4618      	mov	r0, r3
 800431e:	370c      	adds	r7, #12
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr

08004328 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004338:	605a      	str	r2, [r3, #4]
  return 0;
 800433a:	2300      	movs	r3, #0
}
 800433c:	4618      	mov	r0, r3
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <_isatty>:

int _isatty(int file)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004350:	2301      	movs	r3, #1
}
 8004352:	4618      	mov	r0, r3
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr

0800435e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800435e:	b480      	push	{r7}
 8004360:	b085      	sub	sp, #20
 8004362:	af00      	add	r7, sp, #0
 8004364:	60f8      	str	r0, [r7, #12]
 8004366:	60b9      	str	r1, [r7, #8]
 8004368:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3714      	adds	r7, #20
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004380:	4a14      	ldr	r2, [pc, #80]	@ (80043d4 <_sbrk+0x5c>)
 8004382:	4b15      	ldr	r3, [pc, #84]	@ (80043d8 <_sbrk+0x60>)
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800438c:	4b13      	ldr	r3, [pc, #76]	@ (80043dc <_sbrk+0x64>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d102      	bne.n	800439a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004394:	4b11      	ldr	r3, [pc, #68]	@ (80043dc <_sbrk+0x64>)
 8004396:	4a12      	ldr	r2, [pc, #72]	@ (80043e0 <_sbrk+0x68>)
 8004398:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800439a:	4b10      	ldr	r3, [pc, #64]	@ (80043dc <_sbrk+0x64>)
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4413      	add	r3, r2
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d207      	bcs.n	80043b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043a8:	f010 fae4 	bl	8014974 <__errno>
 80043ac:	4603      	mov	r3, r0
 80043ae:	220c      	movs	r2, #12
 80043b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80043b2:	f04f 33ff 	mov.w	r3, #4294967295
 80043b6:	e009      	b.n	80043cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80043b8:	4b08      	ldr	r3, [pc, #32]	@ (80043dc <_sbrk+0x64>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80043be:	4b07      	ldr	r3, [pc, #28]	@ (80043dc <_sbrk+0x64>)
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4413      	add	r3, r2
 80043c6:	4a05      	ldr	r2, [pc, #20]	@ (80043dc <_sbrk+0x64>)
 80043c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80043ca:	68fb      	ldr	r3, [r7, #12]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3718      	adds	r7, #24
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	20020000 	.word	0x20020000
 80043d8:	00000400 	.word	0x00000400
 80043dc:	20003aa8 	.word	0x20003aa8
 80043e0:	20004fe0 	.word	0x20004fe0

080043e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80043e4:	b480      	push	{r7}
 80043e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80043e8:	4b06      	ldr	r3, [pc, #24]	@ (8004404 <SystemInit+0x20>)
 80043ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ee:	4a05      	ldr	r2, [pc, #20]	@ (8004404 <SystemInit+0x20>)
 80043f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80043f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80043f8:	bf00      	nop
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	e000ed00 	.word	0xe000ed00

08004408 <WS2812_Write_Data>:
 * @param  Color:24bit of RGB888
 * @param  index:
 * @return None
 */
void WS2812_Write_Data(uint32_t Color, uint8_t index)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	460b      	mov	r3, r1
 8004412:	70fb      	strb	r3, [r7, #3]
    for (uint8_t i = 0; i < 24; i++)
 8004414:	2300      	movs	r3, #0
 8004416:	73fb      	strb	r3, [r7, #15]
 8004418:	e018      	b.n	800444c <WS2812_Write_Data+0x44>
		WS2812_Buf[24 * index + i] = (((Color << i) & 0X800000) ? High_Code : Low_Code);
 800441a:	7bfb      	ldrb	r3, [r7, #15]
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	fa02 f303 	lsl.w	r3, r2, r3
 8004422:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <WS2812_Write_Data+0x26>
 800442a:	215a      	movs	r1, #90	@ 0x5a
 800442c:	e000      	b.n	8004430 <WS2812_Write_Data+0x28>
 800442e:	212d      	movs	r1, #45	@ 0x2d
 8004430:	78fa      	ldrb	r2, [r7, #3]
 8004432:	4613      	mov	r3, r2
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	4413      	add	r3, r2
 8004438:	00db      	lsls	r3, r3, #3
 800443a:	461a      	mov	r2, r3
 800443c:	7bfb      	ldrb	r3, [r7, #15]
 800443e:	4413      	add	r3, r2
 8004440:	4a07      	ldr	r2, [pc, #28]	@ (8004460 <WS2812_Write_Data+0x58>)
 8004442:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 24; i++)
 8004446:	7bfb      	ldrb	r3, [r7, #15]
 8004448:	3301      	adds	r3, #1
 800444a:	73fb      	strb	r3, [r7, #15]
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	2b17      	cmp	r3, #23
 8004450:	d9e3      	bls.n	800441a <WS2812_Write_Data+0x12>
}
 8004452:	bf00      	nop
 8004454:	bf00      	nop
 8004456:	3714      	adds	r7, #20
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr
 8004460:	20003aac 	.word	0x20003aac

08004464 <WS2812_Update>:
 * @brief  WS2812
 * @param  None
 * @return None
 */
void WS2812_Update(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_DMA(&WS2812_TIM,WS2812_CHANNEL,(uint32_t *)WS2812_Buf,WS2812_BUF_SIZE);
 8004468:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800446c:	4a03      	ldr	r2, [pc, #12]	@ (800447c <WS2812_Update+0x18>)
 800446e:	2108      	movs	r1, #8
 8004470:	4803      	ldr	r0, [pc, #12]	@ (8004480 <WS2812_Update+0x1c>)
 8004472:	f008 ffbb 	bl	800d3ec <HAL_TIM_PWM_Start_DMA>
}
 8004476:	bf00      	nop
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	20003aac 	.word	0x20003aac
 8004480:	20000bf4 	.word	0x20000bf4

08004484 <RGBColorToUint32>:

//  uint32_t 
uint32_t RGBColorToUint32(RGBColor color) {
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
    return (color.red << 16) | (color.green << 8) | color.blue;
 800448c:	793b      	ldrb	r3, [r7, #4]
 800448e:	041a      	lsls	r2, r3, #16
 8004490:	797b      	ldrb	r3, [r7, #5]
 8004492:	021b      	lsls	r3, r3, #8
 8004494:	4313      	orrs	r3, r2
 8004496:	79ba      	ldrb	r2, [r7, #6]
 8004498:	4313      	orrs	r3, r2
}
 800449a:	4618      	mov	r0, r3
 800449c:	370c      	adds	r7, #12
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
	...

080044a8 <WS2812_Write_Colors>:
 * @brief Write a series of RGB colors to WS2812 with brightness adjustment.
 * @param colors Pointer to the original RGBColor array.
 * @param count Number of elements in the array.
 * @return None
 */
void WS2812_Write_Colors(RGBColor *colors, uint8_t count) {
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	460b      	mov	r3, r1
 80044b2:	70fb      	strb	r3, [r7, #3]
    for (uint8_t i = 0; i < count; i++) {
 80044b4:	2300      	movs	r3, #0
 80044b6:	75fb      	strb	r3, [r7, #23]
 80044b8:	e046      	b.n	8004548 <WS2812_Write_Colors+0xa0>
        uint32_t color_value = RGBColorToUint32(colors[i]);
 80044ba:	7dfb      	ldrb	r3, [r7, #23]
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	4413      	add	r3, r2
 80044c2:	6818      	ldr	r0, [r3, #0]
 80044c4:	f7ff ffde 	bl	8004484 <RGBColorToUint32>
 80044c8:	6138      	str	r0, [r7, #16]
        //  RGB 
        uint8_t red = (color_value >> 16) & 0xFF;
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	0c1b      	lsrs	r3, r3, #16
 80044ce:	73fb      	strb	r3, [r7, #15]
        uint8_t green = (color_value >> 8) & 0xFF;
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	0a1b      	lsrs	r3, r3, #8
 80044d4:	73bb      	strb	r3, [r7, #14]
        uint8_t blue = color_value & 0xFF;
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	737b      	strb	r3, [r7, #13]

        // 
        red = (uint16_t)red * WS2812_Brightness / 255;
 80044da:	7bfb      	ldrb	r3, [r7, #15]
 80044dc:	4a1f      	ldr	r2, [pc, #124]	@ (800455c <WS2812_Write_Colors+0xb4>)
 80044de:	7812      	ldrb	r2, [r2, #0]
 80044e0:	fb02 f303 	mul.w	r3, r2, r3
 80044e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004560 <WS2812_Write_Colors+0xb8>)
 80044e6:	fb82 1203 	smull	r1, r2, r2, r3
 80044ea:	441a      	add	r2, r3
 80044ec:	11d2      	asrs	r2, r2, #7
 80044ee:	17db      	asrs	r3, r3, #31
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	73fb      	strb	r3, [r7, #15]
        green = (uint16_t)green * WS2812_Brightness / 255;
 80044f4:	7bbb      	ldrb	r3, [r7, #14]
 80044f6:	4a19      	ldr	r2, [pc, #100]	@ (800455c <WS2812_Write_Colors+0xb4>)
 80044f8:	7812      	ldrb	r2, [r2, #0]
 80044fa:	fb02 f303 	mul.w	r3, r2, r3
 80044fe:	4a18      	ldr	r2, [pc, #96]	@ (8004560 <WS2812_Write_Colors+0xb8>)
 8004500:	fb82 1203 	smull	r1, r2, r2, r3
 8004504:	441a      	add	r2, r3
 8004506:	11d2      	asrs	r2, r2, #7
 8004508:	17db      	asrs	r3, r3, #31
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	73bb      	strb	r3, [r7, #14]
        blue = (uint16_t)blue * WS2812_Brightness / 255;
 800450e:	7b7b      	ldrb	r3, [r7, #13]
 8004510:	4a12      	ldr	r2, [pc, #72]	@ (800455c <WS2812_Write_Colors+0xb4>)
 8004512:	7812      	ldrb	r2, [r2, #0]
 8004514:	fb02 f303 	mul.w	r3, r2, r3
 8004518:	4a11      	ldr	r2, [pc, #68]	@ (8004560 <WS2812_Write_Colors+0xb8>)
 800451a:	fb82 1203 	smull	r1, r2, r2, r3
 800451e:	441a      	add	r2, r3
 8004520:	11d2      	asrs	r2, r2, #7
 8004522:	17db      	asrs	r3, r3, #31
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	737b      	strb	r3, [r7, #13]

        //  uint32_t 
        color_value = ((uint32_t)red << 16) | ((uint32_t)green << 8) | blue;
 8004528:	7bfb      	ldrb	r3, [r7, #15]
 800452a:	041a      	lsls	r2, r3, #16
 800452c:	7bbb      	ldrb	r3, [r7, #14]
 800452e:	021b      	lsls	r3, r3, #8
 8004530:	431a      	orrs	r2, r3
 8004532:	7b7b      	ldrb	r3, [r7, #13]
 8004534:	4313      	orrs	r3, r2
 8004536:	613b      	str	r3, [r7, #16]

        WS2812_Write_Data(color_value, i);
 8004538:	7dfb      	ldrb	r3, [r7, #23]
 800453a:	4619      	mov	r1, r3
 800453c:	6938      	ldr	r0, [r7, #16]
 800453e:	f7ff ff63 	bl	8004408 <WS2812_Write_Data>
    for (uint8_t i = 0; i < count; i++) {
 8004542:	7dfb      	ldrb	r3, [r7, #23]
 8004544:	3301      	adds	r3, #1
 8004546:	75fb      	strb	r3, [r7, #23]
 8004548:	7dfa      	ldrb	r2, [r7, #23]
 800454a:	78fb      	ldrb	r3, [r7, #3]
 800454c:	429a      	cmp	r2, r3
 800454e:	d3b4      	bcc.n	80044ba <WS2812_Write_Colors+0x12>
    }
    WS2812_Update();
 8004550:	f7ff ff88 	bl	8004464 <WS2812_Update>
}
 8004554:	bf00      	nop
 8004556:	3718      	adds	r7, #24
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	20000044 	.word	0x20000044
 8004560:	80808081 	.word	0x80808081

08004564 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004564:	480d      	ldr	r0, [pc, #52]	@ (800459c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004566:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004568:	f7ff ff3c 	bl	80043e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800456c:	480c      	ldr	r0, [pc, #48]	@ (80045a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800456e:	490d      	ldr	r1, [pc, #52]	@ (80045a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004570:	4a0d      	ldr	r2, [pc, #52]	@ (80045a8 <LoopForever+0xe>)
  movs r3, #0
 8004572:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004574:	e002      	b.n	800457c <LoopCopyDataInit>

08004576 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004576:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004578:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800457a:	3304      	adds	r3, #4

0800457c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800457c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800457e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004580:	d3f9      	bcc.n	8004576 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004582:	4a0a      	ldr	r2, [pc, #40]	@ (80045ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8004584:	4c0a      	ldr	r4, [pc, #40]	@ (80045b0 <LoopForever+0x16>)
  movs r3, #0
 8004586:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004588:	e001      	b.n	800458e <LoopFillZerobss>

0800458a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800458a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800458c:	3204      	adds	r2, #4

0800458e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800458e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004590:	d3fb      	bcc.n	800458a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004592:	f010 f9f5 	bl	8014980 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004596:	f7fd f879 	bl	800168c <main>

0800459a <LoopForever>:

LoopForever:
    b LoopForever
 800459a:	e7fe      	b.n	800459a <LoopForever>
  ldr   r0, =_estack
 800459c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80045a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045a4:	20000390 	.word	0x20000390
  ldr r2, =_sidata
 80045a8:	08026448 	.word	0x08026448
  ldr r2, =_sbss
 80045ac:	20000390 	.word	0x20000390
  ldr r4, =_ebss
 80045b0:	20004fdc 	.word	0x20004fdc

080045b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80045b4:	e7fe      	b.n	80045b4 <ADC1_2_IRQHandler>

080045b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b082      	sub	sp, #8
 80045ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80045bc:	2300      	movs	r3, #0
 80045be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80045c0:	2003      	movs	r0, #3
 80045c2:	f002 fd6f 	bl	80070a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80045c6:	200f      	movs	r0, #15
 80045c8:	f000 f80e 	bl	80045e8 <HAL_InitTick>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	71fb      	strb	r3, [r7, #7]
 80045d6:	e001      	b.n	80045dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80045d8:	f7fe fe50 	bl	800327c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80045dc:	79fb      	ldrb	r3, [r7, #7]

}
 80045de:	4618      	mov	r0, r3
 80045e0:	3708      	adds	r7, #8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
	...

080045e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80045f0:	2300      	movs	r3, #0
 80045f2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80045f4:	4b16      	ldr	r3, [pc, #88]	@ (8004650 <HAL_InitTick+0x68>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d022      	beq.n	8004642 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80045fc:	4b15      	ldr	r3, [pc, #84]	@ (8004654 <HAL_InitTick+0x6c>)
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	4b13      	ldr	r3, [pc, #76]	@ (8004650 <HAL_InitTick+0x68>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004608:	fbb1 f3f3 	udiv	r3, r1, r3
 800460c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004610:	4618      	mov	r0, r3
 8004612:	f002 fd7a 	bl	800710a <HAL_SYSTICK_Config>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10f      	bne.n	800463c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b0f      	cmp	r3, #15
 8004620:	d809      	bhi.n	8004636 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004622:	2200      	movs	r2, #0
 8004624:	6879      	ldr	r1, [r7, #4]
 8004626:	f04f 30ff 	mov.w	r0, #4294967295
 800462a:	f002 fd46 	bl	80070ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800462e:	4a0a      	ldr	r2, [pc, #40]	@ (8004658 <HAL_InitTick+0x70>)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6013      	str	r3, [r2, #0]
 8004634:	e007      	b.n	8004646 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	73fb      	strb	r3, [r7, #15]
 800463a:	e004      	b.n	8004646 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	73fb      	strb	r3, [r7, #15]
 8004640:	e001      	b.n	8004646 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004646:	7bfb      	ldrb	r3, [r7, #15]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	2000004c 	.word	0x2000004c
 8004654:	20000040 	.word	0x20000040
 8004658:	20000048 	.word	0x20000048

0800465c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800465c:	b480      	push	{r7}
 800465e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004660:	4b05      	ldr	r3, [pc, #20]	@ (8004678 <HAL_IncTick+0x1c>)
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	4b05      	ldr	r3, [pc, #20]	@ (800467c <HAL_IncTick+0x20>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4413      	add	r3, r2
 800466a:	4a03      	ldr	r2, [pc, #12]	@ (8004678 <HAL_IncTick+0x1c>)
 800466c:	6013      	str	r3, [r2, #0]
}
 800466e:	bf00      	nop
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr
 8004678:	20003cbc 	.word	0x20003cbc
 800467c:	2000004c 	.word	0x2000004c

08004680 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0
  return uwTick;
 8004684:	4b03      	ldr	r3, [pc, #12]	@ (8004694 <HAL_GetTick+0x14>)
 8004686:	681b      	ldr	r3, [r3, #0]
}
 8004688:	4618      	mov	r0, r3
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	20003cbc 	.word	0x20003cbc

08004698 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80046a0:	f7ff ffee 	bl	8004680 <HAL_GetTick>
 80046a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b0:	d004      	beq.n	80046bc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80046b2:	4b09      	ldr	r3, [pc, #36]	@ (80046d8 <HAL_Delay+0x40>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	4413      	add	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80046bc:	bf00      	nop
 80046be:	f7ff ffdf 	bl	8004680 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	68fa      	ldr	r2, [r7, #12]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d8f7      	bhi.n	80046be <HAL_Delay+0x26>
  {
  }
}
 80046ce:	bf00      	nop
 80046d0:	bf00      	nop
 80046d2:	3710      	adds	r7, #16
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	2000004c 	.word	0x2000004c

080046dc <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80046e4:	4b06      	ldr	r3, [pc, #24]	@ (8004700 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f023 0202 	bic.w	r2, r3, #2
 80046ec:	4904      	ldr	r1, [pc, #16]	@ (8004700 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	600b      	str	r3, [r1, #0]
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr
 8004700:	40010030 	.word	0x40010030

08004704 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8004708:	4b05      	ldr	r3, [pc, #20]	@ (8004720 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a04      	ldr	r2, [pc, #16]	@ (8004720 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 800470e:	f023 0301 	bic.w	r3, r3, #1
 8004712:	6013      	str	r3, [r2, #0]
}
 8004714:	bf00      	nop
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	40010030 	.word	0x40010030

08004724 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	431a      	orrs	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	609a      	str	r2, [r3, #8]
}
 800473e:	bf00      	nop
 8004740:	370c      	adds	r7, #12
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr

0800474a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800474a:	b480      	push	{r7}
 800474c:	b083      	sub	sp, #12
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
 8004752:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	431a      	orrs	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	609a      	str	r2, [r3, #8]
}
 8004764:	bf00      	nop
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004780:	4618      	mov	r0, r3
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800478c:	b480      	push	{r7}
 800478e:	b087      	sub	sp, #28
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	607a      	str	r2, [r7, #4]
 8004798:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	3360      	adds	r3, #96	@ 0x60
 800479e:	461a      	mov	r2, r3
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	4413      	add	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	4b08      	ldr	r3, [pc, #32]	@ (80047d0 <LL_ADC_SetOffset+0x44>)
 80047ae:	4013      	ands	r3, r2
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	4313      	orrs	r3, r2
 80047bc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80047c4:	bf00      	nop
 80047c6:	371c      	adds	r7, #28
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	03fff000 	.word	0x03fff000

080047d4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3360      	adds	r3, #96	@ 0x60
 80047e2:	461a      	mov	r2, r3
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	4413      	add	r3, r2
 80047ea:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3714      	adds	r7, #20
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004800:	b480      	push	{r7}
 8004802:	b087      	sub	sp, #28
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	3360      	adds	r3, #96	@ 0x60
 8004810:	461a      	mov	r2, r3
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	4413      	add	r3, r2
 8004818:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	431a      	orrs	r2, r3
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800482a:	bf00      	nop
 800482c:	371c      	adds	r7, #28
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr

08004836 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004836:	b480      	push	{r7}
 8004838:	b087      	sub	sp, #28
 800483a:	af00      	add	r7, sp, #0
 800483c:	60f8      	str	r0, [r7, #12]
 800483e:	60b9      	str	r1, [r7, #8]
 8004840:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	3360      	adds	r3, #96	@ 0x60
 8004846:	461a      	mov	r2, r3
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	4413      	add	r3, r2
 800484e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	431a      	orrs	r2, r3
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004860:	bf00      	nop
 8004862:	371c      	adds	r7, #28
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800486c:	b480      	push	{r7}
 800486e:	b087      	sub	sp, #28
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	3360      	adds	r3, #96	@ 0x60
 800487c:	461a      	mov	r2, r3
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4413      	add	r3, r2
 8004884:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	431a      	orrs	r2, r3
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004896:	bf00      	nop
 8004898:	371c      	adds	r7, #28
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr

080048a2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
 80048aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	695b      	ldr	r3, [r3, #20]
 80048b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	431a      	orrs	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	615a      	str	r2, [r3, #20]
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d101      	bne.n	80048e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b087      	sub	sp, #28
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	60f8      	str	r0, [r7, #12]
 80048f6:	60b9      	str	r1, [r7, #8]
 80048f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	3330      	adds	r3, #48	@ 0x30
 80048fe:	461a      	mov	r2, r3
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	0a1b      	lsrs	r3, r3, #8
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	f003 030c 	and.w	r3, r3, #12
 800490a:	4413      	add	r3, r2
 800490c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	f003 031f 	and.w	r3, r3, #31
 8004918:	211f      	movs	r1, #31
 800491a:	fa01 f303 	lsl.w	r3, r1, r3
 800491e:	43db      	mvns	r3, r3
 8004920:	401a      	ands	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	0e9b      	lsrs	r3, r3, #26
 8004926:	f003 011f 	and.w	r1, r3, #31
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	f003 031f 	and.w	r3, r3, #31
 8004930:	fa01 f303 	lsl.w	r3, r1, r3
 8004934:	431a      	orrs	r2, r3
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800493a:	bf00      	nop
 800493c:	371c      	adds	r7, #28
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr

08004946 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004946:	b480      	push	{r7}
 8004948:	b083      	sub	sp, #12
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004952:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004956:	2b00      	cmp	r3, #0
 8004958:	d101      	bne.n	800495e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800495a:	2301      	movs	r3, #1
 800495c:	e000      	b.n	8004960 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800495e:	2300      	movs	r3, #0
}
 8004960:	4618      	mov	r0, r3
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800496c:	b480      	push	{r7}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	3314      	adds	r3, #20
 800497c:	461a      	mov	r2, r3
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	0e5b      	lsrs	r3, r3, #25
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	f003 0304 	and.w	r3, r3, #4
 8004988:	4413      	add	r3, r2
 800498a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	0d1b      	lsrs	r3, r3, #20
 8004994:	f003 031f 	and.w	r3, r3, #31
 8004998:	2107      	movs	r1, #7
 800499a:	fa01 f303 	lsl.w	r3, r1, r3
 800499e:	43db      	mvns	r3, r3
 80049a0:	401a      	ands	r2, r3
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	0d1b      	lsrs	r3, r3, #20
 80049a6:	f003 031f 	and.w	r3, r3, #31
 80049aa:	6879      	ldr	r1, [r7, #4]
 80049ac:	fa01 f303 	lsl.w	r3, r1, r3
 80049b0:	431a      	orrs	r2, r3
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80049b6:	bf00      	nop
 80049b8:	371c      	adds	r7, #28
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
	...

080049c4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049dc:	43db      	mvns	r3, r3
 80049de:	401a      	ands	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f003 0318 	and.w	r3, r3, #24
 80049e6:	4908      	ldr	r1, [pc, #32]	@ (8004a08 <LL_ADC_SetChannelSingleDiff+0x44>)
 80049e8:	40d9      	lsrs	r1, r3
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	400b      	ands	r3, r1
 80049ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049f2:	431a      	orrs	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80049fa:	bf00      	nop
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	0007ffff 	.word	0x0007ffff

08004a0c <LL_ADC_SetAnalogWDMonitChannels>:
  *             On this STM32 series, all ADCx are not available on all devices. Refer to device datasheet
  *             for more details.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b087      	sub	sp, #28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	330c      	adds	r3, #12
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	0d1b      	lsrs	r3, r3, #20
 8004a22:	f003 0103 	and.w	r1, r3, #3
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	f003 0201 	and.w	r2, r3, #1
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	00db      	lsls	r3, r3, #3
 8004a30:	4413      	add	r3, r2
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	440b      	add	r3, r1
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	4403      	add	r3, r0
 8004a3a:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
                                                * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f023 4302 	bic.w	r3, r3, #2181038080	@ 0x82000000
 8004a46:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 8004a4a:	43db      	mvns	r3, r3
 8004a4c:	401a      	ands	r2, r3
 8004a4e:	6879      	ldr	r1, [r7, #4]
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	400b      	ands	r3, r1
 8004a54:	431a      	orrs	r2, r3
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 8004a5a:	bf00      	nop
 8004a5c:	371c      	adds	r7, #28
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr

08004a66 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b087      	sub	sp, #28
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	60f8      	str	r0, [r7, #12]
 8004a6e:	60b9      	str	r1, [r7, #8]
 8004a70:	607a      	str	r2, [r7, #4]
 8004a72:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	3320      	adds	r3, #32
 8004a78:	461a      	mov	r2, r3
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	0d1b      	lsrs	r3, r3, #20
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	f003 030c 	and.w	r3, r3, #12
 8004a84:	4413      	add	r3, r2
 8004a86:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 22f0 	and.w	r2, r3, #4026593280	@ 0xf000f000
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	0419      	lsls	r1, r3, #16
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	430b      	orrs	r3, r1
 8004a98:	431a      	orrs	r2, r3
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 8004a9e:	bf00      	nop
 8004aa0:	371c      	adds	r7, #28
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr

08004aaa <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b083      	sub	sp, #12
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f003 031f 	and.w	r3, r3, #31
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b083      	sub	sp, #12
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004af2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	6093      	str	r3, [r2, #8]
}
 8004afa:	bf00      	nop
 8004afc:	370c      	adds	r7, #12
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b1a:	d101      	bne.n	8004b20 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e000      	b.n	8004b22 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	370c      	adds	r7, #12
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr

08004b2e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b083      	sub	sp, #12
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004b3e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b42:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr

08004b56 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b083      	sub	sp, #12
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b6a:	d101      	bne.n	8004b70 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e000      	b.n	8004b72 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr

08004b7e <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b083      	sub	sp, #12
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b8e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b92:	f043 0201 	orr.w	r2, r3, #1
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b083      	sub	sp, #12
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d101      	bne.n	8004bbe <LL_ADC_IsEnabled+0x18>
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e000      	b.n	8004bc0 <LL_ADC_IsEnabled+0x1a>
 8004bbe:	2300      	movs	r3, #0
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004bdc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004be0:	f043 0204 	orr.w	r2, r3, #4
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004be8:	bf00      	nop
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f003 0304 	and.w	r3, r3, #4
 8004c04:	2b04      	cmp	r3, #4
 8004c06:	d101      	bne.n	8004c0c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e000      	b.n	8004c0e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b083      	sub	sp, #12
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f003 0308 	and.w	r3, r3, #8
 8004c2a:	2b08      	cmp	r3, #8
 8004c2c:	d101      	bne.n	8004c32 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e000      	b.n	8004c34 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2280      	movs	r2, #128	@ 0x80
 8004c4c:	601a      	str	r2, [r3, #0]
}
 8004c4e:	bf00      	nop
 8004c50:	370c      	adds	r7, #12
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr

08004c5a <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b083      	sub	sp, #12
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c68:	601a      	str	r2, [r3, #0]
}
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8004c76:	b480      	push	{r7}
 8004c78:	b083      	sub	sp, #12
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c84:	601a      	str	r2, [r3, #0]
}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b083      	sub	sp, #12
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	605a      	str	r2, [r3, #4]
}
 8004ca6:	bf00      	nop
 8004ca8:	370c      	adds	r7, #12
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr

08004cb2 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	b083      	sub	sp, #12
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	605a      	str	r2, [r3, #4]
}
 8004cc6:	bf00      	nop
 8004cc8:	370c      	adds	r7, #12
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr

08004cd2 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	b083      	sub	sp, #12
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	605a      	str	r2, [r3, #4]
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr

08004cf2 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b083      	sub	sp, #12
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	605a      	str	r2, [r3, #4]
}
 8004d06:	bf00      	nop
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	605a      	str	r2, [r3, #4]
}
 8004d26:	bf00      	nop
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr

08004d32 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b083      	sub	sp, #12
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	605a      	str	r2, [r3, #4]
}
 8004d46:	bf00      	nop
 8004d48:	370c      	adds	r7, #12
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
	...

08004d54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004d54:	b590      	push	{r4, r7, lr}
 8004d56:	b089      	sub	sp, #36	@ 0x24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d101      	bne.n	8004d6e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e1a9      	b.n	80050c2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d109      	bne.n	8004d90 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f7fe faa5 	bl	80032cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7ff feb6 	bl	8004b06 <LL_ADC_IsDeepPowerDownEnabled>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d004      	beq.n	8004daa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4618      	mov	r0, r3
 8004da6:	f7ff fe9c 	bl	8004ae2 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7ff fed1 	bl	8004b56 <LL_ADC_IsInternalRegulatorEnabled>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d115      	bne.n	8004de6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7ff feb5 	bl	8004b2e <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004dc4:	4b9c      	ldr	r3, [pc, #624]	@ (8005038 <HAL_ADC_Init+0x2e4>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	099b      	lsrs	r3, r3, #6
 8004dca:	4a9c      	ldr	r2, [pc, #624]	@ (800503c <HAL_ADC_Init+0x2e8>)
 8004dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd0:	099b      	lsrs	r3, r3, #6
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	005b      	lsls	r3, r3, #1
 8004dd6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004dd8:	e002      	b.n	8004de0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1f9      	bne.n	8004dda <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7ff feb3 	bl	8004b56 <LL_ADC_IsInternalRegulatorEnabled>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10d      	bne.n	8004e12 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dfa:	f043 0210 	orr.w	r2, r3, #16
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e06:	f043 0201 	orr.w	r2, r3, #1
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f7ff feec 	bl	8004bf4 <LL_ADC_REG_IsConversionOngoing>
 8004e1c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e22:	f003 0310 	and.w	r3, r3, #16
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	f040 8142 	bne.w	80050b0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f040 813e 	bne.w	80050b0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e38:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004e3c:	f043 0202 	orr.w	r2, r3, #2
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7ff feac 	bl	8004ba6 <LL_ADC_IsEnabled>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d141      	bne.n	8004ed8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e5c:	d004      	beq.n	8004e68 <HAL_ADC_Init+0x114>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a77      	ldr	r2, [pc, #476]	@ (8005040 <HAL_ADC_Init+0x2ec>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d10f      	bne.n	8004e88 <HAL_ADC_Init+0x134>
 8004e68:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004e6c:	f7ff fe9b 	bl	8004ba6 <LL_ADC_IsEnabled>
 8004e70:	4604      	mov	r4, r0
 8004e72:	4873      	ldr	r0, [pc, #460]	@ (8005040 <HAL_ADC_Init+0x2ec>)
 8004e74:	f7ff fe97 	bl	8004ba6 <LL_ADC_IsEnabled>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	4323      	orrs	r3, r4
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	bf0c      	ite	eq
 8004e80:	2301      	moveq	r3, #1
 8004e82:	2300      	movne	r3, #0
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	e012      	b.n	8004eae <HAL_ADC_Init+0x15a>
 8004e88:	486e      	ldr	r0, [pc, #440]	@ (8005044 <HAL_ADC_Init+0x2f0>)
 8004e8a:	f7ff fe8c 	bl	8004ba6 <LL_ADC_IsEnabled>
 8004e8e:	4604      	mov	r4, r0
 8004e90:	486d      	ldr	r0, [pc, #436]	@ (8005048 <HAL_ADC_Init+0x2f4>)
 8004e92:	f7ff fe88 	bl	8004ba6 <LL_ADC_IsEnabled>
 8004e96:	4603      	mov	r3, r0
 8004e98:	431c      	orrs	r4, r3
 8004e9a:	486c      	ldr	r0, [pc, #432]	@ (800504c <HAL_ADC_Init+0x2f8>)
 8004e9c:	f7ff fe83 	bl	8004ba6 <LL_ADC_IsEnabled>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	4323      	orrs	r3, r4
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	bf0c      	ite	eq
 8004ea8:	2301      	moveq	r3, #1
 8004eaa:	2300      	movne	r3, #0
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d012      	beq.n	8004ed8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004eba:	d004      	beq.n	8004ec6 <HAL_ADC_Init+0x172>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a5f      	ldr	r2, [pc, #380]	@ (8005040 <HAL_ADC_Init+0x2ec>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d101      	bne.n	8004eca <HAL_ADC_Init+0x176>
 8004ec6:	4a62      	ldr	r2, [pc, #392]	@ (8005050 <HAL_ADC_Init+0x2fc>)
 8004ec8:	e000      	b.n	8004ecc <HAL_ADC_Init+0x178>
 8004eca:	4a62      	ldr	r2, [pc, #392]	@ (8005054 <HAL_ADC_Init+0x300>)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	f7ff fc26 	bl	8004724 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	7f5b      	ldrb	r3, [r3, #29]
 8004edc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ee2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004ee8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004eee:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004ef6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d106      	bne.n	8004f14 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	045b      	lsls	r3, r3, #17
 8004f0e:	69ba      	ldr	r2, [r7, #24]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d009      	beq.n	8004f30 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f20:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f28:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68da      	ldr	r2, [r3, #12]
 8004f36:	4b48      	ldr	r3, [pc, #288]	@ (8005058 <HAL_ADC_Init+0x304>)
 8004f38:	4013      	ands	r3, r2
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	6812      	ldr	r2, [r2, #0]
 8004f3e:	69b9      	ldr	r1, [r7, #24]
 8004f40:	430b      	orrs	r3, r1
 8004f42:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7ff fe5b 	bl	8004c1a <LL_ADC_INJ_IsConversionOngoing>
 8004f64:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d17f      	bne.n	800506c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d17c      	bne.n	800506c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004f76:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004f7e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004f80:	4313      	orrs	r3, r2
 8004f82:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f8e:	f023 0302 	bic.w	r3, r3, #2
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	6812      	ldr	r2, [r2, #0]
 8004f96:	69b9      	ldr	r1, [r7, #24]
 8004f98:	430b      	orrs	r3, r1
 8004f9a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d017      	beq.n	8004fd4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	691a      	ldr	r2, [r3, #16]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004fb2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004fbc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004fc0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	6911      	ldr	r1, [r2, #16]
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6812      	ldr	r2, [r2, #0]
 8004fcc:	430b      	orrs	r3, r1
 8004fce:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004fd2:	e013      	b.n	8004ffc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	691a      	ldr	r2, [r3, #16]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004fe2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	6812      	ldr	r2, [r2, #0]
 8004ff0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004ff4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ff8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005002:	2b01      	cmp	r3, #1
 8005004:	d12a      	bne.n	800505c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	691b      	ldr	r3, [r3, #16]
 800500c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005010:	f023 0304 	bic.w	r3, r3, #4
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800501c:	4311      	orrs	r1, r2
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005022:	4311      	orrs	r1, r2
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005028:	430a      	orrs	r2, r1
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f042 0201 	orr.w	r2, r2, #1
 8005034:	611a      	str	r2, [r3, #16]
 8005036:	e019      	b.n	800506c <HAL_ADC_Init+0x318>
 8005038:	20000040 	.word	0x20000040
 800503c:	053e2d63 	.word	0x053e2d63
 8005040:	50000100 	.word	0x50000100
 8005044:	50000400 	.word	0x50000400
 8005048:	50000500 	.word	0x50000500
 800504c:	50000600 	.word	0x50000600
 8005050:	50000300 	.word	0x50000300
 8005054:	50000700 	.word	0x50000700
 8005058:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691a      	ldr	r2, [r3, #16]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0201 	bic.w	r2, r2, #1
 800506a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	695b      	ldr	r3, [r3, #20]
 8005070:	2b01      	cmp	r3, #1
 8005072:	d10c      	bne.n	800508e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507a:	f023 010f 	bic.w	r1, r3, #15
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	1e5a      	subs	r2, r3, #1
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	631a      	str	r2, [r3, #48]	@ 0x30
 800508c:	e007      	b.n	800509e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f022 020f 	bic.w	r2, r2, #15
 800509c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050a2:	f023 0303 	bic.w	r3, r3, #3
 80050a6:	f043 0201 	orr.w	r2, r3, #1
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80050ae:	e007      	b.n	80050c0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b4:	f043 0210 	orr.w	r2, r3, #16
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80050c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3724      	adds	r7, #36	@ 0x24
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd90      	pop	{r4, r7, pc}
 80050ca:	bf00      	nop

080050cc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b086      	sub	sp, #24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050e0:	d004      	beq.n	80050ec <HAL_ADC_Start_DMA+0x20>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a5a      	ldr	r2, [pc, #360]	@ (8005250 <HAL_ADC_Start_DMA+0x184>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d101      	bne.n	80050f0 <HAL_ADC_Start_DMA+0x24>
 80050ec:	4b59      	ldr	r3, [pc, #356]	@ (8005254 <HAL_ADC_Start_DMA+0x188>)
 80050ee:	e000      	b.n	80050f2 <HAL_ADC_Start_DMA+0x26>
 80050f0:	4b59      	ldr	r3, [pc, #356]	@ (8005258 <HAL_ADC_Start_DMA+0x18c>)
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7ff fcd9 	bl	8004aaa <LL_ADC_GetMultimode>
 80050f8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4618      	mov	r0, r3
 8005100:	f7ff fd78 	bl	8004bf4 <LL_ADC_REG_IsConversionOngoing>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	f040 809b 	bne.w	8005242 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005112:	2b01      	cmp	r3, #1
 8005114:	d101      	bne.n	800511a <HAL_ADC_Start_DMA+0x4e>
 8005116:	2302      	movs	r3, #2
 8005118:	e096      	b.n	8005248 <HAL_ADC_Start_DMA+0x17c>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a4d      	ldr	r2, [pc, #308]	@ (800525c <HAL_ADC_Start_DMA+0x190>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d008      	beq.n	800513e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d005      	beq.n	800513e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	2b05      	cmp	r3, #5
 8005136:	d002      	beq.n	800513e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	2b09      	cmp	r3, #9
 800513c:	d17a      	bne.n	8005234 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f001 f96c 	bl	800641c <ADC_Enable>
 8005144:	4603      	mov	r3, r0
 8005146:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005148:	7dfb      	ldrb	r3, [r7, #23]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d16d      	bne.n	800522a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005152:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005156:	f023 0301 	bic.w	r3, r3, #1
 800515a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a3a      	ldr	r2, [pc, #232]	@ (8005250 <HAL_ADC_Start_DMA+0x184>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d009      	beq.n	8005180 <HAL_ADC_Start_DMA+0xb4>
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a3b      	ldr	r2, [pc, #236]	@ (8005260 <HAL_ADC_Start_DMA+0x194>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d002      	beq.n	800517c <HAL_ADC_Start_DMA+0xb0>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	e003      	b.n	8005184 <HAL_ADC_Start_DMA+0xb8>
 800517c:	4b39      	ldr	r3, [pc, #228]	@ (8005264 <HAL_ADC_Start_DMA+0x198>)
 800517e:	e001      	b.n	8005184 <HAL_ADC_Start_DMA+0xb8>
 8005180:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	6812      	ldr	r2, [r2, #0]
 8005188:	4293      	cmp	r3, r2
 800518a:	d002      	beq.n	8005192 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d105      	bne.n	800519e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005196:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d006      	beq.n	80051b8 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ae:	f023 0206 	bic.w	r2, r3, #6
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	661a      	str	r2, [r3, #96]	@ 0x60
 80051b6:	e002      	b.n	80051be <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c2:	4a29      	ldr	r2, [pc, #164]	@ (8005268 <HAL_ADC_Start_DMA+0x19c>)
 80051c4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ca:	4a28      	ldr	r2, [pc, #160]	@ (800526c <HAL_ADC_Start_DMA+0x1a0>)
 80051cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051d2:	4a27      	ldr	r2, [pc, #156]	@ (8005270 <HAL_ADC_Start_DMA+0x1a4>)
 80051d4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	221c      	movs	r2, #28
 80051dc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f042 0210 	orr.w	r2, r2, #16
 80051f4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f042 0201 	orr.w	r2, r2, #1
 8005204:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	3340      	adds	r3, #64	@ 0x40
 8005210:	4619      	mov	r1, r3
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f002 faa3 	bl	8007760 <HAL_DMA_Start_IT>
 800521a:	4603      	mov	r3, r0
 800521c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4618      	mov	r0, r3
 8005224:	f7ff fcd2 	bl	8004bcc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005228:	e00d      	b.n	8005246 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8005232:	e008      	b.n	8005246 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005240:	e001      	b.n	8005246 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005242:	2302      	movs	r3, #2
 8005244:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005246:	7dfb      	ldrb	r3, [r7, #23]
}
 8005248:	4618      	mov	r0, r3
 800524a:	3718      	adds	r7, #24
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}
 8005250:	50000100 	.word	0x50000100
 8005254:	50000300 	.word	0x50000300
 8005258:	50000700 	.word	0x50000700
 800525c:	50000600 	.word	0x50000600
 8005260:	50000500 	.word	0x50000500
 8005264:	50000400 	.word	0x50000400
 8005268:	08006549 	.word	0x08006549
 800526c:	08006621 	.word	0x08006621
 8005270:	0800663d 	.word	0x0800663d

08005274 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b08a      	sub	sp, #40	@ 0x28
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800527c:	2300      	movs	r3, #0
 800527e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005298:	d004      	beq.n	80052a4 <HAL_ADC_IRQHandler+0x30>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a8e      	ldr	r2, [pc, #568]	@ (80054d8 <HAL_ADC_IRQHandler+0x264>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d101      	bne.n	80052a8 <HAL_ADC_IRQHandler+0x34>
 80052a4:	4b8d      	ldr	r3, [pc, #564]	@ (80054dc <HAL_ADC_IRQHandler+0x268>)
 80052a6:	e000      	b.n	80052aa <HAL_ADC_IRQHandler+0x36>
 80052a8:	4b8d      	ldr	r3, [pc, #564]	@ (80054e0 <HAL_ADC_IRQHandler+0x26c>)
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7ff fbfd 	bl	8004aaa <LL_ADC_GetMultimode>
 80052b0:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d017      	beq.n	80052ec <HAL_ADC_IRQHandler+0x78>
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d012      	beq.n	80052ec <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052ca:	f003 0310 	and.w	r3, r3, #16
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d105      	bne.n	80052de <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052d6:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f001 fa14 	bl	800670c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2202      	movs	r2, #2
 80052ea:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	f003 0304 	and.w	r3, r3, #4
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d004      	beq.n	8005300 <HAL_ADC_IRQHandler+0x8c>
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	f003 0304 	and.w	r3, r3, #4
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d10b      	bne.n	8005318 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005306:	2b00      	cmp	r3, #0
 8005308:	f000 8094 	beq.w	8005434 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	f003 0308 	and.w	r3, r3, #8
 8005312:	2b00      	cmp	r3, #0
 8005314:	f000 808e 	beq.w	8005434 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800531c:	f003 0310 	and.w	r3, r3, #16
 8005320:	2b00      	cmp	r3, #0
 8005322:	d105      	bne.n	8005330 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005328:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4618      	mov	r0, r3
 8005336:	f7ff fac7 	bl	80048c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d072      	beq.n	8005426 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a64      	ldr	r2, [pc, #400]	@ (80054d8 <HAL_ADC_IRQHandler+0x264>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d009      	beq.n	800535e <HAL_ADC_IRQHandler+0xea>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a65      	ldr	r2, [pc, #404]	@ (80054e4 <HAL_ADC_IRQHandler+0x270>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d002      	beq.n	800535a <HAL_ADC_IRQHandler+0xe6>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	e003      	b.n	8005362 <HAL_ADC_IRQHandler+0xee>
 800535a:	4b63      	ldr	r3, [pc, #396]	@ (80054e8 <HAL_ADC_IRQHandler+0x274>)
 800535c:	e001      	b.n	8005362 <HAL_ADC_IRQHandler+0xee>
 800535e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	6812      	ldr	r2, [r2, #0]
 8005366:	4293      	cmp	r3, r2
 8005368:	d008      	beq.n	800537c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d005      	beq.n	800537c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	2b05      	cmp	r3, #5
 8005374:	d002      	beq.n	800537c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	2b09      	cmp	r3, #9
 800537a:	d104      	bne.n	8005386 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	623b      	str	r3, [r7, #32]
 8005384:	e014      	b.n	80053b0 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a53      	ldr	r2, [pc, #332]	@ (80054d8 <HAL_ADC_IRQHandler+0x264>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d009      	beq.n	80053a4 <HAL_ADC_IRQHandler+0x130>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a53      	ldr	r2, [pc, #332]	@ (80054e4 <HAL_ADC_IRQHandler+0x270>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d002      	beq.n	80053a0 <HAL_ADC_IRQHandler+0x12c>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	e003      	b.n	80053a8 <HAL_ADC_IRQHandler+0x134>
 80053a0:	4b51      	ldr	r3, [pc, #324]	@ (80054e8 <HAL_ADC_IRQHandler+0x274>)
 80053a2:	e001      	b.n	80053a8 <HAL_ADC_IRQHandler+0x134>
 80053a4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80053a8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80053b0:	6a3b      	ldr	r3, [r7, #32]
 80053b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d135      	bne.n	8005426 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0308 	and.w	r3, r3, #8
 80053c4:	2b08      	cmp	r3, #8
 80053c6:	d12e      	bne.n	8005426 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4618      	mov	r0, r3
 80053ce:	f7ff fc11 	bl	8004bf4 <LL_ADC_REG_IsConversionOngoing>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d11a      	bne.n	800540e <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	685a      	ldr	r2, [r3, #4]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f022 020c 	bic.w	r2, r2, #12
 80053e6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d112      	bne.n	8005426 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005404:	f043 0201 	orr.w	r2, r3, #1
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800540c:	e00b      	b.n	8005426 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005412:	f043 0210 	orr.w	r2, r3, #16
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800541e:	f043 0201 	orr.w	r2, r3, #1
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f984 	bl	8005734 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	220c      	movs	r2, #12
 8005432:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	f003 0320 	and.w	r3, r3, #32
 800543a:	2b00      	cmp	r3, #0
 800543c:	d004      	beq.n	8005448 <HAL_ADC_IRQHandler+0x1d4>
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	f003 0320 	and.w	r3, r3, #32
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10b      	bne.n	8005460 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005448:	69fb      	ldr	r3, [r7, #28]
 800544a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800544e:	2b00      	cmp	r3, #0
 8005450:	f000 80b3 	beq.w	80055ba <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005454:	69bb      	ldr	r3, [r7, #24]
 8005456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 80ad 	beq.w	80055ba <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005464:	f003 0310 	and.w	r3, r3, #16
 8005468:	2b00      	cmp	r3, #0
 800546a:	d105      	bne.n	8005478 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005470:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4618      	mov	r0, r3
 800547e:	f7ff fa62 	bl	8004946 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005482:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4618      	mov	r0, r3
 800548a:	f7ff fa1d 	bl	80048c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800548e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a10      	ldr	r2, [pc, #64]	@ (80054d8 <HAL_ADC_IRQHandler+0x264>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d009      	beq.n	80054ae <HAL_ADC_IRQHandler+0x23a>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a11      	ldr	r2, [pc, #68]	@ (80054e4 <HAL_ADC_IRQHandler+0x270>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d002      	beq.n	80054aa <HAL_ADC_IRQHandler+0x236>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	e003      	b.n	80054b2 <HAL_ADC_IRQHandler+0x23e>
 80054aa:	4b0f      	ldr	r3, [pc, #60]	@ (80054e8 <HAL_ADC_IRQHandler+0x274>)
 80054ac:	e001      	b.n	80054b2 <HAL_ADC_IRQHandler+0x23e>
 80054ae:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	6812      	ldr	r2, [r2, #0]
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d008      	beq.n	80054cc <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d005      	beq.n	80054cc <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	2b06      	cmp	r3, #6
 80054c4:	d002      	beq.n	80054cc <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	2b07      	cmp	r3, #7
 80054ca:	d10f      	bne.n	80054ec <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	623b      	str	r3, [r7, #32]
 80054d4:	e01f      	b.n	8005516 <HAL_ADC_IRQHandler+0x2a2>
 80054d6:	bf00      	nop
 80054d8:	50000100 	.word	0x50000100
 80054dc:	50000300 	.word	0x50000300
 80054e0:	50000700 	.word	0x50000700
 80054e4:	50000500 	.word	0x50000500
 80054e8:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a8b      	ldr	r2, [pc, #556]	@ (8005720 <HAL_ADC_IRQHandler+0x4ac>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d009      	beq.n	800550a <HAL_ADC_IRQHandler+0x296>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a8a      	ldr	r2, [pc, #552]	@ (8005724 <HAL_ADC_IRQHandler+0x4b0>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d002      	beq.n	8005506 <HAL_ADC_IRQHandler+0x292>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	e003      	b.n	800550e <HAL_ADC_IRQHandler+0x29a>
 8005506:	4b88      	ldr	r3, [pc, #544]	@ (8005728 <HAL_ADC_IRQHandler+0x4b4>)
 8005508:	e001      	b.n	800550e <HAL_ADC_IRQHandler+0x29a>
 800550a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800550e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d047      	beq.n	80055ac <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800551c:	6a3b      	ldr	r3, [r7, #32]
 800551e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d007      	beq.n	8005536 <HAL_ADC_IRQHandler+0x2c2>
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d03f      	beq.n	80055ac <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800552c:	6a3b      	ldr	r3, [r7, #32]
 800552e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005532:	2b00      	cmp	r3, #0
 8005534:	d13a      	bne.n	80055ac <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005540:	2b40      	cmp	r3, #64	@ 0x40
 8005542:	d133      	bne.n	80055ac <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005544:	6a3b      	ldr	r3, [r7, #32]
 8005546:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d12e      	bne.n	80055ac <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4618      	mov	r0, r3
 8005554:	f7ff fb61 	bl	8004c1a <LL_ADC_INJ_IsConversionOngoing>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d11a      	bne.n	8005594 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800556c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005572:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800557e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005582:	2b00      	cmp	r3, #0
 8005584:	d112      	bne.n	80055ac <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800558a:	f043 0201 	orr.w	r2, r3, #1
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005592:	e00b      	b.n	80055ac <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005598:	f043 0210 	orr.w	r2, r3, #16
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055a4:	f043 0201 	orr.w	r2, r3, #1
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f001 f885 	bl	80066bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2260      	movs	r2, #96	@ 0x60
 80055b8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d011      	beq.n	80055e8 <HAL_ADC_IRQHandler+0x374>
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00c      	beq.n	80055e8 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f8be 	bl	800575c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2280      	movs	r2, #128	@ 0x80
 80055e6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d012      	beq.n	8005618 <HAL_ADC_IRQHandler+0x3a4>
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d00d      	beq.n	8005618 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005600:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f001 f86b 	bl	80066e4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005616:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800561e:	2b00      	cmp	r3, #0
 8005620:	d012      	beq.n	8005648 <HAL_ADC_IRQHandler+0x3d4>
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00d      	beq.n	8005648 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005630:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f001 f85d 	bl	80066f8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005646:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	f003 0310 	and.w	r3, r3, #16
 800564e:	2b00      	cmp	r3, #0
 8005650:	d043      	beq.n	80056da <HAL_ADC_IRQHandler+0x466>
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	f003 0310 	and.w	r3, r3, #16
 8005658:	2b00      	cmp	r3, #0
 800565a:	d03e      	beq.n	80056da <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005660:	2b00      	cmp	r3, #0
 8005662:	d102      	bne.n	800566a <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8005664:	2301      	movs	r3, #1
 8005666:	627b      	str	r3, [r7, #36]	@ 0x24
 8005668:	e021      	b.n	80056ae <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d015      	beq.n	800569c <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005678:	d004      	beq.n	8005684 <HAL_ADC_IRQHandler+0x410>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a28      	ldr	r2, [pc, #160]	@ (8005720 <HAL_ADC_IRQHandler+0x4ac>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d101      	bne.n	8005688 <HAL_ADC_IRQHandler+0x414>
 8005684:	4b29      	ldr	r3, [pc, #164]	@ (800572c <HAL_ADC_IRQHandler+0x4b8>)
 8005686:	e000      	b.n	800568a <HAL_ADC_IRQHandler+0x416>
 8005688:	4b29      	ldr	r3, [pc, #164]	@ (8005730 <HAL_ADC_IRQHandler+0x4bc>)
 800568a:	4618      	mov	r0, r3
 800568c:	f7ff fa1b 	bl	8004ac6 <LL_ADC_GetMultiDMATransfer>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00b      	beq.n	80056ae <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8005696:	2301      	movs	r3, #1
 8005698:	627b      	str	r3, [r7, #36]	@ 0x24
 800569a:	e008      	b.n	80056ae <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d001      	beq.n	80056ae <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80056aa:	2301      	movs	r3, #1
 80056ac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80056ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d10e      	bne.n	80056d2 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056b8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056c4:	f043 0202 	orr.w	r2, r3, #2
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f84f 	bl	8005770 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2210      	movs	r2, #16
 80056d8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d018      	beq.n	8005716 <HAL_ADC_IRQHandler+0x4a2>
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d013      	beq.n	8005716 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056f2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056fe:	f043 0208 	orr.w	r2, r3, #8
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800570e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 ffdd 	bl	80066d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005716:	bf00      	nop
 8005718:	3728      	adds	r7, #40	@ 0x28
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	50000100 	.word	0x50000100
 8005724:	50000500 	.word	0x50000500
 8005728:	50000400 	.word	0x50000400
 800572c:	50000300 	.word	0x50000300
 8005730:	50000700 	.word	0x50000700

08005734 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005778:	bf00      	nop
 800577a:	370c      	adds	r7, #12
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b0b6      	sub	sp, #216	@ 0xd8
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800578e:	2300      	movs	r3, #0
 8005790:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005794:	2300      	movs	r3, #0
 8005796:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d102      	bne.n	80057a8 <HAL_ADC_ConfigChannel+0x24>
 80057a2:	2302      	movs	r3, #2
 80057a4:	f000 bc13 	b.w	8005fce <HAL_ADC_ConfigChannel+0x84a>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7ff fa1d 	bl	8004bf4 <LL_ADC_REG_IsConversionOngoing>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f040 83f3 	bne.w	8005fa8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6818      	ldr	r0, [r3, #0]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	6859      	ldr	r1, [r3, #4]
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	461a      	mov	r2, r3
 80057d0:	f7ff f88d 	bl	80048ee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4618      	mov	r0, r3
 80057da:	f7ff fa0b 	bl	8004bf4 <LL_ADC_REG_IsConversionOngoing>
 80057de:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7ff fa17 	bl	8004c1a <LL_ADC_INJ_IsConversionOngoing>
 80057ec:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80057f0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	f040 81d9 	bne.w	8005bac <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80057fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f040 81d4 	bne.w	8005bac <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800580c:	d10f      	bne.n	800582e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6818      	ldr	r0, [r3, #0]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2200      	movs	r2, #0
 8005818:	4619      	mov	r1, r3
 800581a:	f7ff f8a7 	bl	800496c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005826:	4618      	mov	r0, r3
 8005828:	f7ff f83b 	bl	80048a2 <LL_ADC_SetSamplingTimeCommonConfig>
 800582c:	e00e      	b.n	800584c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6818      	ldr	r0, [r3, #0]
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	6819      	ldr	r1, [r3, #0]
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	461a      	mov	r2, r3
 800583c:	f7ff f896 	bl	800496c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2100      	movs	r1, #0
 8005846:	4618      	mov	r0, r3
 8005848:	f7ff f82b 	bl	80048a2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	695a      	ldr	r2, [r3, #20]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	08db      	lsrs	r3, r3, #3
 8005858:	f003 0303 	and.w	r3, r3, #3
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	fa02 f303 	lsl.w	r3, r2, r3
 8005862:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	2b04      	cmp	r3, #4
 800586c:	d022      	beq.n	80058b4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6818      	ldr	r0, [r3, #0]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	6919      	ldr	r1, [r3, #16]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800587e:	f7fe ff85 	bl	800478c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6818      	ldr	r0, [r3, #0]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	6919      	ldr	r1, [r3, #16]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	699b      	ldr	r3, [r3, #24]
 800588e:	461a      	mov	r2, r3
 8005890:	f7fe ffd1 	bl	8004836 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6818      	ldr	r0, [r3, #0]
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d102      	bne.n	80058aa <HAL_ADC_ConfigChannel+0x126>
 80058a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80058a8:	e000      	b.n	80058ac <HAL_ADC_ConfigChannel+0x128>
 80058aa:	2300      	movs	r3, #0
 80058ac:	461a      	mov	r2, r3
 80058ae:	f7fe ffdd 	bl	800486c <LL_ADC_SetOffsetSaturation>
 80058b2:	e17b      	b.n	8005bac <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2100      	movs	r1, #0
 80058ba:	4618      	mov	r0, r3
 80058bc:	f7fe ff8a 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 80058c0:	4603      	mov	r3, r0
 80058c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10a      	bne.n	80058e0 <HAL_ADC_ConfigChannel+0x15c>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2100      	movs	r1, #0
 80058d0:	4618      	mov	r0, r3
 80058d2:	f7fe ff7f 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 80058d6:	4603      	mov	r3, r0
 80058d8:	0e9b      	lsrs	r3, r3, #26
 80058da:	f003 021f 	and.w	r2, r3, #31
 80058de:	e01e      	b.n	800591e <HAL_ADC_ConfigChannel+0x19a>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2100      	movs	r1, #0
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7fe ff74 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 80058ec:	4603      	mov	r3, r0
 80058ee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80058f6:	fa93 f3a3 	rbit	r3, r3
 80058fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80058fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005902:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005906:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d101      	bne.n	8005912 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800590e:	2320      	movs	r3, #32
 8005910:	e004      	b.n	800591c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8005912:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005916:	fab3 f383 	clz	r3, r3
 800591a:	b2db      	uxtb	r3, r3
 800591c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005926:	2b00      	cmp	r3, #0
 8005928:	d105      	bne.n	8005936 <HAL_ADC_ConfigChannel+0x1b2>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	0e9b      	lsrs	r3, r3, #26
 8005930:	f003 031f 	and.w	r3, r3, #31
 8005934:	e018      	b.n	8005968 <HAL_ADC_ConfigChannel+0x1e4>
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800593e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005942:	fa93 f3a3 	rbit	r3, r3
 8005946:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800594a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800594e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005952:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005956:	2b00      	cmp	r3, #0
 8005958:	d101      	bne.n	800595e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800595a:	2320      	movs	r3, #32
 800595c:	e004      	b.n	8005968 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800595e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005962:	fab3 f383 	clz	r3, r3
 8005966:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005968:	429a      	cmp	r2, r3
 800596a:	d106      	bne.n	800597a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2200      	movs	r2, #0
 8005972:	2100      	movs	r1, #0
 8005974:	4618      	mov	r0, r3
 8005976:	f7fe ff43 	bl	8004800 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2101      	movs	r1, #1
 8005980:	4618      	mov	r0, r3
 8005982:	f7fe ff27 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 8005986:	4603      	mov	r3, r0
 8005988:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10a      	bne.n	80059a6 <HAL_ADC_ConfigChannel+0x222>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2101      	movs	r1, #1
 8005996:	4618      	mov	r0, r3
 8005998:	f7fe ff1c 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 800599c:	4603      	mov	r3, r0
 800599e:	0e9b      	lsrs	r3, r3, #26
 80059a0:	f003 021f 	and.w	r2, r3, #31
 80059a4:	e01e      	b.n	80059e4 <HAL_ADC_ConfigChannel+0x260>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2101      	movs	r1, #1
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7fe ff11 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 80059b2:	4603      	mov	r3, r0
 80059b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80059bc:	fa93 f3a3 	rbit	r3, r3
 80059c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80059c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80059c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80059cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d101      	bne.n	80059d8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80059d4:	2320      	movs	r3, #32
 80059d6:	e004      	b.n	80059e2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80059d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059dc:	fab3 f383 	clz	r3, r3
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d105      	bne.n	80059fc <HAL_ADC_ConfigChannel+0x278>
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	0e9b      	lsrs	r3, r3, #26
 80059f6:	f003 031f 	and.w	r3, r3, #31
 80059fa:	e018      	b.n	8005a2e <HAL_ADC_ConfigChannel+0x2aa>
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a08:	fa93 f3a3 	rbit	r3, r3
 8005a0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005a10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005a14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005a18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d101      	bne.n	8005a24 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005a20:	2320      	movs	r3, #32
 8005a22:	e004      	b.n	8005a2e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005a24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a28:	fab3 f383 	clz	r3, r3
 8005a2c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d106      	bne.n	8005a40 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2200      	movs	r2, #0
 8005a38:	2101      	movs	r1, #1
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7fe fee0 	bl	8004800 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2102      	movs	r1, #2
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7fe fec4 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10a      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x2e8>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2102      	movs	r1, #2
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f7fe feb9 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 8005a62:	4603      	mov	r3, r0
 8005a64:	0e9b      	lsrs	r3, r3, #26
 8005a66:	f003 021f 	and.w	r2, r3, #31
 8005a6a:	e01e      	b.n	8005aaa <HAL_ADC_ConfigChannel+0x326>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2102      	movs	r1, #2
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fe feae 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a82:	fa93 f3a3 	rbit	r3, r3
 8005a86:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005a8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005a8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005a92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d101      	bne.n	8005a9e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8005a9a:	2320      	movs	r3, #32
 8005a9c:	e004      	b.n	8005aa8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8005a9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005aa2:	fab3 f383 	clz	r3, r3
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d105      	bne.n	8005ac2 <HAL_ADC_ConfigChannel+0x33e>
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	0e9b      	lsrs	r3, r3, #26
 8005abc:	f003 031f 	and.w	r3, r3, #31
 8005ac0:	e016      	b.n	8005af0 <HAL_ADC_ConfigChannel+0x36c>
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005ace:	fa93 f3a3 	rbit	r3, r3
 8005ad2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005ad4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005ad6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005ada:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d101      	bne.n	8005ae6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8005ae2:	2320      	movs	r3, #32
 8005ae4:	e004      	b.n	8005af0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005ae6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005aea:	fab3 f383 	clz	r3, r3
 8005aee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d106      	bne.n	8005b02 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2200      	movs	r2, #0
 8005afa:	2102      	movs	r1, #2
 8005afc:	4618      	mov	r0, r3
 8005afe:	f7fe fe7f 	bl	8004800 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2103      	movs	r1, #3
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f7fe fe63 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d10a      	bne.n	8005b2e <HAL_ADC_ConfigChannel+0x3aa>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2103      	movs	r1, #3
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7fe fe58 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 8005b24:	4603      	mov	r3, r0
 8005b26:	0e9b      	lsrs	r3, r3, #26
 8005b28:	f003 021f 	and.w	r2, r3, #31
 8005b2c:	e017      	b.n	8005b5e <HAL_ADC_ConfigChannel+0x3da>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2103      	movs	r1, #3
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7fe fe4d 	bl	80047d4 <LL_ADC_GetOffsetChannel>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b40:	fa93 f3a3 	rbit	r3, r3
 8005b44:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005b46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b48:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005b4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d101      	bne.n	8005b54 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005b50:	2320      	movs	r3, #32
 8005b52:	e003      	b.n	8005b5c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005b54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b56:	fab3 f383 	clz	r3, r3
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d105      	bne.n	8005b76 <HAL_ADC_ConfigChannel+0x3f2>
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	0e9b      	lsrs	r3, r3, #26
 8005b70:	f003 031f 	and.w	r3, r3, #31
 8005b74:	e011      	b.n	8005b9a <HAL_ADC_ConfigChannel+0x416>
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b7e:	fa93 f3a3 	rbit	r3, r3
 8005b82:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005b84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b86:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005b88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d101      	bne.n	8005b92 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005b8e:	2320      	movs	r3, #32
 8005b90:	e003      	b.n	8005b9a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005b92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b94:	fab3 f383 	clz	r3, r3
 8005b98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d106      	bne.n	8005bac <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	2103      	movs	r1, #3
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7fe fe2a 	bl	8004800 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f7fe fff8 	bl	8004ba6 <LL_ADC_IsEnabled>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f040 813d 	bne.w	8005e38 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6818      	ldr	r0, [r3, #0]
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	6819      	ldr	r1, [r3, #0]
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	461a      	mov	r2, r3
 8005bcc:	f7fe fefa 	bl	80049c4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	4aa2      	ldr	r2, [pc, #648]	@ (8005e60 <HAL_ADC_ConfigChannel+0x6dc>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	f040 812e 	bne.w	8005e38 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10b      	bne.n	8005c04 <HAL_ADC_ConfigChannel+0x480>
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	0e9b      	lsrs	r3, r3, #26
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	f003 031f 	and.w	r3, r3, #31
 8005bf8:	2b09      	cmp	r3, #9
 8005bfa:	bf94      	ite	ls
 8005bfc:	2301      	movls	r3, #1
 8005bfe:	2300      	movhi	r3, #0
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	e019      	b.n	8005c38 <HAL_ADC_ConfigChannel+0x4b4>
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c0c:	fa93 f3a3 	rbit	r3, r3
 8005c10:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005c12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c14:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005c16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d101      	bne.n	8005c20 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005c1c:	2320      	movs	r3, #32
 8005c1e:	e003      	b.n	8005c28 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005c20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c22:	fab3 f383 	clz	r3, r3
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	3301      	adds	r3, #1
 8005c2a:	f003 031f 	and.w	r3, r3, #31
 8005c2e:	2b09      	cmp	r3, #9
 8005c30:	bf94      	ite	ls
 8005c32:	2301      	movls	r3, #1
 8005c34:	2300      	movhi	r3, #0
 8005c36:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d079      	beq.n	8005d30 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d107      	bne.n	8005c58 <HAL_ADC_ConfigChannel+0x4d4>
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	0e9b      	lsrs	r3, r3, #26
 8005c4e:	3301      	adds	r3, #1
 8005c50:	069b      	lsls	r3, r3, #26
 8005c52:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c56:	e015      	b.n	8005c84 <HAL_ADC_ConfigChannel+0x500>
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c60:	fa93 f3a3 	rbit	r3, r3
 8005c64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005c66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c68:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005c6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d101      	bne.n	8005c74 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005c70:	2320      	movs	r3, #32
 8005c72:	e003      	b.n	8005c7c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005c74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c76:	fab3 f383 	clz	r3, r3
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	069b      	lsls	r3, r3, #26
 8005c80:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d109      	bne.n	8005ca4 <HAL_ADC_ConfigChannel+0x520>
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	0e9b      	lsrs	r3, r3, #26
 8005c96:	3301      	adds	r3, #1
 8005c98:	f003 031f 	and.w	r3, r3, #31
 8005c9c:	2101      	movs	r1, #1
 8005c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8005ca2:	e017      	b.n	8005cd4 <HAL_ADC_ConfigChannel+0x550>
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005caa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cac:	fa93 f3a3 	rbit	r3, r3
 8005cb0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005cb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d101      	bne.n	8005cc0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005cbc:	2320      	movs	r3, #32
 8005cbe:	e003      	b.n	8005cc8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005cc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cc2:	fab3 f383 	clz	r3, r3
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	3301      	adds	r3, #1
 8005cca:	f003 031f 	and.w	r3, r3, #31
 8005cce:	2101      	movs	r1, #1
 8005cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd4:	ea42 0103 	orr.w	r1, r2, r3
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10a      	bne.n	8005cfa <HAL_ADC_ConfigChannel+0x576>
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	0e9b      	lsrs	r3, r3, #26
 8005cea:	3301      	adds	r3, #1
 8005cec:	f003 021f 	and.w	r2, r3, #31
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	005b      	lsls	r3, r3, #1
 8005cf4:	4413      	add	r3, r2
 8005cf6:	051b      	lsls	r3, r3, #20
 8005cf8:	e018      	b.n	8005d2c <HAL_ADC_ConfigChannel+0x5a8>
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d02:	fa93 f3a3 	rbit	r3, r3
 8005d06:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8005d12:	2320      	movs	r3, #32
 8005d14:	e003      	b.n	8005d1e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005d16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d18:	fab3 f383 	clz	r3, r3
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	3301      	adds	r3, #1
 8005d20:	f003 021f 	and.w	r2, r3, #31
 8005d24:	4613      	mov	r3, r2
 8005d26:	005b      	lsls	r3, r3, #1
 8005d28:	4413      	add	r3, r2
 8005d2a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d2c:	430b      	orrs	r3, r1
 8005d2e:	e07e      	b.n	8005e2e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d107      	bne.n	8005d4c <HAL_ADC_ConfigChannel+0x5c8>
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	0e9b      	lsrs	r3, r3, #26
 8005d42:	3301      	adds	r3, #1
 8005d44:	069b      	lsls	r3, r3, #26
 8005d46:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005d4a:	e015      	b.n	8005d78 <HAL_ADC_ConfigChannel+0x5f4>
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d54:	fa93 f3a3 	rbit	r3, r3
 8005d58:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d101      	bne.n	8005d68 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005d64:	2320      	movs	r3, #32
 8005d66:	e003      	b.n	8005d70 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d6a:	fab3 f383 	clz	r3, r3
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	3301      	adds	r3, #1
 8005d72:	069b      	lsls	r3, r3, #26
 8005d74:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d109      	bne.n	8005d98 <HAL_ADC_ConfigChannel+0x614>
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	0e9b      	lsrs	r3, r3, #26
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	f003 031f 	and.w	r3, r3, #31
 8005d90:	2101      	movs	r1, #1
 8005d92:	fa01 f303 	lsl.w	r3, r1, r3
 8005d96:	e017      	b.n	8005dc8 <HAL_ADC_ConfigChannel+0x644>
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d9e:	6a3b      	ldr	r3, [r7, #32]
 8005da0:	fa93 f3a3 	rbit	r3, r3
 8005da4:	61fb      	str	r3, [r7, #28]
  return result;
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d101      	bne.n	8005db4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005db0:	2320      	movs	r3, #32
 8005db2:	e003      	b.n	8005dbc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db6:	fab3 f383 	clz	r3, r3
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	f003 031f 	and.w	r3, r3, #31
 8005dc2:	2101      	movs	r1, #1
 8005dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc8:	ea42 0103 	orr.w	r1, r2, r3
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10d      	bne.n	8005df4 <HAL_ADC_ConfigChannel+0x670>
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	0e9b      	lsrs	r3, r3, #26
 8005dde:	3301      	adds	r3, #1
 8005de0:	f003 021f 	and.w	r2, r3, #31
 8005de4:	4613      	mov	r3, r2
 8005de6:	005b      	lsls	r3, r3, #1
 8005de8:	4413      	add	r3, r2
 8005dea:	3b1e      	subs	r3, #30
 8005dec:	051b      	lsls	r3, r3, #20
 8005dee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005df2:	e01b      	b.n	8005e2c <HAL_ADC_ConfigChannel+0x6a8>
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	fa93 f3a3 	rbit	r3, r3
 8005e00:	613b      	str	r3, [r7, #16]
  return result;
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d101      	bne.n	8005e10 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005e0c:	2320      	movs	r3, #32
 8005e0e:	e003      	b.n	8005e18 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	fab3 f383 	clz	r3, r3
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	3301      	adds	r3, #1
 8005e1a:	f003 021f 	and.w	r2, r3, #31
 8005e1e:	4613      	mov	r3, r2
 8005e20:	005b      	lsls	r3, r3, #1
 8005e22:	4413      	add	r3, r2
 8005e24:	3b1e      	subs	r3, #30
 8005e26:	051b      	lsls	r3, r3, #20
 8005e28:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005e2c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005e32:	4619      	mov	r1, r3
 8005e34:	f7fe fd9a 	bl	800496c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	4b09      	ldr	r3, [pc, #36]	@ (8005e64 <HAL_ADC_ConfigChannel+0x6e0>)
 8005e3e:	4013      	ands	r3, r2
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 80be 	beq.w	8005fc2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e4e:	d004      	beq.n	8005e5a <HAL_ADC_ConfigChannel+0x6d6>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a04      	ldr	r2, [pc, #16]	@ (8005e68 <HAL_ADC_ConfigChannel+0x6e4>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d10a      	bne.n	8005e70 <HAL_ADC_ConfigChannel+0x6ec>
 8005e5a:	4b04      	ldr	r3, [pc, #16]	@ (8005e6c <HAL_ADC_ConfigChannel+0x6e8>)
 8005e5c:	e009      	b.n	8005e72 <HAL_ADC_ConfigChannel+0x6ee>
 8005e5e:	bf00      	nop
 8005e60:	407f0000 	.word	0x407f0000
 8005e64:	80080000 	.word	0x80080000
 8005e68:	50000100 	.word	0x50000100
 8005e6c:	50000300 	.word	0x50000300
 8005e70:	4b59      	ldr	r3, [pc, #356]	@ (8005fd8 <HAL_ADC_ConfigChannel+0x854>)
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7fe fc7c 	bl	8004770 <LL_ADC_GetCommonPathInternalCh>
 8005e78:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a56      	ldr	r2, [pc, #344]	@ (8005fdc <HAL_ADC_ConfigChannel+0x858>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d004      	beq.n	8005e90 <HAL_ADC_ConfigChannel+0x70c>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a55      	ldr	r2, [pc, #340]	@ (8005fe0 <HAL_ADC_ConfigChannel+0x85c>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d13a      	bne.n	8005f06 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005e90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d134      	bne.n	8005f06 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ea4:	d005      	beq.n	8005eb2 <HAL_ADC_ConfigChannel+0x72e>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a4e      	ldr	r2, [pc, #312]	@ (8005fe4 <HAL_ADC_ConfigChannel+0x860>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	f040 8085 	bne.w	8005fbc <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005eba:	d004      	beq.n	8005ec6 <HAL_ADC_ConfigChannel+0x742>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a49      	ldr	r2, [pc, #292]	@ (8005fe8 <HAL_ADC_ConfigChannel+0x864>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d101      	bne.n	8005eca <HAL_ADC_ConfigChannel+0x746>
 8005ec6:	4a49      	ldr	r2, [pc, #292]	@ (8005fec <HAL_ADC_ConfigChannel+0x868>)
 8005ec8:	e000      	b.n	8005ecc <HAL_ADC_ConfigChannel+0x748>
 8005eca:	4a43      	ldr	r2, [pc, #268]	@ (8005fd8 <HAL_ADC_ConfigChannel+0x854>)
 8005ecc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ed0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	4610      	mov	r0, r2
 8005ed8:	f7fe fc37 	bl	800474a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005edc:	4b44      	ldr	r3, [pc, #272]	@ (8005ff0 <HAL_ADC_ConfigChannel+0x86c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	099b      	lsrs	r3, r3, #6
 8005ee2:	4a44      	ldr	r2, [pc, #272]	@ (8005ff4 <HAL_ADC_ConfigChannel+0x870>)
 8005ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee8:	099b      	lsrs	r3, r3, #6
 8005eea:	1c5a      	adds	r2, r3, #1
 8005eec:	4613      	mov	r3, r2
 8005eee:	005b      	lsls	r3, r3, #1
 8005ef0:	4413      	add	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005ef6:	e002      	b.n	8005efe <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	3b01      	subs	r3, #1
 8005efc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1f9      	bne.n	8005ef8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005f04:	e05a      	b.n	8005fbc <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a3b      	ldr	r2, [pc, #236]	@ (8005ff8 <HAL_ADC_ConfigChannel+0x874>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d125      	bne.n	8005f5c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005f10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005f14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d11f      	bne.n	8005f5c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a31      	ldr	r2, [pc, #196]	@ (8005fe8 <HAL_ADC_ConfigChannel+0x864>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d104      	bne.n	8005f30 <HAL_ADC_ConfigChannel+0x7ac>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a34      	ldr	r2, [pc, #208]	@ (8005ffc <HAL_ADC_ConfigChannel+0x878>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d047      	beq.n	8005fc0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f38:	d004      	beq.n	8005f44 <HAL_ADC_ConfigChannel+0x7c0>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a2a      	ldr	r2, [pc, #168]	@ (8005fe8 <HAL_ADC_ConfigChannel+0x864>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d101      	bne.n	8005f48 <HAL_ADC_ConfigChannel+0x7c4>
 8005f44:	4a29      	ldr	r2, [pc, #164]	@ (8005fec <HAL_ADC_ConfigChannel+0x868>)
 8005f46:	e000      	b.n	8005f4a <HAL_ADC_ConfigChannel+0x7c6>
 8005f48:	4a23      	ldr	r2, [pc, #140]	@ (8005fd8 <HAL_ADC_ConfigChannel+0x854>)
 8005f4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005f4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f52:	4619      	mov	r1, r3
 8005f54:	4610      	mov	r0, r2
 8005f56:	f7fe fbf8 	bl	800474a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005f5a:	e031      	b.n	8005fc0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a27      	ldr	r2, [pc, #156]	@ (8006000 <HAL_ADC_ConfigChannel+0x87c>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d12d      	bne.n	8005fc2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005f66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005f6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d127      	bne.n	8005fc2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a1c      	ldr	r2, [pc, #112]	@ (8005fe8 <HAL_ADC_ConfigChannel+0x864>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d022      	beq.n	8005fc2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f84:	d004      	beq.n	8005f90 <HAL_ADC_ConfigChannel+0x80c>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a17      	ldr	r2, [pc, #92]	@ (8005fe8 <HAL_ADC_ConfigChannel+0x864>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d101      	bne.n	8005f94 <HAL_ADC_ConfigChannel+0x810>
 8005f90:	4a16      	ldr	r2, [pc, #88]	@ (8005fec <HAL_ADC_ConfigChannel+0x868>)
 8005f92:	e000      	b.n	8005f96 <HAL_ADC_ConfigChannel+0x812>
 8005f94:	4a10      	ldr	r2, [pc, #64]	@ (8005fd8 <HAL_ADC_ConfigChannel+0x854>)
 8005f96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005f9a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	4610      	mov	r0, r2
 8005fa2:	f7fe fbd2 	bl	800474a <LL_ADC_SetCommonPathInternalCh>
 8005fa6:	e00c      	b.n	8005fc2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fac:	f043 0220 	orr.w	r2, r3, #32
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005fba:	e002      	b.n	8005fc2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005fbc:	bf00      	nop
 8005fbe:	e000      	b.n	8005fc2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005fc0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005fca:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	37d8      	adds	r7, #216	@ 0xd8
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	50000700 	.word	0x50000700
 8005fdc:	c3210000 	.word	0xc3210000
 8005fe0:	90c00010 	.word	0x90c00010
 8005fe4:	50000600 	.word	0x50000600
 8005fe8:	50000100 	.word	0x50000100
 8005fec:	50000300 	.word	0x50000300
 8005ff0:	20000040 	.word	0x20000040
 8005ff4:	053e2d63 	.word	0x053e2d63
 8005ff8:	c7520000 	.word	0xc7520000
 8005ffc:	50000500 	.word	0x50000500
 8006000:	cb840000 	.word	0xcb840000

08006004 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b08e      	sub	sp, #56	@ 0x38
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800600e:	2300      	movs	r3, #0
 8006010:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(pAnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(pAnalogWDGConfig->WatchdogMode));
  assert_param(IS_ADC_ANALOG_WATCHDOG_FILTERING_MODE(pAnalogWDGConfig->FilteringConfig));
  assert_param(IS_FUNCTIONAL_STATE(pAnalogWDGConfig->ITMode));

  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800601c:	d003      	beq.n	8006026 <HAL_ADC_AnalogWDGConfig+0x22>
      (pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8006022:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800602c:	2b01      	cmp	r3, #1
 800602e:	d101      	bne.n	8006034 <HAL_ADC_AnalogWDGConfig+0x30>
 8006030:	2302      	movs	r3, #2
 8006032:	e1ea      	b.n	800640a <HAL_ADC_AnalogWDGConfig+0x406>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4618      	mov	r0, r3
 8006042:	f7fe fdd7 	bl	8004bf4 <LL_ADC_REG_IsConversionOngoing>
 8006046:	62b8      	str	r0, [r7, #40]	@ 0x28
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4618      	mov	r0, r3
 800604e:	f7fe fde4 	bl	8004c1a <LL_ADC_INJ_IsConversionOngoing>
 8006052:	6278      	str	r0, [r7, #36]	@ 0x24
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006056:	2b00      	cmp	r3, #0
 8006058:	f040 8175 	bne.w	8006346 <HAL_ADC_AnalogWDGConfig+0x342>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800605c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605e:	2b00      	cmp	r3, #0
 8006060:	f040 8171 	bne.w	8006346 <HAL_ADC_AnalogWDGConfig+0x342>
     )
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a90      	ldr	r2, [pc, #576]	@ (80062ac <HAL_ADC_AnalogWDGConfig+0x2a8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	f040 808d 	bne.w	800618a <HAL_ADC_AnalogWDGConfig+0x186>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (pAnalogWDGConfig->WatchdogMode)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006078:	d034      	beq.n	80060e4 <HAL_ADC_AnalogWDGConfig+0xe0>
 800607a:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 800607e:	d856      	bhi.n	800612e <HAL_ADC_AnalogWDGConfig+0x12a>
 8006080:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006084:	d04b      	beq.n	800611e <HAL_ADC_AnalogWDGConfig+0x11a>
 8006086:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800608a:	d850      	bhi.n	800612e <HAL_ADC_AnalogWDGConfig+0x12a>
 800608c:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006090:	d01b      	beq.n	80060ca <HAL_ADC_AnalogWDGConfig+0xc6>
 8006092:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006096:	d84a      	bhi.n	800612e <HAL_ADC_AnalogWDGConfig+0x12a>
 8006098:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800609c:	d037      	beq.n	800610e <HAL_ADC_AnalogWDGConfig+0x10a>
 800609e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060a2:	d844      	bhi.n	800612e <HAL_ADC_AnalogWDGConfig+0x12a>
 80060a4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060a8:	d029      	beq.n	80060fe <HAL_ADC_AnalogWDGConfig+0xfa>
 80060aa:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80060ae:	d13e      	bne.n	800612e <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80060bc:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 80060c0:	461a      	mov	r2, r3
 80060c2:	497a      	ldr	r1, [pc, #488]	@ (80062ac <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80060c4:	f7fe fca2 	bl	8004a0c <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 80060c8:	e039      	b.n	800613e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80060d6:	f043 73a0 	orr.w	r3, r3, #20971520	@ 0x1400000
 80060da:	461a      	mov	r2, r3
 80060dc:	4973      	ldr	r1, [pc, #460]	@ (80062ac <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80060de:	f7fe fc95 	bl	8004a0c <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_INJECTED));
          break;
 80060e2:	e02c      	b.n	800613e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80060f0:	f043 73e0 	orr.w	r3, r3, #29360128	@ 0x1c00000
 80060f4:	461a      	mov	r2, r3
 80060f6:	496d      	ldr	r1, [pc, #436]	@ (80062ac <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80060f8:	f7fe fc88 	bl	8004a0c <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 80060fc:	e01f      	b.n	800613e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a6b      	ldr	r2, [pc, #428]	@ (80062b0 <HAL_ADC_AnalogWDGConfig+0x2ac>)
 8006104:	4969      	ldr	r1, [pc, #420]	@ (80062ac <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8006106:	4618      	mov	r0, r3
 8006108:	f7fe fc80 	bl	8004a0c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800610c:	e017      	b.n	800613e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a68      	ldr	r2, [pc, #416]	@ (80062b4 <HAL_ADC_AnalogWDGConfig+0x2b0>)
 8006114:	4965      	ldr	r1, [pc, #404]	@ (80062ac <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8006116:	4618      	mov	r0, r3
 8006118:	f7fe fc78 	bl	8004a0c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800611c:	e00f      	b.n	800613e <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a65      	ldr	r2, [pc, #404]	@ (80062b8 <HAL_ADC_AnalogWDGConfig+0x2b4>)
 8006124:	4961      	ldr	r1, [pc, #388]	@ (80062ac <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8006126:	4618      	mov	r0, r3
 8006128:	f7fe fc70 	bl	8004a0c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800612c:	e007      	b.n	800613e <HAL_ADC_AnalogWDGConfig+0x13a>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2200      	movs	r2, #0
 8006134:	495d      	ldr	r1, [pc, #372]	@ (80062ac <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8006136:	4618      	mov	r0, r3
 8006138:	f7fe fc68 	bl	8004a0c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800613c:	bf00      	nop
      }

      /* Set the filtering configuration */
      MODIFY_REG(hadc->Instance->TR1,
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	6a1b      	ldr	r3, [r3, #32]
 8006144:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	699a      	ldr	r2, [r3, #24]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	430a      	orrs	r2, r1
 8006152:	621a      	str	r2, [r3, #32]
                 ADC_TR1_AWDFILT,
                 pAnalogWDGConfig->FilteringConfig);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006158:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4618      	mov	r0, r3
 8006166:	f7fe fd6b 	bl	8004c40 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	7b1b      	ldrb	r3, [r3, #12]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d105      	bne.n	800617e <HAL_ADC_AnalogWDGConfig+0x17a>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4618      	mov	r0, r3
 8006178:	f7fe fd8b 	bl	8004c92 <LL_ADC_EnableIT_AWD1>
 800617c:	e0e3      	b.n	8006346 <HAL_ADC_AnalogWDGConfig+0x342>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4618      	mov	r0, r3
 8006184:	f7fe fdb5 	bl	8004cf2 <LL_ADC_DisableIT_AWD1>
 8006188:	e0dd      	b.n	8006346 <HAL_ADC_AnalogWDGConfig+0x342>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006192:	d01d      	beq.n	80061d0 <HAL_ADC_AnalogWDGConfig+0x1cc>
 8006194:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006198:	f200 8092 	bhi.w	80062c0 <HAL_ADC_AnalogWDGConfig+0x2bc>
 800619c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80061a0:	d07b      	beq.n	800629a <HAL_ADC_AnalogWDGConfig+0x296>
 80061a2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80061a6:	f200 808b 	bhi.w	80062c0 <HAL_ADC_AnalogWDGConfig+0x2bc>
 80061aa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80061ae:	d00f      	beq.n	80061d0 <HAL_ADC_AnalogWDGConfig+0x1cc>
 80061b0:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80061b4:	f200 8084 	bhi.w	80062c0 <HAL_ADC_AnalogWDGConfig+0x2bc>
 80061b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80061bc:	d06d      	beq.n	800629a <HAL_ADC_AnalogWDGConfig+0x296>
 80061be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80061c2:	d87d      	bhi.n	80062c0 <HAL_ADC_AnalogWDGConfig+0x2bc>
 80061c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80061c8:	d067      	beq.n	800629a <HAL_ADC_AnalogWDGConfig+0x296>
 80061ca:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80061ce:	d177      	bne.n	80062c0 <HAL_ADC_AnalogWDGConfig+0x2bc>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a39      	ldr	r2, [pc, #228]	@ (80062bc <HAL_ADC_AnalogWDGConfig+0x2b8>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d12f      	bne.n	800623a <HAL_ADC_AnalogWDGConfig+0x236>
          {
            SET_BIT(hadc->Instance->AWD2CR,
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d108      	bne.n	80061f8 <HAL_ADC_AnalogWDGConfig+0x1f4>
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	0e9b      	lsrs	r3, r3, #26
 80061ec:	f003 031f 	and.w	r3, r3, #31
 80061f0:	2201      	movs	r2, #1
 80061f2:	fa02 f303 	lsl.w	r3, r2, r3
 80061f6:	e016      	b.n	8006226 <HAL_ADC_AnalogWDGConfig+0x222>
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	fa93 f3a3 	rbit	r3, r3
 8006204:	61bb      	str	r3, [r7, #24]
  return result;
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800620a:	6a3b      	ldr	r3, [r7, #32]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d101      	bne.n	8006214 <HAL_ADC_AnalogWDGConfig+0x210>
    return 32U;
 8006210:	2320      	movs	r3, #32
 8006212:	e003      	b.n	800621c <HAL_ADC_AnalogWDGConfig+0x218>
  return __builtin_clz(value);
 8006214:	6a3b      	ldr	r3, [r7, #32]
 8006216:	fab3 f383 	clz	r3, r3
 800621a:	b2db      	uxtb	r3, r3
 800621c:	f003 031f 	and.w	r3, r3, #31
 8006220:	2201      	movs	r2, #1
 8006222:	fa02 f303 	lsl.w	r3, r2, r3
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	6812      	ldr	r2, [r2, #0]
 800622a:	f8d2 10a0 	ldr.w	r1, [r2, #160]	@ 0xa0
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	6812      	ldr	r2, [r2, #0]
 8006232:	430b      	orrs	r3, r1
 8006234:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
          else
          {
            SET_BIT(hadc->Instance->AWD3CR,
                    (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 8006238:	e04b      	b.n	80062d2 <HAL_ADC_AnalogWDGConfig+0x2ce>
            SET_BIT(hadc->Instance->AWD3CR,
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006242:	2b00      	cmp	r3, #0
 8006244:	d108      	bne.n	8006258 <HAL_ADC_AnalogWDGConfig+0x254>
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	0e9b      	lsrs	r3, r3, #26
 800624c:	f003 031f 	and.w	r3, r3, #31
 8006250:	2201      	movs	r2, #1
 8006252:	fa02 f303 	lsl.w	r3, r2, r3
 8006256:	e016      	b.n	8006286 <HAL_ADC_AnalogWDGConfig+0x282>
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	fa93 f3a3 	rbit	r3, r3
 8006264:	60fb      	str	r3, [r7, #12]
  return result;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d101      	bne.n	8006274 <HAL_ADC_AnalogWDGConfig+0x270>
    return 32U;
 8006270:	2320      	movs	r3, #32
 8006272:	e003      	b.n	800627c <HAL_ADC_AnalogWDGConfig+0x278>
  return __builtin_clz(value);
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	fab3 f383 	clz	r3, r3
 800627a:	b2db      	uxtb	r3, r3
 800627c:	f003 031f 	and.w	r3, r3, #31
 8006280:	2201      	movs	r2, #1
 8006282:	fa02 f303 	lsl.w	r3, r2, r3
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	6812      	ldr	r2, [r2, #0]
 800628a:	f8d2 10a4 	ldr.w	r1, [r2, #164]	@ 0xa4
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	6812      	ldr	r2, [r2, #0]
 8006292:	430b      	orrs	r3, r1
 8006294:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
          break;
 8006298:	e01b      	b.n	80062d2 <HAL_ADC_AnalogWDGConfig+0x2ce>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 80062a2:	4a05      	ldr	r2, [pc, #20]	@ (80062b8 <HAL_ADC_AnalogWDGConfig+0x2b4>)
 80062a4:	4619      	mov	r1, r3
 80062a6:	f7fe fbb1 	bl	8004a0c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80062aa:	e012      	b.n	80062d2 <HAL_ADC_AnalogWDGConfig+0x2ce>
 80062ac:	7dc00000 	.word	0x7dc00000
 80062b0:	0087ffff 	.word	0x0087ffff
 80062b4:	0107ffff 	.word	0x0107ffff
 80062b8:	0187ffff 	.word	0x0187ffff
 80062bc:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6818      	ldr	r0, [r3, #0]
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2200      	movs	r2, #0
 80062ca:	4619      	mov	r1, r3
 80062cc:	f7fe fb9e 	bl	8004a0c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80062d0:	bf00      	nop
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a4f      	ldr	r2, [pc, #316]	@ (8006414 <HAL_ADC_AnalogWDGConfig+0x410>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d11a      	bne.n	8006312 <HAL_ADC_AnalogWDGConfig+0x30e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062e0:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4618      	mov	r0, r3
 80062ee:	f7fe fcb4 	bl	8004c5a <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	7b1b      	ldrb	r3, [r3, #12]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d105      	bne.n	8006306 <HAL_ADC_AnalogWDGConfig+0x302>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4618      	mov	r0, r3
 8006300:	f7fe fcd7 	bl	8004cb2 <LL_ADC_EnableIT_AWD2>
 8006304:	e01f      	b.n	8006346 <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4618      	mov	r0, r3
 800630c:	f7fe fd01 	bl	8004d12 <LL_ADC_DisableIT_AWD2>
 8006310:	e019      	b.n	8006346 <HAL_ADC_AnalogWDGConfig+0x342>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006316:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4618      	mov	r0, r3
 8006324:	f7fe fca7 	bl	8004c76 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	7b1b      	ldrb	r3, [r3, #12]
 800632c:	2b01      	cmp	r3, #1
 800632e:	d105      	bne.n	800633c <HAL_ADC_AnalogWDGConfig+0x338>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4618      	mov	r0, r3
 8006336:	f7fe fccc 	bl	8004cd2 <LL_ADC_EnableIT_AWD3>
 800633a:	e004      	b.n	8006346 <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4618      	mov	r0, r3
 8006342:	f7fe fcf6 	bl	8004d32 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a33      	ldr	r2, [pc, #204]	@ (8006418 <HAL_ADC_AnalogWDGConfig+0x414>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d118      	bne.n	8006382 <HAL_ADC_AnalogWDGConfig+0x37e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	691a      	ldr	r2, [r3, #16]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	08db      	lsrs	r3, r3, #3
 800635c:	f003 0303 	and.w	r3, r3, #3
 8006360:	005b      	lsls	r3, r3, #1
 8006362:	fa02 f303 	lsl.w	r3, r2, r3
 8006366:	637b      	str	r3, [r7, #52]	@ 0x34
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	695a      	ldr	r2, [r3, #20]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	08db      	lsrs	r3, r3, #3
 8006374:	f003 0303 	and.w	r3, r3, #3
 8006378:	005b      	lsls	r3, r3, #1
 800637a:	fa02 f303 	lsl.w	r3, r2, r3
 800637e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006380:	e035      	b.n	80063ee <HAL_ADC_AnalogWDGConfig+0x3ea>
  else
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 7, the LSB (right bits)    */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	f003 0318 	and.w	r3, r3, #24
 800638c:	2b18      	cmp	r3, #24
 800638e:	d00f      	beq.n	80063b0 <HAL_ADC_AnalogWDGConfig+0x3ac>
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	691a      	ldr	r2, [r3, #16]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	08db      	lsrs	r3, r3, #3
 800639c:	f003 0303 	and.w	r3, r3, #3
 80063a0:	f1c3 0302 	rsb	r3, r3, #2
 80063a4:	005b      	lsls	r3, r3, #1
 80063a6:	f003 031e 	and.w	r3, r3, #30
 80063aa:	fa22 f303 	lsr.w	r3, r2, r3
 80063ae:	e002      	b.n	80063b6 <HAL_ADC_AnalogWDGConfig+0x3b2>
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	009b      	lsls	r3, r3, #2
 80063b6:	637b      	str	r3, [r7, #52]	@ 0x34
    tmp_awd_low_threshold_shifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	f003 0318 	and.w	r3, r3, #24
 80063c2:	2b18      	cmp	r3, #24
 80063c4:	d00f      	beq.n	80063e6 <HAL_ADC_AnalogWDGConfig+0x3e2>
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	695a      	ldr	r2, [r3, #20]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	08db      	lsrs	r3, r3, #3
 80063d2:	f003 0303 	and.w	r3, r3, #3
 80063d6:	f1c3 0302 	rsb	r3, r3, #2
 80063da:	005b      	lsls	r3, r3, #1
 80063dc:	f003 031e 	and.w	r3, r3, #30
 80063e0:	fa22 f303 	lsr.w	r3, r2, r3
 80063e4:	e002      	b.n	80063ec <HAL_ADC_AnalogWDGConfig+0x3e8>
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6818      	ldr	r0, [r3, #0]
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	6819      	ldr	r1, [r3, #0]
 80063f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063fa:	f7fe fb34 	bl	8004a66 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006406:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800640a:	4618      	mov	r0, r3
 800640c:	3738      	adds	r7, #56	@ 0x38
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	0017ffff 	.word	0x0017ffff
 8006418:	7dc00000 	.word	0x7dc00000

0800641c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006424:	2300      	movs	r3, #0
 8006426:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4618      	mov	r0, r3
 800642e:	f7fe fbba 	bl	8004ba6 <LL_ADC_IsEnabled>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d176      	bne.n	8006526 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689a      	ldr	r2, [r3, #8]
 800643e:	4b3c      	ldr	r3, [pc, #240]	@ (8006530 <ADC_Enable+0x114>)
 8006440:	4013      	ands	r3, r2
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00d      	beq.n	8006462 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800644a:	f043 0210 	orr.w	r2, r3, #16
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006456:	f043 0201 	orr.w	r2, r3, #1
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e062      	b.n	8006528 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4618      	mov	r0, r3
 8006468:	f7fe fb89 	bl	8004b7e <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006474:	d004      	beq.n	8006480 <ADC_Enable+0x64>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a2e      	ldr	r2, [pc, #184]	@ (8006534 <ADC_Enable+0x118>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d101      	bne.n	8006484 <ADC_Enable+0x68>
 8006480:	4b2d      	ldr	r3, [pc, #180]	@ (8006538 <ADC_Enable+0x11c>)
 8006482:	e000      	b.n	8006486 <ADC_Enable+0x6a>
 8006484:	4b2d      	ldr	r3, [pc, #180]	@ (800653c <ADC_Enable+0x120>)
 8006486:	4618      	mov	r0, r3
 8006488:	f7fe f972 	bl	8004770 <LL_ADC_GetCommonPathInternalCh>
 800648c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800648e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006492:	2b00      	cmp	r3, #0
 8006494:	d013      	beq.n	80064be <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006496:	4b2a      	ldr	r3, [pc, #168]	@ (8006540 <ADC_Enable+0x124>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	099b      	lsrs	r3, r3, #6
 800649c:	4a29      	ldr	r2, [pc, #164]	@ (8006544 <ADC_Enable+0x128>)
 800649e:	fba2 2303 	umull	r2, r3, r2, r3
 80064a2:	099b      	lsrs	r3, r3, #6
 80064a4:	1c5a      	adds	r2, r3, #1
 80064a6:	4613      	mov	r3, r2
 80064a8:	005b      	lsls	r3, r3, #1
 80064aa:	4413      	add	r3, r2
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80064b0:	e002      	b.n	80064b8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	3b01      	subs	r3, #1
 80064b6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d1f9      	bne.n	80064b2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80064be:	f7fe f8df 	bl	8004680 <HAL_GetTick>
 80064c2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80064c4:	e028      	b.n	8006518 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7fe fb6b 	bl	8004ba6 <LL_ADC_IsEnabled>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d104      	bne.n	80064e0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4618      	mov	r0, r3
 80064dc:	f7fe fb4f 	bl	8004b7e <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80064e0:	f7fe f8ce 	bl	8004680 <HAL_GetTick>
 80064e4:	4602      	mov	r2, r0
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d914      	bls.n	8006518 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0301 	and.w	r3, r3, #1
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d00d      	beq.n	8006518 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006500:	f043 0210 	orr.w	r2, r3, #16
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800650c:	f043 0201 	orr.w	r2, r3, #1
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e007      	b.n	8006528 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	2b01      	cmp	r3, #1
 8006524:	d1cf      	bne.n	80064c6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006526:	2300      	movs	r3, #0
}
 8006528:	4618      	mov	r0, r3
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}
 8006530:	8000003f 	.word	0x8000003f
 8006534:	50000100 	.word	0x50000100
 8006538:	50000300 	.word	0x50000300
 800653c:	50000700 	.word	0x50000700
 8006540:	20000040 	.word	0x20000040
 8006544:	053e2d63 	.word	0x053e2d63

08006548 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006554:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800655a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800655e:	2b00      	cmp	r3, #0
 8006560:	d14b      	bne.n	80065fa <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006566:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0308 	and.w	r3, r3, #8
 8006578:	2b00      	cmp	r3, #0
 800657a:	d021      	beq.n	80065c0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4618      	mov	r0, r3
 8006582:	f7fe f9a1 	bl	80048c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d032      	beq.n	80065f2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d12b      	bne.n	80065f2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800659e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d11f      	bne.n	80065f2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065b6:	f043 0201 	orr.w	r2, r3, #1
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80065be:	e018      	b.n	80065f2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	f003 0302 	and.w	r3, r3, #2
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d111      	bne.n	80065f2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065d2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d105      	bne.n	80065f2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065ea:	f043 0201 	orr.w	r2, r3, #1
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80065f2:	68f8      	ldr	r0, [r7, #12]
 80065f4:	f7ff f89e 	bl	8005734 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80065f8:	e00e      	b.n	8006618 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065fe:	f003 0310 	and.w	r3, r3, #16
 8006602:	2b00      	cmp	r3, #0
 8006604:	d003      	beq.n	800660e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006606:	68f8      	ldr	r0, [r7, #12]
 8006608:	f7ff f8b2 	bl	8005770 <HAL_ADC_ErrorCallback>
}
 800660c:	e004      	b.n	8006618 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006612:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	4798      	blx	r3
}
 8006618:	bf00      	nop
 800661a:	3710      	adds	r7, #16
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800662c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800662e:	68f8      	ldr	r0, [r7, #12]
 8006630:	f7ff f88a 	bl	8005748 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006634:	bf00      	nop
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006648:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800664e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800665a:	f043 0204 	orr.w	r2, r3, #4
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006662:	68f8      	ldr	r0, [r7, #12]
 8006664:	f7ff f884 	bl	8005770 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006668:	bf00      	nop
 800666a:	3710      	adds	r7, #16
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <LL_ADC_IsEnabled>:
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	f003 0301 	and.w	r3, r3, #1
 8006680:	2b01      	cmp	r3, #1
 8006682:	d101      	bne.n	8006688 <LL_ADC_IsEnabled+0x18>
 8006684:	2301      	movs	r3, #1
 8006686:	e000      	b.n	800668a <LL_ADC_IsEnabled+0x1a>
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	370c      	adds	r7, #12
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <LL_ADC_REG_IsConversionOngoing>:
{
 8006696:	b480      	push	{r7}
 8006698:	b083      	sub	sp, #12
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	f003 0304 	and.w	r3, r3, #4
 80066a6:	2b04      	cmp	r3, #4
 80066a8:	d101      	bne.n	80066ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80066aa:	2301      	movs	r3, #1
 80066ac:	e000      	b.n	80066b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80066c4:	bf00      	nop
 80066c6:	370c      	adds	r7, #12
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80066d8:	bf00      	nop
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80066ec:	bf00      	nop
 80066ee:	370c      	adds	r7, #12
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8006720:	b590      	push	{r4, r7, lr}
 8006722:	b0a1      	sub	sp, #132	@ 0x84
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800672a:	2300      	movs	r3, #0
 800672c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006736:	2b01      	cmp	r3, #1
 8006738:	d101      	bne.n	800673e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800673a:	2302      	movs	r3, #2
 800673c:	e0e7      	b.n	800690e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006746:	2300      	movs	r3, #0
 8006748:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800674a:	2300      	movs	r3, #0
 800674c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006756:	d102      	bne.n	800675e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006758:	4b6f      	ldr	r3, [pc, #444]	@ (8006918 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800675a:	60bb      	str	r3, [r7, #8]
 800675c:	e009      	b.n	8006772 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a6e      	ldr	r2, [pc, #440]	@ (800691c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d102      	bne.n	800676e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8006768:	4b6d      	ldr	r3, [pc, #436]	@ (8006920 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800676a:	60bb      	str	r3, [r7, #8]
 800676c:	e001      	b.n	8006772 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800676e:	2300      	movs	r3, #0
 8006770:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d10b      	bne.n	8006790 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800677c:	f043 0220 	orr.w	r2, r3, #32
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e0be      	b.n	800690e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	4618      	mov	r0, r3
 8006794:	f7ff ff7f 	bl	8006696 <LL_ADC_REG_IsConversionOngoing>
 8006798:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4618      	mov	r0, r3
 80067a0:	f7ff ff79 	bl	8006696 <LL_ADC_REG_IsConversionOngoing>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	f040 80a0 	bne.w	80068ec <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80067ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	f040 809c 	bne.w	80068ec <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80067bc:	d004      	beq.n	80067c8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a55      	ldr	r2, [pc, #340]	@ (8006918 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d101      	bne.n	80067cc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80067c8:	4b56      	ldr	r3, [pc, #344]	@ (8006924 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80067ca:	e000      	b.n	80067ce <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80067cc:	4b56      	ldr	r3, [pc, #344]	@ (8006928 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80067ce:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d04b      	beq.n	8006870 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80067d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	6859      	ldr	r1, [r3, #4]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80067ea:	035b      	lsls	r3, r3, #13
 80067ec:	430b      	orrs	r3, r1
 80067ee:	431a      	orrs	r2, r3
 80067f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067f2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80067fc:	d004      	beq.n	8006808 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a45      	ldr	r2, [pc, #276]	@ (8006918 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d10f      	bne.n	8006828 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8006808:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800680c:	f7ff ff30 	bl	8006670 <LL_ADC_IsEnabled>
 8006810:	4604      	mov	r4, r0
 8006812:	4841      	ldr	r0, [pc, #260]	@ (8006918 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006814:	f7ff ff2c 	bl	8006670 <LL_ADC_IsEnabled>
 8006818:	4603      	mov	r3, r0
 800681a:	4323      	orrs	r3, r4
 800681c:	2b00      	cmp	r3, #0
 800681e:	bf0c      	ite	eq
 8006820:	2301      	moveq	r3, #1
 8006822:	2300      	movne	r3, #0
 8006824:	b2db      	uxtb	r3, r3
 8006826:	e012      	b.n	800684e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8006828:	483c      	ldr	r0, [pc, #240]	@ (800691c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800682a:	f7ff ff21 	bl	8006670 <LL_ADC_IsEnabled>
 800682e:	4604      	mov	r4, r0
 8006830:	483b      	ldr	r0, [pc, #236]	@ (8006920 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006832:	f7ff ff1d 	bl	8006670 <LL_ADC_IsEnabled>
 8006836:	4603      	mov	r3, r0
 8006838:	431c      	orrs	r4, r3
 800683a:	483c      	ldr	r0, [pc, #240]	@ (800692c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800683c:	f7ff ff18 	bl	8006670 <LL_ADC_IsEnabled>
 8006840:	4603      	mov	r3, r0
 8006842:	4323      	orrs	r3, r4
 8006844:	2b00      	cmp	r3, #0
 8006846:	bf0c      	ite	eq
 8006848:	2301      	moveq	r3, #1
 800684a:	2300      	movne	r3, #0
 800684c:	b2db      	uxtb	r3, r3
 800684e:	2b00      	cmp	r3, #0
 8006850:	d056      	beq.n	8006900 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006852:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800685a:	f023 030f 	bic.w	r3, r3, #15
 800685e:	683a      	ldr	r2, [r7, #0]
 8006860:	6811      	ldr	r1, [r2, #0]
 8006862:	683a      	ldr	r2, [r7, #0]
 8006864:	6892      	ldr	r2, [r2, #8]
 8006866:	430a      	orrs	r2, r1
 8006868:	431a      	orrs	r2, r3
 800686a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800686c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800686e:	e047      	b.n	8006900 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006870:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006878:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800687a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006884:	d004      	beq.n	8006890 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a23      	ldr	r2, [pc, #140]	@ (8006918 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d10f      	bne.n	80068b0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8006890:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006894:	f7ff feec 	bl	8006670 <LL_ADC_IsEnabled>
 8006898:	4604      	mov	r4, r0
 800689a:	481f      	ldr	r0, [pc, #124]	@ (8006918 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800689c:	f7ff fee8 	bl	8006670 <LL_ADC_IsEnabled>
 80068a0:	4603      	mov	r3, r0
 80068a2:	4323      	orrs	r3, r4
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	bf0c      	ite	eq
 80068a8:	2301      	moveq	r3, #1
 80068aa:	2300      	movne	r3, #0
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	e012      	b.n	80068d6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80068b0:	481a      	ldr	r0, [pc, #104]	@ (800691c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80068b2:	f7ff fedd 	bl	8006670 <LL_ADC_IsEnabled>
 80068b6:	4604      	mov	r4, r0
 80068b8:	4819      	ldr	r0, [pc, #100]	@ (8006920 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80068ba:	f7ff fed9 	bl	8006670 <LL_ADC_IsEnabled>
 80068be:	4603      	mov	r3, r0
 80068c0:	431c      	orrs	r4, r3
 80068c2:	481a      	ldr	r0, [pc, #104]	@ (800692c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80068c4:	f7ff fed4 	bl	8006670 <LL_ADC_IsEnabled>
 80068c8:	4603      	mov	r3, r0
 80068ca:	4323      	orrs	r3, r4
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	bf0c      	ite	eq
 80068d0:	2301      	moveq	r3, #1
 80068d2:	2300      	movne	r3, #0
 80068d4:	b2db      	uxtb	r3, r3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d012      	beq.n	8006900 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80068da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80068e2:	f023 030f 	bic.w	r3, r3, #15
 80068e6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80068e8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80068ea:	e009      	b.n	8006900 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068f0:	f043 0220 	orr.w	r2, r3, #32
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80068fe:	e000      	b.n	8006902 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006900:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800690a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800690e:	4618      	mov	r0, r3
 8006910:	3784      	adds	r7, #132	@ 0x84
 8006912:	46bd      	mov	sp, r7
 8006914:	bd90      	pop	{r4, r7, pc}
 8006916:	bf00      	nop
 8006918:	50000100 	.word	0x50000100
 800691c:	50000400 	.word	0x50000400
 8006920:	50000500 	.word	0x50000500
 8006924:	50000300 	.word	0x50000300
 8006928:	50000700 	.word	0x50000700
 800692c:	50000600 	.word	0x50000600

08006930 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8006938:	4b05      	ldr	r3, [pc, #20]	@ (8006950 <LL_EXTI_EnableIT_0_31+0x20>)
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	4904      	ldr	r1, [pc, #16]	@ (8006950 <LL_EXTI_EnableIT_0_31+0x20>)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4313      	orrs	r3, r2
 8006942:	600b      	str	r3, [r1, #0]
}
 8006944:	bf00      	nop
 8006946:	370c      	adds	r7, #12
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr
 8006950:	40010400 	.word	0x40010400

08006954 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800695c:	4b05      	ldr	r3, [pc, #20]	@ (8006974 <LL_EXTI_EnableIT_32_63+0x20>)
 800695e:	6a1a      	ldr	r2, [r3, #32]
 8006960:	4904      	ldr	r1, [pc, #16]	@ (8006974 <LL_EXTI_EnableIT_32_63+0x20>)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4313      	orrs	r3, r2
 8006966:	620b      	str	r3, [r1, #32]
}
 8006968:	bf00      	nop
 800696a:	370c      	adds	r7, #12
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr
 8006974:	40010400 	.word	0x40010400

08006978 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8006980:	4b06      	ldr	r3, [pc, #24]	@ (800699c <LL_EXTI_DisableIT_0_31+0x24>)
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	43db      	mvns	r3, r3
 8006988:	4904      	ldr	r1, [pc, #16]	@ (800699c <LL_EXTI_DisableIT_0_31+0x24>)
 800698a:	4013      	ands	r3, r2
 800698c:	600b      	str	r3, [r1, #0]
}
 800698e:	bf00      	nop
 8006990:	370c      	adds	r7, #12
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop
 800699c:	40010400 	.word	0x40010400

080069a0 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80069a8:	4b06      	ldr	r3, [pc, #24]	@ (80069c4 <LL_EXTI_DisableIT_32_63+0x24>)
 80069aa:	6a1a      	ldr	r2, [r3, #32]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	43db      	mvns	r3, r3
 80069b0:	4904      	ldr	r1, [pc, #16]	@ (80069c4 <LL_EXTI_DisableIT_32_63+0x24>)
 80069b2:	4013      	ands	r3, r2
 80069b4:	620b      	str	r3, [r1, #32]
}
 80069b6:	bf00      	nop
 80069b8:	370c      	adds	r7, #12
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr
 80069c2:	bf00      	nop
 80069c4:	40010400 	.word	0x40010400

080069c8 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80069d0:	4b05      	ldr	r3, [pc, #20]	@ (80069e8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80069d2:	685a      	ldr	r2, [r3, #4]
 80069d4:	4904      	ldr	r1, [pc, #16]	@ (80069e8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4313      	orrs	r3, r2
 80069da:	604b      	str	r3, [r1, #4]

}
 80069dc:	bf00      	nop
 80069de:	370c      	adds	r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr
 80069e8:	40010400 	.word	0x40010400

080069ec <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80069f4:	4b05      	ldr	r3, [pc, #20]	@ (8006a0c <LL_EXTI_EnableEvent_32_63+0x20>)
 80069f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80069f8:	4904      	ldr	r1, [pc, #16]	@ (8006a0c <LL_EXTI_EnableEvent_32_63+0x20>)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8006a00:	bf00      	nop
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr
 8006a0c:	40010400 	.word	0x40010400

08006a10 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8006a18:	4b06      	ldr	r3, [pc, #24]	@ (8006a34 <LL_EXTI_DisableEvent_0_31+0x24>)
 8006a1a:	685a      	ldr	r2, [r3, #4]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	43db      	mvns	r3, r3
 8006a20:	4904      	ldr	r1, [pc, #16]	@ (8006a34 <LL_EXTI_DisableEvent_0_31+0x24>)
 8006a22:	4013      	ands	r3, r2
 8006a24:	604b      	str	r3, [r1, #4]
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	40010400 	.word	0x40010400

08006a38 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8006a40:	4b06      	ldr	r3, [pc, #24]	@ (8006a5c <LL_EXTI_DisableEvent_32_63+0x24>)
 8006a42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	43db      	mvns	r3, r3
 8006a48:	4904      	ldr	r1, [pc, #16]	@ (8006a5c <LL_EXTI_DisableEvent_32_63+0x24>)
 8006a4a:	4013      	ands	r3, r2
 8006a4c:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8006a4e:	bf00      	nop
 8006a50:	370c      	adds	r7, #12
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	40010400 	.word	0x40010400

08006a60 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8006a68:	4b05      	ldr	r3, [pc, #20]	@ (8006a80 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8006a6a:	689a      	ldr	r2, [r3, #8]
 8006a6c:	4904      	ldr	r1, [pc, #16]	@ (8006a80 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	608b      	str	r3, [r1, #8]

}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	40010400 	.word	0x40010400

08006a84 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8006a8c:	4b05      	ldr	r3, [pc, #20]	@ (8006aa4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006a8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006a90:	4904      	ldr	r1, [pc, #16]	@ (8006aa4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8006a98:	bf00      	nop
 8006a9a:	370c      	adds	r7, #12
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr
 8006aa4:	40010400 	.word	0x40010400

08006aa8 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8006ab0:	4b06      	ldr	r3, [pc, #24]	@ (8006acc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8006ab2:	689a      	ldr	r2, [r3, #8]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	43db      	mvns	r3, r3
 8006ab8:	4904      	ldr	r1, [pc, #16]	@ (8006acc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8006aba:	4013      	ands	r3, r2
 8006abc:	608b      	str	r3, [r1, #8]

}
 8006abe:	bf00      	nop
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	40010400 	.word	0x40010400

08006ad0 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8006ad8:	4b06      	ldr	r3, [pc, #24]	@ (8006af4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8006ada:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	43db      	mvns	r3, r3
 8006ae0:	4904      	ldr	r1, [pc, #16]	@ (8006af4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8006ae6:	bf00      	nop
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr
 8006af2:	bf00      	nop
 8006af4:	40010400 	.word	0x40010400

08006af8 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8006b00:	4b05      	ldr	r3, [pc, #20]	@ (8006b18 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8006b02:	68da      	ldr	r2, [r3, #12]
 8006b04:	4904      	ldr	r1, [pc, #16]	@ (8006b18 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	60cb      	str	r3, [r1, #12]
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr
 8006b18:	40010400 	.word	0x40010400

08006b1c <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b083      	sub	sp, #12
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8006b24:	4b05      	ldr	r3, [pc, #20]	@ (8006b3c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8006b26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b28:	4904      	ldr	r1, [pc, #16]	@ (8006b3c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	40010400 	.word	0x40010400

08006b40 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8006b48:	4b06      	ldr	r3, [pc, #24]	@ (8006b64 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8006b4a:	68da      	ldr	r2, [r3, #12]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	43db      	mvns	r3, r3
 8006b50:	4904      	ldr	r1, [pc, #16]	@ (8006b64 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8006b52:	4013      	ands	r3, r2
 8006b54:	60cb      	str	r3, [r1, #12]
}
 8006b56:	bf00      	nop
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	40010400 	.word	0x40010400

08006b68 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8006b70:	4b06      	ldr	r3, [pc, #24]	@ (8006b8c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8006b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	43db      	mvns	r3, r3
 8006b78:	4904      	ldr	r1, [pc, #16]	@ (8006b8c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8006b7e:	bf00      	nop
 8006b80:	370c      	adds	r7, #12
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	40010400 	.word	0x40010400

08006b90 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8006b98:	4a04      	ldr	r2, [pc, #16]	@ (8006bac <LL_EXTI_ClearFlag_0_31+0x1c>)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6153      	str	r3, [r2, #20]
}
 8006b9e:	bf00      	nop
 8006ba0:	370c      	adds	r7, #12
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	40010400 	.word	0x40010400

08006bb0 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8006bb8:	4a04      	ldr	r2, [pc, #16]	@ (8006bcc <LL_EXTI_ClearFlag_32_63+0x1c>)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8006bbe:	bf00      	nop
 8006bc0:	370c      	adds	r7, #12
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	40010400 	.word	0x40010400

08006bd0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b088      	sub	sp, #32
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d102      	bne.n	8006bec <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	77fb      	strb	r3, [r7, #31]
 8006bea:	e181      	b.n	8006ef0 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006bf6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006bfa:	d102      	bne.n	8006c02 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	77fb      	strb	r3, [r7, #31]
 8006c00:	e176      	b.n	8006ef0 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	7f5b      	ldrb	r3, [r3, #29]
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d108      	bne.n	8006c1e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f7fc fcd7 	bl	80035cc <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c28:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	695b      	ldr	r3, [r3, #20]
 8006c38:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8006c44:	4313      	orrs	r3, r2
 8006c46:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	4b90      	ldr	r3, [pc, #576]	@ (8006e90 <HAL_COMP_Init+0x2c0>)
 8006c50:	4013      	ands	r3, r2
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	6812      	ldr	r2, [r2, #0]
 8006c56:	6979      	ldr	r1, [r7, #20]
 8006c58:	430b      	orrs	r3, r1
 8006c5a:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d016      	beq.n	8006c98 <HAL_COMP_Init+0xc8>
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d113      	bne.n	8006c98 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006c70:	4b88      	ldr	r3, [pc, #544]	@ (8006e94 <HAL_COMP_Init+0x2c4>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	099b      	lsrs	r3, r3, #6
 8006c76:	4a88      	ldr	r2, [pc, #544]	@ (8006e98 <HAL_COMP_Init+0x2c8>)
 8006c78:	fba2 2303 	umull	r2, r3, r2, r3
 8006c7c:	099b      	lsrs	r3, r3, #6
 8006c7e:	1c5a      	adds	r2, r3, #1
 8006c80:	4613      	mov	r3, r2
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	4413      	add	r3, r2
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8006c8a:	e002      	b.n	8006c92 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d1f9      	bne.n	8006c8c <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a7f      	ldr	r2, [pc, #508]	@ (8006e9c <HAL_COMP_Init+0x2cc>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d028      	beq.n	8006cf4 <HAL_COMP_Init+0x124>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a7e      	ldr	r2, [pc, #504]	@ (8006ea0 <HAL_COMP_Init+0x2d0>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d020      	beq.n	8006cee <HAL_COMP_Init+0x11e>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a7c      	ldr	r2, [pc, #496]	@ (8006ea4 <HAL_COMP_Init+0x2d4>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d018      	beq.n	8006ce8 <HAL_COMP_Init+0x118>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a7b      	ldr	r2, [pc, #492]	@ (8006ea8 <HAL_COMP_Init+0x2d8>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d010      	beq.n	8006ce2 <HAL_COMP_Init+0x112>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a79      	ldr	r2, [pc, #484]	@ (8006eac <HAL_COMP_Init+0x2dc>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d008      	beq.n	8006cdc <HAL_COMP_Init+0x10c>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a78      	ldr	r2, [pc, #480]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d101      	bne.n	8006cd8 <HAL_COMP_Init+0x108>
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	e00f      	b.n	8006cf8 <HAL_COMP_Init+0x128>
 8006cd8:	2302      	movs	r3, #2
 8006cda:	e00d      	b.n	8006cf8 <HAL_COMP_Init+0x128>
 8006cdc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006ce0:	e00a      	b.n	8006cf8 <HAL_COMP_Init+0x128>
 8006ce2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006ce6:	e007      	b.n	8006cf8 <HAL_COMP_Init+0x128>
 8006ce8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8006cec:	e004      	b.n	8006cf8 <HAL_COMP_Init+0x128>
 8006cee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006cf2:	e001      	b.n	8006cf8 <HAL_COMP_Init+0x128>
 8006cf4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8006cf8:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	699b      	ldr	r3, [r3, #24]
 8006cfe:	f003 0303 	and.w	r3, r3, #3
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f000 80b6 	beq.w	8006e74 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	f003 0310 	and.w	r3, r3, #16
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d011      	beq.n	8006d38 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a65      	ldr	r2, [pc, #404]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d004      	beq.n	8006d28 <HAL_COMP_Init+0x158>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a64      	ldr	r2, [pc, #400]	@ (8006eb4 <HAL_COMP_Init+0x2e4>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d103      	bne.n	8006d30 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8006d28:	6938      	ldr	r0, [r7, #16]
 8006d2a:	f7ff feab 	bl	8006a84 <LL_EXTI_EnableRisingTrig_32_63>
 8006d2e:	e014      	b.n	8006d5a <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8006d30:	6938      	ldr	r0, [r7, #16]
 8006d32:	f7ff fe95 	bl	8006a60 <LL_EXTI_EnableRisingTrig_0_31>
 8006d36:	e010      	b.n	8006d5a <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a5c      	ldr	r2, [pc, #368]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d004      	beq.n	8006d4c <HAL_COMP_Init+0x17c>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a5b      	ldr	r2, [pc, #364]	@ (8006eb4 <HAL_COMP_Init+0x2e4>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d103      	bne.n	8006d54 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8006d4c:	6938      	ldr	r0, [r7, #16]
 8006d4e:	f7ff febf 	bl	8006ad0 <LL_EXTI_DisableRisingTrig_32_63>
 8006d52:	e002      	b.n	8006d5a <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8006d54:	6938      	ldr	r0, [r7, #16]
 8006d56:	f7ff fea7 	bl	8006aa8 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	f003 0320 	and.w	r3, r3, #32
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d011      	beq.n	8006d8a <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a51      	ldr	r2, [pc, #324]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d004      	beq.n	8006d7a <HAL_COMP_Init+0x1aa>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a4f      	ldr	r2, [pc, #316]	@ (8006eb4 <HAL_COMP_Init+0x2e4>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d103      	bne.n	8006d82 <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8006d7a:	6938      	ldr	r0, [r7, #16]
 8006d7c:	f7ff fece 	bl	8006b1c <LL_EXTI_EnableFallingTrig_32_63>
 8006d80:	e014      	b.n	8006dac <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8006d82:	6938      	ldr	r0, [r7, #16]
 8006d84:	f7ff feb8 	bl	8006af8 <LL_EXTI_EnableFallingTrig_0_31>
 8006d88:	e010      	b.n	8006dac <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a48      	ldr	r2, [pc, #288]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d004      	beq.n	8006d9e <HAL_COMP_Init+0x1ce>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a46      	ldr	r2, [pc, #280]	@ (8006eb4 <HAL_COMP_Init+0x2e4>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d103      	bne.n	8006da6 <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8006d9e:	6938      	ldr	r0, [r7, #16]
 8006da0:	f7ff fee2 	bl	8006b68 <LL_EXTI_DisableFallingTrig_32_63>
 8006da4:	e002      	b.n	8006dac <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8006da6:	6938      	ldr	r0, [r7, #16]
 8006da8:	f7ff feca 	bl	8006b40 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a3f      	ldr	r2, [pc, #252]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d004      	beq.n	8006dc0 <HAL_COMP_Init+0x1f0>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a3e      	ldr	r2, [pc, #248]	@ (8006eb4 <HAL_COMP_Init+0x2e4>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d103      	bne.n	8006dc8 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8006dc0:	6938      	ldr	r0, [r7, #16]
 8006dc2:	f7ff fef5 	bl	8006bb0 <LL_EXTI_ClearFlag_32_63>
 8006dc6:	e002      	b.n	8006dce <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8006dc8:	6938      	ldr	r0, [r7, #16]
 8006dca:	f7ff fee1 	bl	8006b90 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	699b      	ldr	r3, [r3, #24]
 8006dd2:	f003 0302 	and.w	r3, r3, #2
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d011      	beq.n	8006dfe <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a34      	ldr	r2, [pc, #208]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d004      	beq.n	8006dee <HAL_COMP_Init+0x21e>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a32      	ldr	r2, [pc, #200]	@ (8006eb4 <HAL_COMP_Init+0x2e4>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d103      	bne.n	8006df6 <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8006dee:	6938      	ldr	r0, [r7, #16]
 8006df0:	f7ff fdfc 	bl	80069ec <LL_EXTI_EnableEvent_32_63>
 8006df4:	e014      	b.n	8006e20 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8006df6:	6938      	ldr	r0, [r7, #16]
 8006df8:	f7ff fde6 	bl	80069c8 <LL_EXTI_EnableEvent_0_31>
 8006dfc:	e010      	b.n	8006e20 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a2b      	ldr	r2, [pc, #172]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d004      	beq.n	8006e12 <HAL_COMP_Init+0x242>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a29      	ldr	r2, [pc, #164]	@ (8006eb4 <HAL_COMP_Init+0x2e4>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d103      	bne.n	8006e1a <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8006e12:	6938      	ldr	r0, [r7, #16]
 8006e14:	f7ff fe10 	bl	8006a38 <LL_EXTI_DisableEvent_32_63>
 8006e18:	e002      	b.n	8006e20 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8006e1a:	6938      	ldr	r0, [r7, #16]
 8006e1c:	f7ff fdf8 	bl	8006a10 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	f003 0301 	and.w	r3, r3, #1
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d011      	beq.n	8006e50 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a1f      	ldr	r2, [pc, #124]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d004      	beq.n	8006e40 <HAL_COMP_Init+0x270>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a1e      	ldr	r2, [pc, #120]	@ (8006eb4 <HAL_COMP_Init+0x2e4>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d103      	bne.n	8006e48 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8006e40:	6938      	ldr	r0, [r7, #16]
 8006e42:	f7ff fd87 	bl	8006954 <LL_EXTI_EnableIT_32_63>
 8006e46:	e04b      	b.n	8006ee0 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8006e48:	6938      	ldr	r0, [r7, #16]
 8006e4a:	f7ff fd71 	bl	8006930 <LL_EXTI_EnableIT_0_31>
 8006e4e:	e047      	b.n	8006ee0 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a16      	ldr	r2, [pc, #88]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d004      	beq.n	8006e64 <HAL_COMP_Init+0x294>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a15      	ldr	r2, [pc, #84]	@ (8006eb4 <HAL_COMP_Init+0x2e4>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d103      	bne.n	8006e6c <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8006e64:	6938      	ldr	r0, [r7, #16]
 8006e66:	f7ff fd9b 	bl	80069a0 <LL_EXTI_DisableIT_32_63>
 8006e6a:	e039      	b.n	8006ee0 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8006e6c:	6938      	ldr	r0, [r7, #16]
 8006e6e:	f7ff fd83 	bl	8006978 <LL_EXTI_DisableIT_0_31>
 8006e72:	e035      	b.n	8006ee0 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a0d      	ldr	r2, [pc, #52]	@ (8006eb0 <HAL_COMP_Init+0x2e0>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d004      	beq.n	8006e88 <HAL_COMP_Init+0x2b8>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a0c      	ldr	r2, [pc, #48]	@ (8006eb4 <HAL_COMP_Init+0x2e4>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d117      	bne.n	8006eb8 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8006e88:	6938      	ldr	r0, [r7, #16]
 8006e8a:	f7ff fdd5 	bl	8006a38 <LL_EXTI_DisableEvent_32_63>
 8006e8e:	e016      	b.n	8006ebe <HAL_COMP_Init+0x2ee>
 8006e90:	ff007e0f 	.word	0xff007e0f
 8006e94:	20000040 	.word	0x20000040
 8006e98:	053e2d63 	.word	0x053e2d63
 8006e9c:	40010200 	.word	0x40010200
 8006ea0:	40010204 	.word	0x40010204
 8006ea4:	40010208 	.word	0x40010208
 8006ea8:	4001020c 	.word	0x4001020c
 8006eac:	40010210 	.word	0x40010210
 8006eb0:	40010214 	.word	0x40010214
 8006eb4:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8006eb8:	6938      	ldr	r0, [r7, #16]
 8006eba:	f7ff fda9 	bl	8006a10 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a0e      	ldr	r2, [pc, #56]	@ (8006efc <HAL_COMP_Init+0x32c>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d004      	beq.n	8006ed2 <HAL_COMP_Init+0x302>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a0c      	ldr	r2, [pc, #48]	@ (8006f00 <HAL_COMP_Init+0x330>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d103      	bne.n	8006eda <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8006ed2:	6938      	ldr	r0, [r7, #16]
 8006ed4:	f7ff fd64 	bl	80069a0 <LL_EXTI_DisableIT_32_63>
 8006ed8:	e002      	b.n	8006ee0 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8006eda:	6938      	ldr	r0, [r7, #16]
 8006edc:	f7ff fd4c 	bl	8006978 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	7f5b      	ldrb	r3, [r3, #29]
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d102      	bne.n	8006ef0 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2201      	movs	r2, #1
 8006eee:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8006ef0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3720      	adds	r7, #32
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	bf00      	nop
 8006efc:	40010214 	.word	0x40010214
 8006f00:	40010218 	.word	0x40010218

08006f04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f003 0307 	and.w	r3, r3, #7
 8006f12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006f14:	4b0c      	ldr	r3, [pc, #48]	@ (8006f48 <__NVIC_SetPriorityGrouping+0x44>)
 8006f16:	68db      	ldr	r3, [r3, #12]
 8006f18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006f1a:	68ba      	ldr	r2, [r7, #8]
 8006f1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006f20:	4013      	ands	r3, r2
 8006f22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006f2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006f30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006f36:	4a04      	ldr	r2, [pc, #16]	@ (8006f48 <__NVIC_SetPriorityGrouping+0x44>)
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	60d3      	str	r3, [r2, #12]
}
 8006f3c:	bf00      	nop
 8006f3e:	3714      	adds	r7, #20
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr
 8006f48:	e000ed00 	.word	0xe000ed00

08006f4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006f50:	4b04      	ldr	r3, [pc, #16]	@ (8006f64 <__NVIC_GetPriorityGrouping+0x18>)
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	0a1b      	lsrs	r3, r3, #8
 8006f56:	f003 0307 	and.w	r3, r3, #7
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	e000ed00 	.word	0xe000ed00

08006f68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	4603      	mov	r3, r0
 8006f70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	db0b      	blt.n	8006f92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f7a:	79fb      	ldrb	r3, [r7, #7]
 8006f7c:	f003 021f 	and.w	r2, r3, #31
 8006f80:	4907      	ldr	r1, [pc, #28]	@ (8006fa0 <__NVIC_EnableIRQ+0x38>)
 8006f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f86:	095b      	lsrs	r3, r3, #5
 8006f88:	2001      	movs	r0, #1
 8006f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8006f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006f92:	bf00      	nop
 8006f94:	370c      	adds	r7, #12
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	e000e100 	.word	0xe000e100

08006fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	4603      	mov	r3, r0
 8006fac:	6039      	str	r1, [r7, #0]
 8006fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	db0a      	blt.n	8006fce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	b2da      	uxtb	r2, r3
 8006fbc:	490c      	ldr	r1, [pc, #48]	@ (8006ff0 <__NVIC_SetPriority+0x4c>)
 8006fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fc2:	0112      	lsls	r2, r2, #4
 8006fc4:	b2d2      	uxtb	r2, r2
 8006fc6:	440b      	add	r3, r1
 8006fc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006fcc:	e00a      	b.n	8006fe4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	b2da      	uxtb	r2, r3
 8006fd2:	4908      	ldr	r1, [pc, #32]	@ (8006ff4 <__NVIC_SetPriority+0x50>)
 8006fd4:	79fb      	ldrb	r3, [r7, #7]
 8006fd6:	f003 030f 	and.w	r3, r3, #15
 8006fda:	3b04      	subs	r3, #4
 8006fdc:	0112      	lsls	r2, r2, #4
 8006fde:	b2d2      	uxtb	r2, r2
 8006fe0:	440b      	add	r3, r1
 8006fe2:	761a      	strb	r2, [r3, #24]
}
 8006fe4:	bf00      	nop
 8006fe6:	370c      	adds	r7, #12
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr
 8006ff0:	e000e100 	.word	0xe000e100
 8006ff4:	e000ed00 	.word	0xe000ed00

08006ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b089      	sub	sp, #36	@ 0x24
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f003 0307 	and.w	r3, r3, #7
 800700a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	f1c3 0307 	rsb	r3, r3, #7
 8007012:	2b04      	cmp	r3, #4
 8007014:	bf28      	it	cs
 8007016:	2304      	movcs	r3, #4
 8007018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	3304      	adds	r3, #4
 800701e:	2b06      	cmp	r3, #6
 8007020:	d902      	bls.n	8007028 <NVIC_EncodePriority+0x30>
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	3b03      	subs	r3, #3
 8007026:	e000      	b.n	800702a <NVIC_EncodePriority+0x32>
 8007028:	2300      	movs	r3, #0
 800702a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800702c:	f04f 32ff 	mov.w	r2, #4294967295
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	fa02 f303 	lsl.w	r3, r2, r3
 8007036:	43da      	mvns	r2, r3
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	401a      	ands	r2, r3
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007040:	f04f 31ff 	mov.w	r1, #4294967295
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	fa01 f303 	lsl.w	r3, r1, r3
 800704a:	43d9      	mvns	r1, r3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007050:	4313      	orrs	r3, r2
         );
}
 8007052:	4618      	mov	r0, r3
 8007054:	3724      	adds	r7, #36	@ 0x24
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr
	...

08007060 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	3b01      	subs	r3, #1
 800706c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007070:	d301      	bcc.n	8007076 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007072:	2301      	movs	r3, #1
 8007074:	e00f      	b.n	8007096 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007076:	4a0a      	ldr	r2, [pc, #40]	@ (80070a0 <SysTick_Config+0x40>)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	3b01      	subs	r3, #1
 800707c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800707e:	210f      	movs	r1, #15
 8007080:	f04f 30ff 	mov.w	r0, #4294967295
 8007084:	f7ff ff8e 	bl	8006fa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007088:	4b05      	ldr	r3, [pc, #20]	@ (80070a0 <SysTick_Config+0x40>)
 800708a:	2200      	movs	r2, #0
 800708c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800708e:	4b04      	ldr	r3, [pc, #16]	@ (80070a0 <SysTick_Config+0x40>)
 8007090:	2207      	movs	r2, #7
 8007092:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3708      	adds	r7, #8
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	e000e010 	.word	0xe000e010

080070a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b082      	sub	sp, #8
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f7ff ff29 	bl	8006f04 <__NVIC_SetPriorityGrouping>
}
 80070b2:	bf00      	nop
 80070b4:	3708      	adds	r7, #8
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80070ba:	b580      	push	{r7, lr}
 80070bc:	b086      	sub	sp, #24
 80070be:	af00      	add	r7, sp, #0
 80070c0:	4603      	mov	r3, r0
 80070c2:	60b9      	str	r1, [r7, #8]
 80070c4:	607a      	str	r2, [r7, #4]
 80070c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80070c8:	f7ff ff40 	bl	8006f4c <__NVIC_GetPriorityGrouping>
 80070cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	68b9      	ldr	r1, [r7, #8]
 80070d2:	6978      	ldr	r0, [r7, #20]
 80070d4:	f7ff ff90 	bl	8006ff8 <NVIC_EncodePriority>
 80070d8:	4602      	mov	r2, r0
 80070da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070de:	4611      	mov	r1, r2
 80070e0:	4618      	mov	r0, r3
 80070e2:	f7ff ff5f 	bl	8006fa4 <__NVIC_SetPriority>
}
 80070e6:	bf00      	nop
 80070e8:	3718      	adds	r7, #24
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b082      	sub	sp, #8
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	4603      	mov	r3, r0
 80070f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80070f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7ff ff33 	bl	8006f68 <__NVIC_EnableIRQ>
}
 8007102:	bf00      	nop
 8007104:	3708      	adds	r7, #8
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800710a:	b580      	push	{r7, lr}
 800710c:	b082      	sub	sp, #8
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f7ff ffa4 	bl	8007060 <SysTick_Config>
 8007118:	4603      	mov	r3, r0
}
 800711a:	4618      	mov	r0, r3
 800711c:	3708      	adds	r7, #8
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}

08007122 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8007122:	b580      	push	{r7, lr}
 8007124:	b082      	sub	sp, #8
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d101      	bne.n	8007134 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e014      	b.n	800715e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	791b      	ldrb	r3, [r3, #4]
 8007138:	b2db      	uxtb	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d105      	bne.n	800714a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f7fc fa97 	bl	8003678 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2202      	movs	r2, #2
 800714e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2201      	movs	r2, #1
 800715a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800715c:	2300      	movs	r3, #0
}
 800715e:	4618      	mov	r0, r3
 8007160:	3708      	adds	r7, #8
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
	...

08007168 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007168:	b480      	push	{r7}
 800716a:	b085      	sub	sp, #20
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d101      	bne.n	800717c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	e056      	b.n	800722a <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	795b      	ldrb	r3, [r3, #5]
 8007180:	2b01      	cmp	r3, #1
 8007182:	d101      	bne.n	8007188 <HAL_DAC_Start+0x20>
 8007184:	2302      	movs	r3, #2
 8007186:	e050      	b.n	800722a <HAL_DAC_Start+0xc2>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2202      	movs	r2, #2
 8007192:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	6819      	ldr	r1, [r3, #0]
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	f003 0310 	and.w	r3, r3, #16
 80071a0:	2201      	movs	r2, #1
 80071a2:	409a      	lsls	r2, r3
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	430a      	orrs	r2, r1
 80071aa:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80071ac:	4b22      	ldr	r3, [pc, #136]	@ (8007238 <HAL_DAC_Start+0xd0>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	099b      	lsrs	r3, r3, #6
 80071b2:	4a22      	ldr	r2, [pc, #136]	@ (800723c <HAL_DAC_Start+0xd4>)
 80071b4:	fba2 2303 	umull	r2, r3, r2, r3
 80071b8:	099b      	lsrs	r3, r3, #6
 80071ba:	3301      	adds	r3, #1
 80071bc:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80071be:	e002      	b.n	80071c6 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	3b01      	subs	r3, #1
 80071c4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d1f9      	bne.n	80071c0 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d10f      	bne.n	80071f2 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80071dc:	2b02      	cmp	r3, #2
 80071de:	d11d      	bne.n	800721c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685a      	ldr	r2, [r3, #4]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f042 0201 	orr.w	r2, r2, #1
 80071ee:	605a      	str	r2, [r3, #4]
 80071f0:	e014      	b.n	800721c <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	f003 0310 	and.w	r3, r3, #16
 8007202:	2102      	movs	r1, #2
 8007204:	fa01 f303 	lsl.w	r3, r1, r3
 8007208:	429a      	cmp	r2, r3
 800720a:	d107      	bne.n	800721c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	685a      	ldr	r2, [r3, #4]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f042 0202 	orr.w	r2, r2, #2
 800721a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007228:	2300      	movs	r3, #0
}
 800722a:	4618      	mov	r0, r3
 800722c:	3714      	adds	r7, #20
 800722e:	46bd      	mov	sp, r7
 8007230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007234:	4770      	bx	lr
 8007236:	bf00      	nop
 8007238:	20000040 	.word	0x20000040
 800723c:	053e2d63 	.word	0x053e2d63

08007240 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007240:	b480      	push	{r7}
 8007242:	b087      	sub	sp, #28
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
 800724c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800724e:	2300      	movs	r3, #0
 8007250:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d101      	bne.n	800725c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e018      	b.n	800728e <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d105      	bne.n	800727a <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	4413      	add	r3, r2
 8007274:	3308      	adds	r3, #8
 8007276:	617b      	str	r3, [r7, #20]
 8007278:	e004      	b.n	8007284 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800727a:	697a      	ldr	r2, [r7, #20]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4413      	add	r3, r2
 8007280:	3314      	adds	r3, #20
 8007282:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	461a      	mov	r2, r3
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	371c      	adds	r7, #28
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr
	...

0800729c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b08a      	sub	sp, #40	@ 0x28
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072a8:	2300      	movs	r3, #0
 80072aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d002      	beq.n	80072b8 <HAL_DAC_ConfigChannel+0x1c>
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d101      	bne.n	80072bc <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e1a1      	b.n	8007600 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	795b      	ldrb	r3, [r3, #5]
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d101      	bne.n	80072ce <HAL_DAC_ConfigChannel+0x32>
 80072ca:	2302      	movs	r3, #2
 80072cc:	e198      	b.n	8007600 <HAL_DAC_ConfigChannel+0x364>
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2201      	movs	r2, #1
 80072d2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2202      	movs	r2, #2
 80072d8:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	2b04      	cmp	r3, #4
 80072e0:	d17a      	bne.n	80073d8 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80072e2:	f7fd f9cd 	bl	8004680 <HAL_GetTick>
 80072e6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d13d      	bne.n	800736a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80072ee:	e018      	b.n	8007322 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80072f0:	f7fd f9c6 	bl	8004680 <HAL_GetTick>
 80072f4:	4602      	mov	r2, r0
 80072f6:	69bb      	ldr	r3, [r7, #24]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d911      	bls.n	8007322 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007304:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007308:	2b00      	cmp	r3, #0
 800730a:	d00a      	beq.n	8007322 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	f043 0208 	orr.w	r2, r3, #8
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2203      	movs	r2, #3
 800731c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800731e:	2303      	movs	r3, #3
 8007320:	e16e      	b.n	8007600 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007328:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800732c:	2b00      	cmp	r3, #0
 800732e:	d1df      	bne.n	80072f0 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	68ba      	ldr	r2, [r7, #8]
 8007336:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007338:	641a      	str	r2, [r3, #64]	@ 0x40
 800733a:	e020      	b.n	800737e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800733c:	f7fd f9a0 	bl	8004680 <HAL_GetTick>
 8007340:	4602      	mov	r2, r0
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	2b01      	cmp	r3, #1
 8007348:	d90f      	bls.n	800736a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007350:	2b00      	cmp	r3, #0
 8007352:	da0a      	bge.n	800736a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	f043 0208 	orr.w	r2, r3, #8
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2203      	movs	r2, #3
 8007364:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007366:	2303      	movs	r3, #3
 8007368:	e14a      	b.n	8007600 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007370:	2b00      	cmp	r3, #0
 8007372:	dbe3      	blt.n	800733c <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68ba      	ldr	r2, [r7, #8]
 800737a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800737c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f003 0310 	and.w	r3, r3, #16
 800738a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800738e:	fa01 f303 	lsl.w	r3, r1, r3
 8007392:	43db      	mvns	r3, r3
 8007394:	ea02 0103 	and.w	r1, r2, r3
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	f003 0310 	and.w	r3, r3, #16
 80073a2:	409a      	lsls	r2, r3
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	430a      	orrs	r2, r1
 80073aa:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f003 0310 	and.w	r3, r3, #16
 80073b8:	21ff      	movs	r1, #255	@ 0xff
 80073ba:	fa01 f303 	lsl.w	r3, r1, r3
 80073be:	43db      	mvns	r3, r3
 80073c0:	ea02 0103 	and.w	r1, r2, r3
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f003 0310 	and.w	r3, r3, #16
 80073ce:	409a      	lsls	r2, r3
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	430a      	orrs	r2, r1
 80073d6:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	69db      	ldr	r3, [r3, #28]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d11d      	bne.n	800741c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073e6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f003 0310 	and.w	r3, r3, #16
 80073ee:	221f      	movs	r2, #31
 80073f0:	fa02 f303 	lsl.w	r3, r2, r3
 80073f4:	43db      	mvns	r3, r3
 80073f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073f8:	4013      	ands	r3, r2
 80073fa:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	6a1b      	ldr	r3, [r3, #32]
 8007400:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f003 0310 	and.w	r3, r3, #16
 8007408:	697a      	ldr	r2, [r7, #20]
 800740a:	fa02 f303 	lsl.w	r3, r2, r3
 800740e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007410:	4313      	orrs	r3, r2
 8007412:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800741a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007422:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f003 0310 	and.w	r3, r3, #16
 800742a:	2207      	movs	r2, #7
 800742c:	fa02 f303 	lsl.w	r3, r2, r3
 8007430:	43db      	mvns	r3, r3
 8007432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007434:	4013      	ands	r3, r2
 8007436:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	699b      	ldr	r3, [r3, #24]
 800743c:	2b01      	cmp	r3, #1
 800743e:	d102      	bne.n	8007446 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8007440:	2300      	movs	r3, #0
 8007442:	623b      	str	r3, [r7, #32]
 8007444:	e00f      	b.n	8007466 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	699b      	ldr	r3, [r3, #24]
 800744a:	2b02      	cmp	r3, #2
 800744c:	d102      	bne.n	8007454 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800744e:	2301      	movs	r3, #1
 8007450:	623b      	str	r3, [r7, #32]
 8007452:	e008      	b.n	8007466 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	695b      	ldr	r3, [r3, #20]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d102      	bne.n	8007462 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800745c:	2301      	movs	r3, #1
 800745e:	623b      	str	r3, [r7, #32]
 8007460:	e001      	b.n	8007466 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007462:	2300      	movs	r3, #0
 8007464:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	689a      	ldr	r2, [r3, #8]
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	695b      	ldr	r3, [r3, #20]
 800746e:	4313      	orrs	r3, r2
 8007470:	6a3a      	ldr	r2, [r7, #32]
 8007472:	4313      	orrs	r3, r2
 8007474:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f003 0310 	and.w	r3, r3, #16
 800747c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007480:	fa02 f303 	lsl.w	r3, r2, r3
 8007484:	43db      	mvns	r3, r3
 8007486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007488:	4013      	ands	r3, r2
 800748a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	791b      	ldrb	r3, [r3, #4]
 8007490:	2b01      	cmp	r3, #1
 8007492:	d102      	bne.n	800749a <HAL_DAC_ConfigChannel+0x1fe>
 8007494:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007498:	e000      	b.n	800749c <HAL_DAC_ConfigChannel+0x200>
 800749a:	2300      	movs	r3, #0
 800749c:	697a      	ldr	r2, [r7, #20]
 800749e:	4313      	orrs	r3, r2
 80074a0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f003 0310 	and.w	r3, r3, #16
 80074a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074ac:	fa02 f303 	lsl.w	r3, r2, r3
 80074b0:	43db      	mvns	r3, r3
 80074b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074b4:	4013      	ands	r3, r2
 80074b6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	795b      	ldrb	r3, [r3, #5]
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d102      	bne.n	80074c6 <HAL_DAC_ConfigChannel+0x22a>
 80074c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80074c4:	e000      	b.n	80074c8 <HAL_DAC_ConfigChannel+0x22c>
 80074c6:	2300      	movs	r3, #0
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80074ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80074d4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2b02      	cmp	r3, #2
 80074dc:	d114      	bne.n	8007508 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80074de:	f004 fd3d 	bl	800bf5c <HAL_RCC_GetHCLKFreq>
 80074e2:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	4a48      	ldr	r2, [pc, #288]	@ (8007608 <HAL_DAC_ConfigChannel+0x36c>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d904      	bls.n	80074f6 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80074ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80074f4:	e00f      	b.n	8007516 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	4a44      	ldr	r2, [pc, #272]	@ (800760c <HAL_DAC_ConfigChannel+0x370>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d90a      	bls.n	8007514 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80074fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007500:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007504:	627b      	str	r3, [r7, #36]	@ 0x24
 8007506:	e006      	b.n	8007516 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800750e:	4313      	orrs	r3, r2
 8007510:	627b      	str	r3, [r7, #36]	@ 0x24
 8007512:	e000      	b.n	8007516 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8007514:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f003 0310 	and.w	r3, r3, #16
 800751c:	697a      	ldr	r2, [r7, #20]
 800751e:	fa02 f303 	lsl.w	r3, r2, r3
 8007522:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007524:	4313      	orrs	r3, r2
 8007526:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800752e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6819      	ldr	r1, [r3, #0]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f003 0310 	and.w	r3, r3, #16
 800753c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007540:	fa02 f303 	lsl.w	r3, r2, r3
 8007544:	43da      	mvns	r2, r3
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	400a      	ands	r2, r1
 800754c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f003 0310 	and.w	r3, r3, #16
 800755c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8007560:	fa02 f303 	lsl.w	r3, r2, r3
 8007564:	43db      	mvns	r3, r3
 8007566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007568:	4013      	ands	r3, r2
 800756a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	68db      	ldr	r3, [r3, #12]
 8007570:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f003 0310 	and.w	r3, r3, #16
 8007578:	697a      	ldr	r2, [r7, #20]
 800757a:	fa02 f303 	lsl.w	r3, r2, r3
 800757e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007580:	4313      	orrs	r3, r2
 8007582:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800758a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	6819      	ldr	r1, [r3, #0]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f003 0310 	and.w	r3, r3, #16
 8007598:	22c0      	movs	r2, #192	@ 0xc0
 800759a:	fa02 f303 	lsl.w	r3, r2, r3
 800759e:	43da      	mvns	r2, r3
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	400a      	ands	r2, r1
 80075a6:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	089b      	lsrs	r3, r3, #2
 80075ae:	f003 030f 	and.w	r3, r3, #15
 80075b2:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	089b      	lsrs	r3, r3, #2
 80075ba:	021b      	lsls	r3, r3, #8
 80075bc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80075c0:	697a      	ldr	r2, [r7, #20]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f003 0310 	and.w	r3, r3, #16
 80075d2:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80075d6:	fa01 f303 	lsl.w	r3, r1, r3
 80075da:	43db      	mvns	r3, r3
 80075dc:	ea02 0103 	and.w	r1, r2, r3
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f003 0310 	and.w	r3, r3, #16
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	409a      	lsls	r2, r3
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	430a      	orrs	r2, r1
 80075f0:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2201      	movs	r2, #1
 80075f6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80075fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8007600:	4618      	mov	r0, r3
 8007602:	3728      	adds	r7, #40	@ 0x28
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	09896800 	.word	0x09896800
 800760c:	04c4b400 	.word	0x04c4b400

08007610 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d101      	bne.n	8007622 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e08d      	b.n	800773e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	461a      	mov	r2, r3
 8007628:	4b47      	ldr	r3, [pc, #284]	@ (8007748 <HAL_DMA_Init+0x138>)
 800762a:	429a      	cmp	r2, r3
 800762c:	d80f      	bhi.n	800764e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	461a      	mov	r2, r3
 8007634:	4b45      	ldr	r3, [pc, #276]	@ (800774c <HAL_DMA_Init+0x13c>)
 8007636:	4413      	add	r3, r2
 8007638:	4a45      	ldr	r2, [pc, #276]	@ (8007750 <HAL_DMA_Init+0x140>)
 800763a:	fba2 2303 	umull	r2, r3, r2, r3
 800763e:	091b      	lsrs	r3, r3, #4
 8007640:	009a      	lsls	r2, r3, #2
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a42      	ldr	r2, [pc, #264]	@ (8007754 <HAL_DMA_Init+0x144>)
 800764a:	641a      	str	r2, [r3, #64]	@ 0x40
 800764c:	e00e      	b.n	800766c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	461a      	mov	r2, r3
 8007654:	4b40      	ldr	r3, [pc, #256]	@ (8007758 <HAL_DMA_Init+0x148>)
 8007656:	4413      	add	r3, r2
 8007658:	4a3d      	ldr	r2, [pc, #244]	@ (8007750 <HAL_DMA_Init+0x140>)
 800765a:	fba2 2303 	umull	r2, r3, r2, r3
 800765e:	091b      	lsrs	r3, r3, #4
 8007660:	009a      	lsls	r2, r3, #2
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a3c      	ldr	r2, [pc, #240]	@ (800775c <HAL_DMA_Init+0x14c>)
 800766a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2202      	movs	r2, #2
 8007670:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007682:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007686:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007690:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800769c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	699b      	ldr	r3, [r3, #24]
 80076a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80076a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80076b0:	68fa      	ldr	r2, [r7, #12]
 80076b2:	4313      	orrs	r3, r2
 80076b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f9b6 	bl	8007a30 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80076cc:	d102      	bne.n	80076d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	685a      	ldr	r2, [r3, #4]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076dc:	b2d2      	uxtb	r2, r2
 80076de:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076e4:	687a      	ldr	r2, [r7, #4]
 80076e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80076e8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d010      	beq.n	8007714 <HAL_DMA_Init+0x104>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	2b04      	cmp	r3, #4
 80076f8:	d80c      	bhi.n	8007714 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 f9d6 	bl	8007aac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007704:	2200      	movs	r2, #0
 8007706:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007710:	605a      	str	r2, [r3, #4]
 8007712:	e008      	b.n	8007726 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2200      	movs	r2, #0
 8007718:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2200      	movs	r2, #0
 800771e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2200      	movs	r2, #0
 8007724:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2200      	movs	r2, #0
 800772a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800773c:	2300      	movs	r3, #0
}
 800773e:	4618      	mov	r0, r3
 8007740:	3710      	adds	r7, #16
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}
 8007746:	bf00      	nop
 8007748:	40020407 	.word	0x40020407
 800774c:	bffdfff8 	.word	0xbffdfff8
 8007750:	cccccccd 	.word	0xcccccccd
 8007754:	40020000 	.word	0x40020000
 8007758:	bffdfbf8 	.word	0xbffdfbf8
 800775c:	40020400 	.word	0x40020400

08007760 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b086      	sub	sp, #24
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	607a      	str	r2, [r7, #4]
 800776c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800776e:	2300      	movs	r3, #0
 8007770:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007778:	2b01      	cmp	r3, #1
 800777a:	d101      	bne.n	8007780 <HAL_DMA_Start_IT+0x20>
 800777c:	2302      	movs	r3, #2
 800777e:	e066      	b.n	800784e <HAL_DMA_Start_IT+0xee>
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800778e:	b2db      	uxtb	r3, r3
 8007790:	2b01      	cmp	r3, #1
 8007792:	d155      	bne.n	8007840 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2202      	movs	r2, #2
 8007798:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2200      	movs	r2, #0
 80077a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f022 0201 	bic.w	r2, r2, #1
 80077b0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	68b9      	ldr	r1, [r7, #8]
 80077b8:	68f8      	ldr	r0, [r7, #12]
 80077ba:	f000 f8fb 	bl	80079b4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d008      	beq.n	80077d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f042 020e 	orr.w	r2, r2, #14
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	e00f      	b.n	80077f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f022 0204 	bic.w	r2, r2, #4
 80077e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f042 020a 	orr.w	r2, r2, #10
 80077f6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007802:	2b00      	cmp	r3, #0
 8007804:	d007      	beq.n	8007816 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007810:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007814:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800781a:	2b00      	cmp	r3, #0
 800781c:	d007      	beq.n	800782e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007828:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800782c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f042 0201 	orr.w	r2, r2, #1
 800783c:	601a      	str	r2, [r3, #0]
 800783e:	e005      	b.n	800784c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007848:	2302      	movs	r3, #2
 800784a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800784c:	7dfb      	ldrb	r3, [r7, #23]
}
 800784e:	4618      	mov	r0, r3
 8007850:	3718      	adds	r7, #24
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}

08007856 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007856:	b580      	push	{r7, lr}
 8007858:	b084      	sub	sp, #16
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007872:	f003 031f 	and.w	r3, r3, #31
 8007876:	2204      	movs	r2, #4
 8007878:	409a      	lsls	r2, r3
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	4013      	ands	r3, r2
 800787e:	2b00      	cmp	r3, #0
 8007880:	d026      	beq.n	80078d0 <HAL_DMA_IRQHandler+0x7a>
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	f003 0304 	and.w	r3, r3, #4
 8007888:	2b00      	cmp	r3, #0
 800788a:	d021      	beq.n	80078d0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f003 0320 	and.w	r3, r3, #32
 8007896:	2b00      	cmp	r3, #0
 8007898:	d107      	bne.n	80078aa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f022 0204 	bic.w	r2, r2, #4
 80078a8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078ae:	f003 021f 	and.w	r2, r3, #31
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b6:	2104      	movs	r1, #4
 80078b8:	fa01 f202 	lsl.w	r2, r1, r2
 80078bc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d071      	beq.n	80079aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80078ce:	e06c      	b.n	80079aa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078d4:	f003 031f 	and.w	r3, r3, #31
 80078d8:	2202      	movs	r2, #2
 80078da:	409a      	lsls	r2, r3
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	4013      	ands	r3, r2
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d02e      	beq.n	8007942 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	f003 0302 	and.w	r3, r3, #2
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d029      	beq.n	8007942 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f003 0320 	and.w	r3, r3, #32
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d10b      	bne.n	8007914 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f022 020a 	bic.w	r2, r2, #10
 800790a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007918:	f003 021f 	and.w	r2, r3, #31
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007920:	2102      	movs	r1, #2
 8007922:	fa01 f202 	lsl.w	r2, r1, r2
 8007926:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007934:	2b00      	cmp	r3, #0
 8007936:	d038      	beq.n	80079aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007940:	e033      	b.n	80079aa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007946:	f003 031f 	and.w	r3, r3, #31
 800794a:	2208      	movs	r2, #8
 800794c:	409a      	lsls	r2, r3
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	4013      	ands	r3, r2
 8007952:	2b00      	cmp	r3, #0
 8007954:	d02a      	beq.n	80079ac <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	f003 0308 	and.w	r3, r3, #8
 800795c:	2b00      	cmp	r3, #0
 800795e:	d025      	beq.n	80079ac <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f022 020e 	bic.w	r2, r2, #14
 800796e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007974:	f003 021f 	and.w	r2, r3, #31
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800797c:	2101      	movs	r1, #1
 800797e:	fa01 f202 	lsl.w	r2, r1, r2
 8007982:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2201      	movs	r2, #1
 8007988:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2201      	movs	r2, #1
 800798e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d004      	beq.n	80079ac <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80079aa:	bf00      	nop
 80079ac:	bf00      	nop
}
 80079ae:	3710      	adds	r7, #16
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b085      	sub	sp, #20
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	60f8      	str	r0, [r7, #12]
 80079bc:	60b9      	str	r1, [r7, #8]
 80079be:	607a      	str	r2, [r7, #4]
 80079c0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80079ca:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d004      	beq.n	80079de <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079d8:	68fa      	ldr	r2, [r7, #12]
 80079da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80079dc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079e2:	f003 021f 	and.w	r2, r3, #31
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ea:	2101      	movs	r1, #1
 80079ec:	fa01 f202 	lsl.w	r2, r1, r2
 80079f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	683a      	ldr	r2, [r7, #0]
 80079f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	2b10      	cmp	r3, #16
 8007a00:	d108      	bne.n	8007a14 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68ba      	ldr	r2, [r7, #8]
 8007a10:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007a12:	e007      	b.n	8007a24 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	68ba      	ldr	r2, [r7, #8]
 8007a1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	60da      	str	r2, [r3, #12]
}
 8007a24:	bf00      	nop
 8007a26:	3714      	adds	r7, #20
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr

08007a30 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b087      	sub	sp, #28
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	4b16      	ldr	r3, [pc, #88]	@ (8007a98 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007a40:	429a      	cmp	r2, r3
 8007a42:	d802      	bhi.n	8007a4a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007a44:	4b15      	ldr	r3, [pc, #84]	@ (8007a9c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007a46:	617b      	str	r3, [r7, #20]
 8007a48:	e001      	b.n	8007a4e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8007a4a:	4b15      	ldr	r3, [pc, #84]	@ (8007aa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007a4c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	3b08      	subs	r3, #8
 8007a5a:	4a12      	ldr	r2, [pc, #72]	@ (8007aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a60:	091b      	lsrs	r3, r3, #4
 8007a62:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a68:	089b      	lsrs	r3, r3, #2
 8007a6a:	009a      	lsls	r2, r3, #2
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	4413      	add	r3, r2
 8007a70:	461a      	mov	r2, r3
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	4a0b      	ldr	r2, [pc, #44]	@ (8007aa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007a7a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f003 031f 	and.w	r3, r3, #31
 8007a82:	2201      	movs	r2, #1
 8007a84:	409a      	lsls	r2, r3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007a8a:	bf00      	nop
 8007a8c:	371c      	adds	r7, #28
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr
 8007a96:	bf00      	nop
 8007a98:	40020407 	.word	0x40020407
 8007a9c:	40020800 	.word	0x40020800
 8007aa0:	40020820 	.word	0x40020820
 8007aa4:	cccccccd 	.word	0xcccccccd
 8007aa8:	40020880 	.word	0x40020880

08007aac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b085      	sub	sp, #20
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007abc:	68fa      	ldr	r2, [r7, #12]
 8007abe:	4b0b      	ldr	r3, [pc, #44]	@ (8007aec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007ac0:	4413      	add	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	461a      	mov	r2, r3
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a08      	ldr	r2, [pc, #32]	@ (8007af0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007ace:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	f003 031f 	and.w	r3, r3, #31
 8007ad8:	2201      	movs	r2, #1
 8007ada:	409a      	lsls	r2, r3
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007ae0:	bf00      	nop
 8007ae2:	3714      	adds	r7, #20
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr
 8007aec:	1000823f 	.word	0x1000823f
 8007af0:	40020940 	.word	0x40020940

08007af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007afe:	2300      	movs	r3, #0
 8007b00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007b02:	e15a      	b.n	8007dba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	2101      	movs	r1, #1
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8007b10:	4013      	ands	r3, r2
 8007b12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f000 814c 	beq.w	8007db4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	f003 0303 	and.w	r3, r3, #3
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d005      	beq.n	8007b34 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	d130      	bne.n	8007b96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	005b      	lsls	r3, r3, #1
 8007b3e:	2203      	movs	r2, #3
 8007b40:	fa02 f303 	lsl.w	r3, r2, r3
 8007b44:	43db      	mvns	r3, r3
 8007b46:	693a      	ldr	r2, [r7, #16]
 8007b48:	4013      	ands	r3, r2
 8007b4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	68da      	ldr	r2, [r3, #12]
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	005b      	lsls	r3, r3, #1
 8007b54:	fa02 f303 	lsl.w	r3, r2, r3
 8007b58:	693a      	ldr	r2, [r7, #16]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	693a      	ldr	r2, [r7, #16]
 8007b62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b72:	43db      	mvns	r3, r3
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	4013      	ands	r3, r2
 8007b78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	091b      	lsrs	r3, r3, #4
 8007b80:	f003 0201 	and.w	r2, r3, #1
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	fa02 f303 	lsl.w	r3, r2, r3
 8007b8a:	693a      	ldr	r2, [r7, #16]
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	693a      	ldr	r2, [r7, #16]
 8007b94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	f003 0303 	and.w	r3, r3, #3
 8007b9e:	2b03      	cmp	r3, #3
 8007ba0:	d017      	beq.n	8007bd2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	68db      	ldr	r3, [r3, #12]
 8007ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	005b      	lsls	r3, r3, #1
 8007bac:	2203      	movs	r2, #3
 8007bae:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb2:	43db      	mvns	r3, r3
 8007bb4:	693a      	ldr	r2, [r7, #16]
 8007bb6:	4013      	ands	r3, r2
 8007bb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	689a      	ldr	r2, [r3, #8]
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	005b      	lsls	r3, r3, #1
 8007bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8007bc6:	693a      	ldr	r2, [r7, #16]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	693a      	ldr	r2, [r7, #16]
 8007bd0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	f003 0303 	and.w	r3, r3, #3
 8007bda:	2b02      	cmp	r3, #2
 8007bdc:	d123      	bne.n	8007c26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	08da      	lsrs	r2, r3, #3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	3208      	adds	r2, #8
 8007be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	f003 0307 	and.w	r3, r3, #7
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	220f      	movs	r2, #15
 8007bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bfa:	43db      	mvns	r3, r3
 8007bfc:	693a      	ldr	r2, [r7, #16]
 8007bfe:	4013      	ands	r3, r2
 8007c00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	691a      	ldr	r2, [r3, #16]
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	f003 0307 	and.w	r3, r3, #7
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c12:	693a      	ldr	r2, [r7, #16]
 8007c14:	4313      	orrs	r3, r2
 8007c16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	08da      	lsrs	r2, r3, #3
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	3208      	adds	r2, #8
 8007c20:	6939      	ldr	r1, [r7, #16]
 8007c22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	005b      	lsls	r3, r3, #1
 8007c30:	2203      	movs	r2, #3
 8007c32:	fa02 f303 	lsl.w	r3, r2, r3
 8007c36:	43db      	mvns	r3, r3
 8007c38:	693a      	ldr	r2, [r7, #16]
 8007c3a:	4013      	ands	r3, r2
 8007c3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	f003 0203 	and.w	r2, r3, #3
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	005b      	lsls	r3, r3, #1
 8007c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	693a      	ldr	r2, [r7, #16]
 8007c58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	f000 80a6 	beq.w	8007db4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007c68:	4b5b      	ldr	r3, [pc, #364]	@ (8007dd8 <HAL_GPIO_Init+0x2e4>)
 8007c6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c6c:	4a5a      	ldr	r2, [pc, #360]	@ (8007dd8 <HAL_GPIO_Init+0x2e4>)
 8007c6e:	f043 0301 	orr.w	r3, r3, #1
 8007c72:	6613      	str	r3, [r2, #96]	@ 0x60
 8007c74:	4b58      	ldr	r3, [pc, #352]	@ (8007dd8 <HAL_GPIO_Init+0x2e4>)
 8007c76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c78:	f003 0301 	and.w	r3, r3, #1
 8007c7c:	60bb      	str	r3, [r7, #8]
 8007c7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007c80:	4a56      	ldr	r2, [pc, #344]	@ (8007ddc <HAL_GPIO_Init+0x2e8>)
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	089b      	lsrs	r3, r3, #2
 8007c86:	3302      	adds	r3, #2
 8007c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	f003 0303 	and.w	r3, r3, #3
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	220f      	movs	r2, #15
 8007c98:	fa02 f303 	lsl.w	r3, r2, r3
 8007c9c:	43db      	mvns	r3, r3
 8007c9e:	693a      	ldr	r2, [r7, #16]
 8007ca0:	4013      	ands	r3, r2
 8007ca2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007caa:	d01f      	beq.n	8007cec <HAL_GPIO_Init+0x1f8>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4a4c      	ldr	r2, [pc, #304]	@ (8007de0 <HAL_GPIO_Init+0x2ec>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d019      	beq.n	8007ce8 <HAL_GPIO_Init+0x1f4>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	4a4b      	ldr	r2, [pc, #300]	@ (8007de4 <HAL_GPIO_Init+0x2f0>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d013      	beq.n	8007ce4 <HAL_GPIO_Init+0x1f0>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	4a4a      	ldr	r2, [pc, #296]	@ (8007de8 <HAL_GPIO_Init+0x2f4>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d00d      	beq.n	8007ce0 <HAL_GPIO_Init+0x1ec>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4a49      	ldr	r2, [pc, #292]	@ (8007dec <HAL_GPIO_Init+0x2f8>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d007      	beq.n	8007cdc <HAL_GPIO_Init+0x1e8>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4a48      	ldr	r2, [pc, #288]	@ (8007df0 <HAL_GPIO_Init+0x2fc>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d101      	bne.n	8007cd8 <HAL_GPIO_Init+0x1e4>
 8007cd4:	2305      	movs	r3, #5
 8007cd6:	e00a      	b.n	8007cee <HAL_GPIO_Init+0x1fa>
 8007cd8:	2306      	movs	r3, #6
 8007cda:	e008      	b.n	8007cee <HAL_GPIO_Init+0x1fa>
 8007cdc:	2304      	movs	r3, #4
 8007cde:	e006      	b.n	8007cee <HAL_GPIO_Init+0x1fa>
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	e004      	b.n	8007cee <HAL_GPIO_Init+0x1fa>
 8007ce4:	2302      	movs	r3, #2
 8007ce6:	e002      	b.n	8007cee <HAL_GPIO_Init+0x1fa>
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e000      	b.n	8007cee <HAL_GPIO_Init+0x1fa>
 8007cec:	2300      	movs	r3, #0
 8007cee:	697a      	ldr	r2, [r7, #20]
 8007cf0:	f002 0203 	and.w	r2, r2, #3
 8007cf4:	0092      	lsls	r2, r2, #2
 8007cf6:	4093      	lsls	r3, r2
 8007cf8:	693a      	ldr	r2, [r7, #16]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007cfe:	4937      	ldr	r1, [pc, #220]	@ (8007ddc <HAL_GPIO_Init+0x2e8>)
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	089b      	lsrs	r3, r3, #2
 8007d04:	3302      	adds	r3, #2
 8007d06:	693a      	ldr	r2, [r7, #16]
 8007d08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007d0c:	4b39      	ldr	r3, [pc, #228]	@ (8007df4 <HAL_GPIO_Init+0x300>)
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	43db      	mvns	r3, r3
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	4013      	ands	r3, r2
 8007d1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d003      	beq.n	8007d30 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007d28:	693a      	ldr	r2, [r7, #16]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007d30:	4a30      	ldr	r2, [pc, #192]	@ (8007df4 <HAL_GPIO_Init+0x300>)
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007d36:	4b2f      	ldr	r3, [pc, #188]	@ (8007df4 <HAL_GPIO_Init+0x300>)
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	43db      	mvns	r3, r3
 8007d40:	693a      	ldr	r2, [r7, #16]
 8007d42:	4013      	ands	r3, r2
 8007d44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d003      	beq.n	8007d5a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007d52:	693a      	ldr	r2, [r7, #16]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007d5a:	4a26      	ldr	r2, [pc, #152]	@ (8007df4 <HAL_GPIO_Init+0x300>)
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007d60:	4b24      	ldr	r3, [pc, #144]	@ (8007df4 <HAL_GPIO_Init+0x300>)
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	43db      	mvns	r3, r3
 8007d6a:	693a      	ldr	r2, [r7, #16]
 8007d6c:	4013      	ands	r3, r2
 8007d6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d003      	beq.n	8007d84 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007d7c:	693a      	ldr	r2, [r7, #16]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007d84:	4a1b      	ldr	r2, [pc, #108]	@ (8007df4 <HAL_GPIO_Init+0x300>)
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8007df4 <HAL_GPIO_Init+0x300>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	43db      	mvns	r3, r3
 8007d94:	693a      	ldr	r2, [r7, #16]
 8007d96:	4013      	ands	r3, r2
 8007d98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d003      	beq.n	8007dae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007da6:	693a      	ldr	r2, [r7, #16]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	4313      	orrs	r3, r2
 8007dac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007dae:	4a11      	ldr	r2, [pc, #68]	@ (8007df4 <HAL_GPIO_Init+0x300>)
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	3301      	adds	r3, #1
 8007db8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	f47f ae9d 	bne.w	8007b04 <HAL_GPIO_Init+0x10>
  }
}
 8007dca:	bf00      	nop
 8007dcc:	bf00      	nop
 8007dce:	371c      	adds	r7, #28
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr
 8007dd8:	40021000 	.word	0x40021000
 8007ddc:	40010000 	.word	0x40010000
 8007de0:	48000400 	.word	0x48000400
 8007de4:	48000800 	.word	0x48000800
 8007de8:	48000c00 	.word	0x48000c00
 8007dec:	48001000 	.word	0x48001000
 8007df0:	48001400 	.word	0x48001400
 8007df4:	40010400 	.word	0x40010400

08007df8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b083      	sub	sp, #12
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	460b      	mov	r3, r1
 8007e02:	807b      	strh	r3, [r7, #2]
 8007e04:	4613      	mov	r3, r2
 8007e06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007e08:	787b      	ldrb	r3, [r7, #1]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d003      	beq.n	8007e16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007e0e:	887a      	ldrh	r2, [r7, #2]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007e14:	e002      	b.n	8007e1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007e16:	887a      	ldrh	r2, [r7, #2]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007e1c:	bf00      	nop
 8007e1e:	370c      	adds	r7, #12
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr

08007e28 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	4603      	mov	r3, r0
 8007e30:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007e32:	4b08      	ldr	r3, [pc, #32]	@ (8007e54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007e34:	695a      	ldr	r2, [r3, #20]
 8007e36:	88fb      	ldrh	r3, [r7, #6]
 8007e38:	4013      	ands	r3, r2
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d006      	beq.n	8007e4c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007e3e:	4a05      	ldr	r2, [pc, #20]	@ (8007e54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007e40:	88fb      	ldrh	r3, [r7, #6]
 8007e42:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007e44:	88fb      	ldrh	r3, [r7, #6]
 8007e46:	4618      	mov	r0, r3
 8007e48:	f000 f806 	bl	8007e58 <HAL_GPIO_EXTI_Callback>
  }
}
 8007e4c:	bf00      	nop
 8007e4e:	3708      	adds	r7, #8
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	40010400 	.word	0x40010400

08007e58 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	4603      	mov	r3, r0
 8007e60:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007e62:	bf00      	nop
 8007e64:	370c      	adds	r7, #12
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
	...

08007e70 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d101      	bne.n	8007e82 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	e0be      	b.n	8008000 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2202      	movs	r2, #2
 8007e86:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	f003 0301 	and.w	r3, r3, #1
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d02e      	beq.n	8007f2c <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a4d      	ldr	r2, [pc, #308]	@ (8008008 <HAL_HRTIM_Init+0x198>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d10b      	bne.n	8007ef0 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8007ed8:	4b4c      	ldr	r3, [pc, #304]	@ (800800c <HAL_HRTIM_Init+0x19c>)
 8007eda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007edc:	4a4b      	ldr	r2, [pc, #300]	@ (800800c <HAL_HRTIM_Init+0x19c>)
 8007ede:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ee2:	6613      	str	r3, [r2, #96]	@ 0x60
 8007ee4:	4b49      	ldr	r3, [pc, #292]	@ (800800c <HAL_HRTIM_Init+0x19c>)
 8007ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ee8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007eec:	60fb      	str	r3, [r7, #12]
 8007eee:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8007efe:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	691b      	ldr	r3, [r3, #16]
 8007f04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007f14:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	695b      	ldr	r3, [r3, #20]
 8007f1a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007f1e:	693a      	ldr	r2, [r7, #16]
 8007f20:	4313      	orrs	r3, r2
 8007f22:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	693a      	ldr	r2, [r7, #16]
 8007f2a:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f7fb fc23 	bl	8003778 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	f003 0302 	and.w	r3, r3, #2
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d012      	beq.n	8007f64 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f4c:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	68db      	ldr	r3, [r3, #12]
 8007f52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f56:	693a      	ldr	r2, [r7, #16]
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	693a      	ldr	r2, [r7, #16]
 8007f62:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8007f74:	2300      	movs	r3, #0
 8007f76:	75fb      	strb	r3, [r7, #23]
 8007f78:	e03e      	b.n	8007ff8 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8007f7a:	7dfa      	ldrb	r2, [r7, #23]
 8007f7c:	6879      	ldr	r1, [r7, #4]
 8007f7e:	4613      	mov	r3, r2
 8007f80:	00db      	lsls	r3, r3, #3
 8007f82:	1a9b      	subs	r3, r3, r2
 8007f84:	009b      	lsls	r3, r3, #2
 8007f86:	440b      	add	r3, r1
 8007f88:	3318      	adds	r3, #24
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8007f8e:	7dfa      	ldrb	r2, [r7, #23]
 8007f90:	6879      	ldr	r1, [r7, #4]
 8007f92:	4613      	mov	r3, r2
 8007f94:	00db      	lsls	r3, r3, #3
 8007f96:	1a9b      	subs	r3, r3, r2
 8007f98:	009b      	lsls	r3, r3, #2
 8007f9a:	440b      	add	r3, r1
 8007f9c:	331c      	adds	r3, #28
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8007fa2:	7dfa      	ldrb	r2, [r7, #23]
 8007fa4:	6879      	ldr	r1, [r7, #4]
 8007fa6:	4613      	mov	r3, r2
 8007fa8:	00db      	lsls	r3, r3, #3
 8007faa:	1a9b      	subs	r3, r3, r2
 8007fac:	009b      	lsls	r3, r3, #2
 8007fae:	440b      	add	r3, r1
 8007fb0:	3320      	adds	r3, #32
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8007fb6:	7dfa      	ldrb	r2, [r7, #23]
 8007fb8:	6879      	ldr	r1, [r7, #4]
 8007fba:	4613      	mov	r3, r2
 8007fbc:	00db      	lsls	r3, r3, #3
 8007fbe:	1a9b      	subs	r3, r3, r2
 8007fc0:	009b      	lsls	r3, r3, #2
 8007fc2:	440b      	add	r3, r1
 8007fc4:	3324      	adds	r3, #36	@ 0x24
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8007fca:	7dfa      	ldrb	r2, [r7, #23]
 8007fcc:	6879      	ldr	r1, [r7, #4]
 8007fce:	4613      	mov	r3, r2
 8007fd0:	00db      	lsls	r3, r3, #3
 8007fd2:	1a9b      	subs	r3, r3, r2
 8007fd4:	009b      	lsls	r3, r3, #2
 8007fd6:	440b      	add	r3, r1
 8007fd8:	3328      	adds	r3, #40	@ 0x28
 8007fda:	2200      	movs	r2, #0
 8007fdc:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8007fde:	7dfa      	ldrb	r2, [r7, #23]
 8007fe0:	6879      	ldr	r1, [r7, #4]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	00db      	lsls	r3, r3, #3
 8007fe6:	1a9b      	subs	r3, r3, r2
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	440b      	add	r3, r1
 8007fec:	3330      	adds	r3, #48	@ 0x30
 8007fee:	2200      	movs	r2, #0
 8007ff0:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8007ff2:	7dfb      	ldrb	r3, [r7, #23]
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8007ff8:	7dfb      	ldrb	r3, [r7, #23]
 8007ffa:	2b06      	cmp	r3, #6
 8007ffc:	d9bd      	bls.n	8007f7a <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8007ffe:	2300      	movs	r3, #0
}
 8008000:	4618      	mov	r0, r3
 8008002:	3718      	adds	r7, #24
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}
 8008008:	40016800 	.word	0x40016800
 800800c:	40021000 	.word	0x40021000

08008010 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 8008010:	b480      	push	{r7}
 8008012:	b083      	sub	sp, #12
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
 8008018:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8008020:	2b01      	cmp	r3, #1
 8008022:	d101      	bne.n	8008028 <HAL_HRTIM_DLLCalibrationStart+0x18>
 8008024:	2302      	movs	r3, #2
 8008026:	e045      	b.n	80080b4 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2202      	movs	r2, #2
 8008034:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800803e:	d114      	bne.n	800806a <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f022 0202 	bic.w	r2, r2, #2
 8008050:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f042 0201 	orr.w	r2, r2, #1
 8008064:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8008068:	e01f      	b.n	80080aa <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f042 0202 	orr.w	r2, r2, #2
 800807a:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8008086:	f023 010c 	bic.w	r1, r3, #12
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	683a      	ldr	r2, [r7, #0]
 8008090:	430a      	orrs	r2, r1
 8008092:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f042 0201 	orr.w	r2, r2, #1
 80080a6:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2201      	movs	r2, #1
 80080ae:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 80080b2:	2300      	movs	r3, #0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b084      	sub	sp, #16
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 80080ca:	f7fc fad9 	bl	8004680 <HAL_GetTick>
 80080ce:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 80080d0:	e014      	b.n	80080fc <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080d8:	d010      	beq.n	80080fc <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80080da:	f7fc fad1 	bl	8004680 <HAL_GetTick>
 80080de:	4602      	mov	r2, r0
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	1ad3      	subs	r3, r2, r3
 80080e4:	683a      	ldr	r2, [r7, #0]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d302      	bcc.n	80080f0 <HAL_HRTIM_PollForDLLCalibration+0x30>
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d105      	bne.n	80080fc <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2207      	movs	r2, #7
 80080f4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 80080f8:	2303      	movs	r3, #3
 80080fa:	e011      	b.n	8008120 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8008104:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800810c:	d1e1      	bne.n	80080d2 <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2201      	movs	r2, #1
 8008112:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800811e:	2300      	movs	r3, #0
}
 8008120:	4618      	mov	r0, r3
 8008122:	3710      	adds	r7, #16
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800813a:	b2db      	uxtb	r3, r3
 800813c:	2b02      	cmp	r3, #2
 800813e:	d101      	bne.n	8008144 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8008140:	2302      	movs	r3, #2
 8008142:	e015      	b.n	8008170 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2202      	movs	r2, #2
 8008148:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	2b06      	cmp	r3, #6
 8008150:	d104      	bne.n	800815c <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8008152:	6879      	ldr	r1, [r7, #4]
 8008154:	68f8      	ldr	r0, [r7, #12]
 8008156:	f000 fac6 	bl	80086e6 <HRTIM_MasterBase_Config>
 800815a:	e004      	b.n	8008166 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	68b9      	ldr	r1, [r7, #8]
 8008160:	68f8      	ldr	r0, [r7, #12]
 8008162:	f000 faef 	bl	8008744 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2201      	movs	r2, #1
 800816a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 800816e:	2300      	movs	r3, #0
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	60b9      	str	r1, [r7, #8]
 8008182:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800818a:	b2db      	uxtb	r3, r3
 800818c:	2b02      	cmp	r3, #2
 800818e:	d101      	bne.n	8008194 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8008190:	2302      	movs	r3, #2
 8008192:	e07a      	b.n	800828a <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800819a:	2b01      	cmp	r3, #1
 800819c:	d101      	bne.n	80081a2 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 800819e:	2302      	movs	r3, #2
 80081a0:	e073      	b.n	800828a <HAL_HRTIM_WaveformTimerConfig+0x112>
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2201      	movs	r2, #1
 80081a6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2202      	movs	r2, #2
 80081ae:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	2b06      	cmp	r3, #6
 80081b6:	d104      	bne.n	80081c2 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 80081b8:	6879      	ldr	r1, [r7, #4]
 80081ba:	68f8      	ldr	r0, [r7, #12]
 80081bc:	f000 fb02 	bl	80087c4 <HRTIM_MasterWaveform_Config>
 80081c0:	e004      	b.n	80081cc <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	68b9      	ldr	r1, [r7, #8]
 80081c6:	68f8      	ldr	r0, [r7, #12]
 80081c8:	f000 fb9a 	bl	8008900 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6819      	ldr	r1, [r3, #0]
 80081d0:	68f8      	ldr	r0, [r7, #12]
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	4613      	mov	r3, r2
 80081d6:	00db      	lsls	r3, r3, #3
 80081d8:	1a9b      	subs	r3, r3, r2
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	4403      	add	r3, r0
 80081de:	3320      	adds	r3, #32
 80081e0:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6859      	ldr	r1, [r3, #4]
 80081e6:	68f8      	ldr	r0, [r7, #12]
 80081e8:	68ba      	ldr	r2, [r7, #8]
 80081ea:	4613      	mov	r3, r2
 80081ec:	00db      	lsls	r3, r3, #3
 80081ee:	1a9b      	subs	r3, r3, r2
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	4403      	add	r3, r0
 80081f4:	3324      	adds	r3, #36	@ 0x24
 80081f6:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6899      	ldr	r1, [r3, #8]
 80081fc:	68f8      	ldr	r0, [r7, #12]
 80081fe:	68ba      	ldr	r2, [r7, #8]
 8008200:	4613      	mov	r3, r2
 8008202:	00db      	lsls	r3, r3, #3
 8008204:	1a9b      	subs	r3, r3, r2
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	4403      	add	r3, r0
 800820a:	3328      	adds	r3, #40	@ 0x28
 800820c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	68d9      	ldr	r1, [r3, #12]
 8008212:	68f8      	ldr	r0, [r7, #12]
 8008214:	68ba      	ldr	r2, [r7, #8]
 8008216:	4613      	mov	r3, r2
 8008218:	00db      	lsls	r3, r3, #3
 800821a:	1a9b      	subs	r3, r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4403      	add	r3, r0
 8008220:	332c      	adds	r3, #44	@ 0x2c
 8008222:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6919      	ldr	r1, [r3, #16]
 8008228:	68f8      	ldr	r0, [r7, #12]
 800822a:	68ba      	ldr	r2, [r7, #8]
 800822c:	4613      	mov	r3, r2
 800822e:	00db      	lsls	r3, r3, #3
 8008230:	1a9b      	subs	r3, r3, r2
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	4403      	add	r3, r0
 8008236:	3330      	adds	r3, #48	@ 0x30
 8008238:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 800823a:	68b9      	ldr	r1, [r7, #8]
 800823c:	68f8      	ldr	r0, [r7, #12]
 800823e:	f000 fe2d 	bl	8008e9c <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	2b06      	cmp	r3, #6
 8008246:	d017      	beq.n	8008278 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800824c:	2b00      	cmp	r3, #0
 800824e:	d113      	bne.n	8008278 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	3301      	adds	r3, #1
 8008258:	01db      	lsls	r3, r3, #7
 800825a:	4413      	add	r3, r2
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008266:	025b      	lsls	r3, r3, #9
 8008268:	68f9      	ldr	r1, [r7, #12]
 800826a:	6809      	ldr	r1, [r1, #0]
 800826c:	431a      	orrs	r2, r3
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	3301      	adds	r3, #1
 8008272:	01db      	lsls	r3, r3, #7
 8008274:	440b      	add	r3, r1
 8008276:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2201      	movs	r2, #1
 800827c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2200      	movs	r2, #0
 8008284:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3710      	adds	r7, #16
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b084      	sub	sp, #16
 8008296:	af00      	add	r7, sp, #0
 8008298:	60f8      	str	r0, [r7, #12]
 800829a:	60b9      	str	r1, [r7, #8]
 800829c:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	2b02      	cmp	r3, #2
 80082a8:	d101      	bne.n	80082ae <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 80082aa:	2302      	movs	r3, #2
 80082ac:	e020      	b.n	80082f0 <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d101      	bne.n	80082bc <HAL_HRTIM_WaveformTimerControl+0x2a>
 80082b8:	2302      	movs	r3, #2
 80082ba:	e019      	b.n	80082f0 <HAL_HRTIM_WaveformTimerControl+0x5e>
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2202      	movs	r2, #2
 80082c8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	68b9      	ldr	r1, [r7, #8]
 80082d0:	68f8      	ldr	r0, [r7, #12]
 80082d2:	f000 fc9b 	bl	8008c0c <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80082d6:	68b9      	ldr	r1, [r7, #8]
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f000 fddf 	bl	8008e9c <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2201      	movs	r2, #1
 80082e2:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2200      	movs	r2, #0
 80082ea:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3710      	adds	r7, #16
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef *pCompareCfg)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b085      	sub	sp, #20
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	607a      	str	r2, [r7, #4]
 8008304:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800830c:	b2db      	uxtb	r3, r3
 800830e:	2b02      	cmp	r3, #2
 8008310:	d101      	bne.n	8008316 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
    return HAL_BUSY;
 8008312:	2302      	movs	r3, #2
 8008314:	e157      	b.n	80085c6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800831c:	2b01      	cmp	r3, #1
 800831e:	d101      	bne.n	8008324 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8008320:	2302      	movs	r3, #2
 8008322:	e150      	b.n	80085c6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2201      	movs	r2, #1
 8008328:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2202      	movs	r2, #2
 8008330:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	2b06      	cmp	r3, #6
 8008338:	d140      	bne.n	80083bc <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	3b01      	subs	r3, #1
 800833e:	2b07      	cmp	r3, #7
 8008340:	d82a      	bhi.n	8008398 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8008342:	a201      	add	r2, pc, #4	@ (adr r2, 8008348 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8008344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008348:	08008369 	.word	0x08008369
 800834c:	08008375 	.word	0x08008375
 8008350:	08008399 	.word	0x08008399
 8008354:	08008381 	.word	0x08008381
 8008358:	08008399 	.word	0x08008399
 800835c:	08008399 	.word	0x08008399
 8008360:	08008399 	.word	0x08008399
 8008364:	0800838d 	.word	0x0800838d
    {
      case HRTIM_COMPAREUNIT_1:
      {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	683a      	ldr	r2, [r7, #0]
 800836e:	6812      	ldr	r2, [r2, #0]
 8008370:	61da      	str	r2, [r3, #28]
        break;
 8008372:	e01a      	b.n	80083aa <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_2:
      {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	683a      	ldr	r2, [r7, #0]
 800837a:	6812      	ldr	r2, [r2, #0]
 800837c:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 800837e:	e014      	b.n	80083aa <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_3:
      {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	683a      	ldr	r2, [r7, #0]
 8008386:	6812      	ldr	r2, [r2, #0]
 8008388:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 800838a:	e00e      	b.n	80083aa <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_4:
      {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	683a      	ldr	r2, [r7, #0]
 8008392:	6812      	ldr	r2, [r2, #0]
 8008394:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8008396:	e008      	b.n	80083aa <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      default:
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2207      	movs	r2, #7
 800839c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2200      	movs	r2, #0
 80083a4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

        break;
 80083a8:	bf00      	nop
      }
    }

    if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	2b07      	cmp	r3, #7
 80083b4:	f040 80fe 	bne.w	80085b4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
      return HAL_ERROR;
 80083b8:	2301      	movs	r3, #1
 80083ba:	e104      	b.n	80085c6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	3b01      	subs	r3, #1
 80083c0:	2b07      	cmp	r3, #7
 80083c2:	f200 80e3 	bhi.w	800858c <HAL_HRTIM_WaveformCompareConfig+0x294>
 80083c6:	a201      	add	r2, pc, #4	@ (adr r2, 80083cc <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 80083c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083cc:	080083ed 	.word	0x080083ed
 80083d0:	08008401 	.word	0x08008401
 80083d4:	0800858d 	.word	0x0800858d
 80083d8:	080084bd 	.word	0x080084bd
 80083dc:	0800858d 	.word	0x0800858d
 80083e0:	0800858d 	.word	0x0800858d
 80083e4:	0800858d 	.word	0x0800858d
 80083e8:	080084d1 	.word	0x080084d1
    {
      case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	6819      	ldr	r1, [r3, #0]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	681a      	ldr	r2, [r3, #0]
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	01db      	lsls	r3, r3, #7
 80083f8:	440b      	add	r3, r1
 80083fa:	339c      	adds	r3, #156	@ 0x9c
 80083fc:	601a      	str	r2, [r3, #0]
        break;
 80083fe:	e0d1      	b.n	80085a4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	6819      	ldr	r1, [r3, #0]
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	01db      	lsls	r3, r3, #7
 800840c:	440b      	add	r3, r1
 800840e:	33a4      	adds	r3, #164	@ 0xa4
 8008410:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d03f      	beq.n	800849a <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	3301      	adds	r3, #1
 8008422:	01db      	lsls	r3, r3, #7
 8008424:	4413      	add	r3, r2
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	6811      	ldr	r1, [r2, #0]
 800842c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	3301      	adds	r3, #1
 8008434:	01db      	lsls	r3, r3, #7
 8008436:	440b      	add	r3, r1
 8008438:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681a      	ldr	r2, [r3, #0]
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	3301      	adds	r3, #1
 8008442:	01db      	lsls	r3, r3, #7
 8008444:	4413      	add	r3, r2
 8008446:	681a      	ldr	r2, [r3, #0]
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	68f9      	ldr	r1, [r7, #12]
 800844e:	6809      	ldr	r1, [r1, #0]
 8008450:	431a      	orrs	r2, r3
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	3301      	adds	r3, #1
 8008456:	01db      	lsls	r3, r3, #7
 8008458:	440b      	add	r3, r1
 800845a:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008464:	d109      	bne.n	800847a <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6819      	ldr	r1, [r3, #0]
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	689a      	ldr	r2, [r3, #8]
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	01db      	lsls	r3, r3, #7
 8008472:	440b      	add	r3, r1
 8008474:	339c      	adds	r3, #156	@ 0x9c
 8008476:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
        break;
 8008478:	e091      	b.n	800859e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008482:	f040 808c 	bne.w	800859e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	6819      	ldr	r1, [r3, #0]
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	689a      	ldr	r2, [r3, #8]
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	01db      	lsls	r3, r3, #7
 8008492:	440b      	add	r3, r1
 8008494:	33a8      	adds	r3, #168	@ 0xa8
 8008496:	601a      	str	r2, [r3, #0]
        break;
 8008498:	e081      	b.n	800859e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	3301      	adds	r3, #1
 80084a2:	01db      	lsls	r3, r3, #7
 80084a4:	4413      	add	r3, r2
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	6811      	ldr	r1, [r2, #0]
 80084ac:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	3301      	adds	r3, #1
 80084b4:	01db      	lsls	r3, r3, #7
 80084b6:	440b      	add	r3, r1
 80084b8:	601a      	str	r2, [r3, #0]
        break;
 80084ba:	e070      	b.n	800859e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

      case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6819      	ldr	r1, [r3, #0]
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	01db      	lsls	r3, r3, #7
 80084c8:	440b      	add	r3, r1
 80084ca:	33a8      	adds	r3, #168	@ 0xa8
 80084cc:	601a      	str	r2, [r3, #0]
        break;
 80084ce:	e069      	b.n	80085a4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	6819      	ldr	r1, [r3, #0]
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	01db      	lsls	r3, r3, #7
 80084dc:	440b      	add	r3, r1
 80084de:	33ac      	adds	r3, #172	@ 0xac
 80084e0:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d03f      	beq.n	800856a <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	3301      	adds	r3, #1
 80084f2:	01db      	lsls	r3, r3, #7
 80084f4:	4413      	add	r3, r2
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	68fa      	ldr	r2, [r7, #12]
 80084fa:	6811      	ldr	r1, [r2, #0]
 80084fc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	3301      	adds	r3, #1
 8008504:	01db      	lsls	r3, r3, #7
 8008506:	440b      	add	r3, r1
 8008508:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	3301      	adds	r3, #1
 8008512:	01db      	lsls	r3, r3, #7
 8008514:	4413      	add	r3, r2
 8008516:	681a      	ldr	r2, [r3, #0]
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	68f9      	ldr	r1, [r7, #12]
 8008520:	6809      	ldr	r1, [r1, #0]
 8008522:	431a      	orrs	r2, r3
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	3301      	adds	r3, #1
 8008528:	01db      	lsls	r3, r3, #7
 800852a:	440b      	add	r3, r1
 800852c:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008536:	d109      	bne.n	800854c <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6819      	ldr	r1, [r3, #0]
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	689a      	ldr	r2, [r3, #8]
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	01db      	lsls	r3, r3, #7
 8008544:	440b      	add	r3, r1
 8008546:	339c      	adds	r3, #156	@ 0x9c
 8008548:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
        break;
 800854a:	e02a      	b.n	80085a2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008554:	d125      	bne.n	80085a2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6819      	ldr	r1, [r3, #0]
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	689a      	ldr	r2, [r3, #8]
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	01db      	lsls	r3, r3, #7
 8008562:	440b      	add	r3, r1
 8008564:	33a8      	adds	r3, #168	@ 0xa8
 8008566:	601a      	str	r2, [r3, #0]
        break;
 8008568:	e01b      	b.n	80085a2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	3301      	adds	r3, #1
 8008572:	01db      	lsls	r3, r3, #7
 8008574:	4413      	add	r3, r2
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	68fa      	ldr	r2, [r7, #12]
 800857a:	6811      	ldr	r1, [r2, #0]
 800857c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	3301      	adds	r3, #1
 8008584:	01db      	lsls	r3, r3, #7
 8008586:	440b      	add	r3, r1
 8008588:	601a      	str	r2, [r3, #0]
        break;
 800858a:	e00a      	b.n	80085a2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

      default:
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	2207      	movs	r2, #7
 8008590:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2200      	movs	r2, #0
 8008598:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

        break;
 800859c:	e002      	b.n	80085a4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
        break;
 800859e:	bf00      	nop
 80085a0:	e000      	b.n	80085a4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
        break;
 80085a2:	bf00      	nop
      }
    }

    if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80085aa:	b2db      	uxtb	r3, r3
 80085ac:	2b07      	cmp	r3, #7
 80085ae:	d101      	bne.n	80085b4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
      return HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	e008      	b.n	80085c6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2201      	movs	r2, #1
 80085b8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2200      	movs	r2, #0
 80085c0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80085c4:	2300      	movs	r3, #0
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3714      	adds	r7, #20
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop

080085d4 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
 80085e0:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b02      	cmp	r3, #2
 80085ec:	d101      	bne.n	80085f2 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 80085ee:	2302      	movs	r3, #2
 80085f0:	e01d      	b.n	800862e <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d101      	bne.n	8008600 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 80085fc:	2302      	movs	r3, #2
 80085fe:	e016      	b.n	800862e <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2202      	movs	r2, #2
 800860c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	687a      	ldr	r2, [r7, #4]
 8008614:	68b9      	ldr	r1, [r7, #8]
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	f000 fb58 	bl	8008ccc <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800862c:	2300      	movs	r3, #0
}
 800862e:	4618      	mov	r0, r3
 8008630:	3710      	adds	r7, #16
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}

08008636 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TF2: Timer F - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t OutputsToStart)
{
 8008636:	b480      	push	{r7}
 8008638:	b083      	sub	sp, #12
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
 800863e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8008646:	2b01      	cmp	r3, #1
 8008648:	d101      	bne.n	800864e <HAL_HRTIM_WaveformOutputStart+0x18>
 800864a:	2302      	movs	r3, #2
 800864c:	e01a      	b.n	8008684 <HAL_HRTIM_WaveformOutputStart+0x4e>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2201      	movs	r2, #1
 8008652:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2202      	movs	r2, #2
 800865a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	683a      	ldr	r2, [r7, #0]
 800866c:	430a      	orrs	r2, r1
 800866e:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2201      	movs	r2, #1
 8008676:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2200      	movs	r2, #0
 800867e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8008682:	2300      	movs	r3, #0
}
 8008684:	4618      	mov	r0, r3
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_F
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t Timers)
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d101      	bne.n	80086a8 <HAL_HRTIM_WaveformCountStart+0x18>
 80086a4:	2302      	movs	r3, #2
 80086a6:	e018      	b.n	80086da <HAL_HRTIM_WaveformCountStart+0x4a>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2201      	movs	r2, #1
 80086ac:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2202      	movs	r2, #2
 80086b4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	6819      	ldr	r1, [r3, #0]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	683a      	ldr	r2, [r7, #0]
 80086c4:	430a      	orrs	r2, r1
 80086c6:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	370c      	adds	r7, #12
 80086de:	46bd      	mov	sp, r7
 80086e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e4:	4770      	bx	lr

080086e6 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 80086e6:	b480      	push	{r7}
 80086e8:	b085      	sub	sp, #20
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	6078      	str	r0, [r7, #4]
 80086ee:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	f023 0307 	bic.w	r3, r3, #7
 80086fe:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	68fa      	ldr	r2, [r7, #12]
 8008706:	4313      	orrs	r3, r2
 8008708:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f023 0318 	bic.w	r3, r3, #24
 8008710:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	68db      	ldr	r3, [r3, #12]
 8008716:	68fa      	ldr	r2, [r7, #12]
 8008718:	4313      	orrs	r3, r2
 800871a:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	68fa      	ldr	r2, [r7, #12]
 8008722:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	683a      	ldr	r2, [r7, #0]
 800872a:	6812      	ldr	r2, [r2, #0]
 800872c:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	683a      	ldr	r2, [r7, #0]
 8008734:	6852      	ldr	r2, [r2, #4]
 8008736:	619a      	str	r2, [r3, #24]
}
 8008738:	bf00      	nop
 800873a:	3714      	adds	r7, #20
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr

08008744 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8008744:	b480      	push	{r7}
 8008746:	b087      	sub	sp, #28
 8008748:	af00      	add	r7, sp, #0
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	3301      	adds	r3, #1
 8008758:	01db      	lsls	r3, r3, #7
 800875a:	4413      	add	r3, r2
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	f023 0307 	bic.w	r3, r3, #7
 8008766:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	689b      	ldr	r3, [r3, #8]
 800876c:	697a      	ldr	r2, [r7, #20]
 800876e:	4313      	orrs	r3, r2
 8008770:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	f023 0318 	bic.w	r3, r3, #24
 8008778:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	68db      	ldr	r3, [r3, #12]
 800877e:	697a      	ldr	r2, [r7, #20]
 8008780:	4313      	orrs	r3, r2
 8008782:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	3301      	adds	r3, #1
 800878c:	01db      	lsls	r3, r3, #7
 800878e:	4413      	add	r3, r2
 8008790:	697a      	ldr	r2, [r7, #20]
 8008792:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	6819      	ldr	r1, [r3, #0]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	01db      	lsls	r3, r3, #7
 80087a0:	440b      	add	r3, r1
 80087a2:	3394      	adds	r3, #148	@ 0x94
 80087a4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6819      	ldr	r1, [r3, #0]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	685a      	ldr	r2, [r3, #4]
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	01db      	lsls	r3, r3, #7
 80087b2:	440b      	add	r3, r1
 80087b4:	3398      	adds	r3, #152	@ 0x98
 80087b6:	601a      	str	r2, [r3, #0]
}
 80087b8:	bf00      	nop
 80087ba:	371c      	adds	r7, #28
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b085      	sub	sp, #20
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80087de:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f023 0320 	bic.w	r3, r3, #32
 80087e6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	695b      	ldr	r3, [r3, #20]
 80087ec:	68fa      	ldr	r2, [r7, #12]
 80087ee:	4313      	orrs	r3, r2
 80087f0:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80087f8:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	695b      	ldr	r3, [r3, #20]
 80087fe:	2b20      	cmp	r3, #32
 8008800:	d003      	beq.n	800880a <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	699b      	ldr	r3, [r3, #24]
 8008806:	2b02      	cmp	r3, #2
 8008808:	d108      	bne.n	800881c <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008810:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f043 0320 	orr.w	r3, r3, #32
 8008818:	60fb      	str	r3, [r7, #12]
 800881a:	e021      	b.n	8008860 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	699b      	ldr	r3, [r3, #24]
 8008820:	2b03      	cmp	r3, #3
 8008822:	d108      	bne.n	8008836 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800882a:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008832:	60fb      	str	r3, [r7, #12]
 8008834:	e014      	b.n	8008860 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	699b      	ldr	r3, [r3, #24]
 800883a:	2b04      	cmp	r3, #4
 800883c:	d108      	bne.n	8008850 <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008844:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800884c:	60fb      	str	r3, [r7, #12]
 800884e:	e007      	b.n	8008860 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f023 0320 	bic.w	r3, r3, #32
 8008856:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800885e:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008866:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	69db      	ldr	r3, [r3, #28]
 800886c:	68fa      	ldr	r2, [r7, #12]
 800886e:	4313      	orrs	r3, r2
 8008870:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008878:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	6a1b      	ldr	r3, [r3, #32]
 800887e:	68fa      	ldr	r2, [r7, #12]
 8008880:	4313      	orrs	r3, r2
 8008882:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800888a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008890:	68fa      	ldr	r2, [r7, #12]
 8008892:	4313      	orrs	r3, r2
 8008894:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800889c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	4313      	orrs	r3, r2
 80088a6:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80088ae:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	68fa      	ldr	r2, [r7, #12]
 80088b8:	4313      	orrs	r3, r2
 80088ba:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80088c2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088d4:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088da:	68ba      	ldr	r2, [r7, #8]
 80088dc:	4313      	orrs	r3, r2
 80088de:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	68fa      	ldr	r2, [r7, #12]
 80088e6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 80088f2:	bf00      	nop
 80088f4:	3714      	adds	r7, #20
 80088f6:	46bd      	mov	sp, r7
 80088f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fc:	4770      	bx	lr
	...

08008900 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8008900:	b480      	push	{r7}
 8008902:	b08b      	sub	sp, #44	@ 0x2c
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681a      	ldr	r2, [r3, #0]
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	3301      	adds	r3, #1
 8008914:	01db      	lsls	r3, r3, #7
 8008916:	4413      	add	r3, r2
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	68fa      	ldr	r2, [r7, #12]
 800891c:	6811      	ldr	r1, [r2, #0]
 800891e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	3301      	adds	r3, #1
 8008926:	01db      	lsls	r3, r3, #7
 8008928:	440b      	add	r3, r1
 800892a:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	3301      	adds	r3, #1
 8008934:	01db      	lsls	r3, r3, #7
 8008936:	4413      	add	r3, r2
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	01db      	lsls	r3, r3, #7
 8008944:	4413      	add	r3, r2
 8008946:	33e8      	adds	r3, #232	@ 0xe8
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	01db      	lsls	r3, r3, #7
 8008954:	4413      	add	r3, r2
 8008956:	33e4      	adds	r3, #228	@ 0xe4
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8008964:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8008966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008968:	f023 0320 	bic.w	r3, r3, #32
 800896c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	695b      	ldr	r3, [r3, #20]
 8008972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008974:	4313      	orrs	r3, r2
 8008976:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	695b      	ldr	r3, [r3, #20]
 800897c:	2b20      	cmp	r3, #32
 800897e:	d003      	beq.n	8008988 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	699b      	ldr	r3, [r3, #24]
 8008984:	2b02      	cmp	r3, #2
 8008986:	d108      	bne.n	800899a <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8008988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800898a:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 800898e:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8008990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008992:	f043 0320 	orr.w	r3, r3, #32
 8008996:	627b      	str	r3, [r7, #36]	@ 0x24
 8008998:	e021      	b.n	80089de <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	699b      	ldr	r3, [r3, #24]
 800899e:	2b03      	cmp	r3, #3
 80089a0:	d108      	bne.n	80089b4 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 80089a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089a8:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 80089aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80089b2:	e014      	b.n	80089de <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	699b      	ldr	r3, [r3, #24]
 80089b8:	2b04      	cmp	r3, #4
 80089ba:	d108      	bne.n	80089ce <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 80089bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089c2:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 80089c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80089cc:	e007      	b.n	80089de <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80089ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d0:	f023 0320 	bic.w	r3, r3, #32
 80089d4:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 80089d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d8:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 80089dc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 80089de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80089e4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	69db      	ldr	r3, [r3, #28]
 80089ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089ec:	4313      	orrs	r3, r2
 80089ee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 80089f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80089f6:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6a1b      	ldr	r3, [r3, #32]
 80089fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089fe:	4313      	orrs	r3, r2
 8008a00:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8008a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a04:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008a08:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a10:	4313      	orrs	r3, r2
 8008a12:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8008a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a16:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8008a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a22:	4313      	orrs	r3, r2
 8008a24:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8008a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a28:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008a2c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a34:	4313      	orrs	r3, r2
 8008a36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8008a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a3a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008a3e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a48:	d103      	bne.n	8008a52 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a50:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8008a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a58:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a60:	4313      	orrs	r3, r2
 8008a62:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8008a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a72:	4313      	orrs	r3, r2
 8008a74:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8008a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a78:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 8008a7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a80:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8008a8c:	69bb      	ldr	r3, [r7, #24]
 8008a8e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008a92:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008a9c:	69ba      	ldr	r2, [r7, #24]
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008aa8:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aae:	69ba      	ldr	r2, [r7, #24]
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8008ab4:	6a3b      	ldr	r3, [r7, #32]
 8008ab6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008aba:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ac0:	6a3a      	ldr	r2, [r7, #32]
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008aca:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8008ace:	d004      	beq.n	8008ada <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ad4:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8008ad8:	d103      	bne.n	8008ae2 <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ade:	2b40      	cmp	r3, #64	@ 0x40
 8008ae0:	d108      	bne.n	8008af4 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 8008ae2:	6a3b      	ldr	r3, [r7, #32]
 8008ae4:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8008ae8:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008aee:	6a3a      	ldr	r2, [r7, #32]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8008af4:	6a3b      	ldr	r3, [r7, #32]
 8008af6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008afa:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b00:	6a3a      	ldr	r2, [r7, #32]
 8008b02:	4313      	orrs	r3, r2
 8008b04:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b0a:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	2b05      	cmp	r3, #5
 8008b10:	d850      	bhi.n	8008bb4 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 8008b12:	a201      	add	r2, pc, #4	@ (adr r2, 8008b18 <HRTIM_TimingUnitWaveform_Config+0x218>)
 8008b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b18:	08008b31 	.word	0x08008b31
 8008b1c:	08008b47 	.word	0x08008b47
 8008b20:	08008b5d 	.word	0x08008b5d
 8008b24:	08008b73 	.word	0x08008b73
 8008b28:	08008b89 	.word	0x08008b89
 8008b2c:	08008b9f 	.word	0x08008b9f
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8008b30:	69fb      	ldr	r3, [r7, #28]
 8008b32:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008b36:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b3c:	005b      	lsls	r3, r3, #1
 8008b3e:	69fa      	ldr	r2, [r7, #28]
 8008b40:	4313      	orrs	r3, r2
 8008b42:	61fb      	str	r3, [r7, #28]
      break;
 8008b44:	e037      	b.n	8008bb6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8008b46:	69fb      	ldr	r3, [r7, #28]
 8008b48:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008b4c:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	69fa      	ldr	r2, [r7, #28]
 8008b56:	4313      	orrs	r3, r2
 8008b58:	61fb      	str	r3, [r7, #28]
      break;
 8008b5a:	e02c      	b.n	8008bb6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8008b62:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b68:	00db      	lsls	r3, r3, #3
 8008b6a:	69fa      	ldr	r2, [r7, #28]
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	61fb      	str	r3, [r7, #28]
      break;
 8008b70:	e021      	b.n	8008bb6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008b78:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b7e:	011b      	lsls	r3, r3, #4
 8008b80:	69fa      	ldr	r2, [r7, #28]
 8008b82:	4313      	orrs	r3, r2
 8008b84:	61fb      	str	r3, [r7, #28]
      break;
 8008b86:	e016      	b.n	8008bb6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008b8e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b94:	015b      	lsls	r3, r3, #5
 8008b96:	69fa      	ldr	r2, [r7, #28]
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	61fb      	str	r3, [r7, #28]
      break;
 8008b9c:	e00b      	b.n	8008bb6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8008ba4:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008baa:	019b      	lsls	r3, r3, #6
 8008bac:	69fa      	ldr	r2, [r7, #28]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	61fb      	str	r3, [r7, #28]
      break;
 8008bb2:	e000      	b.n	8008bb6 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 8008bb4:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	01db      	lsls	r3, r3, #7
 8008bc0:	4413      	add	r3, r2
 8008bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bc4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	01db      	lsls	r3, r3, #7
 8008bce:	4413      	add	r3, r2
 8008bd0:	33e8      	adds	r3, #232	@ 0xe8
 8008bd2:	69ba      	ldr	r2, [r7, #24]
 8008bd4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	01db      	lsls	r3, r3, #7
 8008bde:	4413      	add	r3, r2
 8008be0:	33e4      	adds	r3, #228	@ 0xe4
 8008be2:	6a3a      	ldr	r2, [r7, #32]
 8008be4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	01db      	lsls	r3, r3, #7
 8008bee:	4413      	add	r3, r2
 8008bf0:	33d4      	adds	r3, #212	@ 0xd4
 8008bf2:	697a      	ldr	r2, [r7, #20]
 8008bf4:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	69fa      	ldr	r2, [r7, #28]
 8008bfc:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8008c00:	bf00      	nop
 8008c02:	372c      	adds	r7, #44	@ 0x2c
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b087      	sub	sp, #28
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	60b9      	str	r1, [r7, #8]
 8008c16:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	01db      	lsls	r3, r3, #7
 8008c20:	4413      	add	r3, r2
 8008c22:	33ec      	adds	r3, #236	@ 0xec
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	f023 0310 	bic.w	r3, r3, #16
 8008c2e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	011b      	lsls	r3, r3, #4
 8008c36:	697a      	ldr	r2, [r7, #20]
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008c42:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	697a      	ldr	r2, [r7, #20]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c54:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	68db      	ldr	r3, [r3, #12]
 8008c5a:	697a      	ldr	r2, [r7, #20]
 8008c5c:	4313      	orrs	r3, r2
 8008c5e:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008c66:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	697a      	ldr	r2, [r7, #20]
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	699b      	ldr	r3, [r3, #24]
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d11a      	bne.n	8008cb0 <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	f023 0304 	bic.w	r3, r3, #4
 8008c80:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	691b      	ldr	r3, [r3, #16]
 8008c86:	697a      	ldr	r2, [r7, #20]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	f023 0302 	bic.w	r3, r3, #2
 8008c92:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	695b      	ldr	r3, [r3, #20]
 8008c98:	697a      	ldr	r2, [r7, #20]
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	f023 0301 	bic.w	r3, r3, #1
 8008ca4:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	699b      	ldr	r3, [r3, #24]
 8008caa:	697a      	ldr	r2, [r7, #20]
 8008cac:	4313      	orrs	r3, r2
 8008cae:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681a      	ldr	r2, [r3, #0]
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	01db      	lsls	r3, r3, #7
 8008cb8:	4413      	add	r3, r2
 8008cba:	33ec      	adds	r3, #236	@ 0xec
 8008cbc:	697a      	ldr	r2, [r7, #20]
 8008cbe:	601a      	str	r2, [r3, #0]

}
 8008cc0:	bf00      	nop
 8008cc2:	371c      	adds	r7, #28
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b089      	sub	sp, #36	@ 0x24
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	607a      	str	r2, [r7, #4]
 8008cd8:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	01db      	lsls	r3, r3, #7
 8008ce6:	4413      	add	r3, r2
 8008ce8:	33e4      	adds	r3, #228	@ 0xe4
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	01db      	lsls	r3, r3, #7
 8008cf6:	4413      	add	r3, r2
 8008cf8:	33b8      	adds	r3, #184	@ 0xb8
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	617b      	str	r3, [r7, #20]

  switch (Output)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d04:	d05d      	beq.n	8008dc2 <HRTIM_OutputConfig+0xf6>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d0c:	d86e      	bhi.n	8008dec <HRTIM_OutputConfig+0x120>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d14:	d042      	beq.n	8008d9c <HRTIM_OutputConfig+0xd0>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d1c:	d866      	bhi.n	8008dec <HRTIM_OutputConfig+0x120>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d24:	d04d      	beq.n	8008dc2 <HRTIM_OutputConfig+0xf6>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d2c:	d85e      	bhi.n	8008dec <HRTIM_OutputConfig+0x120>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d34:	d032      	beq.n	8008d9c <HRTIM_OutputConfig+0xd0>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d3c:	d856      	bhi.n	8008dec <HRTIM_OutputConfig+0x120>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2b80      	cmp	r3, #128	@ 0x80
 8008d42:	d03e      	beq.n	8008dc2 <HRTIM_OutputConfig+0xf6>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2b80      	cmp	r3, #128	@ 0x80
 8008d48:	d850      	bhi.n	8008dec <HRTIM_OutputConfig+0x120>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2b40      	cmp	r3, #64	@ 0x40
 8008d4e:	d025      	beq.n	8008d9c <HRTIM_OutputConfig+0xd0>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2b40      	cmp	r3, #64	@ 0x40
 8008d54:	d84a      	bhi.n	8008dec <HRTIM_OutputConfig+0x120>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d01f      	beq.n	8008d9c <HRTIM_OutputConfig+0xd0>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d044      	beq.n	8008dec <HRTIM_OutputConfig+0x120>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2b20      	cmp	r3, #32
 8008d66:	d841      	bhi.n	8008dec <HRTIM_OutputConfig+0x120>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d33e      	bcc.n	8008dec <HRTIM_OutputConfig+0x120>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	3b02      	subs	r3, #2
 8008d72:	2201      	movs	r2, #1
 8008d74:	409a      	lsls	r2, r3
 8008d76:	4b48      	ldr	r3, [pc, #288]	@ (8008e98 <HRTIM_OutputConfig+0x1cc>)
 8008d78:	4013      	ands	r3, r2
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	bf14      	ite	ne
 8008d7e:	2301      	movne	r3, #1
 8008d80:	2300      	moveq	r3, #0
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d11c      	bne.n	8008dc2 <HRTIM_OutputConfig+0xf6>
 8008d88:	f244 0304 	movw	r3, #16388	@ 0x4004
 8008d8c:	4013      	ands	r3, r2
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	bf14      	ite	ne
 8008d92:	2301      	movne	r3, #1
 8008d94:	2300      	moveq	r3, #0
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d027      	beq.n	8008dec <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6819      	ldr	r1, [r3, #0]
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	685a      	ldr	r2, [r3, #4]
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	01db      	lsls	r3, r3, #7
 8008da8:	440b      	add	r3, r1
 8008daa:	33bc      	adds	r3, #188	@ 0xbc
 8008dac:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	6819      	ldr	r1, [r3, #0]
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	689a      	ldr	r2, [r3, #8]
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	01db      	lsls	r3, r3, #7
 8008dba:	440b      	add	r3, r1
 8008dbc:	33c0      	adds	r3, #192	@ 0xc0
 8008dbe:	601a      	str	r2, [r3, #0]
      break;
 8008dc0:	e015      	b.n	8008dee <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6819      	ldr	r1, [r3, #0]
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	685a      	ldr	r2, [r3, #4]
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	01db      	lsls	r3, r3, #7
 8008dce:	440b      	add	r3, r1
 8008dd0:	33c4      	adds	r3, #196	@ 0xc4
 8008dd2:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	6819      	ldr	r1, [r3, #0]
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	689a      	ldr	r2, [r3, #8]
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	01db      	lsls	r3, r3, #7
 8008de0:	440b      	add	r3, r1
 8008de2:	33c8      	adds	r3, #200	@ 0xc8
 8008de4:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8008de6:	2310      	movs	r3, #16
 8008de8:	61bb      	str	r3, [r7, #24]
      break;
 8008dea:	e000      	b.n	8008dee <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 8008dec:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8008dee:	22fe      	movs	r2, #254	@ 0xfe
 8008df0:	69bb      	ldr	r3, [r7, #24]
 8008df2:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8008df6:	43db      	mvns	r3, r3
 8008df8:	69fa      	ldr	r2, [r7, #28]
 8008dfa:	4013      	ands	r3, r2
 8008dfc:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	69bb      	ldr	r3, [r7, #24]
 8008e04:	fa02 f303 	lsl.w	r3, r2, r3
 8008e08:	69fa      	ldr	r2, [r7, #28]
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	68da      	ldr	r2, [r3, #12]
 8008e12:	69bb      	ldr	r3, [r7, #24]
 8008e14:	fa02 f303 	lsl.w	r3, r2, r3
 8008e18:	69fa      	ldr	r2, [r7, #28]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	691a      	ldr	r2, [r3, #16]
 8008e22:	69bb      	ldr	r3, [r7, #24]
 8008e24:	fa02 f303 	lsl.w	r3, r2, r3
 8008e28:	69fa      	ldr	r2, [r7, #28]
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	695a      	ldr	r2, [r3, #20]
 8008e32:	69bb      	ldr	r3, [r7, #24]
 8008e34:	fa02 f303 	lsl.w	r3, r2, r3
 8008e38:	69fa      	ldr	r2, [r7, #28]
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	699a      	ldr	r2, [r3, #24]
 8008e42:	69bb      	ldr	r3, [r7, #24]
 8008e44:	fa02 f303 	lsl.w	r3, r2, r3
 8008e48:	69fa      	ldr	r2, [r7, #28]
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	691b      	ldr	r3, [r3, #16]
 8008e52:	2b08      	cmp	r3, #8
 8008e54:	d111      	bne.n	8008e7a <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d10c      	bne.n	8008e7a <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d107      	bne.n	8008e7a <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	69da      	ldr	r2, [r3, #28]
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	fa02 f303 	lsl.w	r3, r2, r3
 8008e74:	69fa      	ldr	r2, [r7, #28]
 8008e76:	4313      	orrs	r3, r2
 8008e78:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681a      	ldr	r2, [r3, #0]
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	01db      	lsls	r3, r3, #7
 8008e82:	4413      	add	r3, r2
 8008e84:	33e4      	adds	r3, #228	@ 0xe4
 8008e86:	69fa      	ldr	r2, [r7, #28]
 8008e88:	601a      	str	r2, [r3, #0]
}
 8008e8a:	bf00      	nop
 8008e8c:	3724      	adds	r7, #36	@ 0x24
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e94:	4770      	bx	lr
 8008e96:	bf00      	nop
 8008e98:	40000041 	.word	0x40000041

08008e9c <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	2b06      	cmp	r3, #6
 8008eaa:	d85e      	bhi.n	8008f6a <HRTIM_ForceRegistersUpdate+0xce>
 8008eac:	a201      	add	r2, pc, #4	@ (adr r2, 8008eb4 <HRTIM_ForceRegistersUpdate+0x18>)
 8008eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eb2:	bf00      	nop
 8008eb4:	08008ee7 	.word	0x08008ee7
 8008eb8:	08008efd 	.word	0x08008efd
 8008ebc:	08008f13 	.word	0x08008f13
 8008ec0:	08008f29 	.word	0x08008f29
 8008ec4:	08008f3f 	.word	0x08008f3f
 8008ec8:	08008f55 	.word	0x08008f55
 8008ecc:	08008ed1 	.word	0x08008ed1
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f042 0201 	orr.w	r2, r2, #1
 8008ee0:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8008ee4:	e042      	b.n	8008f6c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f042 0202 	orr.w	r2, r2, #2
 8008ef6:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8008efa:	e037      	b.n	8008f6c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f042 0204 	orr.w	r2, r2, #4
 8008f0c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8008f10:	e02c      	b.n	8008f6c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f042 0208 	orr.w	r2, r2, #8
 8008f22:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8008f26:	e021      	b.n	8008f6c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f042 0210 	orr.w	r2, r2, #16
 8008f38:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8008f3c:	e016      	b.n	8008f6c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f042 0220 	orr.w	r2, r2, #32
 8008f4e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8008f52:	e00b      	b.n	8008f6c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f64:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8008f68:	e000      	b.n	8008f6c <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 8008f6a:	bf00      	nop
  }
}
 8008f6c:	bf00      	nop
 8008f6e:	370c      	adds	r7, #12
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr

08008f78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d101      	bne.n	8008f8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008f86:	2301      	movs	r3, #1
 8008f88:	e08d      	b.n	80090a6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d106      	bne.n	8008fa4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	f7fa fc42 	bl	8003828 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2224      	movs	r2, #36	@ 0x24
 8008fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	681a      	ldr	r2, [r3, #0]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f022 0201 	bic.w	r2, r2, #1
 8008fba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	685a      	ldr	r2, [r3, #4]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008fc8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	689a      	ldr	r2, [r3, #8]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008fd8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	68db      	ldr	r3, [r3, #12]
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d107      	bne.n	8008ff2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	689a      	ldr	r2, [r3, #8]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008fee:	609a      	str	r2, [r3, #8]
 8008ff0:	e006      	b.n	8009000 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	689a      	ldr	r2, [r3, #8]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008ffe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	68db      	ldr	r3, [r3, #12]
 8009004:	2b02      	cmp	r3, #2
 8009006:	d108      	bne.n	800901a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	685a      	ldr	r2, [r3, #4]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009016:	605a      	str	r2, [r3, #4]
 8009018:	e007      	b.n	800902a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	685a      	ldr	r2, [r3, #4]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009028:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	687a      	ldr	r2, [r7, #4]
 8009032:	6812      	ldr	r2, [r2, #0]
 8009034:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009038:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800903c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	68da      	ldr	r2, [r3, #12]
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800904c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	691a      	ldr	r2, [r3, #16]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	695b      	ldr	r3, [r3, #20]
 8009056:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	699b      	ldr	r3, [r3, #24]
 800905e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	430a      	orrs	r2, r1
 8009066:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	69d9      	ldr	r1, [r3, #28]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6a1a      	ldr	r2, [r3, #32]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	430a      	orrs	r2, r1
 8009076:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f042 0201 	orr.w	r2, r2, #1
 8009086:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2220      	movs	r2, #32
 8009092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2200      	movs	r2, #0
 800909a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2200      	movs	r2, #0
 80090a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3708      	adds	r7, #8
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
	...

080090b0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b088      	sub	sp, #32
 80090b4:	af02      	add	r7, sp, #8
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	4608      	mov	r0, r1
 80090ba:	4611      	mov	r1, r2
 80090bc:	461a      	mov	r2, r3
 80090be:	4603      	mov	r3, r0
 80090c0:	817b      	strh	r3, [r7, #10]
 80090c2:	460b      	mov	r3, r1
 80090c4:	813b      	strh	r3, [r7, #8]
 80090c6:	4613      	mov	r3, r2
 80090c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	2b20      	cmp	r3, #32
 80090d4:	f040 80fd 	bne.w	80092d2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80090d8:	6a3b      	ldr	r3, [r7, #32]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d002      	beq.n	80090e4 <HAL_I2C_Mem_Read+0x34>
 80090de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d105      	bne.n	80090f0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80090ea:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80090ec:	2301      	movs	r3, #1
 80090ee:	e0f1      	b.n	80092d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d101      	bne.n	80090fe <HAL_I2C_Mem_Read+0x4e>
 80090fa:	2302      	movs	r3, #2
 80090fc:	e0ea      	b.n	80092d4 <HAL_I2C_Mem_Read+0x224>
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2201      	movs	r2, #1
 8009102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009106:	f7fb fabb 	bl	8004680 <HAL_GetTick>
 800910a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	9300      	str	r3, [sp, #0]
 8009110:	2319      	movs	r3, #25
 8009112:	2201      	movs	r2, #1
 8009114:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009118:	68f8      	ldr	r0, [r7, #12]
 800911a:	f000 f95b 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 800911e:	4603      	mov	r3, r0
 8009120:	2b00      	cmp	r3, #0
 8009122:	d001      	beq.n	8009128 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009124:	2301      	movs	r3, #1
 8009126:	e0d5      	b.n	80092d4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2222      	movs	r2, #34	@ 0x22
 800912c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2240      	movs	r2, #64	@ 0x40
 8009134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2200      	movs	r2, #0
 800913c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	6a3a      	ldr	r2, [r7, #32]
 8009142:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009148:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	2200      	movs	r2, #0
 800914e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009150:	88f8      	ldrh	r0, [r7, #6]
 8009152:	893a      	ldrh	r2, [r7, #8]
 8009154:	8979      	ldrh	r1, [r7, #10]
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	9301      	str	r3, [sp, #4]
 800915a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800915c:	9300      	str	r3, [sp, #0]
 800915e:	4603      	mov	r3, r0
 8009160:	68f8      	ldr	r0, [r7, #12]
 8009162:	f000 f8bf 	bl	80092e4 <I2C_RequestMemoryRead>
 8009166:	4603      	mov	r3, r0
 8009168:	2b00      	cmp	r3, #0
 800916a:	d005      	beq.n	8009178 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2200      	movs	r2, #0
 8009170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009174:	2301      	movs	r3, #1
 8009176:	e0ad      	b.n	80092d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800917c:	b29b      	uxth	r3, r3
 800917e:	2bff      	cmp	r3, #255	@ 0xff
 8009180:	d90e      	bls.n	80091a0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	22ff      	movs	r2, #255	@ 0xff
 8009186:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800918c:	b2da      	uxtb	r2, r3
 800918e:	8979      	ldrh	r1, [r7, #10]
 8009190:	4b52      	ldr	r3, [pc, #328]	@ (80092dc <HAL_I2C_Mem_Read+0x22c>)
 8009192:	9300      	str	r3, [sp, #0]
 8009194:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009198:	68f8      	ldr	r0, [r7, #12]
 800919a:	f000 fadf 	bl	800975c <I2C_TransferConfig>
 800919e:	e00f      	b.n	80091c0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091ae:	b2da      	uxtb	r2, r3
 80091b0:	8979      	ldrh	r1, [r7, #10]
 80091b2:	4b4a      	ldr	r3, [pc, #296]	@ (80092dc <HAL_I2C_Mem_Read+0x22c>)
 80091b4:	9300      	str	r3, [sp, #0]
 80091b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	f000 face 	bl	800975c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	9300      	str	r3, [sp, #0]
 80091c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c6:	2200      	movs	r2, #0
 80091c8:	2104      	movs	r1, #4
 80091ca:	68f8      	ldr	r0, [r7, #12]
 80091cc:	f000 f902 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d001      	beq.n	80091da <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80091d6:	2301      	movs	r3, #1
 80091d8:	e07c      	b.n	80092d4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091e4:	b2d2      	uxtb	r2, r2
 80091e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ec:	1c5a      	adds	r2, r3, #1
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091f6:	3b01      	subs	r3, #1
 80091f8:	b29a      	uxth	r2, r3
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009202:	b29b      	uxth	r3, r3
 8009204:	3b01      	subs	r3, #1
 8009206:	b29a      	uxth	r2, r3
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009210:	b29b      	uxth	r3, r3
 8009212:	2b00      	cmp	r3, #0
 8009214:	d034      	beq.n	8009280 <HAL_I2C_Mem_Read+0x1d0>
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800921a:	2b00      	cmp	r3, #0
 800921c:	d130      	bne.n	8009280 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	9300      	str	r3, [sp, #0]
 8009222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009224:	2200      	movs	r2, #0
 8009226:	2180      	movs	r1, #128	@ 0x80
 8009228:	68f8      	ldr	r0, [r7, #12]
 800922a:	f000 f8d3 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 800922e:	4603      	mov	r3, r0
 8009230:	2b00      	cmp	r3, #0
 8009232:	d001      	beq.n	8009238 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009234:	2301      	movs	r3, #1
 8009236:	e04d      	b.n	80092d4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800923c:	b29b      	uxth	r3, r3
 800923e:	2bff      	cmp	r3, #255	@ 0xff
 8009240:	d90e      	bls.n	8009260 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	22ff      	movs	r2, #255	@ 0xff
 8009246:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800924c:	b2da      	uxtb	r2, r3
 800924e:	8979      	ldrh	r1, [r7, #10]
 8009250:	2300      	movs	r3, #0
 8009252:	9300      	str	r3, [sp, #0]
 8009254:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009258:	68f8      	ldr	r0, [r7, #12]
 800925a:	f000 fa7f 	bl	800975c <I2C_TransferConfig>
 800925e:	e00f      	b.n	8009280 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009264:	b29a      	uxth	r2, r3
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800926e:	b2da      	uxtb	r2, r3
 8009270:	8979      	ldrh	r1, [r7, #10]
 8009272:	2300      	movs	r3, #0
 8009274:	9300      	str	r3, [sp, #0]
 8009276:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800927a:	68f8      	ldr	r0, [r7, #12]
 800927c:	f000 fa6e 	bl	800975c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009284:	b29b      	uxth	r3, r3
 8009286:	2b00      	cmp	r3, #0
 8009288:	d19a      	bne.n	80091c0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800928a:	697a      	ldr	r2, [r7, #20]
 800928c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800928e:	68f8      	ldr	r0, [r7, #12]
 8009290:	f000 f940 	bl	8009514 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009294:	4603      	mov	r3, r0
 8009296:	2b00      	cmp	r3, #0
 8009298:	d001      	beq.n	800929e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800929a:	2301      	movs	r3, #1
 800929c:	e01a      	b.n	80092d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	2220      	movs	r2, #32
 80092a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	6859      	ldr	r1, [r3, #4]
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	4b0b      	ldr	r3, [pc, #44]	@ (80092e0 <HAL_I2C_Mem_Read+0x230>)
 80092b2:	400b      	ands	r3, r1
 80092b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2220      	movs	r2, #32
 80092ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	2200      	movs	r2, #0
 80092c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2200      	movs	r2, #0
 80092ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80092ce:	2300      	movs	r3, #0
 80092d0:	e000      	b.n	80092d4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80092d2:	2302      	movs	r3, #2
  }
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3718      	adds	r7, #24
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}
 80092dc:	80002400 	.word	0x80002400
 80092e0:	fe00e800 	.word	0xfe00e800

080092e4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b086      	sub	sp, #24
 80092e8:	af02      	add	r7, sp, #8
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	4608      	mov	r0, r1
 80092ee:	4611      	mov	r1, r2
 80092f0:	461a      	mov	r2, r3
 80092f2:	4603      	mov	r3, r0
 80092f4:	817b      	strh	r3, [r7, #10]
 80092f6:	460b      	mov	r3, r1
 80092f8:	813b      	strh	r3, [r7, #8]
 80092fa:	4613      	mov	r3, r2
 80092fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80092fe:	88fb      	ldrh	r3, [r7, #6]
 8009300:	b2da      	uxtb	r2, r3
 8009302:	8979      	ldrh	r1, [r7, #10]
 8009304:	4b20      	ldr	r3, [pc, #128]	@ (8009388 <I2C_RequestMemoryRead+0xa4>)
 8009306:	9300      	str	r3, [sp, #0]
 8009308:	2300      	movs	r3, #0
 800930a:	68f8      	ldr	r0, [r7, #12]
 800930c:	f000 fa26 	bl	800975c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009310:	69fa      	ldr	r2, [r7, #28]
 8009312:	69b9      	ldr	r1, [r7, #24]
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f000 f8b6 	bl	8009486 <I2C_WaitOnTXISFlagUntilTimeout>
 800931a:	4603      	mov	r3, r0
 800931c:	2b00      	cmp	r3, #0
 800931e:	d001      	beq.n	8009324 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	e02c      	b.n	800937e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009324:	88fb      	ldrh	r3, [r7, #6]
 8009326:	2b01      	cmp	r3, #1
 8009328:	d105      	bne.n	8009336 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800932a:	893b      	ldrh	r3, [r7, #8]
 800932c:	b2da      	uxtb	r2, r3
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	629a      	str	r2, [r3, #40]	@ 0x28
 8009334:	e015      	b.n	8009362 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009336:	893b      	ldrh	r3, [r7, #8]
 8009338:	0a1b      	lsrs	r3, r3, #8
 800933a:	b29b      	uxth	r3, r3
 800933c:	b2da      	uxtb	r2, r3
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009344:	69fa      	ldr	r2, [r7, #28]
 8009346:	69b9      	ldr	r1, [r7, #24]
 8009348:	68f8      	ldr	r0, [r7, #12]
 800934a:	f000 f89c 	bl	8009486 <I2C_WaitOnTXISFlagUntilTimeout>
 800934e:	4603      	mov	r3, r0
 8009350:	2b00      	cmp	r3, #0
 8009352:	d001      	beq.n	8009358 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009354:	2301      	movs	r3, #1
 8009356:	e012      	b.n	800937e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009358:	893b      	ldrh	r3, [r7, #8]
 800935a:	b2da      	uxtb	r2, r3
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009362:	69fb      	ldr	r3, [r7, #28]
 8009364:	9300      	str	r3, [sp, #0]
 8009366:	69bb      	ldr	r3, [r7, #24]
 8009368:	2200      	movs	r2, #0
 800936a:	2140      	movs	r1, #64	@ 0x40
 800936c:	68f8      	ldr	r0, [r7, #12]
 800936e:	f000 f831 	bl	80093d4 <I2C_WaitOnFlagUntilTimeout>
 8009372:	4603      	mov	r3, r0
 8009374:	2b00      	cmp	r3, #0
 8009376:	d001      	beq.n	800937c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	e000      	b.n	800937e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800937c:	2300      	movs	r3, #0
}
 800937e:	4618      	mov	r0, r3
 8009380:	3710      	adds	r7, #16
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}
 8009386:	bf00      	nop
 8009388:	80002000 	.word	0x80002000

0800938c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800938c:	b480      	push	{r7}
 800938e:	b083      	sub	sp, #12
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	699b      	ldr	r3, [r3, #24]
 800939a:	f003 0302 	and.w	r3, r3, #2
 800939e:	2b02      	cmp	r3, #2
 80093a0:	d103      	bne.n	80093aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	2200      	movs	r2, #0
 80093a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	699b      	ldr	r3, [r3, #24]
 80093b0:	f003 0301 	and.w	r3, r3, #1
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d007      	beq.n	80093c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	699a      	ldr	r2, [r3, #24]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f042 0201 	orr.w	r2, r2, #1
 80093c6:	619a      	str	r2, [r3, #24]
  }
}
 80093c8:	bf00      	nop
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b084      	sub	sp, #16
 80093d8:	af00      	add	r7, sp, #0
 80093da:	60f8      	str	r0, [r7, #12]
 80093dc:	60b9      	str	r1, [r7, #8]
 80093de:	603b      	str	r3, [r7, #0]
 80093e0:	4613      	mov	r3, r2
 80093e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80093e4:	e03b      	b.n	800945e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80093e6:	69ba      	ldr	r2, [r7, #24]
 80093e8:	6839      	ldr	r1, [r7, #0]
 80093ea:	68f8      	ldr	r0, [r7, #12]
 80093ec:	f000 f8d6 	bl	800959c <I2C_IsErrorOccurred>
 80093f0:	4603      	mov	r3, r0
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d001      	beq.n	80093fa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80093f6:	2301      	movs	r3, #1
 80093f8:	e041      	b.n	800947e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009400:	d02d      	beq.n	800945e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009402:	f7fb f93d 	bl	8004680 <HAL_GetTick>
 8009406:	4602      	mov	r2, r0
 8009408:	69bb      	ldr	r3, [r7, #24]
 800940a:	1ad3      	subs	r3, r2, r3
 800940c:	683a      	ldr	r2, [r7, #0]
 800940e:	429a      	cmp	r2, r3
 8009410:	d302      	bcc.n	8009418 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d122      	bne.n	800945e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	699a      	ldr	r2, [r3, #24]
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	4013      	ands	r3, r2
 8009422:	68ba      	ldr	r2, [r7, #8]
 8009424:	429a      	cmp	r2, r3
 8009426:	bf0c      	ite	eq
 8009428:	2301      	moveq	r3, #1
 800942a:	2300      	movne	r3, #0
 800942c:	b2db      	uxtb	r3, r3
 800942e:	461a      	mov	r2, r3
 8009430:	79fb      	ldrb	r3, [r7, #7]
 8009432:	429a      	cmp	r2, r3
 8009434:	d113      	bne.n	800945e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800943a:	f043 0220 	orr.w	r2, r3, #32
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2220      	movs	r2, #32
 8009446:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2200      	movs	r2, #0
 800944e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2200      	movs	r2, #0
 8009456:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800945a:	2301      	movs	r3, #1
 800945c:	e00f      	b.n	800947e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	699a      	ldr	r2, [r3, #24]
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	4013      	ands	r3, r2
 8009468:	68ba      	ldr	r2, [r7, #8]
 800946a:	429a      	cmp	r2, r3
 800946c:	bf0c      	ite	eq
 800946e:	2301      	moveq	r3, #1
 8009470:	2300      	movne	r3, #0
 8009472:	b2db      	uxtb	r3, r3
 8009474:	461a      	mov	r2, r3
 8009476:	79fb      	ldrb	r3, [r7, #7]
 8009478:	429a      	cmp	r2, r3
 800947a:	d0b4      	beq.n	80093e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800947c:	2300      	movs	r3, #0
}
 800947e:	4618      	mov	r0, r3
 8009480:	3710      	adds	r7, #16
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}

08009486 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009486:	b580      	push	{r7, lr}
 8009488:	b084      	sub	sp, #16
 800948a:	af00      	add	r7, sp, #0
 800948c:	60f8      	str	r0, [r7, #12]
 800948e:	60b9      	str	r1, [r7, #8]
 8009490:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009492:	e033      	b.n	80094fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009494:	687a      	ldr	r2, [r7, #4]
 8009496:	68b9      	ldr	r1, [r7, #8]
 8009498:	68f8      	ldr	r0, [r7, #12]
 800949a:	f000 f87f 	bl	800959c <I2C_IsErrorOccurred>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d001      	beq.n	80094a8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80094a4:	2301      	movs	r3, #1
 80094a6:	e031      	b.n	800950c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ae:	d025      	beq.n	80094fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094b0:	f7fb f8e6 	bl	8004680 <HAL_GetTick>
 80094b4:	4602      	mov	r2, r0
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	1ad3      	subs	r3, r2, r3
 80094ba:	68ba      	ldr	r2, [r7, #8]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d302      	bcc.n	80094c6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d11a      	bne.n	80094fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	699b      	ldr	r3, [r3, #24]
 80094cc:	f003 0302 	and.w	r3, r3, #2
 80094d0:	2b02      	cmp	r3, #2
 80094d2:	d013      	beq.n	80094fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094d8:	f043 0220 	orr.w	r2, r3, #32
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2220      	movs	r2, #32
 80094e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2200      	movs	r2, #0
 80094ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2200      	movs	r2, #0
 80094f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80094f8:	2301      	movs	r3, #1
 80094fa:	e007      	b.n	800950c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	f003 0302 	and.w	r3, r3, #2
 8009506:	2b02      	cmp	r3, #2
 8009508:	d1c4      	bne.n	8009494 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800950a:	2300      	movs	r3, #0
}
 800950c:	4618      	mov	r0, r3
 800950e:	3710      	adds	r7, #16
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}

08009514 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	60f8      	str	r0, [r7, #12]
 800951c:	60b9      	str	r1, [r7, #8]
 800951e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009520:	e02f      	b.n	8009582 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009522:	687a      	ldr	r2, [r7, #4]
 8009524:	68b9      	ldr	r1, [r7, #8]
 8009526:	68f8      	ldr	r0, [r7, #12]
 8009528:	f000 f838 	bl	800959c <I2C_IsErrorOccurred>
 800952c:	4603      	mov	r3, r0
 800952e:	2b00      	cmp	r3, #0
 8009530:	d001      	beq.n	8009536 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009532:	2301      	movs	r3, #1
 8009534:	e02d      	b.n	8009592 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009536:	f7fb f8a3 	bl	8004680 <HAL_GetTick>
 800953a:	4602      	mov	r2, r0
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	1ad3      	subs	r3, r2, r3
 8009540:	68ba      	ldr	r2, [r7, #8]
 8009542:	429a      	cmp	r2, r3
 8009544:	d302      	bcc.n	800954c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d11a      	bne.n	8009582 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	699b      	ldr	r3, [r3, #24]
 8009552:	f003 0320 	and.w	r3, r3, #32
 8009556:	2b20      	cmp	r3, #32
 8009558:	d013      	beq.n	8009582 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800955e:	f043 0220 	orr.w	r2, r3, #32
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2220      	movs	r2, #32
 800956a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2200      	movs	r2, #0
 8009572:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2200      	movs	r2, #0
 800957a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800957e:	2301      	movs	r3, #1
 8009580:	e007      	b.n	8009592 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	699b      	ldr	r3, [r3, #24]
 8009588:	f003 0320 	and.w	r3, r3, #32
 800958c:	2b20      	cmp	r3, #32
 800958e:	d1c8      	bne.n	8009522 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009590:	2300      	movs	r3, #0
}
 8009592:	4618      	mov	r0, r3
 8009594:	3710      	adds	r7, #16
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
	...

0800959c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b08a      	sub	sp, #40	@ 0x28
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095a8:	2300      	movs	r3, #0
 80095aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	699b      	ldr	r3, [r3, #24]
 80095b4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80095b6:	2300      	movs	r3, #0
 80095b8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	f003 0310 	and.w	r3, r3, #16
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d068      	beq.n	800969a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	2210      	movs	r2, #16
 80095ce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80095d0:	e049      	b.n	8009666 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095d8:	d045      	beq.n	8009666 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80095da:	f7fb f851 	bl	8004680 <HAL_GetTick>
 80095de:	4602      	mov	r2, r0
 80095e0:	69fb      	ldr	r3, [r7, #28]
 80095e2:	1ad3      	subs	r3, r2, r3
 80095e4:	68ba      	ldr	r2, [r7, #8]
 80095e6:	429a      	cmp	r2, r3
 80095e8:	d302      	bcc.n	80095f0 <I2C_IsErrorOccurred+0x54>
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d13a      	bne.n	8009666 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	685b      	ldr	r3, [r3, #4]
 80095f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80095fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009602:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	699b      	ldr	r3, [r3, #24]
 800960a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800960e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009612:	d121      	bne.n	8009658 <I2C_IsErrorOccurred+0xbc>
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800961a:	d01d      	beq.n	8009658 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800961c:	7cfb      	ldrb	r3, [r7, #19]
 800961e:	2b20      	cmp	r3, #32
 8009620:	d01a      	beq.n	8009658 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	685a      	ldr	r2, [r3, #4]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009630:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009632:	f7fb f825 	bl	8004680 <HAL_GetTick>
 8009636:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009638:	e00e      	b.n	8009658 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800963a:	f7fb f821 	bl	8004680 <HAL_GetTick>
 800963e:	4602      	mov	r2, r0
 8009640:	69fb      	ldr	r3, [r7, #28]
 8009642:	1ad3      	subs	r3, r2, r3
 8009644:	2b19      	cmp	r3, #25
 8009646:	d907      	bls.n	8009658 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009648:	6a3b      	ldr	r3, [r7, #32]
 800964a:	f043 0320 	orr.w	r3, r3, #32
 800964e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009650:	2301      	movs	r3, #1
 8009652:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009656:	e006      	b.n	8009666 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	699b      	ldr	r3, [r3, #24]
 800965e:	f003 0320 	and.w	r3, r3, #32
 8009662:	2b20      	cmp	r3, #32
 8009664:	d1e9      	bne.n	800963a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	699b      	ldr	r3, [r3, #24]
 800966c:	f003 0320 	and.w	r3, r3, #32
 8009670:	2b20      	cmp	r3, #32
 8009672:	d003      	beq.n	800967c <I2C_IsErrorOccurred+0xe0>
 8009674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009678:	2b00      	cmp	r3, #0
 800967a:	d0aa      	beq.n	80095d2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800967c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009680:	2b00      	cmp	r3, #0
 8009682:	d103      	bne.n	800968c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2220      	movs	r2, #32
 800968a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800968c:	6a3b      	ldr	r3, [r7, #32]
 800968e:	f043 0304 	orr.w	r3, r3, #4
 8009692:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009694:	2301      	movs	r3, #1
 8009696:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	699b      	ldr	r3, [r3, #24]
 80096a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80096a2:	69bb      	ldr	r3, [r7, #24]
 80096a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d00b      	beq.n	80096c4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80096ac:	6a3b      	ldr	r3, [r7, #32]
 80096ae:	f043 0301 	orr.w	r3, r3, #1
 80096b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80096bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80096be:	2301      	movs	r3, #1
 80096c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80096c4:	69bb      	ldr	r3, [r7, #24]
 80096c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d00b      	beq.n	80096e6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80096ce:	6a3b      	ldr	r3, [r7, #32]
 80096d0:	f043 0308 	orr.w	r3, r3, #8
 80096d4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80096de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80096e0:	2301      	movs	r3, #1
 80096e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00b      	beq.n	8009708 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80096f0:	6a3b      	ldr	r3, [r7, #32]
 80096f2:	f043 0302 	orr.w	r3, r3, #2
 80096f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009700:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009702:	2301      	movs	r3, #1
 8009704:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009708:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800970c:	2b00      	cmp	r3, #0
 800970e:	d01c      	beq.n	800974a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009710:	68f8      	ldr	r0, [r7, #12]
 8009712:	f7ff fe3b 	bl	800938c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	6859      	ldr	r1, [r3, #4]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681a      	ldr	r2, [r3, #0]
 8009720:	4b0d      	ldr	r3, [pc, #52]	@ (8009758 <I2C_IsErrorOccurred+0x1bc>)
 8009722:	400b      	ands	r3, r1
 8009724:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800972a:	6a3b      	ldr	r3, [r7, #32]
 800972c:	431a      	orrs	r2, r3
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	2220      	movs	r2, #32
 8009736:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2200      	movs	r2, #0
 800973e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2200      	movs	r2, #0
 8009746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800974a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800974e:	4618      	mov	r0, r3
 8009750:	3728      	adds	r7, #40	@ 0x28
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop
 8009758:	fe00e800 	.word	0xfe00e800

0800975c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800975c:	b480      	push	{r7}
 800975e:	b087      	sub	sp, #28
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	607b      	str	r3, [r7, #4]
 8009766:	460b      	mov	r3, r1
 8009768:	817b      	strh	r3, [r7, #10]
 800976a:	4613      	mov	r3, r2
 800976c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800976e:	897b      	ldrh	r3, [r7, #10]
 8009770:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009774:	7a7b      	ldrb	r3, [r7, #9]
 8009776:	041b      	lsls	r3, r3, #16
 8009778:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800977c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009782:	6a3b      	ldr	r3, [r7, #32]
 8009784:	4313      	orrs	r3, r2
 8009786:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800978a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	685a      	ldr	r2, [r3, #4]
 8009792:	6a3b      	ldr	r3, [r7, #32]
 8009794:	0d5b      	lsrs	r3, r3, #21
 8009796:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800979a:	4b08      	ldr	r3, [pc, #32]	@ (80097bc <I2C_TransferConfig+0x60>)
 800979c:	430b      	orrs	r3, r1
 800979e:	43db      	mvns	r3, r3
 80097a0:	ea02 0103 	and.w	r1, r2, r3
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	697a      	ldr	r2, [r7, #20]
 80097aa:	430a      	orrs	r2, r1
 80097ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80097ae:	bf00      	nop
 80097b0:	371c      	adds	r7, #28
 80097b2:	46bd      	mov	sp, r7
 80097b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b8:	4770      	bx	lr
 80097ba:	bf00      	nop
 80097bc:	03ff63ff 	.word	0x03ff63ff

080097c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b083      	sub	sp, #12
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
 80097c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	2b20      	cmp	r3, #32
 80097d4:	d138      	bne.n	8009848 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80097dc:	2b01      	cmp	r3, #1
 80097de:	d101      	bne.n	80097e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80097e0:	2302      	movs	r3, #2
 80097e2:	e032      	b.n	800984a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2201      	movs	r2, #1
 80097e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2224      	movs	r2, #36	@ 0x24
 80097f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681a      	ldr	r2, [r3, #0]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f022 0201 	bic.w	r2, r2, #1
 8009802:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009812:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	6819      	ldr	r1, [r3, #0]
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	683a      	ldr	r2, [r7, #0]
 8009820:	430a      	orrs	r2, r1
 8009822:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	681a      	ldr	r2, [r3, #0]
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f042 0201 	orr.w	r2, r2, #1
 8009832:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2220      	movs	r2, #32
 8009838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2200      	movs	r2, #0
 8009840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009844:	2300      	movs	r3, #0
 8009846:	e000      	b.n	800984a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009848:	2302      	movs	r3, #2
  }
}
 800984a:	4618      	mov	r0, r3
 800984c:	370c      	adds	r7, #12
 800984e:	46bd      	mov	sp, r7
 8009850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009854:	4770      	bx	lr

08009856 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009856:	b480      	push	{r7}
 8009858:	b085      	sub	sp, #20
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
 800985e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009866:	b2db      	uxtb	r3, r3
 8009868:	2b20      	cmp	r3, #32
 800986a:	d139      	bne.n	80098e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009872:	2b01      	cmp	r3, #1
 8009874:	d101      	bne.n	800987a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009876:	2302      	movs	r3, #2
 8009878:	e033      	b.n	80098e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2201      	movs	r2, #1
 800987e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2224      	movs	r2, #36	@ 0x24
 8009886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	681a      	ldr	r2, [r3, #0]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f022 0201 	bic.w	r2, r2, #1
 8009898:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80098a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	021b      	lsls	r3, r3, #8
 80098ae:	68fa      	ldr	r2, [r7, #12]
 80098b0:	4313      	orrs	r3, r2
 80098b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	68fa      	ldr	r2, [r7, #12]
 80098ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	681a      	ldr	r2, [r3, #0]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f042 0201 	orr.w	r2, r2, #1
 80098ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2220      	movs	r2, #32
 80098d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80098dc:	2300      	movs	r3, #0
 80098de:	e000      	b.n	80098e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80098e0:	2302      	movs	r3, #2
  }
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3714      	adds	r7, #20
 80098e6:	46bd      	mov	sp, r7
 80098e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ec:	4770      	bx	lr
	...

080098f0 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b084      	sub	sp, #16
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80098f8:	2300      	movs	r3, #0
 80098fa:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d101      	bne.n	8009906 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8009902:	2301      	movs	r3, #1
 8009904:	e0bb      	b.n	8009a7e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800990c:	b2db      	uxtb	r3, r3
 800990e:	2b05      	cmp	r3, #5
 8009910:	d101      	bne.n	8009916 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8009912:	2301      	movs	r3, #1
 8009914:	e0b3      	b.n	8009a7e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800991c:	b2db      	uxtb	r3, r3
 800991e:	2b02      	cmp	r3, #2
 8009920:	d101      	bne.n	8009926 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8009922:	2301      	movs	r3, #1
 8009924:	e0ab      	b.n	8009a7e <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009926:	4b58      	ldr	r3, [pc, #352]	@ (8009a88 <HAL_OPAMP_Init+0x198>)
 8009928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800992a:	4a57      	ldr	r2, [pc, #348]	@ (8009a88 <HAL_OPAMP_Init+0x198>)
 800992c:	f043 0301 	orr.w	r3, r3, #1
 8009930:	6613      	str	r3, [r2, #96]	@ 0x60
 8009932:	4b55      	ldr	r3, [pc, #340]	@ (8009a88 <HAL_OPAMP_Init+0x198>)
 8009934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009936:	f003 0301 	and.w	r3, r3, #1
 800993a:	60bb      	str	r3, [r7, #8]
 800993c:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8009944:	b2db      	uxtb	r3, r3
 8009946:	2b00      	cmp	r3, #0
 8009948:	d103      	bne.n	8009952 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f7fa f81c 	bl	8003990 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	2b40      	cmp	r3, #64	@ 0x40
 800995e:	d003      	beq.n	8009968 <HAL_OPAMP_Init+0x78>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	2b60      	cmp	r3, #96	@ 0x60
 8009966:	d133      	bne.n	80099d0 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f023 0110 	bic.w	r1, r3, #16
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	430a      	orrs	r2, r1
 800997c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	681a      	ldr	r2, [r3, #0]
 8009984:	4b41      	ldr	r3, [pc, #260]	@ (8009a8c <HAL_OPAMP_Init+0x19c>)
 8009986:	4013      	ands	r3, r2
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	6851      	ldr	r1, [r2, #4]
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	6892      	ldr	r2, [r2, #8]
 8009990:	4311      	orrs	r1, r2
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	6912      	ldr	r2, [r2, #16]
 8009996:	430a      	orrs	r2, r1
 8009998:	6879      	ldr	r1, [r7, #4]
 800999a:	7d09      	ldrb	r1, [r1, #20]
 800999c:	2901      	cmp	r1, #1
 800999e:	d102      	bne.n	80099a6 <HAL_OPAMP_Init+0xb6>
 80099a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80099a4:	e000      	b.n	80099a8 <HAL_OPAMP_Init+0xb8>
 80099a6:	2100      	movs	r1, #0
 80099a8:	4311      	orrs	r1, r2
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80099ae:	4311      	orrs	r1, r2
 80099b0:	687a      	ldr	r2, [r7, #4]
 80099b2:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80099b4:	4311      	orrs	r1, r2
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80099ba:	04d2      	lsls	r2, r2, #19
 80099bc:	4311      	orrs	r1, r2
 80099be:	687a      	ldr	r2, [r7, #4]
 80099c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80099c2:	0612      	lsls	r2, r2, #24
 80099c4:	4311      	orrs	r1, r2
 80099c6:	687a      	ldr	r2, [r7, #4]
 80099c8:	6812      	ldr	r2, [r2, #0]
 80099ca:	430b      	orrs	r3, r1
 80099cc:	6013      	str	r3, [r2, #0]
 80099ce:	e035      	b.n	8009a3c <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f023 0110 	bic.w	r1, r3, #16
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	430a      	orrs	r2, r1
 80099e4:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	681a      	ldr	r2, [r3, #0]
 80099ec:	4b27      	ldr	r3, [pc, #156]	@ (8009a8c <HAL_OPAMP_Init+0x19c>)
 80099ee:	4013      	ands	r3, r2
 80099f0:	687a      	ldr	r2, [r7, #4]
 80099f2:	6851      	ldr	r1, [r2, #4]
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	6892      	ldr	r2, [r2, #8]
 80099f8:	4311      	orrs	r1, r2
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	68d2      	ldr	r2, [r2, #12]
 80099fe:	4311      	orrs	r1, r2
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	6912      	ldr	r2, [r2, #16]
 8009a04:	430a      	orrs	r2, r1
 8009a06:	6879      	ldr	r1, [r7, #4]
 8009a08:	7d09      	ldrb	r1, [r1, #20]
 8009a0a:	2901      	cmp	r1, #1
 8009a0c:	d102      	bne.n	8009a14 <HAL_OPAMP_Init+0x124>
 8009a0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009a12:	e000      	b.n	8009a16 <HAL_OPAMP_Init+0x126>
 8009a14:	2100      	movs	r1, #0
 8009a16:	4311      	orrs	r1, r2
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009a1c:	4311      	orrs	r1, r2
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009a22:	4311      	orrs	r1, r2
 8009a24:	687a      	ldr	r2, [r7, #4]
 8009a26:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009a28:	04d2      	lsls	r2, r2, #19
 8009a2a:	4311      	orrs	r1, r2
 8009a2c:	687a      	ldr	r2, [r7, #4]
 8009a2e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009a30:	0612      	lsls	r2, r2, #24
 8009a32:	4311      	orrs	r1, r2
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	6812      	ldr	r2, [r2, #0]
 8009a38:	430b      	orrs	r3, r1
 8009a3a:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	699b      	ldr	r3, [r3, #24]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	db10      	blt.n	8009a68 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	699b      	ldr	r3, [r3, #24]
 8009a4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	699a      	ldr	r2, [r3, #24]
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	69db      	ldr	r3, [r3, #28]
 8009a58:	431a      	orrs	r2, r3
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6a1b      	ldr	r3, [r3, #32]
 8009a5e:	431a      	orrs	r2, r3
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	430a      	orrs	r2, r1
 8009a66:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d103      	bne.n	8009a7c <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2201      	movs	r2, #1
 8009a78:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8009a7c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3710      	adds	r7, #16
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop
 8009a88:	40021000 	.word	0x40021000
 8009a8c:	e0003e11 	.word	0xe0003e11

08009a90 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d101      	bne.n	8009aa2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	e0c0      	b.n	8009c24 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8009aa8:	b2db      	uxtb	r3, r3
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d106      	bne.n	8009abc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f009 fc62 	bl	8013380 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2203      	movs	r2, #3
 8009ac0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f005 ffe6 	bl	800fa9a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009ace:	2300      	movs	r3, #0
 8009ad0:	73fb      	strb	r3, [r7, #15]
 8009ad2:	e03e      	b.n	8009b52 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009ad4:	7bfa      	ldrb	r2, [r7, #15]
 8009ad6:	6879      	ldr	r1, [r7, #4]
 8009ad8:	4613      	mov	r3, r2
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	4413      	add	r3, r2
 8009ade:	00db      	lsls	r3, r3, #3
 8009ae0:	440b      	add	r3, r1
 8009ae2:	3311      	adds	r3, #17
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009ae8:	7bfa      	ldrb	r2, [r7, #15]
 8009aea:	6879      	ldr	r1, [r7, #4]
 8009aec:	4613      	mov	r3, r2
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	4413      	add	r3, r2
 8009af2:	00db      	lsls	r3, r3, #3
 8009af4:	440b      	add	r3, r1
 8009af6:	3310      	adds	r3, #16
 8009af8:	7bfa      	ldrb	r2, [r7, #15]
 8009afa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009afc:	7bfa      	ldrb	r2, [r7, #15]
 8009afe:	6879      	ldr	r1, [r7, #4]
 8009b00:	4613      	mov	r3, r2
 8009b02:	009b      	lsls	r3, r3, #2
 8009b04:	4413      	add	r3, r2
 8009b06:	00db      	lsls	r3, r3, #3
 8009b08:	440b      	add	r3, r1
 8009b0a:	3313      	adds	r3, #19
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009b10:	7bfa      	ldrb	r2, [r7, #15]
 8009b12:	6879      	ldr	r1, [r7, #4]
 8009b14:	4613      	mov	r3, r2
 8009b16:	009b      	lsls	r3, r3, #2
 8009b18:	4413      	add	r3, r2
 8009b1a:	00db      	lsls	r3, r3, #3
 8009b1c:	440b      	add	r3, r1
 8009b1e:	3320      	adds	r3, #32
 8009b20:	2200      	movs	r2, #0
 8009b22:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009b24:	7bfa      	ldrb	r2, [r7, #15]
 8009b26:	6879      	ldr	r1, [r7, #4]
 8009b28:	4613      	mov	r3, r2
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	4413      	add	r3, r2
 8009b2e:	00db      	lsls	r3, r3, #3
 8009b30:	440b      	add	r3, r1
 8009b32:	3324      	adds	r3, #36	@ 0x24
 8009b34:	2200      	movs	r2, #0
 8009b36:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009b38:	7bfb      	ldrb	r3, [r7, #15]
 8009b3a:	6879      	ldr	r1, [r7, #4]
 8009b3c:	1c5a      	adds	r2, r3, #1
 8009b3e:	4613      	mov	r3, r2
 8009b40:	009b      	lsls	r3, r3, #2
 8009b42:	4413      	add	r3, r2
 8009b44:	00db      	lsls	r3, r3, #3
 8009b46:	440b      	add	r3, r1
 8009b48:	2200      	movs	r2, #0
 8009b4a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009b4c:	7bfb      	ldrb	r3, [r7, #15]
 8009b4e:	3301      	adds	r3, #1
 8009b50:	73fb      	strb	r3, [r7, #15]
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	791b      	ldrb	r3, [r3, #4]
 8009b56:	7bfa      	ldrb	r2, [r7, #15]
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d3bb      	bcc.n	8009ad4 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	73fb      	strb	r3, [r7, #15]
 8009b60:	e044      	b.n	8009bec <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009b62:	7bfa      	ldrb	r2, [r7, #15]
 8009b64:	6879      	ldr	r1, [r7, #4]
 8009b66:	4613      	mov	r3, r2
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	4413      	add	r3, r2
 8009b6c:	00db      	lsls	r3, r3, #3
 8009b6e:	440b      	add	r3, r1
 8009b70:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8009b74:	2200      	movs	r2, #0
 8009b76:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009b78:	7bfa      	ldrb	r2, [r7, #15]
 8009b7a:	6879      	ldr	r1, [r7, #4]
 8009b7c:	4613      	mov	r3, r2
 8009b7e:	009b      	lsls	r3, r3, #2
 8009b80:	4413      	add	r3, r2
 8009b82:	00db      	lsls	r3, r3, #3
 8009b84:	440b      	add	r3, r1
 8009b86:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009b8a:	7bfa      	ldrb	r2, [r7, #15]
 8009b8c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009b8e:	7bfa      	ldrb	r2, [r7, #15]
 8009b90:	6879      	ldr	r1, [r7, #4]
 8009b92:	4613      	mov	r3, r2
 8009b94:	009b      	lsls	r3, r3, #2
 8009b96:	4413      	add	r3, r2
 8009b98:	00db      	lsls	r3, r3, #3
 8009b9a:	440b      	add	r3, r1
 8009b9c:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009ba4:	7bfa      	ldrb	r2, [r7, #15]
 8009ba6:	6879      	ldr	r1, [r7, #4]
 8009ba8:	4613      	mov	r3, r2
 8009baa:	009b      	lsls	r3, r3, #2
 8009bac:	4413      	add	r3, r2
 8009bae:	00db      	lsls	r3, r3, #3
 8009bb0:	440b      	add	r3, r1
 8009bb2:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009bba:	7bfa      	ldrb	r2, [r7, #15]
 8009bbc:	6879      	ldr	r1, [r7, #4]
 8009bbe:	4613      	mov	r3, r2
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	4413      	add	r3, r2
 8009bc4:	00db      	lsls	r3, r3, #3
 8009bc6:	440b      	add	r3, r1
 8009bc8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009bcc:	2200      	movs	r2, #0
 8009bce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009bd0:	7bfa      	ldrb	r2, [r7, #15]
 8009bd2:	6879      	ldr	r1, [r7, #4]
 8009bd4:	4613      	mov	r3, r2
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	4413      	add	r3, r2
 8009bda:	00db      	lsls	r3, r3, #3
 8009bdc:	440b      	add	r3, r1
 8009bde:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8009be2:	2200      	movs	r2, #0
 8009be4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009be6:	7bfb      	ldrb	r3, [r7, #15]
 8009be8:	3301      	adds	r3, #1
 8009bea:	73fb      	strb	r3, [r7, #15]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	791b      	ldrb	r3, [r3, #4]
 8009bf0:	7bfa      	ldrb	r2, [r7, #15]
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d3b5      	bcc.n	8009b62 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6818      	ldr	r0, [r3, #0]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	3304      	adds	r3, #4
 8009bfe:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009c02:	f005 ff65 	bl	800fad0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2201      	movs	r2, #1
 8009c10:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	7a9b      	ldrb	r3, [r3, #10]
 8009c18:	2b01      	cmp	r3, #1
 8009c1a:	d102      	bne.n	8009c22 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f001 fc0e 	bl	800b43e <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8009c22:	2300      	movs	r3, #0
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	3710      	adds	r7, #16
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bd80      	pop	{r7, pc}

08009c2c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b082      	sub	sp, #8
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d101      	bne.n	8009c42 <HAL_PCD_Start+0x16>
 8009c3e:	2302      	movs	r3, #2
 8009c40:	e012      	b.n	8009c68 <HAL_PCD_Start+0x3c>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2201      	movs	r2, #1
 8009c46:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f005 ff0c 	bl	800fa6c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4618      	mov	r0, r3
 8009c5a:	f007 fce9 	bl	8011630 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2200      	movs	r2, #0
 8009c62:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009c66:	2300      	movs	r3, #0
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	3708      	adds	r7, #8
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd80      	pop	{r7, pc}

08009c70 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b084      	sub	sp, #16
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f007 fcee 	bl	801165e <USB_ReadInterrupts>
 8009c82:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d003      	beq.n	8009c96 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 fb06 	bl	800a2a0 <PCD_EP_ISR_Handler>

    return;
 8009c94:	e110      	b.n	8009eb8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d013      	beq.n	8009cc8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009ca8:	b29a      	uxth	r2, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009cb2:	b292      	uxth	r2, r2
 8009cb4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f009 fbf2 	bl	80134a2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8009cbe:	2100      	movs	r1, #0
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 f8fc 	bl	8009ebe <HAL_PCD_SetAddress>

    return;
 8009cc6:	e0f7      	b.n	8009eb8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d00c      	beq.n	8009cec <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009cda:	b29a      	uxth	r2, r3
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009ce4:	b292      	uxth	r2, r2
 8009ce6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009cea:	e0e5      	b.n	8009eb8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d00c      	beq.n	8009d10 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009cfe:	b29a      	uxth	r2, r3
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009d08:	b292      	uxth	r2, r2
 8009d0a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009d0e:	e0d3      	b.n	8009eb8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d034      	beq.n	8009d84 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009d22:	b29a      	uxth	r2, r3
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f022 0204 	bic.w	r2, r2, #4
 8009d2c:	b292      	uxth	r2, r2
 8009d2e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009d3a:	b29a      	uxth	r2, r3
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f022 0208 	bic.w	r2, r2, #8
 8009d44:	b292      	uxth	r2, r2
 8009d46:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009d50:	2b01      	cmp	r3, #1
 8009d52:	d107      	bne.n	8009d64 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2200      	movs	r2, #0
 8009d58:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009d5c:	2100      	movs	r1, #0
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f009 fd92 	bl	8013888 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f009 fbd5 	bl	8013514 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009d72:	b29a      	uxth	r2, r3
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009d7c:	b292      	uxth	r2, r2
 8009d7e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009d82:	e099      	b.n	8009eb8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d027      	beq.n	8009dde <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009d96:	b29a      	uxth	r2, r3
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f042 0208 	orr.w	r2, r2, #8
 8009da0:	b292      	uxth	r2, r2
 8009da2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009dae:	b29a      	uxth	r2, r3
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009db8:	b292      	uxth	r2, r2
 8009dba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009dc6:	b29a      	uxth	r2, r3
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f042 0204 	orr.w	r2, r2, #4
 8009dd0:	b292      	uxth	r2, r2
 8009dd2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f009 fb82 	bl	80134e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009ddc:	e06c      	b.n	8009eb8 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d040      	beq.n	8009e6a <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009df0:	b29a      	uxth	r2, r3
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009dfa:	b292      	uxth	r2, r2
 8009dfc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d12b      	bne.n	8009e62 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009e12:	b29a      	uxth	r2, r3
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f042 0204 	orr.w	r2, r2, #4
 8009e1c:	b292      	uxth	r2, r2
 8009e1e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009e2a:	b29a      	uxth	r2, r3
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f042 0208 	orr.w	r2, r2, #8
 8009e34:	b292      	uxth	r2, r2
 8009e36:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009e4a:	b29b      	uxth	r3, r3
 8009e4c:	089b      	lsrs	r3, r3, #2
 8009e4e:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009e58:	2101      	movs	r1, #1
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f009 fd14 	bl	8013888 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8009e60:	e02a      	b.n	8009eb8 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f009 fb3c 	bl	80134e0 <HAL_PCD_SuspendCallback>
    return;
 8009e68:	e026      	b.n	8009eb8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d00f      	beq.n	8009e94 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009e7c:	b29a      	uxth	r2, r3
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009e86:	b292      	uxth	r2, r2
 8009e88:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f009 fafa 	bl	8013486 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009e92:	e011      	b.n	8009eb8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d00c      	beq.n	8009eb8 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009ea6:	b29a      	uxth	r2, r3
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009eb0:	b292      	uxth	r2, r2
 8009eb2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009eb6:	bf00      	nop
  }
}
 8009eb8:	3710      	adds	r7, #16
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}

08009ebe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009ebe:	b580      	push	{r7, lr}
 8009ec0:	b082      	sub	sp, #8
 8009ec2:	af00      	add	r7, sp, #0
 8009ec4:	6078      	str	r0, [r7, #4]
 8009ec6:	460b      	mov	r3, r1
 8009ec8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d101      	bne.n	8009ed8 <HAL_PCD_SetAddress+0x1a>
 8009ed4:	2302      	movs	r3, #2
 8009ed6:	e012      	b.n	8009efe <HAL_PCD_SetAddress+0x40>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2201      	movs	r2, #1
 8009edc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	78fa      	ldrb	r2, [r7, #3]
 8009ee4:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	78fa      	ldrb	r2, [r7, #3]
 8009eec:	4611      	mov	r1, r2
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f007 fb8a 	bl	8011608 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009efc:	2300      	movs	r3, #0
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3708      	adds	r7, #8
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}

08009f06 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009f06:	b580      	push	{r7, lr}
 8009f08:	b084      	sub	sp, #16
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	6078      	str	r0, [r7, #4]
 8009f0e:	4608      	mov	r0, r1
 8009f10:	4611      	mov	r1, r2
 8009f12:	461a      	mov	r2, r3
 8009f14:	4603      	mov	r3, r0
 8009f16:	70fb      	strb	r3, [r7, #3]
 8009f18:	460b      	mov	r3, r1
 8009f1a:	803b      	strh	r3, [r7, #0]
 8009f1c:	4613      	mov	r3, r2
 8009f1e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8009f20:	2300      	movs	r3, #0
 8009f22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009f24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	da0e      	bge.n	8009f4a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f2c:	78fb      	ldrb	r3, [r7, #3]
 8009f2e:	f003 0207 	and.w	r2, r3, #7
 8009f32:	4613      	mov	r3, r2
 8009f34:	009b      	lsls	r3, r3, #2
 8009f36:	4413      	add	r3, r2
 8009f38:	00db      	lsls	r3, r3, #3
 8009f3a:	3310      	adds	r3, #16
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	4413      	add	r3, r2
 8009f40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2201      	movs	r2, #1
 8009f46:	705a      	strb	r2, [r3, #1]
 8009f48:	e00e      	b.n	8009f68 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009f4a:	78fb      	ldrb	r3, [r7, #3]
 8009f4c:	f003 0207 	and.w	r2, r3, #7
 8009f50:	4613      	mov	r3, r2
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	4413      	add	r3, r2
 8009f56:	00db      	lsls	r3, r3, #3
 8009f58:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f5c:	687a      	ldr	r2, [r7, #4]
 8009f5e:	4413      	add	r3, r2
 8009f60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	2200      	movs	r2, #0
 8009f66:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009f68:	78fb      	ldrb	r3, [r7, #3]
 8009f6a:	f003 0307 	and.w	r3, r3, #7
 8009f6e:	b2da      	uxtb	r2, r3
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009f74:	883b      	ldrh	r3, [r7, #0]
 8009f76:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	78ba      	ldrb	r2, [r7, #2]
 8009f82:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009f84:	78bb      	ldrb	r3, [r7, #2]
 8009f86:	2b02      	cmp	r3, #2
 8009f88:	d102      	bne.n	8009f90 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009f96:	2b01      	cmp	r3, #1
 8009f98:	d101      	bne.n	8009f9e <HAL_PCD_EP_Open+0x98>
 8009f9a:	2302      	movs	r3, #2
 8009f9c:	e00e      	b.n	8009fbc <HAL_PCD_EP_Open+0xb6>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	68f9      	ldr	r1, [r7, #12]
 8009fac:	4618      	mov	r0, r3
 8009fae:	f005 fdad 	bl	800fb0c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8009fba:	7afb      	ldrb	r3, [r7, #11]
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3710      	adds	r7, #16
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	460b      	mov	r3, r1
 8009fce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009fd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	da0e      	bge.n	8009ff6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009fd8:	78fb      	ldrb	r3, [r7, #3]
 8009fda:	f003 0207 	and.w	r2, r3, #7
 8009fde:	4613      	mov	r3, r2
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	4413      	add	r3, r2
 8009fe4:	00db      	lsls	r3, r3, #3
 8009fe6:	3310      	adds	r3, #16
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	4413      	add	r3, r2
 8009fec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2201      	movs	r2, #1
 8009ff2:	705a      	strb	r2, [r3, #1]
 8009ff4:	e00e      	b.n	800a014 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009ff6:	78fb      	ldrb	r3, [r7, #3]
 8009ff8:	f003 0207 	and.w	r2, r3, #7
 8009ffc:	4613      	mov	r3, r2
 8009ffe:	009b      	lsls	r3, r3, #2
 800a000:	4413      	add	r3, r2
 800a002:	00db      	lsls	r3, r3, #3
 800a004:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a008:	687a      	ldr	r2, [r7, #4]
 800a00a:	4413      	add	r3, r2
 800a00c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	2200      	movs	r2, #0
 800a012:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a014:	78fb      	ldrb	r3, [r7, #3]
 800a016:	f003 0307 	and.w	r3, r3, #7
 800a01a:	b2da      	uxtb	r2, r3
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a026:	2b01      	cmp	r3, #1
 800a028:	d101      	bne.n	800a02e <HAL_PCD_EP_Close+0x6a>
 800a02a:	2302      	movs	r3, #2
 800a02c:	e00e      	b.n	800a04c <HAL_PCD_EP_Close+0x88>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2201      	movs	r2, #1
 800a032:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	68f9      	ldr	r1, [r7, #12]
 800a03c:	4618      	mov	r0, r3
 800a03e:	f006 fa4d 	bl	80104dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2200      	movs	r2, #0
 800a046:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800a04a:	2300      	movs	r3, #0
}
 800a04c:	4618      	mov	r0, r3
 800a04e:	3710      	adds	r7, #16
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}

0800a054 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b086      	sub	sp, #24
 800a058:	af00      	add	r7, sp, #0
 800a05a:	60f8      	str	r0, [r7, #12]
 800a05c:	607a      	str	r2, [r7, #4]
 800a05e:	603b      	str	r3, [r7, #0]
 800a060:	460b      	mov	r3, r1
 800a062:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a064:	7afb      	ldrb	r3, [r7, #11]
 800a066:	f003 0207 	and.w	r2, r3, #7
 800a06a:	4613      	mov	r3, r2
 800a06c:	009b      	lsls	r3, r3, #2
 800a06e:	4413      	add	r3, r2
 800a070:	00db      	lsls	r3, r3, #3
 800a072:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a076:	68fa      	ldr	r2, [r7, #12]
 800a078:	4413      	add	r3, r2
 800a07a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	683a      	ldr	r2, [r7, #0]
 800a086:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	2200      	movs	r2, #0
 800a08c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	2200      	movs	r2, #0
 800a092:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a094:	7afb      	ldrb	r3, [r7, #11]
 800a096:	f003 0307 	and.w	r3, r3, #7
 800a09a:	b2da      	uxtb	r2, r3
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	6979      	ldr	r1, [r7, #20]
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f006 fc05 	bl	80108b6 <USB_EPStartXfer>

  return HAL_OK;
 800a0ac:	2300      	movs	r3, #0
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	3718      	adds	r7, #24
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bd80      	pop	{r7, pc}

0800a0b6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a0b6:	b480      	push	{r7}
 800a0b8:	b083      	sub	sp, #12
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
 800a0be:	460b      	mov	r3, r1
 800a0c0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a0c2:	78fb      	ldrb	r3, [r7, #3]
 800a0c4:	f003 0207 	and.w	r2, r3, #7
 800a0c8:	6879      	ldr	r1, [r7, #4]
 800a0ca:	4613      	mov	r3, r2
 800a0cc:	009b      	lsls	r3, r3, #2
 800a0ce:	4413      	add	r3, r2
 800a0d0:	00db      	lsls	r3, r3, #3
 800a0d2:	440b      	add	r3, r1
 800a0d4:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800a0d8:	681b      	ldr	r3, [r3, #0]
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	370c      	adds	r7, #12
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr

0800a0e6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a0e6:	b580      	push	{r7, lr}
 800a0e8:	b086      	sub	sp, #24
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	60f8      	str	r0, [r7, #12]
 800a0ee:	607a      	str	r2, [r7, #4]
 800a0f0:	603b      	str	r3, [r7, #0]
 800a0f2:	460b      	mov	r3, r1
 800a0f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a0f6:	7afb      	ldrb	r3, [r7, #11]
 800a0f8:	f003 0207 	and.w	r2, r3, #7
 800a0fc:	4613      	mov	r3, r2
 800a0fe:	009b      	lsls	r3, r3, #2
 800a100:	4413      	add	r3, r2
 800a102:	00db      	lsls	r3, r3, #3
 800a104:	3310      	adds	r3, #16
 800a106:	68fa      	ldr	r2, [r7, #12]
 800a108:	4413      	add	r3, r2
 800a10a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	687a      	ldr	r2, [r7, #4]
 800a110:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	683a      	ldr	r2, [r7, #0]
 800a116:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	2201      	movs	r2, #1
 800a11c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	683a      	ldr	r2, [r7, #0]
 800a124:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	2200      	movs	r2, #0
 800a12a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	2201      	movs	r2, #1
 800a130:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a132:	7afb      	ldrb	r3, [r7, #11]
 800a134:	f003 0307 	and.w	r3, r3, #7
 800a138:	b2da      	uxtb	r2, r3
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	6979      	ldr	r1, [r7, #20]
 800a144:	4618      	mov	r0, r3
 800a146:	f006 fbb6 	bl	80108b6 <USB_EPStartXfer>

  return HAL_OK;
 800a14a:	2300      	movs	r3, #0
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3718      	adds	r7, #24
 800a150:	46bd      	mov	sp, r7
 800a152:	bd80      	pop	{r7, pc}

0800a154 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	460b      	mov	r3, r1
 800a15e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a160:	78fb      	ldrb	r3, [r7, #3]
 800a162:	f003 0307 	and.w	r3, r3, #7
 800a166:	687a      	ldr	r2, [r7, #4]
 800a168:	7912      	ldrb	r2, [r2, #4]
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d901      	bls.n	800a172 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a16e:	2301      	movs	r3, #1
 800a170:	e03e      	b.n	800a1f0 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a172:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a176:	2b00      	cmp	r3, #0
 800a178:	da0e      	bge.n	800a198 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a17a:	78fb      	ldrb	r3, [r7, #3]
 800a17c:	f003 0207 	and.w	r2, r3, #7
 800a180:	4613      	mov	r3, r2
 800a182:	009b      	lsls	r3, r3, #2
 800a184:	4413      	add	r3, r2
 800a186:	00db      	lsls	r3, r3, #3
 800a188:	3310      	adds	r3, #16
 800a18a:	687a      	ldr	r2, [r7, #4]
 800a18c:	4413      	add	r3, r2
 800a18e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	2201      	movs	r2, #1
 800a194:	705a      	strb	r2, [r3, #1]
 800a196:	e00c      	b.n	800a1b2 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a198:	78fa      	ldrb	r2, [r7, #3]
 800a19a:	4613      	mov	r3, r2
 800a19c:	009b      	lsls	r3, r3, #2
 800a19e:	4413      	add	r3, r2
 800a1a0:	00db      	lsls	r3, r3, #3
 800a1a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a1a6:	687a      	ldr	r2, [r7, #4]
 800a1a8:	4413      	add	r3, r2
 800a1aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a1b8:	78fb      	ldrb	r3, [r7, #3]
 800a1ba:	f003 0307 	and.w	r3, r3, #7
 800a1be:	b2da      	uxtb	r2, r3
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a1ca:	2b01      	cmp	r3, #1
 800a1cc:	d101      	bne.n	800a1d2 <HAL_PCD_EP_SetStall+0x7e>
 800a1ce:	2302      	movs	r3, #2
 800a1d0:	e00e      	b.n	800a1f0 <HAL_PCD_EP_SetStall+0x9c>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2201      	movs	r2, #1
 800a1d6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68f9      	ldr	r1, [r7, #12]
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f007 f917 	bl	8011414 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a1ee:	2300      	movs	r3, #0
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3710      	adds	r7, #16
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}

0800a1f8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b084      	sub	sp, #16
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	460b      	mov	r3, r1
 800a202:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a204:	78fb      	ldrb	r3, [r7, #3]
 800a206:	f003 030f 	and.w	r3, r3, #15
 800a20a:	687a      	ldr	r2, [r7, #4]
 800a20c:	7912      	ldrb	r2, [r2, #4]
 800a20e:	4293      	cmp	r3, r2
 800a210:	d901      	bls.n	800a216 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	e040      	b.n	800a298 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a216:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	da0e      	bge.n	800a23c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a21e:	78fb      	ldrb	r3, [r7, #3]
 800a220:	f003 0207 	and.w	r2, r3, #7
 800a224:	4613      	mov	r3, r2
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	4413      	add	r3, r2
 800a22a:	00db      	lsls	r3, r3, #3
 800a22c:	3310      	adds	r3, #16
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	4413      	add	r3, r2
 800a232:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2201      	movs	r2, #1
 800a238:	705a      	strb	r2, [r3, #1]
 800a23a:	e00e      	b.n	800a25a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a23c:	78fb      	ldrb	r3, [r7, #3]
 800a23e:	f003 0207 	and.w	r2, r3, #7
 800a242:	4613      	mov	r3, r2
 800a244:	009b      	lsls	r3, r3, #2
 800a246:	4413      	add	r3, r2
 800a248:	00db      	lsls	r3, r3, #3
 800a24a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a24e:	687a      	ldr	r2, [r7, #4]
 800a250:	4413      	add	r3, r2
 800a252:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	2200      	movs	r2, #0
 800a258:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	2200      	movs	r2, #0
 800a25e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a260:	78fb      	ldrb	r3, [r7, #3]
 800a262:	f003 0307 	and.w	r3, r3, #7
 800a266:	b2da      	uxtb	r2, r3
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a272:	2b01      	cmp	r3, #1
 800a274:	d101      	bne.n	800a27a <HAL_PCD_EP_ClrStall+0x82>
 800a276:	2302      	movs	r3, #2
 800a278:	e00e      	b.n	800a298 <HAL_PCD_EP_ClrStall+0xa0>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2201      	movs	r2, #1
 800a27e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	68f9      	ldr	r1, [r7, #12]
 800a288:	4618      	mov	r0, r3
 800a28a:	f007 f914 	bl	80114b6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a296:	2300      	movs	r3, #0
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3710      	adds	r7, #16
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b092      	sub	sp, #72	@ 0x48
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a2a8:	e333      	b.n	800a912 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a2b2:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800a2b4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a2b6:	b2db      	uxtb	r3, r3
 800a2b8:	f003 030f 	and.w	r3, r3, #15
 800a2bc:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800a2c0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	f040 8108 	bne.w	800a4da <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800a2ca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a2cc:	f003 0310 	and.w	r3, r3, #16
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d14c      	bne.n	800a36e <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	881b      	ldrh	r3, [r3, #0]
 800a2da:	b29b      	uxth	r3, r3
 800a2dc:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a2e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2e4:	813b      	strh	r3, [r7, #8]
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681a      	ldr	r2, [r3, #0]
 800a2ea:	893b      	ldrh	r3, [r7, #8]
 800a2ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a2f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	3310      	adds	r3, #16
 800a2fc:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a306:	b29b      	uxth	r3, r3
 800a308:	461a      	mov	r2, r3
 800a30a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	00db      	lsls	r3, r3, #3
 800a310:	4413      	add	r3, r2
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	6812      	ldr	r2, [r2, #0]
 800a316:	4413      	add	r3, r2
 800a318:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a31c:	881b      	ldrh	r3, [r3, #0]
 800a31e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a324:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800a326:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a328:	695a      	ldr	r2, [r3, #20]
 800a32a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a32c:	69db      	ldr	r3, [r3, #28]
 800a32e:	441a      	add	r2, r3
 800a330:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a332:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800a334:	2100      	movs	r1, #0
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f009 f88b 	bl	8013452 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	7b1b      	ldrb	r3, [r3, #12]
 800a340:	b2db      	uxtb	r3, r3
 800a342:	2b00      	cmp	r3, #0
 800a344:	f000 82e5 	beq.w	800a912 <PCD_EP_ISR_Handler+0x672>
 800a348:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a34a:	699b      	ldr	r3, [r3, #24]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	f040 82e0 	bne.w	800a912 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	7b1b      	ldrb	r3, [r3, #12]
 800a356:	b2db      	uxtb	r3, r3
 800a358:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a35c:	b2da      	uxtb	r2, r3
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2200      	movs	r2, #0
 800a36a:	731a      	strb	r2, [r3, #12]
 800a36c:	e2d1      	b.n	800a912 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a374:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	881b      	ldrh	r3, [r3, #0]
 800a37c:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800a37e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a380:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a384:	2b00      	cmp	r3, #0
 800a386:	d032      	beq.n	800a3ee <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a390:	b29b      	uxth	r3, r3
 800a392:	461a      	mov	r2, r3
 800a394:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a396:	781b      	ldrb	r3, [r3, #0]
 800a398:	00db      	lsls	r3, r3, #3
 800a39a:	4413      	add	r3, r2
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	6812      	ldr	r2, [r2, #0]
 800a3a0:	4413      	add	r3, r2
 800a3a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a3a6:	881b      	ldrh	r3, [r3, #0]
 800a3a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a3ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3ae:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6818      	ldr	r0, [r3, #0]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800a3ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3bc:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800a3be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3c0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a3c2:	b29b      	uxth	r3, r3
 800a3c4:	f007 f99d 	bl	8011702 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	881b      	ldrh	r3, [r3, #0]
 800a3ce:	b29a      	uxth	r2, r3
 800a3d0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a3d4:	4013      	ands	r3, r2
 800a3d6:	817b      	strh	r3, [r7, #10]
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	897a      	ldrh	r2, [r7, #10]
 800a3de:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a3e2:	b292      	uxth	r2, r2
 800a3e4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f009 f806 	bl	80133f8 <HAL_PCD_SetupStageCallback>
 800a3ec:	e291      	b.n	800a912 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a3ee:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	f280 828d 	bge.w	800a912 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	881b      	ldrh	r3, [r3, #0]
 800a3fe:	b29a      	uxth	r2, r3
 800a400:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a404:	4013      	ands	r3, r2
 800a406:	81fb      	strh	r3, [r7, #14]
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	89fa      	ldrh	r2, [r7, #14]
 800a40e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a412:	b292      	uxth	r2, r2
 800a414:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a41e:	b29b      	uxth	r3, r3
 800a420:	461a      	mov	r2, r3
 800a422:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	00db      	lsls	r3, r3, #3
 800a428:	4413      	add	r3, r2
 800a42a:	687a      	ldr	r2, [r7, #4]
 800a42c:	6812      	ldr	r2, [r2, #0]
 800a42e:	4413      	add	r3, r2
 800a430:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a434:	881b      	ldrh	r3, [r3, #0]
 800a436:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a43a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a43c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800a43e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a440:	69db      	ldr	r3, [r3, #28]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d019      	beq.n	800a47a <PCD_EP_ISR_Handler+0x1da>
 800a446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a448:	695b      	ldr	r3, [r3, #20]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d015      	beq.n	800a47a <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6818      	ldr	r0, [r3, #0]
 800a452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a454:	6959      	ldr	r1, [r3, #20]
 800a456:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a458:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800a45a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a45c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a45e:	b29b      	uxth	r3, r3
 800a460:	f007 f94f 	bl	8011702 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800a464:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a466:	695a      	ldr	r2, [r3, #20]
 800a468:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a46a:	69db      	ldr	r3, [r3, #28]
 800a46c:	441a      	add	r2, r3
 800a46e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a470:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800a472:	2100      	movs	r1, #0
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f008 ffd1 	bl	801341c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	881b      	ldrh	r3, [r3, #0]
 800a480:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800a482:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a488:	2b00      	cmp	r3, #0
 800a48a:	f040 8242 	bne.w	800a912 <PCD_EP_ISR_Handler+0x672>
 800a48e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a490:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a494:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a498:	f000 823b 	beq.w	800a912 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	881b      	ldrh	r3, [r3, #0]
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a4a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4ac:	81bb      	strh	r3, [r7, #12]
 800a4ae:	89bb      	ldrh	r3, [r7, #12]
 800a4b0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a4b4:	81bb      	strh	r3, [r7, #12]
 800a4b6:	89bb      	ldrh	r3, [r7, #12]
 800a4b8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a4bc:	81bb      	strh	r3, [r7, #12]
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	89bb      	ldrh	r3, [r7, #12]
 800a4c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	8013      	strh	r3, [r2, #0]
 800a4d8:	e21b      	b.n	800a912 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	461a      	mov	r2, r3
 800a4e0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a4e4:	009b      	lsls	r3, r3, #2
 800a4e6:	4413      	add	r3, r2
 800a4e8:	881b      	ldrh	r3, [r3, #0]
 800a4ea:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a4ec:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	f280 80f1 	bge.w	800a6d8 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a500:	009b      	lsls	r3, r3, #2
 800a502:	4413      	add	r3, r2
 800a504:	881b      	ldrh	r3, [r3, #0]
 800a506:	b29a      	uxth	r2, r3
 800a508:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a50c:	4013      	ands	r3, r2
 800a50e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	461a      	mov	r2, r3
 800a516:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a51a:	009b      	lsls	r3, r3, #2
 800a51c:	4413      	add	r3, r2
 800a51e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800a520:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a524:	b292      	uxth	r2, r2
 800a526:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800a528:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a52c:	4613      	mov	r3, r2
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	4413      	add	r3, r2
 800a532:	00db      	lsls	r3, r3, #3
 800a534:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a538:	687a      	ldr	r2, [r7, #4]
 800a53a:	4413      	add	r3, r2
 800a53c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800a53e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a540:	7b1b      	ldrb	r3, [r3, #12]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d123      	bne.n	800a58e <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a54e:	b29b      	uxth	r3, r3
 800a550:	461a      	mov	r2, r3
 800a552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a554:	781b      	ldrb	r3, [r3, #0]
 800a556:	00db      	lsls	r3, r3, #3
 800a558:	4413      	add	r3, r2
 800a55a:	687a      	ldr	r2, [r7, #4]
 800a55c:	6812      	ldr	r2, [r2, #0]
 800a55e:	4413      	add	r3, r2
 800a560:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a564:	881b      	ldrh	r3, [r3, #0]
 800a566:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a56a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800a56e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a572:	2b00      	cmp	r3, #0
 800a574:	f000 808b 	beq.w	800a68e <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	6818      	ldr	r0, [r3, #0]
 800a57c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a57e:	6959      	ldr	r1, [r3, #20]
 800a580:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a582:	88da      	ldrh	r2, [r3, #6]
 800a584:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a588:	f007 f8bb 	bl	8011702 <USB_ReadPMA>
 800a58c:	e07f      	b.n	800a68e <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a58e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a590:	78db      	ldrb	r3, [r3, #3]
 800a592:	2b02      	cmp	r3, #2
 800a594:	d109      	bne.n	800a5aa <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a596:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a598:	461a      	mov	r2, r3
 800a59a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f000 f9c6 	bl	800a92e <HAL_PCD_EP_DB_Receive>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a5a8:	e071      	b.n	800a68e <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	461a      	mov	r2, r3
 800a5b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5b2:	781b      	ldrb	r3, [r3, #0]
 800a5b4:	009b      	lsls	r3, r3, #2
 800a5b6:	4413      	add	r3, r2
 800a5b8:	881b      	ldrh	r3, [r3, #0]
 800a5ba:	b29b      	uxth	r3, r3
 800a5bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5c4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5ce:	781b      	ldrb	r3, [r3, #0]
 800a5d0:	009b      	lsls	r3, r3, #2
 800a5d2:	441a      	add	r2, r3
 800a5d4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a5d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a5da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a5de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5e2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a5e6:	b29b      	uxth	r3, r3
 800a5e8:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5f2:	781b      	ldrb	r3, [r3, #0]
 800a5f4:	009b      	lsls	r3, r3, #2
 800a5f6:	4413      	add	r3, r2
 800a5f8:	881b      	ldrh	r3, [r3, #0]
 800a5fa:	b29b      	uxth	r3, r3
 800a5fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a600:	2b00      	cmp	r3, #0
 800a602:	d022      	beq.n	800a64a <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a60c:	b29b      	uxth	r3, r3
 800a60e:	461a      	mov	r2, r3
 800a610:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a612:	781b      	ldrb	r3, [r3, #0]
 800a614:	00db      	lsls	r3, r3, #3
 800a616:	4413      	add	r3, r2
 800a618:	687a      	ldr	r2, [r7, #4]
 800a61a:	6812      	ldr	r2, [r2, #0]
 800a61c:	4413      	add	r3, r2
 800a61e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a622:	881b      	ldrh	r3, [r3, #0]
 800a624:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a628:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a62c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a630:	2b00      	cmp	r3, #0
 800a632:	d02c      	beq.n	800a68e <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6818      	ldr	r0, [r3, #0]
 800a638:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a63a:	6959      	ldr	r1, [r3, #20]
 800a63c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a63e:	891a      	ldrh	r2, [r3, #8]
 800a640:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a644:	f007 f85d 	bl	8011702 <USB_ReadPMA>
 800a648:	e021      	b.n	800a68e <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a652:	b29b      	uxth	r3, r3
 800a654:	461a      	mov	r2, r3
 800a656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a658:	781b      	ldrb	r3, [r3, #0]
 800a65a:	00db      	lsls	r3, r3, #3
 800a65c:	4413      	add	r3, r2
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	6812      	ldr	r2, [r2, #0]
 800a662:	4413      	add	r3, r2
 800a664:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a668:	881b      	ldrh	r3, [r3, #0]
 800a66a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a66e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a672:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a676:	2b00      	cmp	r3, #0
 800a678:	d009      	beq.n	800a68e <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6818      	ldr	r0, [r3, #0]
 800a67e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a680:	6959      	ldr	r1, [r3, #20]
 800a682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a684:	895a      	ldrh	r2, [r3, #10]
 800a686:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a68a:	f007 f83a 	bl	8011702 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800a68e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a690:	69da      	ldr	r2, [r3, #28]
 800a692:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a696:	441a      	add	r2, r3
 800a698:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a69a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800a69c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a69e:	695a      	ldr	r2, [r3, #20]
 800a6a0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a6a4:	441a      	add	r2, r3
 800a6a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6a8:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800a6aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6ac:	699b      	ldr	r3, [r3, #24]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d005      	beq.n	800a6be <PCD_EP_ISR_Handler+0x41e>
 800a6b2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a6b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6b8:	691b      	ldr	r3, [r3, #16]
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d206      	bcs.n	800a6cc <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800a6be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	4619      	mov	r1, r3
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f008 fea9 	bl	801341c <HAL_PCD_DataOutStageCallback>
 800a6ca:	e005      	b.n	800a6d8 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f006 f8ef 	bl	80108b6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800a6d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a6da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	f000 8117 	beq.w	800a912 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800a6e4:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a6e8:	4613      	mov	r3, r2
 800a6ea:	009b      	lsls	r3, r3, #2
 800a6ec:	4413      	add	r3, r2
 800a6ee:	00db      	lsls	r3, r3, #3
 800a6f0:	3310      	adds	r3, #16
 800a6f2:	687a      	ldr	r2, [r7, #4]
 800a6f4:	4413      	add	r3, r2
 800a6f6:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	461a      	mov	r2, r3
 800a6fe:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a702:	009b      	lsls	r3, r3, #2
 800a704:	4413      	add	r3, r2
 800a706:	881b      	ldrh	r3, [r3, #0]
 800a708:	b29b      	uxth	r3, r3
 800a70a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a70e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a712:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	461a      	mov	r2, r3
 800a71a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a71e:	009b      	lsls	r3, r3, #2
 800a720:	441a      	add	r2, r3
 800a722:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a724:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a728:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a72c:	b29b      	uxth	r3, r3
 800a72e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800a730:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a732:	78db      	ldrb	r3, [r3, #3]
 800a734:	2b01      	cmp	r3, #1
 800a736:	f040 80a1 	bne.w	800a87c <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800a73a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a73c:	2200      	movs	r2, #0
 800a73e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800a740:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a742:	7b1b      	ldrb	r3, [r3, #12]
 800a744:	2b00      	cmp	r3, #0
 800a746:	f000 8092 	beq.w	800a86e <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a74a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a74c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a750:	2b00      	cmp	r3, #0
 800a752:	d046      	beq.n	800a7e2 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a756:	785b      	ldrb	r3, [r3, #1]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d126      	bne.n	800a7aa <PCD_EP_ISR_Handler+0x50a>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	617b      	str	r3, [r7, #20]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a76a:	b29b      	uxth	r3, r3
 800a76c:	461a      	mov	r2, r3
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	4413      	add	r3, r2
 800a772:	617b      	str	r3, [r7, #20]
 800a774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a776:	781b      	ldrb	r3, [r3, #0]
 800a778:	00da      	lsls	r2, r3, #3
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	4413      	add	r3, r2
 800a77e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a782:	613b      	str	r3, [r7, #16]
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	881b      	ldrh	r3, [r3, #0]
 800a788:	b29b      	uxth	r3, r3
 800a78a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a78e:	b29a      	uxth	r2, r3
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	801a      	strh	r2, [r3, #0]
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	881b      	ldrh	r3, [r3, #0]
 800a798:	b29b      	uxth	r3, r3
 800a79a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a79e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a7a2:	b29a      	uxth	r2, r3
 800a7a4:	693b      	ldr	r3, [r7, #16]
 800a7a6:	801a      	strh	r2, [r3, #0]
 800a7a8:	e061      	b.n	800a86e <PCD_EP_ISR_Handler+0x5ce>
 800a7aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ac:	785b      	ldrb	r3, [r3, #1]
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d15d      	bne.n	800a86e <PCD_EP_ISR_Handler+0x5ce>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	61fb      	str	r3, [r7, #28]
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a7c0:	b29b      	uxth	r3, r3
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	69fb      	ldr	r3, [r7, #28]
 800a7c6:	4413      	add	r3, r2
 800a7c8:	61fb      	str	r3, [r7, #28]
 800a7ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7cc:	781b      	ldrb	r3, [r3, #0]
 800a7ce:	00da      	lsls	r2, r3, #3
 800a7d0:	69fb      	ldr	r3, [r7, #28]
 800a7d2:	4413      	add	r3, r2
 800a7d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a7d8:	61bb      	str	r3, [r7, #24]
 800a7da:	69bb      	ldr	r3, [r7, #24]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	801a      	strh	r2, [r3, #0]
 800a7e0:	e045      	b.n	800a86e <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a7e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ea:	785b      	ldrb	r3, [r3, #1]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d126      	bne.n	800a83e <PCD_EP_ISR_Handler+0x59e>
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a7fe:	b29b      	uxth	r3, r3
 800a800:	461a      	mov	r2, r3
 800a802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a804:	4413      	add	r3, r2
 800a806:	627b      	str	r3, [r7, #36]	@ 0x24
 800a808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a80a:	781b      	ldrb	r3, [r3, #0]
 800a80c:	00da      	lsls	r2, r3, #3
 800a80e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a810:	4413      	add	r3, r2
 800a812:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a816:	623b      	str	r3, [r7, #32]
 800a818:	6a3b      	ldr	r3, [r7, #32]
 800a81a:	881b      	ldrh	r3, [r3, #0]
 800a81c:	b29b      	uxth	r3, r3
 800a81e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a822:	b29a      	uxth	r2, r3
 800a824:	6a3b      	ldr	r3, [r7, #32]
 800a826:	801a      	strh	r2, [r3, #0]
 800a828:	6a3b      	ldr	r3, [r7, #32]
 800a82a:	881b      	ldrh	r3, [r3, #0]
 800a82c:	b29b      	uxth	r3, r3
 800a82e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a832:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a836:	b29a      	uxth	r2, r3
 800a838:	6a3b      	ldr	r3, [r7, #32]
 800a83a:	801a      	strh	r2, [r3, #0]
 800a83c:	e017      	b.n	800a86e <PCD_EP_ISR_Handler+0x5ce>
 800a83e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a840:	785b      	ldrb	r3, [r3, #1]
 800a842:	2b01      	cmp	r3, #1
 800a844:	d113      	bne.n	800a86e <PCD_EP_ISR_Handler+0x5ce>
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a84e:	b29b      	uxth	r3, r3
 800a850:	461a      	mov	r2, r3
 800a852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a854:	4413      	add	r3, r2
 800a856:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a85a:	781b      	ldrb	r3, [r3, #0]
 800a85c:	00da      	lsls	r2, r3, #3
 800a85e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a860:	4413      	add	r3, r2
 800a862:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a866:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a86a:	2200      	movs	r2, #0
 800a86c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a86e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	4619      	mov	r1, r3
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f008 fdec 	bl	8013452 <HAL_PCD_DataInStageCallback>
 800a87a:	e04a      	b.n	800a912 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800a87c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a87e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a882:	2b00      	cmp	r3, #0
 800a884:	d13f      	bne.n	800a906 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a88e:	b29b      	uxth	r3, r3
 800a890:	461a      	mov	r2, r3
 800a892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a894:	781b      	ldrb	r3, [r3, #0]
 800a896:	00db      	lsls	r3, r3, #3
 800a898:	4413      	add	r3, r2
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	6812      	ldr	r2, [r2, #0]
 800a89e:	4413      	add	r3, r2
 800a8a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a8a4:	881b      	ldrh	r3, [r3, #0]
 800a8a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8aa:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800a8ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8ae:	699a      	ldr	r2, [r3, #24]
 800a8b0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d906      	bls.n	800a8c4 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800a8b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8b8:	699a      	ldr	r2, [r3, #24]
 800a8ba:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a8bc:	1ad2      	subs	r2, r2, r3
 800a8be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8c0:	619a      	str	r2, [r3, #24]
 800a8c2:	e002      	b.n	800a8ca <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800a8c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800a8ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8cc:	699b      	ldr	r3, [r3, #24]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d106      	bne.n	800a8e0 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a8d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8d4:	781b      	ldrb	r3, [r3, #0]
 800a8d6:	4619      	mov	r1, r3
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f008 fdba 	bl	8013452 <HAL_PCD_DataInStageCallback>
 800a8de:	e018      	b.n	800a912 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800a8e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8e2:	695a      	ldr	r2, [r3, #20]
 800a8e4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a8e6:	441a      	add	r2, r3
 800a8e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8ea:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800a8ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8ee:	69da      	ldr	r2, [r3, #28]
 800a8f0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a8f2:	441a      	add	r2, r3
 800a8f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8f6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8fe:	4618      	mov	r0, r3
 800a900:	f005 ffd9 	bl	80108b6 <USB_EPStartXfer>
 800a904:	e005      	b.n	800a912 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800a906:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a908:	461a      	mov	r2, r3
 800a90a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f000 f917 	bl	800ab40 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a91a:	b29b      	uxth	r3, r3
 800a91c:	b21b      	sxth	r3, r3
 800a91e:	2b00      	cmp	r3, #0
 800a920:	f6ff acc3 	blt.w	800a2aa <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800a924:	2300      	movs	r3, #0
}
 800a926:	4618      	mov	r0, r3
 800a928:	3748      	adds	r7, #72	@ 0x48
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}

0800a92e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a92e:	b580      	push	{r7, lr}
 800a930:	b088      	sub	sp, #32
 800a932:	af00      	add	r7, sp, #0
 800a934:	60f8      	str	r0, [r7, #12]
 800a936:	60b9      	str	r1, [r7, #8]
 800a938:	4613      	mov	r3, r2
 800a93a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a93c:	88fb      	ldrh	r3, [r7, #6]
 800a93e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a942:	2b00      	cmp	r3, #0
 800a944:	d07c      	beq.n	800aa40 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a94e:	b29b      	uxth	r3, r3
 800a950:	461a      	mov	r2, r3
 800a952:	68bb      	ldr	r3, [r7, #8]
 800a954:	781b      	ldrb	r3, [r3, #0]
 800a956:	00db      	lsls	r3, r3, #3
 800a958:	4413      	add	r3, r2
 800a95a:	68fa      	ldr	r2, [r7, #12]
 800a95c:	6812      	ldr	r2, [r2, #0]
 800a95e:	4413      	add	r3, r2
 800a960:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a964:	881b      	ldrh	r3, [r3, #0]
 800a966:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a96a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	699a      	ldr	r2, [r3, #24]
 800a970:	8b7b      	ldrh	r3, [r7, #26]
 800a972:	429a      	cmp	r2, r3
 800a974:	d306      	bcc.n	800a984 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800a976:	68bb      	ldr	r3, [r7, #8]
 800a978:	699a      	ldr	r2, [r3, #24]
 800a97a:	8b7b      	ldrh	r3, [r7, #26]
 800a97c:	1ad2      	subs	r2, r2, r3
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	619a      	str	r2, [r3, #24]
 800a982:	e002      	b.n	800a98a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	2200      	movs	r2, #0
 800a988:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	699b      	ldr	r3, [r3, #24]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d123      	bne.n	800a9da <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	461a      	mov	r2, r3
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	781b      	ldrb	r3, [r3, #0]
 800a99c:	009b      	lsls	r3, r3, #2
 800a99e:	4413      	add	r3, r2
 800a9a0:	881b      	ldrh	r3, [r3, #0]
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a9a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9ac:	833b      	strh	r3, [r7, #24]
 800a9ae:	8b3b      	ldrh	r3, [r7, #24]
 800a9b0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a9b4:	833b      	strh	r3, [r7, #24]
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	009b      	lsls	r3, r3, #2
 800a9c2:	441a      	add	r2, r3
 800a9c4:	8b3b      	ldrh	r3, [r7, #24]
 800a9c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9d6:	b29b      	uxth	r3, r3
 800a9d8:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a9da:	88fb      	ldrh	r3, [r7, #6]
 800a9dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d01f      	beq.n	800aa24 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	781b      	ldrb	r3, [r3, #0]
 800a9ee:	009b      	lsls	r3, r3, #2
 800a9f0:	4413      	add	r3, r2
 800a9f2:	881b      	ldrh	r3, [r3, #0]
 800a9f4:	b29b      	uxth	r3, r3
 800a9f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9fe:	82fb      	strh	r3, [r7, #22]
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	461a      	mov	r2, r3
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	781b      	ldrb	r3, [r3, #0]
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	441a      	add	r2, r3
 800aa0e:	8afb      	ldrh	r3, [r7, #22]
 800aa10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa1c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800aa24:	8b7b      	ldrh	r3, [r7, #26]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	f000 8085 	beq.w	800ab36 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	6818      	ldr	r0, [r3, #0]
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	6959      	ldr	r1, [r3, #20]
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	891a      	ldrh	r2, [r3, #8]
 800aa38:	8b7b      	ldrh	r3, [r7, #26]
 800aa3a:	f006 fe62 	bl	8011702 <USB_ReadPMA>
 800aa3e:	e07a      	b.n	800ab36 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa48:	b29b      	uxth	r3, r3
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	781b      	ldrb	r3, [r3, #0]
 800aa50:	00db      	lsls	r3, r3, #3
 800aa52:	4413      	add	r3, r2
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	6812      	ldr	r2, [r2, #0]
 800aa58:	4413      	add	r3, r2
 800aa5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aa5e:	881b      	ldrh	r3, [r3, #0]
 800aa60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa64:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	699a      	ldr	r2, [r3, #24]
 800aa6a:	8b7b      	ldrh	r3, [r7, #26]
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	d306      	bcc.n	800aa7e <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	699a      	ldr	r2, [r3, #24]
 800aa74:	8b7b      	ldrh	r3, [r7, #26]
 800aa76:	1ad2      	subs	r2, r2, r3
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	619a      	str	r2, [r3, #24]
 800aa7c:	e002      	b.n	800aa84 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	2200      	movs	r2, #0
 800aa82:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	699b      	ldr	r3, [r3, #24]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d123      	bne.n	800aad4 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	461a      	mov	r2, r3
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	781b      	ldrb	r3, [r3, #0]
 800aa96:	009b      	lsls	r3, r3, #2
 800aa98:	4413      	add	r3, r2
 800aa9a:	881b      	ldrh	r3, [r3, #0]
 800aa9c:	b29b      	uxth	r3, r3
 800aa9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aaa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aaa6:	83fb      	strh	r3, [r7, #30]
 800aaa8:	8bfb      	ldrh	r3, [r7, #30]
 800aaaa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aaae:	83fb      	strh	r3, [r7, #30]
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	461a      	mov	r2, r3
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	009b      	lsls	r3, r3, #2
 800aabc:	441a      	add	r2, r3
 800aabe:	8bfb      	ldrh	r3, [r7, #30]
 800aac0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aac4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aac8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aacc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aad0:	b29b      	uxth	r3, r3
 800aad2:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800aad4:	88fb      	ldrh	r3, [r7, #6]
 800aad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d11f      	bne.n	800ab1e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	461a      	mov	r2, r3
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	781b      	ldrb	r3, [r3, #0]
 800aae8:	009b      	lsls	r3, r3, #2
 800aaea:	4413      	add	r3, r2
 800aaec:	881b      	ldrh	r3, [r3, #0]
 800aaee:	b29b      	uxth	r3, r3
 800aaf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aaf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aaf8:	83bb      	strh	r3, [r7, #28]
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	461a      	mov	r2, r3
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	009b      	lsls	r3, r3, #2
 800ab06:	441a      	add	r2, r3
 800ab08:	8bbb      	ldrh	r3, [r7, #28]
 800ab0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab16:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ab1a:	b29b      	uxth	r3, r3
 800ab1c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800ab1e:	8b7b      	ldrh	r3, [r7, #26]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d008      	beq.n	800ab36 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	6818      	ldr	r0, [r3, #0]
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	6959      	ldr	r1, [r3, #20]
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	895a      	ldrh	r2, [r3, #10]
 800ab30:	8b7b      	ldrh	r3, [r7, #26]
 800ab32:	f006 fde6 	bl	8011702 <USB_ReadPMA>
    }
  }

  return count;
 800ab36:	8b7b      	ldrh	r3, [r7, #26]
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3720      	adds	r7, #32
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}

0800ab40 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b0a6      	sub	sp, #152	@ 0x98
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	60f8      	str	r0, [r7, #12]
 800ab48:	60b9      	str	r1, [r7, #8]
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ab4e:	88fb      	ldrh	r3, [r7, #6]
 800ab50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	f000 81f7 	beq.w	800af48 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab62:	b29b      	uxth	r3, r3
 800ab64:	461a      	mov	r2, r3
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	781b      	ldrb	r3, [r3, #0]
 800ab6a:	00db      	lsls	r3, r3, #3
 800ab6c:	4413      	add	r3, r2
 800ab6e:	68fa      	ldr	r2, [r7, #12]
 800ab70:	6812      	ldr	r2, [r2, #0]
 800ab72:	4413      	add	r3, r2
 800ab74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab78:	881b      	ldrh	r3, [r3, #0]
 800ab7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab7e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	699a      	ldr	r2, [r3, #24]
 800ab86:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ab8a:	429a      	cmp	r2, r3
 800ab8c:	d907      	bls.n	800ab9e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	699a      	ldr	r2, [r3, #24]
 800ab92:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ab96:	1ad2      	subs	r2, r2, r3
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	619a      	str	r2, [r3, #24]
 800ab9c:	e002      	b.n	800aba4 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	2200      	movs	r2, #0
 800aba2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	699b      	ldr	r3, [r3, #24]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	f040 80e1 	bne.w	800ad70 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	785b      	ldrb	r3, [r3, #1]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d126      	bne.n	800ac04 <HAL_PCD_EP_DB_Transmit+0xc4>
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	633b      	str	r3, [r7, #48]	@ 0x30
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abc4:	b29b      	uxth	r3, r3
 800abc6:	461a      	mov	r2, r3
 800abc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abca:	4413      	add	r3, r2
 800abcc:	633b      	str	r3, [r7, #48]	@ 0x30
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	781b      	ldrb	r3, [r3, #0]
 800abd2:	00da      	lsls	r2, r3, #3
 800abd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd6:	4413      	add	r3, r2
 800abd8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800abdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800abde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abe0:	881b      	ldrh	r3, [r3, #0]
 800abe2:	b29b      	uxth	r3, r3
 800abe4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800abe8:	b29a      	uxth	r2, r3
 800abea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abec:	801a      	strh	r2, [r3, #0]
 800abee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abf0:	881b      	ldrh	r3, [r3, #0]
 800abf2:	b29b      	uxth	r3, r3
 800abf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abfc:	b29a      	uxth	r2, r3
 800abfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac00:	801a      	strh	r2, [r3, #0]
 800ac02:	e01a      	b.n	800ac3a <HAL_PCD_EP_DB_Transmit+0xfa>
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	785b      	ldrb	r3, [r3, #1]
 800ac08:	2b01      	cmp	r3, #1
 800ac0a:	d116      	bne.n	800ac3a <HAL_PCD_EP_DB_Transmit+0xfa>
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac1a:	b29b      	uxth	r3, r3
 800ac1c:	461a      	mov	r2, r3
 800ac1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac20:	4413      	add	r3, r2
 800ac22:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ac24:	68bb      	ldr	r3, [r7, #8]
 800ac26:	781b      	ldrb	r3, [r3, #0]
 800ac28:	00da      	lsls	r2, r3, #3
 800ac2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac2c:	4413      	add	r3, r2
 800ac2e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ac32:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac36:	2200      	movs	r2, #0
 800ac38:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	785b      	ldrb	r3, [r3, #1]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d126      	bne.n	800ac96 <HAL_PCD_EP_DB_Transmit+0x156>
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	623b      	str	r3, [r7, #32]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	461a      	mov	r2, r3
 800ac5a:	6a3b      	ldr	r3, [r7, #32]
 800ac5c:	4413      	add	r3, r2
 800ac5e:	623b      	str	r3, [r7, #32]
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	781b      	ldrb	r3, [r3, #0]
 800ac64:	00da      	lsls	r2, r3, #3
 800ac66:	6a3b      	ldr	r3, [r7, #32]
 800ac68:	4413      	add	r3, r2
 800ac6a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac6e:	61fb      	str	r3, [r7, #28]
 800ac70:	69fb      	ldr	r3, [r7, #28]
 800ac72:	881b      	ldrh	r3, [r3, #0]
 800ac74:	b29b      	uxth	r3, r3
 800ac76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac7a:	b29a      	uxth	r2, r3
 800ac7c:	69fb      	ldr	r3, [r7, #28]
 800ac7e:	801a      	strh	r2, [r3, #0]
 800ac80:	69fb      	ldr	r3, [r7, #28]
 800ac82:	881b      	ldrh	r3, [r3, #0]
 800ac84:	b29b      	uxth	r3, r3
 800ac86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac8e:	b29a      	uxth	r2, r3
 800ac90:	69fb      	ldr	r3, [r7, #28]
 800ac92:	801a      	strh	r2, [r3, #0]
 800ac94:	e017      	b.n	800acc6 <HAL_PCD_EP_DB_Transmit+0x186>
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	785b      	ldrb	r3, [r3, #1]
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d113      	bne.n	800acc6 <HAL_PCD_EP_DB_Transmit+0x186>
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aca6:	b29b      	uxth	r3, r3
 800aca8:	461a      	mov	r2, r3
 800acaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acac:	4413      	add	r3, r2
 800acae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	781b      	ldrb	r3, [r3, #0]
 800acb4:	00da      	lsls	r2, r3, #3
 800acb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb8:	4413      	add	r3, r2
 800acba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800acbe:	627b      	str	r3, [r7, #36]	@ 0x24
 800acc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc2:	2200      	movs	r2, #0
 800acc4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	78db      	ldrb	r3, [r3, #3]
 800acca:	2b02      	cmp	r3, #2
 800accc:	d123      	bne.n	800ad16 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	461a      	mov	r2, r3
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	009b      	lsls	r3, r3, #2
 800acda:	4413      	add	r3, r2
 800acdc:	881b      	ldrh	r3, [r3, #0]
 800acde:	b29b      	uxth	r3, r3
 800ace0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ace4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ace8:	837b      	strh	r3, [r7, #26]
 800acea:	8b7b      	ldrh	r3, [r7, #26]
 800acec:	f083 0320 	eor.w	r3, r3, #32
 800acf0:	837b      	strh	r3, [r7, #26]
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	461a      	mov	r2, r3
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	781b      	ldrb	r3, [r3, #0]
 800acfc:	009b      	lsls	r3, r3, #2
 800acfe:	441a      	add	r2, r3
 800ad00:	8b7b      	ldrh	r3, [r7, #26]
 800ad02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad12:	b29b      	uxth	r3, r3
 800ad14:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	781b      	ldrb	r3, [r3, #0]
 800ad1a:	4619      	mov	r1, r3
 800ad1c:	68f8      	ldr	r0, [r7, #12]
 800ad1e:	f008 fb98 	bl	8013452 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ad22:	88fb      	ldrh	r3, [r7, #6]
 800ad24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d01f      	beq.n	800ad6c <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	461a      	mov	r2, r3
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	4413      	add	r3, r2
 800ad3a:	881b      	ldrh	r3, [r3, #0]
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad46:	833b      	strh	r3, [r7, #24]
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	781b      	ldrb	r3, [r3, #0]
 800ad52:	009b      	lsls	r3, r3, #2
 800ad54:	441a      	add	r2, r3
 800ad56:	8b3b      	ldrh	r3, [r7, #24]
 800ad58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad60:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ad64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad68:	b29b      	uxth	r3, r3
 800ad6a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	e31f      	b.n	800b3b0 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ad70:	88fb      	ldrh	r3, [r7, #6]
 800ad72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d021      	beq.n	800adbe <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	461a      	mov	r2, r3
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	009b      	lsls	r3, r3, #2
 800ad86:	4413      	add	r3, r2
 800ad88:	881b      	ldrh	r3, [r3, #0]
 800ad8a:	b29b      	uxth	r3, r3
 800ad8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad94:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	009b      	lsls	r3, r3, #2
 800ada4:	441a      	add	r2, r3
 800ada6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800adaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800adae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800adb2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800adb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adba:	b29b      	uxth	r3, r3
 800adbc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800adc4:	2b01      	cmp	r3, #1
 800adc6:	f040 82ca 	bne.w	800b35e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	695a      	ldr	r2, [r3, #20]
 800adce:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800add2:	441a      	add	r2, r3
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	69da      	ldr	r2, [r3, #28]
 800addc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ade0:	441a      	add	r2, r3
 800ade2:	68bb      	ldr	r3, [r7, #8]
 800ade4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	6a1a      	ldr	r2, [r3, #32]
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	691b      	ldr	r3, [r3, #16]
 800adee:	429a      	cmp	r2, r3
 800adf0:	d309      	bcc.n	800ae06 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	691b      	ldr	r3, [r3, #16]
 800adf6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800adf8:	68bb      	ldr	r3, [r7, #8]
 800adfa:	6a1a      	ldr	r2, [r3, #32]
 800adfc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800adfe:	1ad2      	subs	r2, r2, r3
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	621a      	str	r2, [r3, #32]
 800ae04:	e015      	b.n	800ae32 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	6a1b      	ldr	r3, [r3, #32]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d107      	bne.n	800ae1e <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800ae0e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ae12:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	2200      	movs	r2, #0
 800ae18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800ae1c:	e009      	b.n	800ae32 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	2200      	movs	r2, #0
 800ae22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	6a1b      	ldr	r3, [r3, #32]
 800ae2a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800ae2c:	68bb      	ldr	r3, [r7, #8]
 800ae2e:	2200      	movs	r2, #0
 800ae30:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	785b      	ldrb	r3, [r3, #1]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d15f      	bne.n	800aefa <HAL_PCD_EP_DB_Transmit+0x3ba>
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae48:	b29b      	uxth	r3, r3
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae4e:	4413      	add	r3, r2
 800ae50:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	00da      	lsls	r2, r3, #3
 800ae58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae5a:	4413      	add	r3, r2
 800ae5c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ae60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae64:	881b      	ldrh	r3, [r3, #0]
 800ae66:	b29b      	uxth	r3, r3
 800ae68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae6c:	b29a      	uxth	r2, r3
 800ae6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae70:	801a      	strh	r2, [r3, #0]
 800ae72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d10a      	bne.n	800ae8e <HAL_PCD_EP_DB_Transmit+0x34e>
 800ae78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae7a:	881b      	ldrh	r3, [r3, #0]
 800ae7c:	b29b      	uxth	r3, r3
 800ae7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae86:	b29a      	uxth	r2, r3
 800ae88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae8a:	801a      	strh	r2, [r3, #0]
 800ae8c:	e051      	b.n	800af32 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ae8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae90:	2b3e      	cmp	r3, #62	@ 0x3e
 800ae92:	d816      	bhi.n	800aec2 <HAL_PCD_EP_DB_Transmit+0x382>
 800ae94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae96:	085b      	lsrs	r3, r3, #1
 800ae98:	653b      	str	r3, [r7, #80]	@ 0x50
 800ae9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae9c:	f003 0301 	and.w	r3, r3, #1
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d002      	beq.n	800aeaa <HAL_PCD_EP_DB_Transmit+0x36a>
 800aea4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aea6:	3301      	adds	r3, #1
 800aea8:	653b      	str	r3, [r7, #80]	@ 0x50
 800aeaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeac:	881b      	ldrh	r3, [r3, #0]
 800aeae:	b29a      	uxth	r2, r3
 800aeb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aeb2:	b29b      	uxth	r3, r3
 800aeb4:	029b      	lsls	r3, r3, #10
 800aeb6:	b29b      	uxth	r3, r3
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	b29a      	uxth	r2, r3
 800aebc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aebe:	801a      	strh	r2, [r3, #0]
 800aec0:	e037      	b.n	800af32 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800aec2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aec4:	095b      	lsrs	r3, r3, #5
 800aec6:	653b      	str	r3, [r7, #80]	@ 0x50
 800aec8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aeca:	f003 031f 	and.w	r3, r3, #31
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d102      	bne.n	800aed8 <HAL_PCD_EP_DB_Transmit+0x398>
 800aed2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aed4:	3b01      	subs	r3, #1
 800aed6:	653b      	str	r3, [r7, #80]	@ 0x50
 800aed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeda:	881b      	ldrh	r3, [r3, #0]
 800aedc:	b29a      	uxth	r2, r3
 800aede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aee0:	b29b      	uxth	r3, r3
 800aee2:	029b      	lsls	r3, r3, #10
 800aee4:	b29b      	uxth	r3, r3
 800aee6:	4313      	orrs	r3, r2
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aeee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aef2:	b29a      	uxth	r2, r3
 800aef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aef6:	801a      	strh	r2, [r3, #0]
 800aef8:	e01b      	b.n	800af32 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	785b      	ldrb	r3, [r3, #1]
 800aefe:	2b01      	cmp	r3, #1
 800af00:	d117      	bne.n	800af32 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af10:	b29b      	uxth	r3, r3
 800af12:	461a      	mov	r2, r3
 800af14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af16:	4413      	add	r3, r2
 800af18:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af1a:	68bb      	ldr	r3, [r7, #8]
 800af1c:	781b      	ldrb	r3, [r3, #0]
 800af1e:	00da      	lsls	r2, r3, #3
 800af20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af22:	4413      	add	r3, r2
 800af24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af28:	647b      	str	r3, [r7, #68]	@ 0x44
 800af2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800af2c:	b29a      	uxth	r2, r3
 800af2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af30:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	6818      	ldr	r0, [r3, #0]
 800af36:	68bb      	ldr	r3, [r7, #8]
 800af38:	6959      	ldr	r1, [r3, #20]
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	891a      	ldrh	r2, [r3, #8]
 800af3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800af40:	b29b      	uxth	r3, r3
 800af42:	f006 fb9c 	bl	801167e <USB_WritePMA>
 800af46:	e20a      	b.n	800b35e <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af50:	b29b      	uxth	r3, r3
 800af52:	461a      	mov	r2, r3
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	781b      	ldrb	r3, [r3, #0]
 800af58:	00db      	lsls	r3, r3, #3
 800af5a:	4413      	add	r3, r2
 800af5c:	68fa      	ldr	r2, [r7, #12]
 800af5e:	6812      	ldr	r2, [r2, #0]
 800af60:	4413      	add	r3, r2
 800af62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800af66:	881b      	ldrh	r3, [r3, #0]
 800af68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af6c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800af70:	68bb      	ldr	r3, [r7, #8]
 800af72:	699a      	ldr	r2, [r3, #24]
 800af74:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800af78:	429a      	cmp	r2, r3
 800af7a:	d307      	bcc.n	800af8c <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	699a      	ldr	r2, [r3, #24]
 800af80:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800af84:	1ad2      	subs	r2, r2, r3
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	619a      	str	r2, [r3, #24]
 800af8a:	e002      	b.n	800af92 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	2200      	movs	r2, #0
 800af90:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	699b      	ldr	r3, [r3, #24]
 800af96:	2b00      	cmp	r3, #0
 800af98:	f040 80f6 	bne.w	800b188 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	785b      	ldrb	r3, [r3, #1]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d126      	bne.n	800aff2 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	677b      	str	r3, [r7, #116]	@ 0x74
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800afb2:	b29b      	uxth	r3, r3
 800afb4:	461a      	mov	r2, r3
 800afb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800afb8:	4413      	add	r3, r2
 800afba:	677b      	str	r3, [r7, #116]	@ 0x74
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	781b      	ldrb	r3, [r3, #0]
 800afc0:	00da      	lsls	r2, r3, #3
 800afc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800afc4:	4413      	add	r3, r2
 800afc6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800afca:	673b      	str	r3, [r7, #112]	@ 0x70
 800afcc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afce:	881b      	ldrh	r3, [r3, #0]
 800afd0:	b29b      	uxth	r3, r3
 800afd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800afd6:	b29a      	uxth	r2, r3
 800afd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afda:	801a      	strh	r2, [r3, #0]
 800afdc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afde:	881b      	ldrh	r3, [r3, #0]
 800afe0:	b29b      	uxth	r3, r3
 800afe2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afe6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800afea:	b29a      	uxth	r2, r3
 800afec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afee:	801a      	strh	r2, [r3, #0]
 800aff0:	e01a      	b.n	800b028 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	785b      	ldrb	r3, [r3, #1]
 800aff6:	2b01      	cmp	r3, #1
 800aff8:	d116      	bne.n	800b028 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b008:	b29b      	uxth	r3, r3
 800b00a:	461a      	mov	r2, r3
 800b00c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b00e:	4413      	add	r3, r2
 800b010:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	781b      	ldrb	r3, [r3, #0]
 800b016:	00da      	lsls	r2, r3, #3
 800b018:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b01a:	4413      	add	r3, r2
 800b01c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b020:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b022:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b024:	2200      	movs	r2, #0
 800b026:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	785b      	ldrb	r3, [r3, #1]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d12f      	bne.n	800b098 <HAL_PCD_EP_DB_Transmit+0x558>
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b048:	b29b      	uxth	r3, r3
 800b04a:	461a      	mov	r2, r3
 800b04c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b050:	4413      	add	r3, r2
 800b052:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	00da      	lsls	r2, r3, #3
 800b05c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b060:	4413      	add	r3, r2
 800b062:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b066:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b06a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b06e:	881b      	ldrh	r3, [r3, #0]
 800b070:	b29b      	uxth	r3, r3
 800b072:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b076:	b29a      	uxth	r2, r3
 800b078:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b07c:	801a      	strh	r2, [r3, #0]
 800b07e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b082:	881b      	ldrh	r3, [r3, #0]
 800b084:	b29b      	uxth	r3, r3
 800b086:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b08a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b08e:	b29a      	uxth	r2, r3
 800b090:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b094:	801a      	strh	r2, [r3, #0]
 800b096:	e01c      	b.n	800b0d2 <HAL_PCD_EP_DB_Transmit+0x592>
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	785b      	ldrb	r3, [r3, #1]
 800b09c:	2b01      	cmp	r3, #1
 800b09e:	d118      	bne.n	800b0d2 <HAL_PCD_EP_DB_Transmit+0x592>
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b0a8:	b29b      	uxth	r3, r3
 800b0aa:	461a      	mov	r2, r3
 800b0ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b0b0:	4413      	add	r3, r2
 800b0b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	781b      	ldrb	r3, [r3, #0]
 800b0ba:	00da      	lsls	r2, r3, #3
 800b0bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b0c0:	4413      	add	r3, r2
 800b0c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b0c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b0ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	78db      	ldrb	r3, [r3, #3]
 800b0d6:	2b02      	cmp	r3, #2
 800b0d8:	d127      	bne.n	800b12a <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	461a      	mov	r2, r3
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	781b      	ldrb	r3, [r3, #0]
 800b0e4:	009b      	lsls	r3, r3, #2
 800b0e6:	4413      	add	r3, r2
 800b0e8:	881b      	ldrh	r3, [r3, #0]
 800b0ea:	b29b      	uxth	r3, r3
 800b0ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0f4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b0f8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b0fc:	f083 0320 	eor.w	r3, r3, #32
 800b100:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	461a      	mov	r2, r3
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	781b      	ldrb	r3, [r3, #0]
 800b10e:	009b      	lsls	r3, r3, #2
 800b110:	441a      	add	r2, r3
 800b112:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b116:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b11a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b11e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b126:	b29b      	uxth	r3, r3
 800b128:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b12a:	68bb      	ldr	r3, [r7, #8]
 800b12c:	781b      	ldrb	r3, [r3, #0]
 800b12e:	4619      	mov	r1, r3
 800b130:	68f8      	ldr	r0, [r7, #12]
 800b132:	f008 f98e 	bl	8013452 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b136:	88fb      	ldrh	r3, [r7, #6]
 800b138:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d121      	bne.n	800b184 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	461a      	mov	r2, r3
 800b146:	68bb      	ldr	r3, [r7, #8]
 800b148:	781b      	ldrb	r3, [r3, #0]
 800b14a:	009b      	lsls	r3, r3, #2
 800b14c:	4413      	add	r3, r2
 800b14e:	881b      	ldrh	r3, [r3, #0]
 800b150:	b29b      	uxth	r3, r3
 800b152:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b15a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	461a      	mov	r2, r3
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	009b      	lsls	r3, r3, #2
 800b16a:	441a      	add	r2, r3
 800b16c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b170:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b174:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b178:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b17c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b180:	b29b      	uxth	r3, r3
 800b182:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800b184:	2300      	movs	r3, #0
 800b186:	e113      	b.n	800b3b0 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b188:	88fb      	ldrh	r3, [r7, #6]
 800b18a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d121      	bne.n	800b1d6 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	461a      	mov	r2, r3
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	009b      	lsls	r3, r3, #2
 800b19e:	4413      	add	r3, r2
 800b1a0:	881b      	ldrh	r3, [r3, #0]
 800b1a2:	b29b      	uxth	r3, r3
 800b1a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1ac:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	461a      	mov	r2, r3
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	781b      	ldrb	r3, [r3, #0]
 800b1ba:	009b      	lsls	r3, r3, #2
 800b1bc:	441a      	add	r2, r3
 800b1be:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b1c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b1ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	f040 80be 	bne.w	800b35e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800b1e2:	68bb      	ldr	r3, [r7, #8]
 800b1e4:	695a      	ldr	r2, [r3, #20]
 800b1e6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b1ea:	441a      	add	r2, r3
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b1f0:	68bb      	ldr	r3, [r7, #8]
 800b1f2:	69da      	ldr	r2, [r3, #28]
 800b1f4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b1f8:	441a      	add	r2, r3
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	6a1a      	ldr	r2, [r3, #32]
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	691b      	ldr	r3, [r3, #16]
 800b206:	429a      	cmp	r2, r3
 800b208:	d309      	bcc.n	800b21e <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	691b      	ldr	r3, [r3, #16]
 800b20e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	6a1a      	ldr	r2, [r3, #32]
 800b214:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b216:	1ad2      	subs	r2, r2, r3
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	621a      	str	r2, [r3, #32]
 800b21c:	e015      	b.n	800b24a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	6a1b      	ldr	r3, [r3, #32]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d107      	bne.n	800b236 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800b226:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b22a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	2200      	movs	r2, #0
 800b230:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800b234:	e009      	b.n	800b24a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	6a1b      	ldr	r3, [r3, #32]
 800b23a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	2200      	movs	r2, #0
 800b240:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	2200      	movs	r2, #0
 800b246:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	785b      	ldrb	r3, [r3, #1]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d15f      	bne.n	800b318 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b266:	b29b      	uxth	r3, r3
 800b268:	461a      	mov	r2, r3
 800b26a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b26c:	4413      	add	r3, r2
 800b26e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	781b      	ldrb	r3, [r3, #0]
 800b274:	00da      	lsls	r2, r3, #3
 800b276:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b278:	4413      	add	r3, r2
 800b27a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b27e:	667b      	str	r3, [r7, #100]	@ 0x64
 800b280:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b282:	881b      	ldrh	r3, [r3, #0]
 800b284:	b29b      	uxth	r3, r3
 800b286:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b28a:	b29a      	uxth	r2, r3
 800b28c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b28e:	801a      	strh	r2, [r3, #0]
 800b290:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b292:	2b00      	cmp	r3, #0
 800b294:	d10a      	bne.n	800b2ac <HAL_PCD_EP_DB_Transmit+0x76c>
 800b296:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b298:	881b      	ldrh	r3, [r3, #0]
 800b29a:	b29b      	uxth	r3, r3
 800b29c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2a4:	b29a      	uxth	r2, r3
 800b2a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2a8:	801a      	strh	r2, [r3, #0]
 800b2aa:	e04e      	b.n	800b34a <HAL_PCD_EP_DB_Transmit+0x80a>
 800b2ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2ae:	2b3e      	cmp	r3, #62	@ 0x3e
 800b2b0:	d816      	bhi.n	800b2e0 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800b2b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2b4:	085b      	lsrs	r3, r3, #1
 800b2b6:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2ba:	f003 0301 	and.w	r3, r3, #1
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d002      	beq.n	800b2c8 <HAL_PCD_EP_DB_Transmit+0x788>
 800b2c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2c4:	3301      	adds	r3, #1
 800b2c6:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2ca:	881b      	ldrh	r3, [r3, #0]
 800b2cc:	b29a      	uxth	r2, r3
 800b2ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2d0:	b29b      	uxth	r3, r3
 800b2d2:	029b      	lsls	r3, r3, #10
 800b2d4:	b29b      	uxth	r3, r3
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	b29a      	uxth	r2, r3
 800b2da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2dc:	801a      	strh	r2, [r3, #0]
 800b2de:	e034      	b.n	800b34a <HAL_PCD_EP_DB_Transmit+0x80a>
 800b2e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2e2:	095b      	lsrs	r3, r3, #5
 800b2e4:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2e8:	f003 031f 	and.w	r3, r3, #31
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d102      	bne.n	800b2f6 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800b2f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2f2:	3b01      	subs	r3, #1
 800b2f4:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2f8:	881b      	ldrh	r3, [r3, #0]
 800b2fa:	b29a      	uxth	r2, r3
 800b2fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2fe:	b29b      	uxth	r3, r3
 800b300:	029b      	lsls	r3, r3, #10
 800b302:	b29b      	uxth	r3, r3
 800b304:	4313      	orrs	r3, r2
 800b306:	b29b      	uxth	r3, r3
 800b308:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b30c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b310:	b29a      	uxth	r2, r3
 800b312:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b314:	801a      	strh	r2, [r3, #0]
 800b316:	e018      	b.n	800b34a <HAL_PCD_EP_DB_Transmit+0x80a>
 800b318:	68bb      	ldr	r3, [r7, #8]
 800b31a:	785b      	ldrb	r3, [r3, #1]
 800b31c:	2b01      	cmp	r3, #1
 800b31e:	d114      	bne.n	800b34a <HAL_PCD_EP_DB_Transmit+0x80a>
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b328:	b29b      	uxth	r3, r3
 800b32a:	461a      	mov	r2, r3
 800b32c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b32e:	4413      	add	r3, r2
 800b330:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	781b      	ldrb	r3, [r3, #0]
 800b336:	00da      	lsls	r2, r3, #3
 800b338:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b33a:	4413      	add	r3, r2
 800b33c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b340:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b342:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b344:	b29a      	uxth	r2, r3
 800b346:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b348:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	6818      	ldr	r0, [r3, #0]
 800b34e:	68bb      	ldr	r3, [r7, #8]
 800b350:	6959      	ldr	r1, [r3, #20]
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	895a      	ldrh	r2, [r3, #10]
 800b356:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b358:	b29b      	uxth	r3, r3
 800b35a:	f006 f990 	bl	801167e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	461a      	mov	r2, r3
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	781b      	ldrb	r3, [r3, #0]
 800b368:	009b      	lsls	r3, r3, #2
 800b36a:	4413      	add	r3, r2
 800b36c:	881b      	ldrh	r3, [r3, #0]
 800b36e:	b29b      	uxth	r3, r3
 800b370:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b374:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b378:	82fb      	strh	r3, [r7, #22]
 800b37a:	8afb      	ldrh	r3, [r7, #22]
 800b37c:	f083 0310 	eor.w	r3, r3, #16
 800b380:	82fb      	strh	r3, [r7, #22]
 800b382:	8afb      	ldrh	r3, [r7, #22]
 800b384:	f083 0320 	eor.w	r3, r3, #32
 800b388:	82fb      	strh	r3, [r7, #22]
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	461a      	mov	r2, r3
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	009b      	lsls	r3, r3, #2
 800b396:	441a      	add	r2, r3
 800b398:	8afb      	ldrh	r3, [r7, #22]
 800b39a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b39e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b3a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3aa:	b29b      	uxth	r3, r3
 800b3ac:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800b3ae:	2300      	movs	r3, #0
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	3798      	adds	r7, #152	@ 0x98
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}

0800b3b8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800b3b8:	b480      	push	{r7}
 800b3ba:	b087      	sub	sp, #28
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	607b      	str	r3, [r7, #4]
 800b3c2:	460b      	mov	r3, r1
 800b3c4:	817b      	strh	r3, [r7, #10]
 800b3c6:	4613      	mov	r3, r2
 800b3c8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800b3ca:	897b      	ldrh	r3, [r7, #10]
 800b3cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3d0:	b29b      	uxth	r3, r3
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d00b      	beq.n	800b3ee <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b3d6:	897b      	ldrh	r3, [r7, #10]
 800b3d8:	f003 0207 	and.w	r2, r3, #7
 800b3dc:	4613      	mov	r3, r2
 800b3de:	009b      	lsls	r3, r3, #2
 800b3e0:	4413      	add	r3, r2
 800b3e2:	00db      	lsls	r3, r3, #3
 800b3e4:	3310      	adds	r3, #16
 800b3e6:	68fa      	ldr	r2, [r7, #12]
 800b3e8:	4413      	add	r3, r2
 800b3ea:	617b      	str	r3, [r7, #20]
 800b3ec:	e009      	b.n	800b402 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b3ee:	897a      	ldrh	r2, [r7, #10]
 800b3f0:	4613      	mov	r3, r2
 800b3f2:	009b      	lsls	r3, r3, #2
 800b3f4:	4413      	add	r3, r2
 800b3f6:	00db      	lsls	r3, r3, #3
 800b3f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b3fc:	68fa      	ldr	r2, [r7, #12]
 800b3fe:	4413      	add	r3, r2
 800b400:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800b402:	893b      	ldrh	r3, [r7, #8]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d107      	bne.n	800b418 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	2200      	movs	r2, #0
 800b40c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	b29a      	uxth	r2, r3
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	80da      	strh	r2, [r3, #6]
 800b416:	e00b      	b.n	800b430 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800b418:	697b      	ldr	r3, [r7, #20]
 800b41a:	2201      	movs	r2, #1
 800b41c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	b29a      	uxth	r2, r3
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	0c1b      	lsrs	r3, r3, #16
 800b42a:	b29a      	uxth	r2, r3
 800b42c:	697b      	ldr	r3, [r7, #20]
 800b42e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b430:	2300      	movs	r3, #0
}
 800b432:	4618      	mov	r0, r3
 800b434:	371c      	adds	r7, #28
 800b436:	46bd      	mov	sp, r7
 800b438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43c:	4770      	bx	lr

0800b43e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b43e:	b480      	push	{r7}
 800b440:	b085      	sub	sp, #20
 800b442:	af00      	add	r7, sp, #0
 800b444:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2201      	movs	r2, #1
 800b450:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2200      	movs	r2, #0
 800b458:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b462:	b29b      	uxth	r3, r3
 800b464:	f043 0301 	orr.w	r3, r3, #1
 800b468:	b29a      	uxth	r2, r3
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b476:	b29b      	uxth	r3, r3
 800b478:	f043 0302 	orr.w	r3, r3, #2
 800b47c:	b29a      	uxth	r2, r3
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800b484:	2300      	movs	r3, #0
}
 800b486:	4618      	mov	r0, r3
 800b488:	3714      	adds	r7, #20
 800b48a:	46bd      	mov	sp, r7
 800b48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b490:	4770      	bx	lr
	...

0800b494 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b494:	b480      	push	{r7}
 800b496:	b085      	sub	sp, #20
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d141      	bne.n	800b526 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b4a2:	4b4b      	ldr	r3, [pc, #300]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b4aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4ae:	d131      	bne.n	800b514 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b4b0:	4b47      	ldr	r3, [pc, #284]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4b6:	4a46      	ldr	r2, [pc, #280]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b4bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b4c0:	4b43      	ldr	r3, [pc, #268]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b4c8:	4a41      	ldr	r2, [pc, #260]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b4ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b4d0:	4b40      	ldr	r3, [pc, #256]	@ (800b5d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	2232      	movs	r2, #50	@ 0x32
 800b4d6:	fb02 f303 	mul.w	r3, r2, r3
 800b4da:	4a3f      	ldr	r2, [pc, #252]	@ (800b5d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b4dc:	fba2 2303 	umull	r2, r3, r2, r3
 800b4e0:	0c9b      	lsrs	r3, r3, #18
 800b4e2:	3301      	adds	r3, #1
 800b4e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b4e6:	e002      	b.n	800b4ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	3b01      	subs	r3, #1
 800b4ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b4ee:	4b38      	ldr	r3, [pc, #224]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b4f0:	695b      	ldr	r3, [r3, #20]
 800b4f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b4f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4fa:	d102      	bne.n	800b502 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d1f2      	bne.n	800b4e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b502:	4b33      	ldr	r3, [pc, #204]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b504:	695b      	ldr	r3, [r3, #20]
 800b506:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b50a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b50e:	d158      	bne.n	800b5c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b510:	2303      	movs	r3, #3
 800b512:	e057      	b.n	800b5c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b514:	4b2e      	ldr	r3, [pc, #184]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b51a:	4a2d      	ldr	r2, [pc, #180]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b51c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b520:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b524:	e04d      	b.n	800b5c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b52c:	d141      	bne.n	800b5b2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b52e:	4b28      	ldr	r3, [pc, #160]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b53a:	d131      	bne.n	800b5a0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b53c:	4b24      	ldr	r3, [pc, #144]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b53e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b542:	4a23      	ldr	r2, [pc, #140]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b544:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b548:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b54c:	4b20      	ldr	r3, [pc, #128]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b554:	4a1e      	ldr	r2, [pc, #120]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b556:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b55a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b55c:	4b1d      	ldr	r3, [pc, #116]	@ (800b5d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	2232      	movs	r2, #50	@ 0x32
 800b562:	fb02 f303 	mul.w	r3, r2, r3
 800b566:	4a1c      	ldr	r2, [pc, #112]	@ (800b5d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b568:	fba2 2303 	umull	r2, r3, r2, r3
 800b56c:	0c9b      	lsrs	r3, r3, #18
 800b56e:	3301      	adds	r3, #1
 800b570:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b572:	e002      	b.n	800b57a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	3b01      	subs	r3, #1
 800b578:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b57a:	4b15      	ldr	r3, [pc, #84]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b57c:	695b      	ldr	r3, [r3, #20]
 800b57e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b586:	d102      	bne.n	800b58e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d1f2      	bne.n	800b574 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b58e:	4b10      	ldr	r3, [pc, #64]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b590:	695b      	ldr	r3, [r3, #20]
 800b592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b59a:	d112      	bne.n	800b5c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b59c:	2303      	movs	r3, #3
 800b59e:	e011      	b.n	800b5c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b5a0:	4b0b      	ldr	r3, [pc, #44]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b5a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5a6:	4a0a      	ldr	r2, [pc, #40]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b5a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b5ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b5b0:	e007      	b.n	800b5c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b5b2:	4b07      	ldr	r3, [pc, #28]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b5ba:	4a05      	ldr	r2, [pc, #20]	@ (800b5d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b5bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b5c0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800b5c2:	2300      	movs	r3, #0
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3714      	adds	r7, #20
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr
 800b5d0:	40007000 	.word	0x40007000
 800b5d4:	20000040 	.word	0x20000040
 800b5d8:	431bde83 	.word	0x431bde83

0800b5dc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800b5dc:	b480      	push	{r7}
 800b5de:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800b5e0:	4b05      	ldr	r3, [pc, #20]	@ (800b5f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	4a04      	ldr	r2, [pc, #16]	@ (800b5f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b5e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b5ea:	6093      	str	r3, [r2, #8]
}
 800b5ec:	bf00      	nop
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	40007000 	.word	0x40007000

0800b5fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b088      	sub	sp, #32
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d101      	bne.n	800b60e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b60a:	2301      	movs	r3, #1
 800b60c:	e2fe      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f003 0301 	and.w	r3, r3, #1
 800b616:	2b00      	cmp	r3, #0
 800b618:	d075      	beq.n	800b706 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b61a:	4b97      	ldr	r3, [pc, #604]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b61c:	689b      	ldr	r3, [r3, #8]
 800b61e:	f003 030c 	and.w	r3, r3, #12
 800b622:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b624:	4b94      	ldr	r3, [pc, #592]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	f003 0303 	and.w	r3, r3, #3
 800b62c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800b62e:	69bb      	ldr	r3, [r7, #24]
 800b630:	2b0c      	cmp	r3, #12
 800b632:	d102      	bne.n	800b63a <HAL_RCC_OscConfig+0x3e>
 800b634:	697b      	ldr	r3, [r7, #20]
 800b636:	2b03      	cmp	r3, #3
 800b638:	d002      	beq.n	800b640 <HAL_RCC_OscConfig+0x44>
 800b63a:	69bb      	ldr	r3, [r7, #24]
 800b63c:	2b08      	cmp	r3, #8
 800b63e:	d10b      	bne.n	800b658 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b640:	4b8d      	ldr	r3, [pc, #564]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d05b      	beq.n	800b704 <HAL_RCC_OscConfig+0x108>
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	685b      	ldr	r3, [r3, #4]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d157      	bne.n	800b704 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b654:	2301      	movs	r3, #1
 800b656:	e2d9      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	685b      	ldr	r3, [r3, #4]
 800b65c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b660:	d106      	bne.n	800b670 <HAL_RCC_OscConfig+0x74>
 800b662:	4b85      	ldr	r3, [pc, #532]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	4a84      	ldr	r2, [pc, #528]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b668:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b66c:	6013      	str	r3, [r2, #0]
 800b66e:	e01d      	b.n	800b6ac <HAL_RCC_OscConfig+0xb0>
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b678:	d10c      	bne.n	800b694 <HAL_RCC_OscConfig+0x98>
 800b67a:	4b7f      	ldr	r3, [pc, #508]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	4a7e      	ldr	r2, [pc, #504]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b680:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b684:	6013      	str	r3, [r2, #0]
 800b686:	4b7c      	ldr	r3, [pc, #496]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	4a7b      	ldr	r2, [pc, #492]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b68c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b690:	6013      	str	r3, [r2, #0]
 800b692:	e00b      	b.n	800b6ac <HAL_RCC_OscConfig+0xb0>
 800b694:	4b78      	ldr	r3, [pc, #480]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	4a77      	ldr	r2, [pc, #476]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b69a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b69e:	6013      	str	r3, [r2, #0]
 800b6a0:	4b75      	ldr	r3, [pc, #468]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	4a74      	ldr	r2, [pc, #464]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b6a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b6aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	685b      	ldr	r3, [r3, #4]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d013      	beq.n	800b6dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6b4:	f7f8 ffe4 	bl	8004680 <HAL_GetTick>
 800b6b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b6ba:	e008      	b.n	800b6ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b6bc:	f7f8 ffe0 	bl	8004680 <HAL_GetTick>
 800b6c0:	4602      	mov	r2, r0
 800b6c2:	693b      	ldr	r3, [r7, #16]
 800b6c4:	1ad3      	subs	r3, r2, r3
 800b6c6:	2b64      	cmp	r3, #100	@ 0x64
 800b6c8:	d901      	bls.n	800b6ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b6ca:	2303      	movs	r3, #3
 800b6cc:	e29e      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b6ce:	4b6a      	ldr	r3, [pc, #424]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d0f0      	beq.n	800b6bc <HAL_RCC_OscConfig+0xc0>
 800b6da:	e014      	b.n	800b706 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6dc:	f7f8 ffd0 	bl	8004680 <HAL_GetTick>
 800b6e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b6e2:	e008      	b.n	800b6f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b6e4:	f7f8 ffcc 	bl	8004680 <HAL_GetTick>
 800b6e8:	4602      	mov	r2, r0
 800b6ea:	693b      	ldr	r3, [r7, #16]
 800b6ec:	1ad3      	subs	r3, r2, r3
 800b6ee:	2b64      	cmp	r3, #100	@ 0x64
 800b6f0:	d901      	bls.n	800b6f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b6f2:	2303      	movs	r3, #3
 800b6f4:	e28a      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b6f6:	4b60      	ldr	r3, [pc, #384]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d1f0      	bne.n	800b6e4 <HAL_RCC_OscConfig+0xe8>
 800b702:	e000      	b.n	800b706 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b704:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	f003 0302 	and.w	r3, r3, #2
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d075      	beq.n	800b7fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b712:	4b59      	ldr	r3, [pc, #356]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	f003 030c 	and.w	r3, r3, #12
 800b71a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b71c:	4b56      	ldr	r3, [pc, #344]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b71e:	68db      	ldr	r3, [r3, #12]
 800b720:	f003 0303 	and.w	r3, r3, #3
 800b724:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b726:	69bb      	ldr	r3, [r7, #24]
 800b728:	2b0c      	cmp	r3, #12
 800b72a:	d102      	bne.n	800b732 <HAL_RCC_OscConfig+0x136>
 800b72c:	697b      	ldr	r3, [r7, #20]
 800b72e:	2b02      	cmp	r3, #2
 800b730:	d002      	beq.n	800b738 <HAL_RCC_OscConfig+0x13c>
 800b732:	69bb      	ldr	r3, [r7, #24]
 800b734:	2b04      	cmp	r3, #4
 800b736:	d11f      	bne.n	800b778 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b738:	4b4f      	ldr	r3, [pc, #316]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b740:	2b00      	cmp	r3, #0
 800b742:	d005      	beq.n	800b750 <HAL_RCC_OscConfig+0x154>
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d101      	bne.n	800b750 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b74c:	2301      	movs	r3, #1
 800b74e:	e25d      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b750:	4b49      	ldr	r3, [pc, #292]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b752:	685b      	ldr	r3, [r3, #4]
 800b754:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	691b      	ldr	r3, [r3, #16]
 800b75c:	061b      	lsls	r3, r3, #24
 800b75e:	4946      	ldr	r1, [pc, #280]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b760:	4313      	orrs	r3, r2
 800b762:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b764:	4b45      	ldr	r3, [pc, #276]	@ (800b87c <HAL_RCC_OscConfig+0x280>)
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	4618      	mov	r0, r3
 800b76a:	f7f8 ff3d 	bl	80045e8 <HAL_InitTick>
 800b76e:	4603      	mov	r3, r0
 800b770:	2b00      	cmp	r3, #0
 800b772:	d043      	beq.n	800b7fc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b774:	2301      	movs	r3, #1
 800b776:	e249      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	68db      	ldr	r3, [r3, #12]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d023      	beq.n	800b7c8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b780:	4b3d      	ldr	r3, [pc, #244]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	4a3c      	ldr	r2, [pc, #240]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b786:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b78a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b78c:	f7f8 ff78 	bl	8004680 <HAL_GetTick>
 800b790:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b792:	e008      	b.n	800b7a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b794:	f7f8 ff74 	bl	8004680 <HAL_GetTick>
 800b798:	4602      	mov	r2, r0
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	1ad3      	subs	r3, r2, r3
 800b79e:	2b02      	cmp	r3, #2
 800b7a0:	d901      	bls.n	800b7a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b7a2:	2303      	movs	r3, #3
 800b7a4:	e232      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b7a6:	4b34      	ldr	r3, [pc, #208]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d0f0      	beq.n	800b794 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b7b2:	4b31      	ldr	r3, [pc, #196]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	691b      	ldr	r3, [r3, #16]
 800b7be:	061b      	lsls	r3, r3, #24
 800b7c0:	492d      	ldr	r1, [pc, #180]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	604b      	str	r3, [r1, #4]
 800b7c6:	e01a      	b.n	800b7fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b7c8:	4b2b      	ldr	r3, [pc, #172]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	4a2a      	ldr	r2, [pc, #168]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b7ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b7d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7d4:	f7f8 ff54 	bl	8004680 <HAL_GetTick>
 800b7d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b7da:	e008      	b.n	800b7ee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b7dc:	f7f8 ff50 	bl	8004680 <HAL_GetTick>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	693b      	ldr	r3, [r7, #16]
 800b7e4:	1ad3      	subs	r3, r2, r3
 800b7e6:	2b02      	cmp	r3, #2
 800b7e8:	d901      	bls.n	800b7ee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b7ea:	2303      	movs	r3, #3
 800b7ec:	e20e      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b7ee:	4b22      	ldr	r3, [pc, #136]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d1f0      	bne.n	800b7dc <HAL_RCC_OscConfig+0x1e0>
 800b7fa:	e000      	b.n	800b7fe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b7fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f003 0308 	and.w	r3, r3, #8
 800b806:	2b00      	cmp	r3, #0
 800b808:	d041      	beq.n	800b88e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	695b      	ldr	r3, [r3, #20]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d01c      	beq.n	800b84c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b812:	4b19      	ldr	r3, [pc, #100]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b814:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b818:	4a17      	ldr	r2, [pc, #92]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b81a:	f043 0301 	orr.w	r3, r3, #1
 800b81e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b822:	f7f8 ff2d 	bl	8004680 <HAL_GetTick>
 800b826:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b828:	e008      	b.n	800b83c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b82a:	f7f8 ff29 	bl	8004680 <HAL_GetTick>
 800b82e:	4602      	mov	r2, r0
 800b830:	693b      	ldr	r3, [r7, #16]
 800b832:	1ad3      	subs	r3, r2, r3
 800b834:	2b02      	cmp	r3, #2
 800b836:	d901      	bls.n	800b83c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b838:	2303      	movs	r3, #3
 800b83a:	e1e7      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b83c:	4b0e      	ldr	r3, [pc, #56]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b83e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b842:	f003 0302 	and.w	r3, r3, #2
 800b846:	2b00      	cmp	r3, #0
 800b848:	d0ef      	beq.n	800b82a <HAL_RCC_OscConfig+0x22e>
 800b84a:	e020      	b.n	800b88e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b84c:	4b0a      	ldr	r3, [pc, #40]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b84e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b852:	4a09      	ldr	r2, [pc, #36]	@ (800b878 <HAL_RCC_OscConfig+0x27c>)
 800b854:	f023 0301 	bic.w	r3, r3, #1
 800b858:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b85c:	f7f8 ff10 	bl	8004680 <HAL_GetTick>
 800b860:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b862:	e00d      	b.n	800b880 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b864:	f7f8 ff0c 	bl	8004680 <HAL_GetTick>
 800b868:	4602      	mov	r2, r0
 800b86a:	693b      	ldr	r3, [r7, #16]
 800b86c:	1ad3      	subs	r3, r2, r3
 800b86e:	2b02      	cmp	r3, #2
 800b870:	d906      	bls.n	800b880 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b872:	2303      	movs	r3, #3
 800b874:	e1ca      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
 800b876:	bf00      	nop
 800b878:	40021000 	.word	0x40021000
 800b87c:	20000048 	.word	0x20000048
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b880:	4b8c      	ldr	r3, [pc, #560]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b882:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b886:	f003 0302 	and.w	r3, r3, #2
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d1ea      	bne.n	800b864 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	f003 0304 	and.w	r3, r3, #4
 800b896:	2b00      	cmp	r3, #0
 800b898:	f000 80a6 	beq.w	800b9e8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b89c:	2300      	movs	r3, #0
 800b89e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b8a0:	4b84      	ldr	r3, [pc, #528]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b8a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d101      	bne.n	800b8b0 <HAL_RCC_OscConfig+0x2b4>
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	e000      	b.n	800b8b2 <HAL_RCC_OscConfig+0x2b6>
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d00d      	beq.n	800b8d2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b8b6:	4b7f      	ldr	r3, [pc, #508]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b8b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8ba:	4a7e      	ldr	r2, [pc, #504]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b8bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b8c0:	6593      	str	r3, [r2, #88]	@ 0x58
 800b8c2:	4b7c      	ldr	r3, [pc, #496]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b8c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b8ca:	60fb      	str	r3, [r7, #12]
 800b8cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b8ce:	2301      	movs	r3, #1
 800b8d0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b8d2:	4b79      	ldr	r3, [pc, #484]	@ (800bab8 <HAL_RCC_OscConfig+0x4bc>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d118      	bne.n	800b910 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b8de:	4b76      	ldr	r3, [pc, #472]	@ (800bab8 <HAL_RCC_OscConfig+0x4bc>)
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	4a75      	ldr	r2, [pc, #468]	@ (800bab8 <HAL_RCC_OscConfig+0x4bc>)
 800b8e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b8e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b8ea:	f7f8 fec9 	bl	8004680 <HAL_GetTick>
 800b8ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b8f0:	e008      	b.n	800b904 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b8f2:	f7f8 fec5 	bl	8004680 <HAL_GetTick>
 800b8f6:	4602      	mov	r2, r0
 800b8f8:	693b      	ldr	r3, [r7, #16]
 800b8fa:	1ad3      	subs	r3, r2, r3
 800b8fc:	2b02      	cmp	r3, #2
 800b8fe:	d901      	bls.n	800b904 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b900:	2303      	movs	r3, #3
 800b902:	e183      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b904:	4b6c      	ldr	r3, [pc, #432]	@ (800bab8 <HAL_RCC_OscConfig+0x4bc>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d0f0      	beq.n	800b8f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	689b      	ldr	r3, [r3, #8]
 800b914:	2b01      	cmp	r3, #1
 800b916:	d108      	bne.n	800b92a <HAL_RCC_OscConfig+0x32e>
 800b918:	4b66      	ldr	r3, [pc, #408]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b91a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b91e:	4a65      	ldr	r2, [pc, #404]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b920:	f043 0301 	orr.w	r3, r3, #1
 800b924:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b928:	e024      	b.n	800b974 <HAL_RCC_OscConfig+0x378>
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	689b      	ldr	r3, [r3, #8]
 800b92e:	2b05      	cmp	r3, #5
 800b930:	d110      	bne.n	800b954 <HAL_RCC_OscConfig+0x358>
 800b932:	4b60      	ldr	r3, [pc, #384]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b938:	4a5e      	ldr	r2, [pc, #376]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b93a:	f043 0304 	orr.w	r3, r3, #4
 800b93e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b942:	4b5c      	ldr	r3, [pc, #368]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b948:	4a5a      	ldr	r2, [pc, #360]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b94a:	f043 0301 	orr.w	r3, r3, #1
 800b94e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b952:	e00f      	b.n	800b974 <HAL_RCC_OscConfig+0x378>
 800b954:	4b57      	ldr	r3, [pc, #348]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b95a:	4a56      	ldr	r2, [pc, #344]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b95c:	f023 0301 	bic.w	r3, r3, #1
 800b960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b964:	4b53      	ldr	r3, [pc, #332]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b96a:	4a52      	ldr	r2, [pc, #328]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b96c:	f023 0304 	bic.w	r3, r3, #4
 800b970:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	689b      	ldr	r3, [r3, #8]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d016      	beq.n	800b9aa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b97c:	f7f8 fe80 	bl	8004680 <HAL_GetTick>
 800b980:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b982:	e00a      	b.n	800b99a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b984:	f7f8 fe7c 	bl	8004680 <HAL_GetTick>
 800b988:	4602      	mov	r2, r0
 800b98a:	693b      	ldr	r3, [r7, #16]
 800b98c:	1ad3      	subs	r3, r2, r3
 800b98e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b992:	4293      	cmp	r3, r2
 800b994:	d901      	bls.n	800b99a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b996:	2303      	movs	r3, #3
 800b998:	e138      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b99a:	4b46      	ldr	r3, [pc, #280]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b99c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9a0:	f003 0302 	and.w	r3, r3, #2
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d0ed      	beq.n	800b984 <HAL_RCC_OscConfig+0x388>
 800b9a8:	e015      	b.n	800b9d6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9aa:	f7f8 fe69 	bl	8004680 <HAL_GetTick>
 800b9ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b9b0:	e00a      	b.n	800b9c8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b9b2:	f7f8 fe65 	bl	8004680 <HAL_GetTick>
 800b9b6:	4602      	mov	r2, r0
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	1ad3      	subs	r3, r2, r3
 800b9bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	d901      	bls.n	800b9c8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b9c4:	2303      	movs	r3, #3
 800b9c6:	e121      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b9c8:	4b3a      	ldr	r3, [pc, #232]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b9ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9ce:	f003 0302 	and.w	r3, r3, #2
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d1ed      	bne.n	800b9b2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b9d6:	7ffb      	ldrb	r3, [r7, #31]
 800b9d8:	2b01      	cmp	r3, #1
 800b9da:	d105      	bne.n	800b9e8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b9dc:	4b35      	ldr	r3, [pc, #212]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b9de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9e0:	4a34      	ldr	r2, [pc, #208]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b9e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9e6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	f003 0320 	and.w	r3, r3, #32
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d03c      	beq.n	800ba6e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	699b      	ldr	r3, [r3, #24]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d01c      	beq.n	800ba36 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b9fc:	4b2d      	ldr	r3, [pc, #180]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800b9fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba02:	4a2c      	ldr	r2, [pc, #176]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800ba04:	f043 0301 	orr.w	r3, r3, #1
 800ba08:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ba0c:	f7f8 fe38 	bl	8004680 <HAL_GetTick>
 800ba10:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ba12:	e008      	b.n	800ba26 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ba14:	f7f8 fe34 	bl	8004680 <HAL_GetTick>
 800ba18:	4602      	mov	r2, r0
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	1ad3      	subs	r3, r2, r3
 800ba1e:	2b02      	cmp	r3, #2
 800ba20:	d901      	bls.n	800ba26 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ba22:	2303      	movs	r3, #3
 800ba24:	e0f2      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ba26:	4b23      	ldr	r3, [pc, #140]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800ba28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba2c:	f003 0302 	and.w	r3, r3, #2
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d0ef      	beq.n	800ba14 <HAL_RCC_OscConfig+0x418>
 800ba34:	e01b      	b.n	800ba6e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ba36:	4b1f      	ldr	r3, [pc, #124]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800ba38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba3c:	4a1d      	ldr	r2, [pc, #116]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800ba3e:	f023 0301 	bic.w	r3, r3, #1
 800ba42:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ba46:	f7f8 fe1b 	bl	8004680 <HAL_GetTick>
 800ba4a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ba4c:	e008      	b.n	800ba60 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ba4e:	f7f8 fe17 	bl	8004680 <HAL_GetTick>
 800ba52:	4602      	mov	r2, r0
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	1ad3      	subs	r3, r2, r3
 800ba58:	2b02      	cmp	r3, #2
 800ba5a:	d901      	bls.n	800ba60 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800ba5c:	2303      	movs	r3, #3
 800ba5e:	e0d5      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ba60:	4b14      	ldr	r3, [pc, #80]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800ba62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba66:	f003 0302 	and.w	r3, r3, #2
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d1ef      	bne.n	800ba4e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	69db      	ldr	r3, [r3, #28]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	f000 80c9 	beq.w	800bc0a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ba78:	4b0e      	ldr	r3, [pc, #56]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800ba7a:	689b      	ldr	r3, [r3, #8]
 800ba7c:	f003 030c 	and.w	r3, r3, #12
 800ba80:	2b0c      	cmp	r3, #12
 800ba82:	f000 8083 	beq.w	800bb8c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	69db      	ldr	r3, [r3, #28]
 800ba8a:	2b02      	cmp	r3, #2
 800ba8c:	d15e      	bne.n	800bb4c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ba8e:	4b09      	ldr	r3, [pc, #36]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	4a08      	ldr	r2, [pc, #32]	@ (800bab4 <HAL_RCC_OscConfig+0x4b8>)
 800ba94:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ba98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba9a:	f7f8 fdf1 	bl	8004680 <HAL_GetTick>
 800ba9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800baa0:	e00c      	b.n	800babc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800baa2:	f7f8 fded 	bl	8004680 <HAL_GetTick>
 800baa6:	4602      	mov	r2, r0
 800baa8:	693b      	ldr	r3, [r7, #16]
 800baaa:	1ad3      	subs	r3, r2, r3
 800baac:	2b02      	cmp	r3, #2
 800baae:	d905      	bls.n	800babc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800bab0:	2303      	movs	r3, #3
 800bab2:	e0ab      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
 800bab4:	40021000 	.word	0x40021000
 800bab8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800babc:	4b55      	ldr	r3, [pc, #340]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d1ec      	bne.n	800baa2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bac8:	4b52      	ldr	r3, [pc, #328]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800baca:	68da      	ldr	r2, [r3, #12]
 800bacc:	4b52      	ldr	r3, [pc, #328]	@ (800bc18 <HAL_RCC_OscConfig+0x61c>)
 800bace:	4013      	ands	r3, r2
 800bad0:	687a      	ldr	r2, [r7, #4]
 800bad2:	6a11      	ldr	r1, [r2, #32]
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800bad8:	3a01      	subs	r2, #1
 800bada:	0112      	lsls	r2, r2, #4
 800badc:	4311      	orrs	r1, r2
 800bade:	687a      	ldr	r2, [r7, #4]
 800bae0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800bae2:	0212      	lsls	r2, r2, #8
 800bae4:	4311      	orrs	r1, r2
 800bae6:	687a      	ldr	r2, [r7, #4]
 800bae8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800baea:	0852      	lsrs	r2, r2, #1
 800baec:	3a01      	subs	r2, #1
 800baee:	0552      	lsls	r2, r2, #21
 800baf0:	4311      	orrs	r1, r2
 800baf2:	687a      	ldr	r2, [r7, #4]
 800baf4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800baf6:	0852      	lsrs	r2, r2, #1
 800baf8:	3a01      	subs	r2, #1
 800bafa:	0652      	lsls	r2, r2, #25
 800bafc:	4311      	orrs	r1, r2
 800bafe:	687a      	ldr	r2, [r7, #4]
 800bb00:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bb02:	06d2      	lsls	r2, r2, #27
 800bb04:	430a      	orrs	r2, r1
 800bb06:	4943      	ldr	r1, [pc, #268]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb08:	4313      	orrs	r3, r2
 800bb0a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bb0c:	4b41      	ldr	r3, [pc, #260]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	4a40      	ldr	r2, [pc, #256]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bb16:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bb18:	4b3e      	ldr	r3, [pc, #248]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb1a:	68db      	ldr	r3, [r3, #12]
 800bb1c:	4a3d      	ldr	r2, [pc, #244]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bb22:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb24:	f7f8 fdac 	bl	8004680 <HAL_GetTick>
 800bb28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bb2a:	e008      	b.n	800bb3e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bb2c:	f7f8 fda8 	bl	8004680 <HAL_GetTick>
 800bb30:	4602      	mov	r2, r0
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	1ad3      	subs	r3, r2, r3
 800bb36:	2b02      	cmp	r3, #2
 800bb38:	d901      	bls.n	800bb3e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800bb3a:	2303      	movs	r3, #3
 800bb3c:	e066      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bb3e:	4b35      	ldr	r3, [pc, #212]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d0f0      	beq.n	800bb2c <HAL_RCC_OscConfig+0x530>
 800bb4a:	e05e      	b.n	800bc0a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bb4c:	4b31      	ldr	r3, [pc, #196]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	4a30      	ldr	r2, [pc, #192]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb58:	f7f8 fd92 	bl	8004680 <HAL_GetTick>
 800bb5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bb5e:	e008      	b.n	800bb72 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bb60:	f7f8 fd8e 	bl	8004680 <HAL_GetTick>
 800bb64:	4602      	mov	r2, r0
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	1ad3      	subs	r3, r2, r3
 800bb6a:	2b02      	cmp	r3, #2
 800bb6c:	d901      	bls.n	800bb72 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800bb6e:	2303      	movs	r3, #3
 800bb70:	e04c      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bb72:	4b28      	ldr	r3, [pc, #160]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d1f0      	bne.n	800bb60 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800bb7e:	4b25      	ldr	r3, [pc, #148]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb80:	68da      	ldr	r2, [r3, #12]
 800bb82:	4924      	ldr	r1, [pc, #144]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb84:	4b25      	ldr	r3, [pc, #148]	@ (800bc1c <HAL_RCC_OscConfig+0x620>)
 800bb86:	4013      	ands	r3, r2
 800bb88:	60cb      	str	r3, [r1, #12]
 800bb8a:	e03e      	b.n	800bc0a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	69db      	ldr	r3, [r3, #28]
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d101      	bne.n	800bb98 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800bb94:	2301      	movs	r3, #1
 800bb96:	e039      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800bb98:	4b1e      	ldr	r3, [pc, #120]	@ (800bc14 <HAL_RCC_OscConfig+0x618>)
 800bb9a:	68db      	ldr	r3, [r3, #12]
 800bb9c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bb9e:	697b      	ldr	r3, [r7, #20]
 800bba0:	f003 0203 	and.w	r2, r3, #3
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6a1b      	ldr	r3, [r3, #32]
 800bba8:	429a      	cmp	r2, r3
 800bbaa:	d12c      	bne.n	800bc06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbb6:	3b01      	subs	r3, #1
 800bbb8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bbba:	429a      	cmp	r2, r3
 800bbbc:	d123      	bne.n	800bc06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bbca:	429a      	cmp	r2, r3
 800bbcc:	d11b      	bne.n	800bc06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbd8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800bbda:	429a      	cmp	r2, r3
 800bbdc:	d113      	bne.n	800bc06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbe8:	085b      	lsrs	r3, r3, #1
 800bbea:	3b01      	subs	r3, #1
 800bbec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	d109      	bne.n	800bc06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800bbf2:	697b      	ldr	r3, [r7, #20]
 800bbf4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbfc:	085b      	lsrs	r3, r3, #1
 800bbfe:	3b01      	subs	r3, #1
 800bc00:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bc02:	429a      	cmp	r2, r3
 800bc04:	d001      	beq.n	800bc0a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800bc06:	2301      	movs	r3, #1
 800bc08:	e000      	b.n	800bc0c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800bc0a:	2300      	movs	r3, #0
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3720      	adds	r7, #32
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}
 800bc14:	40021000 	.word	0x40021000
 800bc18:	019f800c 	.word	0x019f800c
 800bc1c:	feeefffc 	.word	0xfeeefffc

0800bc20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b086      	sub	sp, #24
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
 800bc28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d101      	bne.n	800bc38 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800bc34:	2301      	movs	r3, #1
 800bc36:	e11e      	b.n	800be76 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bc38:	4b91      	ldr	r3, [pc, #580]	@ (800be80 <HAL_RCC_ClockConfig+0x260>)
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f003 030f 	and.w	r3, r3, #15
 800bc40:	683a      	ldr	r2, [r7, #0]
 800bc42:	429a      	cmp	r2, r3
 800bc44:	d910      	bls.n	800bc68 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bc46:	4b8e      	ldr	r3, [pc, #568]	@ (800be80 <HAL_RCC_ClockConfig+0x260>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f023 020f 	bic.w	r2, r3, #15
 800bc4e:	498c      	ldr	r1, [pc, #560]	@ (800be80 <HAL_RCC_ClockConfig+0x260>)
 800bc50:	683b      	ldr	r3, [r7, #0]
 800bc52:	4313      	orrs	r3, r2
 800bc54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bc56:	4b8a      	ldr	r3, [pc, #552]	@ (800be80 <HAL_RCC_ClockConfig+0x260>)
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f003 030f 	and.w	r3, r3, #15
 800bc5e:	683a      	ldr	r2, [r7, #0]
 800bc60:	429a      	cmp	r2, r3
 800bc62:	d001      	beq.n	800bc68 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800bc64:	2301      	movs	r3, #1
 800bc66:	e106      	b.n	800be76 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f003 0301 	and.w	r3, r3, #1
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d073      	beq.n	800bd5c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	685b      	ldr	r3, [r3, #4]
 800bc78:	2b03      	cmp	r3, #3
 800bc7a:	d129      	bne.n	800bcd0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bc7c:	4b81      	ldr	r3, [pc, #516]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d101      	bne.n	800bc8c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800bc88:	2301      	movs	r3, #1
 800bc8a:	e0f4      	b.n	800be76 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800bc8c:	f000 f9ca 	bl	800c024 <RCC_GetSysClockFreqFromPLLSource>
 800bc90:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800bc92:	693b      	ldr	r3, [r7, #16]
 800bc94:	4a7c      	ldr	r2, [pc, #496]	@ (800be88 <HAL_RCC_ClockConfig+0x268>)
 800bc96:	4293      	cmp	r3, r2
 800bc98:	d93f      	bls.n	800bd1a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bc9a:	4b7a      	ldr	r3, [pc, #488]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d009      	beq.n	800bcba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d033      	beq.n	800bd1a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d12f      	bne.n	800bd1a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bcba:	4b72      	ldr	r3, [pc, #456]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bcbc:	689b      	ldr	r3, [r3, #8]
 800bcbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bcc2:	4a70      	ldr	r2, [pc, #448]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bcc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcc8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800bcca:	2380      	movs	r3, #128	@ 0x80
 800bccc:	617b      	str	r3, [r7, #20]
 800bcce:	e024      	b.n	800bd1a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	685b      	ldr	r3, [r3, #4]
 800bcd4:	2b02      	cmp	r3, #2
 800bcd6:	d107      	bne.n	800bce8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bcd8:	4b6a      	ldr	r3, [pc, #424]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d109      	bne.n	800bcf8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bce4:	2301      	movs	r3, #1
 800bce6:	e0c6      	b.n	800be76 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bce8:	4b66      	ldr	r3, [pc, #408]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d101      	bne.n	800bcf8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	e0be      	b.n	800be76 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800bcf8:	f000 f8ce 	bl	800be98 <HAL_RCC_GetSysClockFreq>
 800bcfc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800bcfe:	693b      	ldr	r3, [r7, #16]
 800bd00:	4a61      	ldr	r2, [pc, #388]	@ (800be88 <HAL_RCC_ClockConfig+0x268>)
 800bd02:	4293      	cmp	r3, r2
 800bd04:	d909      	bls.n	800bd1a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bd06:	4b5f      	ldr	r3, [pc, #380]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bd08:	689b      	ldr	r3, [r3, #8]
 800bd0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bd0e:	4a5d      	ldr	r2, [pc, #372]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bd10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd14:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800bd16:	2380      	movs	r3, #128	@ 0x80
 800bd18:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bd1a:	4b5a      	ldr	r3, [pc, #360]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bd1c:	689b      	ldr	r3, [r3, #8]
 800bd1e:	f023 0203 	bic.w	r2, r3, #3
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	685b      	ldr	r3, [r3, #4]
 800bd26:	4957      	ldr	r1, [pc, #348]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bd28:	4313      	orrs	r3, r2
 800bd2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bd2c:	f7f8 fca8 	bl	8004680 <HAL_GetTick>
 800bd30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bd32:	e00a      	b.n	800bd4a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bd34:	f7f8 fca4 	bl	8004680 <HAL_GetTick>
 800bd38:	4602      	mov	r2, r0
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	1ad3      	subs	r3, r2, r3
 800bd3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd42:	4293      	cmp	r3, r2
 800bd44:	d901      	bls.n	800bd4a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800bd46:	2303      	movs	r3, #3
 800bd48:	e095      	b.n	800be76 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bd4a:	4b4e      	ldr	r3, [pc, #312]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bd4c:	689b      	ldr	r3, [r3, #8]
 800bd4e:	f003 020c 	and.w	r2, r3, #12
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	685b      	ldr	r3, [r3, #4]
 800bd56:	009b      	lsls	r3, r3, #2
 800bd58:	429a      	cmp	r2, r3
 800bd5a:	d1eb      	bne.n	800bd34 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	f003 0302 	and.w	r3, r3, #2
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d023      	beq.n	800bdb0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	f003 0304 	and.w	r3, r3, #4
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d005      	beq.n	800bd80 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bd74:	4b43      	ldr	r3, [pc, #268]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bd76:	689b      	ldr	r3, [r3, #8]
 800bd78:	4a42      	ldr	r2, [pc, #264]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bd7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800bd7e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	f003 0308 	and.w	r3, r3, #8
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d007      	beq.n	800bd9c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800bd8c:	4b3d      	ldr	r3, [pc, #244]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bd8e:	689b      	ldr	r3, [r3, #8]
 800bd90:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bd94:	4a3b      	ldr	r2, [pc, #236]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bd96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800bd9a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bd9c:	4b39      	ldr	r3, [pc, #228]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bd9e:	689b      	ldr	r3, [r3, #8]
 800bda0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	689b      	ldr	r3, [r3, #8]
 800bda8:	4936      	ldr	r1, [pc, #216]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bdaa:	4313      	orrs	r3, r2
 800bdac:	608b      	str	r3, [r1, #8]
 800bdae:	e008      	b.n	800bdc2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	2b80      	cmp	r3, #128	@ 0x80
 800bdb4:	d105      	bne.n	800bdc2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800bdb6:	4b33      	ldr	r3, [pc, #204]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bdb8:	689b      	ldr	r3, [r3, #8]
 800bdba:	4a32      	ldr	r2, [pc, #200]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800bdbc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bdc0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bdc2:	4b2f      	ldr	r3, [pc, #188]	@ (800be80 <HAL_RCC_ClockConfig+0x260>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f003 030f 	and.w	r3, r3, #15
 800bdca:	683a      	ldr	r2, [r7, #0]
 800bdcc:	429a      	cmp	r2, r3
 800bdce:	d21d      	bcs.n	800be0c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bdd0:	4b2b      	ldr	r3, [pc, #172]	@ (800be80 <HAL_RCC_ClockConfig+0x260>)
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	f023 020f 	bic.w	r2, r3, #15
 800bdd8:	4929      	ldr	r1, [pc, #164]	@ (800be80 <HAL_RCC_ClockConfig+0x260>)
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	4313      	orrs	r3, r2
 800bdde:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800bde0:	f7f8 fc4e 	bl	8004680 <HAL_GetTick>
 800bde4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bde6:	e00a      	b.n	800bdfe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bde8:	f7f8 fc4a 	bl	8004680 <HAL_GetTick>
 800bdec:	4602      	mov	r2, r0
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	1ad3      	subs	r3, r2, r3
 800bdf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	d901      	bls.n	800bdfe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800bdfa:	2303      	movs	r3, #3
 800bdfc:	e03b      	b.n	800be76 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bdfe:	4b20      	ldr	r3, [pc, #128]	@ (800be80 <HAL_RCC_ClockConfig+0x260>)
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	f003 030f 	and.w	r3, r3, #15
 800be06:	683a      	ldr	r2, [r7, #0]
 800be08:	429a      	cmp	r2, r3
 800be0a:	d1ed      	bne.n	800bde8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	f003 0304 	and.w	r3, r3, #4
 800be14:	2b00      	cmp	r3, #0
 800be16:	d008      	beq.n	800be2a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800be18:	4b1a      	ldr	r3, [pc, #104]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800be1a:	689b      	ldr	r3, [r3, #8]
 800be1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	68db      	ldr	r3, [r3, #12]
 800be24:	4917      	ldr	r1, [pc, #92]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800be26:	4313      	orrs	r3, r2
 800be28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	f003 0308 	and.w	r3, r3, #8
 800be32:	2b00      	cmp	r3, #0
 800be34:	d009      	beq.n	800be4a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800be36:	4b13      	ldr	r3, [pc, #76]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800be38:	689b      	ldr	r3, [r3, #8]
 800be3a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	691b      	ldr	r3, [r3, #16]
 800be42:	00db      	lsls	r3, r3, #3
 800be44:	490f      	ldr	r1, [pc, #60]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800be46:	4313      	orrs	r3, r2
 800be48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800be4a:	f000 f825 	bl	800be98 <HAL_RCC_GetSysClockFreq>
 800be4e:	4602      	mov	r2, r0
 800be50:	4b0c      	ldr	r3, [pc, #48]	@ (800be84 <HAL_RCC_ClockConfig+0x264>)
 800be52:	689b      	ldr	r3, [r3, #8]
 800be54:	091b      	lsrs	r3, r3, #4
 800be56:	f003 030f 	and.w	r3, r3, #15
 800be5a:	490c      	ldr	r1, [pc, #48]	@ (800be8c <HAL_RCC_ClockConfig+0x26c>)
 800be5c:	5ccb      	ldrb	r3, [r1, r3]
 800be5e:	f003 031f 	and.w	r3, r3, #31
 800be62:	fa22 f303 	lsr.w	r3, r2, r3
 800be66:	4a0a      	ldr	r2, [pc, #40]	@ (800be90 <HAL_RCC_ClockConfig+0x270>)
 800be68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800be6a:	4b0a      	ldr	r3, [pc, #40]	@ (800be94 <HAL_RCC_ClockConfig+0x274>)
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	4618      	mov	r0, r3
 800be70:	f7f8 fbba 	bl	80045e8 <HAL_InitTick>
 800be74:	4603      	mov	r3, r0
}
 800be76:	4618      	mov	r0, r3
 800be78:	3718      	adds	r7, #24
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	bf00      	nop
 800be80:	40022000 	.word	0x40022000
 800be84:	40021000 	.word	0x40021000
 800be88:	04c4b400 	.word	0x04c4b400
 800be8c:	08025fcc 	.word	0x08025fcc
 800be90:	20000040 	.word	0x20000040
 800be94:	20000048 	.word	0x20000048

0800be98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800be98:	b480      	push	{r7}
 800be9a:	b087      	sub	sp, #28
 800be9c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800be9e:	4b2c      	ldr	r3, [pc, #176]	@ (800bf50 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bea0:	689b      	ldr	r3, [r3, #8]
 800bea2:	f003 030c 	and.w	r3, r3, #12
 800bea6:	2b04      	cmp	r3, #4
 800bea8:	d102      	bne.n	800beb0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800beaa:	4b2a      	ldr	r3, [pc, #168]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0xbc>)
 800beac:	613b      	str	r3, [r7, #16]
 800beae:	e047      	b.n	800bf40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800beb0:	4b27      	ldr	r3, [pc, #156]	@ (800bf50 <HAL_RCC_GetSysClockFreq+0xb8>)
 800beb2:	689b      	ldr	r3, [r3, #8]
 800beb4:	f003 030c 	and.w	r3, r3, #12
 800beb8:	2b08      	cmp	r3, #8
 800beba:	d102      	bne.n	800bec2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bebc:	4b26      	ldr	r3, [pc, #152]	@ (800bf58 <HAL_RCC_GetSysClockFreq+0xc0>)
 800bebe:	613b      	str	r3, [r7, #16]
 800bec0:	e03e      	b.n	800bf40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800bec2:	4b23      	ldr	r3, [pc, #140]	@ (800bf50 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bec4:	689b      	ldr	r3, [r3, #8]
 800bec6:	f003 030c 	and.w	r3, r3, #12
 800beca:	2b0c      	cmp	r3, #12
 800becc:	d136      	bne.n	800bf3c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bece:	4b20      	ldr	r3, [pc, #128]	@ (800bf50 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bed0:	68db      	ldr	r3, [r3, #12]
 800bed2:	f003 0303 	and.w	r3, r3, #3
 800bed6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bed8:	4b1d      	ldr	r3, [pc, #116]	@ (800bf50 <HAL_RCC_GetSysClockFreq+0xb8>)
 800beda:	68db      	ldr	r3, [r3, #12]
 800bedc:	091b      	lsrs	r3, r3, #4
 800bede:	f003 030f 	and.w	r3, r3, #15
 800bee2:	3301      	adds	r3, #1
 800bee4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	2b03      	cmp	r3, #3
 800beea:	d10c      	bne.n	800bf06 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800beec:	4a1a      	ldr	r2, [pc, #104]	@ (800bf58 <HAL_RCC_GetSysClockFreq+0xc0>)
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bef4:	4a16      	ldr	r2, [pc, #88]	@ (800bf50 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bef6:	68d2      	ldr	r2, [r2, #12]
 800bef8:	0a12      	lsrs	r2, r2, #8
 800befa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800befe:	fb02 f303 	mul.w	r3, r2, r3
 800bf02:	617b      	str	r3, [r7, #20]
      break;
 800bf04:	e00c      	b.n	800bf20 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bf06:	4a13      	ldr	r2, [pc, #76]	@ (800bf54 <HAL_RCC_GetSysClockFreq+0xbc>)
 800bf08:	68bb      	ldr	r3, [r7, #8]
 800bf0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf0e:	4a10      	ldr	r2, [pc, #64]	@ (800bf50 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bf10:	68d2      	ldr	r2, [r2, #12]
 800bf12:	0a12      	lsrs	r2, r2, #8
 800bf14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bf18:	fb02 f303 	mul.w	r3, r2, r3
 800bf1c:	617b      	str	r3, [r7, #20]
      break;
 800bf1e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bf20:	4b0b      	ldr	r3, [pc, #44]	@ (800bf50 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bf22:	68db      	ldr	r3, [r3, #12]
 800bf24:	0e5b      	lsrs	r3, r3, #25
 800bf26:	f003 0303 	and.w	r3, r3, #3
 800bf2a:	3301      	adds	r3, #1
 800bf2c:	005b      	lsls	r3, r3, #1
 800bf2e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800bf30:	697a      	ldr	r2, [r7, #20]
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf38:	613b      	str	r3, [r7, #16]
 800bf3a:	e001      	b.n	800bf40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800bf40:	693b      	ldr	r3, [r7, #16]
}
 800bf42:	4618      	mov	r0, r3
 800bf44:	371c      	adds	r7, #28
 800bf46:	46bd      	mov	sp, r7
 800bf48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4c:	4770      	bx	lr
 800bf4e:	bf00      	nop
 800bf50:	40021000 	.word	0x40021000
 800bf54:	00f42400 	.word	0x00f42400
 800bf58:	007a1200 	.word	0x007a1200

0800bf5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bf5c:	b480      	push	{r7}
 800bf5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bf60:	4b03      	ldr	r3, [pc, #12]	@ (800bf70 <HAL_RCC_GetHCLKFreq+0x14>)
 800bf62:	681b      	ldr	r3, [r3, #0]
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	46bd      	mov	sp, r7
 800bf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6c:	4770      	bx	lr
 800bf6e:	bf00      	nop
 800bf70:	20000040 	.word	0x20000040

0800bf74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800bf78:	f7ff fff0 	bl	800bf5c <HAL_RCC_GetHCLKFreq>
 800bf7c:	4602      	mov	r2, r0
 800bf7e:	4b06      	ldr	r3, [pc, #24]	@ (800bf98 <HAL_RCC_GetPCLK1Freq+0x24>)
 800bf80:	689b      	ldr	r3, [r3, #8]
 800bf82:	0a1b      	lsrs	r3, r3, #8
 800bf84:	f003 0307 	and.w	r3, r3, #7
 800bf88:	4904      	ldr	r1, [pc, #16]	@ (800bf9c <HAL_RCC_GetPCLK1Freq+0x28>)
 800bf8a:	5ccb      	ldrb	r3, [r1, r3]
 800bf8c:	f003 031f 	and.w	r3, r3, #31
 800bf90:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bf94:	4618      	mov	r0, r3
 800bf96:	bd80      	pop	{r7, pc}
 800bf98:	40021000 	.word	0x40021000
 800bf9c:	08025fdc 	.word	0x08025fdc

0800bfa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800bfa4:	f7ff ffda 	bl	800bf5c <HAL_RCC_GetHCLKFreq>
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	4b06      	ldr	r3, [pc, #24]	@ (800bfc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bfac:	689b      	ldr	r3, [r3, #8]
 800bfae:	0adb      	lsrs	r3, r3, #11
 800bfb0:	f003 0307 	and.w	r3, r3, #7
 800bfb4:	4904      	ldr	r1, [pc, #16]	@ (800bfc8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800bfb6:	5ccb      	ldrb	r3, [r1, r3]
 800bfb8:	f003 031f 	and.w	r3, r3, #31
 800bfbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	bd80      	pop	{r7, pc}
 800bfc4:	40021000 	.word	0x40021000
 800bfc8:	08025fdc 	.word	0x08025fdc

0800bfcc <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800bfcc:	b480      	push	{r7}
 800bfce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800bfd0:	4b05      	ldr	r3, [pc, #20]	@ (800bfe8 <HAL_RCC_EnableCSS+0x1c>)
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	4a04      	ldr	r2, [pc, #16]	@ (800bfe8 <HAL_RCC_EnableCSS+0x1c>)
 800bfd6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bfda:	6013      	str	r3, [r2, #0]
}
 800bfdc:	bf00      	nop
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe4:	4770      	bx	lr
 800bfe6:	bf00      	nop
 800bfe8:	40021000 	.word	0x40021000

0800bfec <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800bff0:	4b07      	ldr	r3, [pc, #28]	@ (800c010 <HAL_RCC_NMI_IRQHandler+0x24>)
 800bff2:	69db      	ldr	r3, [r3, #28]
 800bff4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bff8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bffc:	d105      	bne.n	800c00a <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800bffe:	f000 f809 	bl	800c014 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800c002:	4b03      	ldr	r3, [pc, #12]	@ (800c010 <HAL_RCC_NMI_IRQHandler+0x24>)
 800c004:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c008:	621a      	str	r2, [r3, #32]
  }
}
 800c00a:	bf00      	nop
 800c00c:	bd80      	pop	{r7, pc}
 800c00e:	bf00      	nop
 800c010:	40021000 	.word	0x40021000

0800c014 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800c014:	b480      	push	{r7}
 800c016:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 800c018:	bf00      	nop
 800c01a:	46bd      	mov	sp, r7
 800c01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c020:	4770      	bx	lr
	...

0800c024 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c024:	b480      	push	{r7}
 800c026:	b087      	sub	sp, #28
 800c028:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c02a:	4b1e      	ldr	r3, [pc, #120]	@ (800c0a4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c02c:	68db      	ldr	r3, [r3, #12]
 800c02e:	f003 0303 	and.w	r3, r3, #3
 800c032:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c034:	4b1b      	ldr	r3, [pc, #108]	@ (800c0a4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c036:	68db      	ldr	r3, [r3, #12]
 800c038:	091b      	lsrs	r3, r3, #4
 800c03a:	f003 030f 	and.w	r3, r3, #15
 800c03e:	3301      	adds	r3, #1
 800c040:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c042:	693b      	ldr	r3, [r7, #16]
 800c044:	2b03      	cmp	r3, #3
 800c046:	d10c      	bne.n	800c062 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c048:	4a17      	ldr	r2, [pc, #92]	@ (800c0a8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c050:	4a14      	ldr	r2, [pc, #80]	@ (800c0a4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c052:	68d2      	ldr	r2, [r2, #12]
 800c054:	0a12      	lsrs	r2, r2, #8
 800c056:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c05a:	fb02 f303 	mul.w	r3, r2, r3
 800c05e:	617b      	str	r3, [r7, #20]
    break;
 800c060:	e00c      	b.n	800c07c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c062:	4a12      	ldr	r2, [pc, #72]	@ (800c0ac <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	fbb2 f3f3 	udiv	r3, r2, r3
 800c06a:	4a0e      	ldr	r2, [pc, #56]	@ (800c0a4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c06c:	68d2      	ldr	r2, [r2, #12]
 800c06e:	0a12      	lsrs	r2, r2, #8
 800c070:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c074:	fb02 f303 	mul.w	r3, r2, r3
 800c078:	617b      	str	r3, [r7, #20]
    break;
 800c07a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c07c:	4b09      	ldr	r3, [pc, #36]	@ (800c0a4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c07e:	68db      	ldr	r3, [r3, #12]
 800c080:	0e5b      	lsrs	r3, r3, #25
 800c082:	f003 0303 	and.w	r3, r3, #3
 800c086:	3301      	adds	r3, #1
 800c088:	005b      	lsls	r3, r3, #1
 800c08a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c08c:	697a      	ldr	r2, [r7, #20]
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	fbb2 f3f3 	udiv	r3, r2, r3
 800c094:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c096:	687b      	ldr	r3, [r7, #4]
}
 800c098:	4618      	mov	r0, r3
 800c09a:	371c      	adds	r7, #28
 800c09c:	46bd      	mov	sp, r7
 800c09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a2:	4770      	bx	lr
 800c0a4:	40021000 	.word	0x40021000
 800c0a8:	007a1200 	.word	0x007a1200
 800c0ac:	00f42400 	.word	0x00f42400

0800c0b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b086      	sub	sp, #24
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c0bc:	2300      	movs	r3, #0
 800c0be:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	f000 8098 	beq.w	800c1fe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c0d2:	4b43      	ldr	r3, [pc, #268]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d10d      	bne.n	800c0fa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c0de:	4b40      	ldr	r3, [pc, #256]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0e2:	4a3f      	ldr	r2, [pc, #252]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c0e8:	6593      	str	r3, [r2, #88]	@ 0x58
 800c0ea:	4b3d      	ldr	r3, [pc, #244]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c0ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c0f2:	60bb      	str	r3, [r7, #8]
 800c0f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c0fa:	4b3a      	ldr	r3, [pc, #232]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	4a39      	ldr	r2, [pc, #228]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c100:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c104:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c106:	f7f8 fabb 	bl	8004680 <HAL_GetTick>
 800c10a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c10c:	e009      	b.n	800c122 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c10e:	f7f8 fab7 	bl	8004680 <HAL_GetTick>
 800c112:	4602      	mov	r2, r0
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	1ad3      	subs	r3, r2, r3
 800c118:	2b02      	cmp	r3, #2
 800c11a:	d902      	bls.n	800c122 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c11c:	2303      	movs	r3, #3
 800c11e:	74fb      	strb	r3, [r7, #19]
        break;
 800c120:	e005      	b.n	800c12e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c122:	4b30      	ldr	r3, [pc, #192]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d0ef      	beq.n	800c10e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c12e:	7cfb      	ldrb	r3, [r7, #19]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d159      	bne.n	800c1e8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c134:	4b2a      	ldr	r3, [pc, #168]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c13a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c13e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c140:	697b      	ldr	r3, [r7, #20]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d01e      	beq.n	800c184 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c14a:	697a      	ldr	r2, [r7, #20]
 800c14c:	429a      	cmp	r2, r3
 800c14e:	d019      	beq.n	800c184 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c150:	4b23      	ldr	r3, [pc, #140]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c156:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c15a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c15c:	4b20      	ldr	r3, [pc, #128]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c15e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c162:	4a1f      	ldr	r2, [pc, #124]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c164:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c168:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c16c:	4b1c      	ldr	r3, [pc, #112]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c16e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c172:	4a1b      	ldr	r2, [pc, #108]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c174:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c178:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c17c:	4a18      	ldr	r2, [pc, #96]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c17e:	697b      	ldr	r3, [r7, #20]
 800c180:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	f003 0301 	and.w	r3, r3, #1
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d016      	beq.n	800c1bc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c18e:	f7f8 fa77 	bl	8004680 <HAL_GetTick>
 800c192:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c194:	e00b      	b.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c196:	f7f8 fa73 	bl	8004680 <HAL_GetTick>
 800c19a:	4602      	mov	r2, r0
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	1ad3      	subs	r3, r2, r3
 800c1a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c1a4:	4293      	cmp	r3, r2
 800c1a6:	d902      	bls.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c1a8:	2303      	movs	r3, #3
 800c1aa:	74fb      	strb	r3, [r7, #19]
            break;
 800c1ac:	e006      	b.n	800c1bc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c1ae:	4b0c      	ldr	r3, [pc, #48]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c1b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1b4:	f003 0302 	and.w	r3, r3, #2
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d0ec      	beq.n	800c196 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c1bc:	7cfb      	ldrb	r3, [r7, #19]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d10b      	bne.n	800c1da <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c1c2:	4b07      	ldr	r3, [pc, #28]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c1c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c1d0:	4903      	ldr	r1, [pc, #12]	@ (800c1e0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c1d2:	4313      	orrs	r3, r2
 800c1d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c1d8:	e008      	b.n	800c1ec <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c1da:	7cfb      	ldrb	r3, [r7, #19]
 800c1dc:	74bb      	strb	r3, [r7, #18]
 800c1de:	e005      	b.n	800c1ec <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c1e0:	40021000 	.word	0x40021000
 800c1e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1e8:	7cfb      	ldrb	r3, [r7, #19]
 800c1ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c1ec:	7c7b      	ldrb	r3, [r7, #17]
 800c1ee:	2b01      	cmp	r3, #1
 800c1f0:	d105      	bne.n	800c1fe <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c1f2:	4ba7      	ldr	r3, [pc, #668]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c1f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1f6:	4aa6      	ldr	r2, [pc, #664]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c1f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c1fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	f003 0301 	and.w	r3, r3, #1
 800c206:	2b00      	cmp	r3, #0
 800c208:	d00a      	beq.n	800c220 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c20a:	4ba1      	ldr	r3, [pc, #644]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c20c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c210:	f023 0203 	bic.w	r2, r3, #3
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	685b      	ldr	r3, [r3, #4]
 800c218:	499d      	ldr	r1, [pc, #628]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c21a:	4313      	orrs	r3, r2
 800c21c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	f003 0302 	and.w	r3, r3, #2
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d00a      	beq.n	800c242 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c22c:	4b98      	ldr	r3, [pc, #608]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c22e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c232:	f023 020c 	bic.w	r2, r3, #12
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	689b      	ldr	r3, [r3, #8]
 800c23a:	4995      	ldr	r1, [pc, #596]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c23c:	4313      	orrs	r3, r2
 800c23e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f003 0304 	and.w	r3, r3, #4
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d00a      	beq.n	800c264 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c24e:	4b90      	ldr	r3, [pc, #576]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c254:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	68db      	ldr	r3, [r3, #12]
 800c25c:	498c      	ldr	r1, [pc, #560]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c25e:	4313      	orrs	r3, r2
 800c260:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	f003 0308 	and.w	r3, r3, #8
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d00a      	beq.n	800c286 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c270:	4b87      	ldr	r3, [pc, #540]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c276:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	691b      	ldr	r3, [r3, #16]
 800c27e:	4984      	ldr	r1, [pc, #528]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c280:	4313      	orrs	r3, r2
 800c282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	f003 0310 	and.w	r3, r3, #16
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d00a      	beq.n	800c2a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c292:	4b7f      	ldr	r3, [pc, #508]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c298:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	695b      	ldr	r3, [r3, #20]
 800c2a0:	497b      	ldr	r1, [pc, #492]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c2a2:	4313      	orrs	r3, r2
 800c2a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	f003 0320 	and.w	r3, r3, #32
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d00a      	beq.n	800c2ca <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c2b4:	4b76      	ldr	r3, [pc, #472]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c2b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	699b      	ldr	r3, [r3, #24]
 800c2c2:	4973      	ldr	r1, [pc, #460]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c2c4:	4313      	orrs	r3, r2
 800c2c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d00a      	beq.n	800c2ec <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c2d6:	4b6e      	ldr	r3, [pc, #440]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c2d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2dc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	69db      	ldr	r3, [r3, #28]
 800c2e4:	496a      	ldr	r1, [pc, #424]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c2e6:	4313      	orrs	r3, r2
 800c2e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d00a      	beq.n	800c30e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c2f8:	4b65      	ldr	r3, [pc, #404]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c2fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2fe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	6a1b      	ldr	r3, [r3, #32]
 800c306:	4962      	ldr	r1, [pc, #392]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c308:	4313      	orrs	r3, r2
 800c30a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c316:	2b00      	cmp	r3, #0
 800c318:	d00a      	beq.n	800c330 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c31a:	4b5d      	ldr	r3, [pc, #372]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c31c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c320:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c328:	4959      	ldr	r1, [pc, #356]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c32a:	4313      	orrs	r3, r2
 800c32c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d00a      	beq.n	800c352 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c33c:	4b54      	ldr	r3, [pc, #336]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c33e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c342:	f023 0203 	bic.w	r2, r3, #3
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c34a:	4951      	ldr	r1, [pc, #324]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c34c:	4313      	orrs	r3, r2
 800c34e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d00a      	beq.n	800c374 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c35e:	4b4c      	ldr	r3, [pc, #304]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c364:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c36c:	4948      	ldr	r1, [pc, #288]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c36e:	4313      	orrs	r3, r2
 800c370:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d015      	beq.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c380:	4b43      	ldr	r3, [pc, #268]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c386:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c38e:	4940      	ldr	r1, [pc, #256]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c390:	4313      	orrs	r3, r2
 800c392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c39a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c39e:	d105      	bne.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c3a0:	4b3b      	ldr	r3, [pc, #236]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c3a2:	68db      	ldr	r3, [r3, #12]
 800c3a4:	4a3a      	ldr	r2, [pc, #232]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c3a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c3aa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d015      	beq.n	800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c3b8:	4b35      	ldr	r3, [pc, #212]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c3ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3be:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3c6:	4932      	ldr	r1, [pc, #200]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c3c8:	4313      	orrs	r3, r2
 800c3ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c3d6:	d105      	bne.n	800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c3d8:	4b2d      	ldr	r3, [pc, #180]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c3da:	68db      	ldr	r3, [r3, #12]
 800c3dc:	4a2c      	ldr	r2, [pc, #176]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c3de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c3e2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d015      	beq.n	800c41c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c3f0:	4b27      	ldr	r3, [pc, #156]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c3f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3f6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3fe:	4924      	ldr	r1, [pc, #144]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c400:	4313      	orrs	r3, r2
 800c402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c40a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c40e:	d105      	bne.n	800c41c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c410:	4b1f      	ldr	r3, [pc, #124]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c412:	68db      	ldr	r3, [r3, #12]
 800c414:	4a1e      	ldr	r2, [pc, #120]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c416:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c41a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c424:	2b00      	cmp	r3, #0
 800c426:	d015      	beq.n	800c454 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c428:	4b19      	ldr	r3, [pc, #100]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c42a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c42e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c436:	4916      	ldr	r1, [pc, #88]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c438:	4313      	orrs	r3, r2
 800c43a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c442:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c446:	d105      	bne.n	800c454 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c448:	4b11      	ldr	r3, [pc, #68]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c44a:	68db      	ldr	r3, [r3, #12]
 800c44c:	4a10      	ldr	r2, [pc, #64]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c44e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c452:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d019      	beq.n	800c494 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c460:	4b0b      	ldr	r3, [pc, #44]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c466:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c46e:	4908      	ldr	r1, [pc, #32]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c470:	4313      	orrs	r3, r2
 800c472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c47a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c47e:	d109      	bne.n	800c494 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c480:	4b03      	ldr	r3, [pc, #12]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c482:	68db      	ldr	r3, [r3, #12]
 800c484:	4a02      	ldr	r2, [pc, #8]	@ (800c490 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c486:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c48a:	60d3      	str	r3, [r2, #12]
 800c48c:	e002      	b.n	800c494 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800c48e:	bf00      	nop
 800c490:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d015      	beq.n	800c4cc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800c4a0:	4b29      	ldr	r3, [pc, #164]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c4a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4a6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4ae:	4926      	ldr	r1, [pc, #152]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c4b0:	4313      	orrs	r3, r2
 800c4b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c4be:	d105      	bne.n	800c4cc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c4c0:	4b21      	ldr	r3, [pc, #132]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c4c2:	68db      	ldr	r3, [r3, #12]
 800c4c4:	4a20      	ldr	r2, [pc, #128]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c4c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c4ca:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d015      	beq.n	800c504 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800c4d8:	4b1b      	ldr	r3, [pc, #108]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c4da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4de:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c4e6:	4918      	ldr	r1, [pc, #96]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c4e8:	4313      	orrs	r3, r2
 800c4ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c4f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4f6:	d105      	bne.n	800c504 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c4f8:	4b13      	ldr	r3, [pc, #76]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c4fa:	68db      	ldr	r3, [r3, #12]
 800c4fc:	4a12      	ldr	r2, [pc, #72]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c4fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c502:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d015      	beq.n	800c53c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c510:	4b0d      	ldr	r3, [pc, #52]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c512:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c516:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c51e:	490a      	ldr	r1, [pc, #40]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c520:	4313      	orrs	r3, r2
 800c522:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c52a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c52e:	d105      	bne.n	800c53c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c530:	4b05      	ldr	r3, [pc, #20]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c532:	68db      	ldr	r3, [r3, #12]
 800c534:	4a04      	ldr	r2, [pc, #16]	@ (800c548 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c536:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c53a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800c53c:	7cbb      	ldrb	r3, [r7, #18]
}
 800c53e:	4618      	mov	r0, r3
 800c540:	3718      	adds	r7, #24
 800c542:	46bd      	mov	sp, r7
 800c544:	bd80      	pop	{r7, pc}
 800c546:	bf00      	nop
 800c548:	40021000 	.word	0x40021000

0800c54c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b084      	sub	sp, #16
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d101      	bne.n	800c55e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c55a:	2301      	movs	r3, #1
 800c55c:	e09d      	b.n	800c69a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c562:	2b00      	cmp	r3, #0
 800c564:	d108      	bne.n	800c578 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	685b      	ldr	r3, [r3, #4]
 800c56a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c56e:	d009      	beq.n	800c584 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2200      	movs	r2, #0
 800c574:	61da      	str	r2, [r3, #28]
 800c576:	e005      	b.n	800c584 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	2200      	movs	r2, #0
 800c57c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	2200      	movs	r2, #0
 800c582:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2200      	movs	r2, #0
 800c588:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c590:	b2db      	uxtb	r3, r3
 800c592:	2b00      	cmp	r3, #0
 800c594:	d106      	bne.n	800c5a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	2200      	movs	r2, #0
 800c59a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	f7f7 fab0 	bl	8003b04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2202      	movs	r2, #2
 800c5a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	681a      	ldr	r2, [r3, #0]
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c5ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	68db      	ldr	r3, [r3, #12]
 800c5c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c5c4:	d902      	bls.n	800c5cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	60fb      	str	r3, [r7, #12]
 800c5ca:	e002      	b.n	800c5d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c5cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c5d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	68db      	ldr	r3, [r3, #12]
 800c5d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800c5da:	d007      	beq.n	800c5ec <HAL_SPI_Init+0xa0>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	68db      	ldr	r3, [r3, #12]
 800c5e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c5e4:	d002      	beq.n	800c5ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	685b      	ldr	r3, [r3, #4]
 800c5f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	689b      	ldr	r3, [r3, #8]
 800c5f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800c5fc:	431a      	orrs	r2, r3
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	691b      	ldr	r3, [r3, #16]
 800c602:	f003 0302 	and.w	r3, r3, #2
 800c606:	431a      	orrs	r2, r3
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	695b      	ldr	r3, [r3, #20]
 800c60c:	f003 0301 	and.w	r3, r3, #1
 800c610:	431a      	orrs	r2, r3
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	699b      	ldr	r3, [r3, #24]
 800c616:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c61a:	431a      	orrs	r2, r3
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	69db      	ldr	r3, [r3, #28]
 800c620:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c624:	431a      	orrs	r2, r3
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	6a1b      	ldr	r3, [r3, #32]
 800c62a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c62e:	ea42 0103 	orr.w	r1, r2, r3
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c636:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	430a      	orrs	r2, r1
 800c640:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	699b      	ldr	r3, [r3, #24]
 800c646:	0c1b      	lsrs	r3, r3, #16
 800c648:	f003 0204 	and.w	r2, r3, #4
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c650:	f003 0310 	and.w	r3, r3, #16
 800c654:	431a      	orrs	r2, r3
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c65a:	f003 0308 	and.w	r3, r3, #8
 800c65e:	431a      	orrs	r2, r3
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	68db      	ldr	r3, [r3, #12]
 800c664:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800c668:	ea42 0103 	orr.w	r1, r2, r3
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	430a      	orrs	r2, r1
 800c678:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	69da      	ldr	r2, [r3, #28]
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c688:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2200      	movs	r2, #0
 800c68e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2201      	movs	r2, #1
 800c694:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800c698:	2300      	movs	r3, #0
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	3710      	adds	r7, #16
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bd80      	pop	{r7, pc}

0800c6a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c6a2:	b580      	push	{r7, lr}
 800c6a4:	b088      	sub	sp, #32
 800c6a6:	af00      	add	r7, sp, #0
 800c6a8:	60f8      	str	r0, [r7, #12]
 800c6aa:	60b9      	str	r1, [r7, #8]
 800c6ac:	603b      	str	r3, [r7, #0]
 800c6ae:	4613      	mov	r3, r2
 800c6b0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c6b2:	f7f7 ffe5 	bl	8004680 <HAL_GetTick>
 800c6b6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800c6b8:	88fb      	ldrh	r3, [r7, #6]
 800c6ba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c6c2:	b2db      	uxtb	r3, r3
 800c6c4:	2b01      	cmp	r3, #1
 800c6c6:	d001      	beq.n	800c6cc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800c6c8:	2302      	movs	r3, #2
 800c6ca:	e15c      	b.n	800c986 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800c6cc:	68bb      	ldr	r3, [r7, #8]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d002      	beq.n	800c6d8 <HAL_SPI_Transmit+0x36>
 800c6d2:	88fb      	ldrh	r3, [r7, #6]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d101      	bne.n	800c6dc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800c6d8:	2301      	movs	r3, #1
 800c6da:	e154      	b.n	800c986 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c6e2:	2b01      	cmp	r3, #1
 800c6e4:	d101      	bne.n	800c6ea <HAL_SPI_Transmit+0x48>
 800c6e6:	2302      	movs	r3, #2
 800c6e8:	e14d      	b.n	800c986 <HAL_SPI_Transmit+0x2e4>
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	2201      	movs	r2, #1
 800c6ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	2203      	movs	r2, #3
 800c6f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	68ba      	ldr	r2, [r7, #8]
 800c704:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	88fa      	ldrh	r2, [r7, #6]
 800c70a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	88fa      	ldrh	r2, [r7, #6]
 800c710:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	2200      	movs	r2, #0
 800c716:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	2200      	movs	r2, #0
 800c71c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	2200      	movs	r2, #0
 800c724:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	2200      	movs	r2, #0
 800c72c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	2200      	movs	r2, #0
 800c732:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	689b      	ldr	r3, [r3, #8]
 800c738:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c73c:	d10f      	bne.n	800c75e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	681a      	ldr	r2, [r3, #0]
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c74c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	681a      	ldr	r2, [r3, #0]
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c75c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c768:	2b40      	cmp	r3, #64	@ 0x40
 800c76a:	d007      	beq.n	800c77c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	681a      	ldr	r2, [r3, #0]
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c77a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	68db      	ldr	r3, [r3, #12]
 800c780:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c784:	d952      	bls.n	800c82c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	685b      	ldr	r3, [r3, #4]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d002      	beq.n	800c794 <HAL_SPI_Transmit+0xf2>
 800c78e:	8b7b      	ldrh	r3, [r7, #26]
 800c790:	2b01      	cmp	r3, #1
 800c792:	d145      	bne.n	800c820 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c798:	881a      	ldrh	r2, [r3, #0]
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7a4:	1c9a      	adds	r2, r3, #2
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c7ae:	b29b      	uxth	r3, r3
 800c7b0:	3b01      	subs	r3, #1
 800c7b2:	b29a      	uxth	r2, r3
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c7b8:	e032      	b.n	800c820 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	689b      	ldr	r3, [r3, #8]
 800c7c0:	f003 0302 	and.w	r3, r3, #2
 800c7c4:	2b02      	cmp	r3, #2
 800c7c6:	d112      	bne.n	800c7ee <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7cc:	881a      	ldrh	r2, [r3, #0]
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7d8:	1c9a      	adds	r2, r3, #2
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c7e2:	b29b      	uxth	r3, r3
 800c7e4:	3b01      	subs	r3, #1
 800c7e6:	b29a      	uxth	r2, r3
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c7ec:	e018      	b.n	800c820 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c7ee:	f7f7 ff47 	bl	8004680 <HAL_GetTick>
 800c7f2:	4602      	mov	r2, r0
 800c7f4:	69fb      	ldr	r3, [r7, #28]
 800c7f6:	1ad3      	subs	r3, r2, r3
 800c7f8:	683a      	ldr	r2, [r7, #0]
 800c7fa:	429a      	cmp	r2, r3
 800c7fc:	d803      	bhi.n	800c806 <HAL_SPI_Transmit+0x164>
 800c7fe:	683b      	ldr	r3, [r7, #0]
 800c800:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c804:	d102      	bne.n	800c80c <HAL_SPI_Transmit+0x16a>
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d109      	bne.n	800c820 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	2201      	movs	r2, #1
 800c810:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	2200      	movs	r2, #0
 800c818:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c81c:	2303      	movs	r3, #3
 800c81e:	e0b2      	b.n	800c986 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c824:	b29b      	uxth	r3, r3
 800c826:	2b00      	cmp	r3, #0
 800c828:	d1c7      	bne.n	800c7ba <HAL_SPI_Transmit+0x118>
 800c82a:	e083      	b.n	800c934 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	685b      	ldr	r3, [r3, #4]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d002      	beq.n	800c83a <HAL_SPI_Transmit+0x198>
 800c834:	8b7b      	ldrh	r3, [r7, #26]
 800c836:	2b01      	cmp	r3, #1
 800c838:	d177      	bne.n	800c92a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c83e:	b29b      	uxth	r3, r3
 800c840:	2b01      	cmp	r3, #1
 800c842:	d912      	bls.n	800c86a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c848:	881a      	ldrh	r2, [r3, #0]
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c854:	1c9a      	adds	r2, r3, #2
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c85e:	b29b      	uxth	r3, r3
 800c860:	3b02      	subs	r3, #2
 800c862:	b29a      	uxth	r2, r3
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c868:	e05f      	b.n	800c92a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	330c      	adds	r3, #12
 800c874:	7812      	ldrb	r2, [r2, #0]
 800c876:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c87c:	1c5a      	adds	r2, r3, #1
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c886:	b29b      	uxth	r3, r3
 800c888:	3b01      	subs	r3, #1
 800c88a:	b29a      	uxth	r2, r3
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800c890:	e04b      	b.n	800c92a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	689b      	ldr	r3, [r3, #8]
 800c898:	f003 0302 	and.w	r3, r3, #2
 800c89c:	2b02      	cmp	r3, #2
 800c89e:	d12b      	bne.n	800c8f8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c8a4:	b29b      	uxth	r3, r3
 800c8a6:	2b01      	cmp	r3, #1
 800c8a8:	d912      	bls.n	800c8d0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8ae:	881a      	ldrh	r2, [r3, #0]
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8ba:	1c9a      	adds	r2, r3, #2
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c8c4:	b29b      	uxth	r3, r3
 800c8c6:	3b02      	subs	r3, #2
 800c8c8:	b29a      	uxth	r2, r3
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c8ce:	e02c      	b.n	800c92a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	330c      	adds	r3, #12
 800c8da:	7812      	ldrb	r2, [r2, #0]
 800c8dc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8e2:	1c5a      	adds	r2, r3, #1
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c8ec:	b29b      	uxth	r3, r3
 800c8ee:	3b01      	subs	r3, #1
 800c8f0:	b29a      	uxth	r2, r3
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c8f6:	e018      	b.n	800c92a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c8f8:	f7f7 fec2 	bl	8004680 <HAL_GetTick>
 800c8fc:	4602      	mov	r2, r0
 800c8fe:	69fb      	ldr	r3, [r7, #28]
 800c900:	1ad3      	subs	r3, r2, r3
 800c902:	683a      	ldr	r2, [r7, #0]
 800c904:	429a      	cmp	r2, r3
 800c906:	d803      	bhi.n	800c910 <HAL_SPI_Transmit+0x26e>
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c90e:	d102      	bne.n	800c916 <HAL_SPI_Transmit+0x274>
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d109      	bne.n	800c92a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	2201      	movs	r2, #1
 800c91a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	2200      	movs	r2, #0
 800c922:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c926:	2303      	movs	r3, #3
 800c928:	e02d      	b.n	800c986 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c92e:	b29b      	uxth	r3, r3
 800c930:	2b00      	cmp	r3, #0
 800c932:	d1ae      	bne.n	800c892 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c934:	69fa      	ldr	r2, [r7, #28]
 800c936:	6839      	ldr	r1, [r7, #0]
 800c938:	68f8      	ldr	r0, [r7, #12]
 800c93a:	f000 fad5 	bl	800cee8 <SPI_EndRxTxTransaction>
 800c93e:	4603      	mov	r3, r0
 800c940:	2b00      	cmp	r3, #0
 800c942:	d002      	beq.n	800c94a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	2220      	movs	r2, #32
 800c948:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	689b      	ldr	r3, [r3, #8]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d10a      	bne.n	800c968 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c952:	2300      	movs	r3, #0
 800c954:	617b      	str	r3, [r7, #20]
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	68db      	ldr	r3, [r3, #12]
 800c95c:	617b      	str	r3, [r7, #20]
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	689b      	ldr	r3, [r3, #8]
 800c964:	617b      	str	r3, [r7, #20]
 800c966:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	2201      	movs	r2, #1
 800c96c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	2200      	movs	r2, #0
 800c974:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d001      	beq.n	800c984 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800c980:	2301      	movs	r3, #1
 800c982:	e000      	b.n	800c986 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800c984:	2300      	movs	r3, #0
  }
}
 800c986:	4618      	mov	r0, r3
 800c988:	3720      	adds	r7, #32
 800c98a:	46bd      	mov	sp, r7
 800c98c:	bd80      	pop	{r7, pc}
	...

0800c990 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b084      	sub	sp, #16
 800c994:	af00      	add	r7, sp, #0
 800c996:	60f8      	str	r0, [r7, #12]
 800c998:	60b9      	str	r1, [r7, #8]
 800c99a:	4613      	mov	r3, r2
 800c99c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c9a4:	b2db      	uxtb	r3, r3
 800c9a6:	2b01      	cmp	r3, #1
 800c9a8:	d001      	beq.n	800c9ae <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800c9aa:	2302      	movs	r3, #2
 800c9ac:	e0d4      	b.n	800cb58 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d002      	beq.n	800c9ba <HAL_SPI_Transmit_DMA+0x2a>
 800c9b4:	88fb      	ldrh	r3, [r7, #6]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d101      	bne.n	800c9be <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800c9ba:	2301      	movs	r3, #1
 800c9bc:	e0cc      	b.n	800cb58 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c9c4:	2b01      	cmp	r3, #1
 800c9c6:	d101      	bne.n	800c9cc <HAL_SPI_Transmit_DMA+0x3c>
 800c9c8:	2302      	movs	r3, #2
 800c9ca:	e0c5      	b.n	800cb58 <HAL_SPI_Transmit_DMA+0x1c8>
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	2201      	movs	r2, #1
 800c9d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	2203      	movs	r2, #3
 800c9d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	2200      	movs	r2, #0
 800c9e0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	68ba      	ldr	r2, [r7, #8]
 800c9e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	88fa      	ldrh	r2, [r7, #6]
 800c9ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	88fa      	ldrh	r2, [r7, #6]
 800c9f2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	2200      	movs	r2, #0
 800ca04:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	2200      	movs	r2, #0
 800ca0a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	2200      	movs	r2, #0
 800ca12:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	689b      	ldr	r3, [r3, #8]
 800ca1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ca1e:	d10f      	bne.n	800ca40 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	681a      	ldr	r2, [r3, #0]
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ca2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	681a      	ldr	r2, [r3, #0]
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ca3e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca44:	4a46      	ldr	r2, [pc, #280]	@ (800cb60 <HAL_SPI_Transmit_DMA+0x1d0>)
 800ca46:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca4c:	4a45      	ldr	r2, [pc, #276]	@ (800cb64 <HAL_SPI_Transmit_DMA+0x1d4>)
 800ca4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca54:	4a44      	ldr	r2, [pc, #272]	@ (800cb68 <HAL_SPI_Transmit_DMA+0x1d8>)
 800ca56:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	685a      	ldr	r2, [r3, #4]
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ca6e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	68db      	ldr	r3, [r3, #12]
 800ca74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ca78:	d82d      	bhi.n	800cad6 <HAL_SPI_Transmit_DMA+0x146>
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca7e:	699b      	ldr	r3, [r3, #24]
 800ca80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ca84:	d127      	bne.n	800cad6 <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ca8a:	b29b      	uxth	r3, r3
 800ca8c:	f003 0301 	and.w	r3, r3, #1
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d10f      	bne.n	800cab4 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	685a      	ldr	r2, [r3, #4]
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800caa2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800caa8:	b29b      	uxth	r3, r3
 800caaa:	085b      	lsrs	r3, r3, #1
 800caac:	b29a      	uxth	r2, r3
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800cab2:	e010      	b.n	800cad6 <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	685a      	ldr	r2, [r3, #4]
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cac2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cac8:	b29b      	uxth	r3, r3
 800caca:	085b      	lsrs	r3, r3, #1
 800cacc:	b29b      	uxth	r3, r3
 800cace:	3301      	adds	r3, #1
 800cad0:	b29a      	uxth	r2, r3
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cade:	4619      	mov	r1, r3
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	330c      	adds	r3, #12
 800cae6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800caec:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800caee:	f7fa fe37 	bl	8007760 <HAL_DMA_Start_IT>
 800caf2:	4603      	mov	r3, r0
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d00b      	beq.n	800cb10 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cafc:	f043 0210 	orr.w	r2, r3, #16
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	2200      	movs	r2, #0
 800cb08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800cb0c:	2301      	movs	r3, #1
 800cb0e:	e023      	b.n	800cb58 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb1a:	2b40      	cmp	r3, #64	@ 0x40
 800cb1c:	d007      	beq.n	800cb2e <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	681a      	ldr	r2, [r3, #0]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cb2c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	2200      	movs	r2, #0
 800cb32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	685a      	ldr	r2, [r3, #4]
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	f042 0220 	orr.w	r2, r2, #32
 800cb44:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	685a      	ldr	r2, [r3, #4]
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	f042 0202 	orr.w	r2, r2, #2
 800cb54:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800cb56:	2300      	movs	r3, #0
}
 800cb58:	4618      	mov	r0, r3
 800cb5a:	3710      	adds	r7, #16
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	bd80      	pop	{r7, pc}
 800cb60:	0800cc4f 	.word	0x0800cc4f
 800cb64:	0800cba9 	.word	0x0800cba9
 800cb68:	0800cc6b 	.word	0x0800cc6b

0800cb6c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	b083      	sub	sp, #12
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800cb74:	bf00      	nop
 800cb76:	370c      	adds	r7, #12
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7e:	4770      	bx	lr

0800cb80 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cb80:	b480      	push	{r7}
 800cb82:	b083      	sub	sp, #12
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800cb88:	bf00      	nop
 800cb8a:	370c      	adds	r7, #12
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb92:	4770      	bx	lr

0800cb94 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800cb94:	b480      	push	{r7}
 800cb96:	b083      	sub	sp, #12
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800cb9c:	bf00      	nop
 800cb9e:	370c      	adds	r7, #12
 800cba0:	46bd      	mov	sp, r7
 800cba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba6:	4770      	bx	lr

0800cba8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b086      	sub	sp, #24
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbb4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cbb6:	f7f7 fd63 	bl	8004680 <HAL_GetTick>
 800cbba:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	f003 0320 	and.w	r3, r3, #32
 800cbc6:	2b20      	cmp	r3, #32
 800cbc8:	d03b      	beq.n	800cc42 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cbca:	697b      	ldr	r3, [r7, #20]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	685a      	ldr	r2, [r3, #4]
 800cbd0:	697b      	ldr	r3, [r7, #20]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	f022 0220 	bic.w	r2, r2, #32
 800cbd8:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800cbda:	697b      	ldr	r3, [r7, #20]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	685a      	ldr	r2, [r3, #4]
 800cbe0:	697b      	ldr	r3, [r7, #20]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f022 0202 	bic.w	r2, r2, #2
 800cbe8:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cbea:	693a      	ldr	r2, [r7, #16]
 800cbec:	2164      	movs	r1, #100	@ 0x64
 800cbee:	6978      	ldr	r0, [r7, #20]
 800cbf0:	f000 f97a 	bl	800cee8 <SPI_EndRxTxTransaction>
 800cbf4:	4603      	mov	r3, r0
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d005      	beq.n	800cc06 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cbfe:	f043 0220 	orr.w	r2, r3, #32
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cc06:	697b      	ldr	r3, [r7, #20]
 800cc08:	689b      	ldr	r3, [r3, #8]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d10a      	bne.n	800cc24 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cc0e:	2300      	movs	r3, #0
 800cc10:	60fb      	str	r3, [r7, #12]
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	68db      	ldr	r3, [r3, #12]
 800cc18:	60fb      	str	r3, [r7, #12]
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	689b      	ldr	r3, [r3, #8]
 800cc20:	60fb      	str	r3, [r7, #12]
 800cc22:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800cc24:	697b      	ldr	r3, [r7, #20]
 800cc26:	2200      	movs	r2, #0
 800cc28:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800cc2a:	697b      	ldr	r3, [r7, #20]
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cc32:	697b      	ldr	r3, [r7, #20]
 800cc34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d003      	beq.n	800cc42 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cc3a:	6978      	ldr	r0, [r7, #20]
 800cc3c:	f7ff ffaa 	bl	800cb94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cc40:	e002      	b.n	800cc48 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800cc42:	6978      	ldr	r0, [r7, #20]
 800cc44:	f7ff ff92 	bl	800cb6c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cc48:	3718      	adds	r7, #24
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	bd80      	pop	{r7, pc}

0800cc4e <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cc4e:	b580      	push	{r7, lr}
 800cc50:	b084      	sub	sp, #16
 800cc52:	af00      	add	r7, sp, #0
 800cc54:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc5a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800cc5c:	68f8      	ldr	r0, [r7, #12]
 800cc5e:	f7ff ff8f 	bl	800cb80 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cc62:	bf00      	nop
 800cc64:	3710      	adds	r7, #16
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd80      	pop	{r7, pc}

0800cc6a <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800cc6a:	b580      	push	{r7, lr}
 800cc6c:	b084      	sub	sp, #16
 800cc6e:	af00      	add	r7, sp, #0
 800cc70:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc76:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	685a      	ldr	r2, [r3, #4]
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	f022 0203 	bic.w	r2, r2, #3
 800cc86:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cc8c:	f043 0210 	orr.w	r2, r3, #16
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	2201      	movs	r2, #1
 800cc98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800cc9c:	68f8      	ldr	r0, [r7, #12]
 800cc9e:	f7ff ff79 	bl	800cb94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cca2:	bf00      	nop
 800cca4:	3710      	adds	r7, #16
 800cca6:	46bd      	mov	sp, r7
 800cca8:	bd80      	pop	{r7, pc}
	...

0800ccac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b088      	sub	sp, #32
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	60f8      	str	r0, [r7, #12]
 800ccb4:	60b9      	str	r1, [r7, #8]
 800ccb6:	603b      	str	r3, [r7, #0]
 800ccb8:	4613      	mov	r3, r2
 800ccba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ccbc:	f7f7 fce0 	bl	8004680 <HAL_GetTick>
 800ccc0:	4602      	mov	r2, r0
 800ccc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccc4:	1a9b      	subs	r3, r3, r2
 800ccc6:	683a      	ldr	r2, [r7, #0]
 800ccc8:	4413      	add	r3, r2
 800ccca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800cccc:	f7f7 fcd8 	bl	8004680 <HAL_GetTick>
 800ccd0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ccd2:	4b39      	ldr	r3, [pc, #228]	@ (800cdb8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	015b      	lsls	r3, r3, #5
 800ccd8:	0d1b      	lsrs	r3, r3, #20
 800ccda:	69fa      	ldr	r2, [r7, #28]
 800ccdc:	fb02 f303 	mul.w	r3, r2, r3
 800cce0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cce2:	e054      	b.n	800cd8e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccea:	d050      	beq.n	800cd8e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ccec:	f7f7 fcc8 	bl	8004680 <HAL_GetTick>
 800ccf0:	4602      	mov	r2, r0
 800ccf2:	69bb      	ldr	r3, [r7, #24]
 800ccf4:	1ad3      	subs	r3, r2, r3
 800ccf6:	69fa      	ldr	r2, [r7, #28]
 800ccf8:	429a      	cmp	r2, r3
 800ccfa:	d902      	bls.n	800cd02 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ccfc:	69fb      	ldr	r3, [r7, #28]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d13d      	bne.n	800cd7e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	685a      	ldr	r2, [r3, #4]
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800cd10:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	685b      	ldr	r3, [r3, #4]
 800cd16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cd1a:	d111      	bne.n	800cd40 <SPI_WaitFlagStateUntilTimeout+0x94>
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	689b      	ldr	r3, [r3, #8]
 800cd20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd24:	d004      	beq.n	800cd30 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	689b      	ldr	r3, [r3, #8]
 800cd2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cd2e:	d107      	bne.n	800cd40 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	681a      	ldr	r2, [r3, #0]
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cd3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd48:	d10f      	bne.n	800cd6a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	681a      	ldr	r2, [r3, #0]
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cd58:	601a      	str	r2, [r3, #0]
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	681a      	ldr	r2, [r3, #0]
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cd68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	2201      	movs	r2, #1
 800cd6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	2200      	movs	r2, #0
 800cd76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800cd7a:	2303      	movs	r3, #3
 800cd7c:	e017      	b.n	800cdae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d101      	bne.n	800cd88 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800cd84:	2300      	movs	r3, #0
 800cd86:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800cd88:	697b      	ldr	r3, [r7, #20]
 800cd8a:	3b01      	subs	r3, #1
 800cd8c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	689a      	ldr	r2, [r3, #8]
 800cd94:	68bb      	ldr	r3, [r7, #8]
 800cd96:	4013      	ands	r3, r2
 800cd98:	68ba      	ldr	r2, [r7, #8]
 800cd9a:	429a      	cmp	r2, r3
 800cd9c:	bf0c      	ite	eq
 800cd9e:	2301      	moveq	r3, #1
 800cda0:	2300      	movne	r3, #0
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	461a      	mov	r2, r3
 800cda6:	79fb      	ldrb	r3, [r7, #7]
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	d19b      	bne.n	800cce4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800cdac:	2300      	movs	r3, #0
}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	3720      	adds	r7, #32
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bd80      	pop	{r7, pc}
 800cdb6:	bf00      	nop
 800cdb8:	20000040 	.word	0x20000040

0800cdbc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b08a      	sub	sp, #40	@ 0x28
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	60f8      	str	r0, [r7, #12]
 800cdc4:	60b9      	str	r1, [r7, #8]
 800cdc6:	607a      	str	r2, [r7, #4]
 800cdc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800cdca:	2300      	movs	r3, #0
 800cdcc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800cdce:	f7f7 fc57 	bl	8004680 <HAL_GetTick>
 800cdd2:	4602      	mov	r2, r0
 800cdd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd6:	1a9b      	subs	r3, r3, r2
 800cdd8:	683a      	ldr	r2, [r7, #0]
 800cdda:	4413      	add	r3, r2
 800cddc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800cdde:	f7f7 fc4f 	bl	8004680 <HAL_GetTick>
 800cde2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	330c      	adds	r3, #12
 800cdea:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800cdec:	4b3d      	ldr	r3, [pc, #244]	@ (800cee4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800cdee:	681a      	ldr	r2, [r3, #0]
 800cdf0:	4613      	mov	r3, r2
 800cdf2:	009b      	lsls	r3, r3, #2
 800cdf4:	4413      	add	r3, r2
 800cdf6:	00da      	lsls	r2, r3, #3
 800cdf8:	1ad3      	subs	r3, r2, r3
 800cdfa:	0d1b      	lsrs	r3, r3, #20
 800cdfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdfe:	fb02 f303 	mul.w	r3, r2, r3
 800ce02:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ce04:	e060      	b.n	800cec8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ce0c:	d107      	bne.n	800ce1e <SPI_WaitFifoStateUntilTimeout+0x62>
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d104      	bne.n	800ce1e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ce14:	69fb      	ldr	r3, [r7, #28]
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	b2db      	uxtb	r3, r3
 800ce1a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ce1c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce24:	d050      	beq.n	800cec8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ce26:	f7f7 fc2b 	bl	8004680 <HAL_GetTick>
 800ce2a:	4602      	mov	r2, r0
 800ce2c:	6a3b      	ldr	r3, [r7, #32]
 800ce2e:	1ad3      	subs	r3, r2, r3
 800ce30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce32:	429a      	cmp	r2, r3
 800ce34:	d902      	bls.n	800ce3c <SPI_WaitFifoStateUntilTimeout+0x80>
 800ce36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d13d      	bne.n	800ceb8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	685a      	ldr	r2, [r3, #4]
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ce4a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	685b      	ldr	r3, [r3, #4]
 800ce50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ce54:	d111      	bne.n	800ce7a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	689b      	ldr	r3, [r3, #8]
 800ce5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ce5e:	d004      	beq.n	800ce6a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	689b      	ldr	r3, [r3, #8]
 800ce64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce68:	d107      	bne.n	800ce7a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	681a      	ldr	r2, [r3, #0]
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ce78:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ce82:	d10f      	bne.n	800cea4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	681a      	ldr	r2, [r3, #0]
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ce92:	601a      	str	r2, [r3, #0]
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	681a      	ldr	r2, [r3, #0]
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cea2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	2201      	movs	r2, #1
 800cea8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	2200      	movs	r2, #0
 800ceb0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ceb4:	2303      	movs	r3, #3
 800ceb6:	e010      	b.n	800ceda <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ceb8:	69bb      	ldr	r3, [r7, #24]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d101      	bne.n	800cec2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800cebe:	2300      	movs	r3, #0
 800cec0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800cec2:	69bb      	ldr	r3, [r7, #24]
 800cec4:	3b01      	subs	r3, #1
 800cec6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	689a      	ldr	r2, [r3, #8]
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	4013      	ands	r3, r2
 800ced2:	687a      	ldr	r2, [r7, #4]
 800ced4:	429a      	cmp	r2, r3
 800ced6:	d196      	bne.n	800ce06 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ced8:	2300      	movs	r3, #0
}
 800ceda:	4618      	mov	r0, r3
 800cedc:	3728      	adds	r7, #40	@ 0x28
 800cede:	46bd      	mov	sp, r7
 800cee0:	bd80      	pop	{r7, pc}
 800cee2:	bf00      	nop
 800cee4:	20000040 	.word	0x20000040

0800cee8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b086      	sub	sp, #24
 800ceec:	af02      	add	r7, sp, #8
 800ceee:	60f8      	str	r0, [r7, #12]
 800cef0:	60b9      	str	r1, [r7, #8]
 800cef2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	9300      	str	r3, [sp, #0]
 800cef8:	68bb      	ldr	r3, [r7, #8]
 800cefa:	2200      	movs	r2, #0
 800cefc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800cf00:	68f8      	ldr	r0, [r7, #12]
 800cf02:	f7ff ff5b 	bl	800cdbc <SPI_WaitFifoStateUntilTimeout>
 800cf06:	4603      	mov	r3, r0
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d007      	beq.n	800cf1c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf10:	f043 0220 	orr.w	r2, r3, #32
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cf18:	2303      	movs	r3, #3
 800cf1a:	e027      	b.n	800cf6c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	9300      	str	r3, [sp, #0]
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	2200      	movs	r2, #0
 800cf24:	2180      	movs	r1, #128	@ 0x80
 800cf26:	68f8      	ldr	r0, [r7, #12]
 800cf28:	f7ff fec0 	bl	800ccac <SPI_WaitFlagStateUntilTimeout>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d007      	beq.n	800cf42 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf36:	f043 0220 	orr.w	r2, r3, #32
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cf3e:	2303      	movs	r3, #3
 800cf40:	e014      	b.n	800cf6c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	9300      	str	r3, [sp, #0]
 800cf46:	68bb      	ldr	r3, [r7, #8]
 800cf48:	2200      	movs	r2, #0
 800cf4a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800cf4e:	68f8      	ldr	r0, [r7, #12]
 800cf50:	f7ff ff34 	bl	800cdbc <SPI_WaitFifoStateUntilTimeout>
 800cf54:	4603      	mov	r3, r0
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d007      	beq.n	800cf6a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf5e:	f043 0220 	orr.w	r2, r3, #32
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cf66:	2303      	movs	r3, #3
 800cf68:	e000      	b.n	800cf6c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800cf6a:	2300      	movs	r3, #0
}
 800cf6c:	4618      	mov	r0, r3
 800cf6e:	3710      	adds	r7, #16
 800cf70:	46bd      	mov	sp, r7
 800cf72:	bd80      	pop	{r7, pc}

0800cf74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b082      	sub	sp, #8
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d101      	bne.n	800cf86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cf82:	2301      	movs	r3, #1
 800cf84:	e049      	b.n	800d01a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cf8c:	b2db      	uxtb	r3, r3
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d106      	bne.n	800cfa0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	2200      	movs	r2, #0
 800cf96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cf9a:	6878      	ldr	r0, [r7, #4]
 800cf9c:	f7f6 ff16 	bl	8003dcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2202      	movs	r2, #2
 800cfa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681a      	ldr	r2, [r3, #0]
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	3304      	adds	r3, #4
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	4610      	mov	r0, r2
 800cfb4:	f001 f894 	bl	800e0e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2201      	movs	r2, #1
 800cfbc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2201      	movs	r2, #1
 800cfcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	2201      	movs	r2, #1
 800cfdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2201      	movs	r2, #1
 800cfec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2201      	movs	r2, #1
 800cff4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2201      	movs	r2, #1
 800cffc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	2201      	movs	r2, #1
 800d004:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	2201      	movs	r2, #1
 800d00c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	2201      	movs	r2, #1
 800d014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d018:	2300      	movs	r3, #0
}
 800d01a:	4618      	mov	r0, r3
 800d01c:	3708      	adds	r7, #8
 800d01e:	46bd      	mov	sp, r7
 800d020:	bd80      	pop	{r7, pc}
	...

0800d024 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d024:	b480      	push	{r7}
 800d026:	b085      	sub	sp, #20
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d032:	b2db      	uxtb	r3, r3
 800d034:	2b01      	cmp	r3, #1
 800d036:	d001      	beq.n	800d03c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d038:	2301      	movs	r3, #1
 800d03a:	e04c      	b.n	800d0d6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2202      	movs	r2, #2
 800d040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	4a26      	ldr	r2, [pc, #152]	@ (800d0e4 <HAL_TIM_Base_Start+0xc0>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d022      	beq.n	800d094 <HAL_TIM_Base_Start+0x70>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d056:	d01d      	beq.n	800d094 <HAL_TIM_Base_Start+0x70>
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	4a22      	ldr	r2, [pc, #136]	@ (800d0e8 <HAL_TIM_Base_Start+0xc4>)
 800d05e:	4293      	cmp	r3, r2
 800d060:	d018      	beq.n	800d094 <HAL_TIM_Base_Start+0x70>
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	4a21      	ldr	r2, [pc, #132]	@ (800d0ec <HAL_TIM_Base_Start+0xc8>)
 800d068:	4293      	cmp	r3, r2
 800d06a:	d013      	beq.n	800d094 <HAL_TIM_Base_Start+0x70>
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	4a1f      	ldr	r2, [pc, #124]	@ (800d0f0 <HAL_TIM_Base_Start+0xcc>)
 800d072:	4293      	cmp	r3, r2
 800d074:	d00e      	beq.n	800d094 <HAL_TIM_Base_Start+0x70>
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	4a1e      	ldr	r2, [pc, #120]	@ (800d0f4 <HAL_TIM_Base_Start+0xd0>)
 800d07c:	4293      	cmp	r3, r2
 800d07e:	d009      	beq.n	800d094 <HAL_TIM_Base_Start+0x70>
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	4a1c      	ldr	r2, [pc, #112]	@ (800d0f8 <HAL_TIM_Base_Start+0xd4>)
 800d086:	4293      	cmp	r3, r2
 800d088:	d004      	beq.n	800d094 <HAL_TIM_Base_Start+0x70>
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	4a1b      	ldr	r2, [pc, #108]	@ (800d0fc <HAL_TIM_Base_Start+0xd8>)
 800d090:	4293      	cmp	r3, r2
 800d092:	d115      	bne.n	800d0c0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	689a      	ldr	r2, [r3, #8]
 800d09a:	4b19      	ldr	r3, [pc, #100]	@ (800d100 <HAL_TIM_Base_Start+0xdc>)
 800d09c:	4013      	ands	r3, r2
 800d09e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	2b06      	cmp	r3, #6
 800d0a4:	d015      	beq.n	800d0d2 <HAL_TIM_Base_Start+0xae>
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d0ac:	d011      	beq.n	800d0d2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	681a      	ldr	r2, [r3, #0]
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	f042 0201 	orr.w	r2, r2, #1
 800d0bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d0be:	e008      	b.n	800d0d2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	681a      	ldr	r2, [r3, #0]
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	f042 0201 	orr.w	r2, r2, #1
 800d0ce:	601a      	str	r2, [r3, #0]
 800d0d0:	e000      	b.n	800d0d4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d0d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d0d4:	2300      	movs	r3, #0
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	3714      	adds	r7, #20
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e0:	4770      	bx	lr
 800d0e2:	bf00      	nop
 800d0e4:	40012c00 	.word	0x40012c00
 800d0e8:	40000400 	.word	0x40000400
 800d0ec:	40000800 	.word	0x40000800
 800d0f0:	40000c00 	.word	0x40000c00
 800d0f4:	40013400 	.word	0x40013400
 800d0f8:	40014000 	.word	0x40014000
 800d0fc:	40015000 	.word	0x40015000
 800d100:	00010007 	.word	0x00010007

0800d104 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b082      	sub	sp, #8
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d101      	bne.n	800d116 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d112:	2301      	movs	r3, #1
 800d114:	e049      	b.n	800d1aa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d11c:	b2db      	uxtb	r3, r3
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d106      	bne.n	800d130 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2200      	movs	r2, #0
 800d126:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d12a:	6878      	ldr	r0, [r7, #4]
 800d12c:	f000 f841 	bl	800d1b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2202      	movs	r2, #2
 800d134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681a      	ldr	r2, [r3, #0]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	3304      	adds	r3, #4
 800d140:	4619      	mov	r1, r3
 800d142:	4610      	mov	r0, r2
 800d144:	f000 ffcc 	bl	800e0e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2201      	movs	r2, #1
 800d14c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	2201      	movs	r2, #1
 800d154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	2201      	movs	r2, #1
 800d15c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2201      	movs	r2, #1
 800d164:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	2201      	movs	r2, #1
 800d16c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2201      	movs	r2, #1
 800d174:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2201      	movs	r2, #1
 800d17c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	2201      	movs	r2, #1
 800d184:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2201      	movs	r2, #1
 800d18c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2201      	movs	r2, #1
 800d194:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	2201      	movs	r2, #1
 800d19c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2201      	movs	r2, #1
 800d1a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d1a8:	2300      	movs	r3, #0
}
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	3708      	adds	r7, #8
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	bd80      	pop	{r7, pc}

0800d1b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d1b2:	b480      	push	{r7}
 800d1b4:	b083      	sub	sp, #12
 800d1b6:	af00      	add	r7, sp, #0
 800d1b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d1ba:	bf00      	nop
 800d1bc:	370c      	adds	r7, #12
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c4:	4770      	bx	lr
	...

0800d1c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b084      	sub	sp, #16
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	6078      	str	r0, [r7, #4]
 800d1d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d1d2:	683b      	ldr	r3, [r7, #0]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d109      	bne.n	800d1ec <HAL_TIM_PWM_Start+0x24>
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d1de:	b2db      	uxtb	r3, r3
 800d1e0:	2b01      	cmp	r3, #1
 800d1e2:	bf14      	ite	ne
 800d1e4:	2301      	movne	r3, #1
 800d1e6:	2300      	moveq	r3, #0
 800d1e8:	b2db      	uxtb	r3, r3
 800d1ea:	e03c      	b.n	800d266 <HAL_TIM_PWM_Start+0x9e>
 800d1ec:	683b      	ldr	r3, [r7, #0]
 800d1ee:	2b04      	cmp	r3, #4
 800d1f0:	d109      	bne.n	800d206 <HAL_TIM_PWM_Start+0x3e>
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d1f8:	b2db      	uxtb	r3, r3
 800d1fa:	2b01      	cmp	r3, #1
 800d1fc:	bf14      	ite	ne
 800d1fe:	2301      	movne	r3, #1
 800d200:	2300      	moveq	r3, #0
 800d202:	b2db      	uxtb	r3, r3
 800d204:	e02f      	b.n	800d266 <HAL_TIM_PWM_Start+0x9e>
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	2b08      	cmp	r3, #8
 800d20a:	d109      	bne.n	800d220 <HAL_TIM_PWM_Start+0x58>
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d212:	b2db      	uxtb	r3, r3
 800d214:	2b01      	cmp	r3, #1
 800d216:	bf14      	ite	ne
 800d218:	2301      	movne	r3, #1
 800d21a:	2300      	moveq	r3, #0
 800d21c:	b2db      	uxtb	r3, r3
 800d21e:	e022      	b.n	800d266 <HAL_TIM_PWM_Start+0x9e>
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	2b0c      	cmp	r3, #12
 800d224:	d109      	bne.n	800d23a <HAL_TIM_PWM_Start+0x72>
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d22c:	b2db      	uxtb	r3, r3
 800d22e:	2b01      	cmp	r3, #1
 800d230:	bf14      	ite	ne
 800d232:	2301      	movne	r3, #1
 800d234:	2300      	moveq	r3, #0
 800d236:	b2db      	uxtb	r3, r3
 800d238:	e015      	b.n	800d266 <HAL_TIM_PWM_Start+0x9e>
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	2b10      	cmp	r3, #16
 800d23e:	d109      	bne.n	800d254 <HAL_TIM_PWM_Start+0x8c>
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d246:	b2db      	uxtb	r3, r3
 800d248:	2b01      	cmp	r3, #1
 800d24a:	bf14      	ite	ne
 800d24c:	2301      	movne	r3, #1
 800d24e:	2300      	moveq	r3, #0
 800d250:	b2db      	uxtb	r3, r3
 800d252:	e008      	b.n	800d266 <HAL_TIM_PWM_Start+0x9e>
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d25a:	b2db      	uxtb	r3, r3
 800d25c:	2b01      	cmp	r3, #1
 800d25e:	bf14      	ite	ne
 800d260:	2301      	movne	r3, #1
 800d262:	2300      	moveq	r3, #0
 800d264:	b2db      	uxtb	r3, r3
 800d266:	2b00      	cmp	r3, #0
 800d268:	d001      	beq.n	800d26e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800d26a:	2301      	movs	r3, #1
 800d26c:	e0a6      	b.n	800d3bc <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d26e:	683b      	ldr	r3, [r7, #0]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d104      	bne.n	800d27e <HAL_TIM_PWM_Start+0xb6>
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2202      	movs	r2, #2
 800d278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d27c:	e023      	b.n	800d2c6 <HAL_TIM_PWM_Start+0xfe>
 800d27e:	683b      	ldr	r3, [r7, #0]
 800d280:	2b04      	cmp	r3, #4
 800d282:	d104      	bne.n	800d28e <HAL_TIM_PWM_Start+0xc6>
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	2202      	movs	r2, #2
 800d288:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d28c:	e01b      	b.n	800d2c6 <HAL_TIM_PWM_Start+0xfe>
 800d28e:	683b      	ldr	r3, [r7, #0]
 800d290:	2b08      	cmp	r3, #8
 800d292:	d104      	bne.n	800d29e <HAL_TIM_PWM_Start+0xd6>
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	2202      	movs	r2, #2
 800d298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d29c:	e013      	b.n	800d2c6 <HAL_TIM_PWM_Start+0xfe>
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	2b0c      	cmp	r3, #12
 800d2a2:	d104      	bne.n	800d2ae <HAL_TIM_PWM_Start+0xe6>
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	2202      	movs	r2, #2
 800d2a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d2ac:	e00b      	b.n	800d2c6 <HAL_TIM_PWM_Start+0xfe>
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	2b10      	cmp	r3, #16
 800d2b2:	d104      	bne.n	800d2be <HAL_TIM_PWM_Start+0xf6>
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	2202      	movs	r2, #2
 800d2b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d2bc:	e003      	b.n	800d2c6 <HAL_TIM_PWM_Start+0xfe>
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	2202      	movs	r2, #2
 800d2c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	2201      	movs	r2, #1
 800d2cc:	6839      	ldr	r1, [r7, #0]
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f001 fb80 	bl	800e9d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	4a3a      	ldr	r2, [pc, #232]	@ (800d3c4 <HAL_TIM_PWM_Start+0x1fc>)
 800d2da:	4293      	cmp	r3, r2
 800d2dc:	d018      	beq.n	800d310 <HAL_TIM_PWM_Start+0x148>
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	4a39      	ldr	r2, [pc, #228]	@ (800d3c8 <HAL_TIM_PWM_Start+0x200>)
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	d013      	beq.n	800d310 <HAL_TIM_PWM_Start+0x148>
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	4a37      	ldr	r2, [pc, #220]	@ (800d3cc <HAL_TIM_PWM_Start+0x204>)
 800d2ee:	4293      	cmp	r3, r2
 800d2f0:	d00e      	beq.n	800d310 <HAL_TIM_PWM_Start+0x148>
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	4a36      	ldr	r2, [pc, #216]	@ (800d3d0 <HAL_TIM_PWM_Start+0x208>)
 800d2f8:	4293      	cmp	r3, r2
 800d2fa:	d009      	beq.n	800d310 <HAL_TIM_PWM_Start+0x148>
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	4a34      	ldr	r2, [pc, #208]	@ (800d3d4 <HAL_TIM_PWM_Start+0x20c>)
 800d302:	4293      	cmp	r3, r2
 800d304:	d004      	beq.n	800d310 <HAL_TIM_PWM_Start+0x148>
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	4a33      	ldr	r2, [pc, #204]	@ (800d3d8 <HAL_TIM_PWM_Start+0x210>)
 800d30c:	4293      	cmp	r3, r2
 800d30e:	d101      	bne.n	800d314 <HAL_TIM_PWM_Start+0x14c>
 800d310:	2301      	movs	r3, #1
 800d312:	e000      	b.n	800d316 <HAL_TIM_PWM_Start+0x14e>
 800d314:	2300      	movs	r3, #0
 800d316:	2b00      	cmp	r3, #0
 800d318:	d007      	beq.n	800d32a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d328:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	4a25      	ldr	r2, [pc, #148]	@ (800d3c4 <HAL_TIM_PWM_Start+0x1fc>)
 800d330:	4293      	cmp	r3, r2
 800d332:	d022      	beq.n	800d37a <HAL_TIM_PWM_Start+0x1b2>
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d33c:	d01d      	beq.n	800d37a <HAL_TIM_PWM_Start+0x1b2>
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	4a26      	ldr	r2, [pc, #152]	@ (800d3dc <HAL_TIM_PWM_Start+0x214>)
 800d344:	4293      	cmp	r3, r2
 800d346:	d018      	beq.n	800d37a <HAL_TIM_PWM_Start+0x1b2>
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	4a24      	ldr	r2, [pc, #144]	@ (800d3e0 <HAL_TIM_PWM_Start+0x218>)
 800d34e:	4293      	cmp	r3, r2
 800d350:	d013      	beq.n	800d37a <HAL_TIM_PWM_Start+0x1b2>
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	4a23      	ldr	r2, [pc, #140]	@ (800d3e4 <HAL_TIM_PWM_Start+0x21c>)
 800d358:	4293      	cmp	r3, r2
 800d35a:	d00e      	beq.n	800d37a <HAL_TIM_PWM_Start+0x1b2>
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	4a19      	ldr	r2, [pc, #100]	@ (800d3c8 <HAL_TIM_PWM_Start+0x200>)
 800d362:	4293      	cmp	r3, r2
 800d364:	d009      	beq.n	800d37a <HAL_TIM_PWM_Start+0x1b2>
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	4a18      	ldr	r2, [pc, #96]	@ (800d3cc <HAL_TIM_PWM_Start+0x204>)
 800d36c:	4293      	cmp	r3, r2
 800d36e:	d004      	beq.n	800d37a <HAL_TIM_PWM_Start+0x1b2>
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	4a18      	ldr	r2, [pc, #96]	@ (800d3d8 <HAL_TIM_PWM_Start+0x210>)
 800d376:	4293      	cmp	r3, r2
 800d378:	d115      	bne.n	800d3a6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	689a      	ldr	r2, [r3, #8]
 800d380:	4b19      	ldr	r3, [pc, #100]	@ (800d3e8 <HAL_TIM_PWM_Start+0x220>)
 800d382:	4013      	ands	r3, r2
 800d384:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	2b06      	cmp	r3, #6
 800d38a:	d015      	beq.n	800d3b8 <HAL_TIM_PWM_Start+0x1f0>
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d392:	d011      	beq.n	800d3b8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	681a      	ldr	r2, [r3, #0]
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	f042 0201 	orr.w	r2, r2, #1
 800d3a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d3a4:	e008      	b.n	800d3b8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	681a      	ldr	r2, [r3, #0]
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	f042 0201 	orr.w	r2, r2, #1
 800d3b4:	601a      	str	r2, [r3, #0]
 800d3b6:	e000      	b.n	800d3ba <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d3b8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d3ba:	2300      	movs	r3, #0
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3710      	adds	r7, #16
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}
 800d3c4:	40012c00 	.word	0x40012c00
 800d3c8:	40013400 	.word	0x40013400
 800d3cc:	40014000 	.word	0x40014000
 800d3d0:	40014400 	.word	0x40014400
 800d3d4:	40014800 	.word	0x40014800
 800d3d8:	40015000 	.word	0x40015000
 800d3dc:	40000400 	.word	0x40000400
 800d3e0:	40000800 	.word	0x40000800
 800d3e4:	40000c00 	.word	0x40000c00
 800d3e8:	00010007 	.word	0x00010007

0800d3ec <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b086      	sub	sp, #24
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	60f8      	str	r0, [r7, #12]
 800d3f4:	60b9      	str	r1, [r7, #8]
 800d3f6:	607a      	str	r2, [r7, #4]
 800d3f8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800d3fe:	68bb      	ldr	r3, [r7, #8]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d109      	bne.n	800d418 <HAL_TIM_PWM_Start_DMA+0x2c>
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d40a:	b2db      	uxtb	r3, r3
 800d40c:	2b02      	cmp	r3, #2
 800d40e:	bf0c      	ite	eq
 800d410:	2301      	moveq	r3, #1
 800d412:	2300      	movne	r3, #0
 800d414:	b2db      	uxtb	r3, r3
 800d416:	e03c      	b.n	800d492 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d418:	68bb      	ldr	r3, [r7, #8]
 800d41a:	2b04      	cmp	r3, #4
 800d41c:	d109      	bne.n	800d432 <HAL_TIM_PWM_Start_DMA+0x46>
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d424:	b2db      	uxtb	r3, r3
 800d426:	2b02      	cmp	r3, #2
 800d428:	bf0c      	ite	eq
 800d42a:	2301      	moveq	r3, #1
 800d42c:	2300      	movne	r3, #0
 800d42e:	b2db      	uxtb	r3, r3
 800d430:	e02f      	b.n	800d492 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d432:	68bb      	ldr	r3, [r7, #8]
 800d434:	2b08      	cmp	r3, #8
 800d436:	d109      	bne.n	800d44c <HAL_TIM_PWM_Start_DMA+0x60>
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d43e:	b2db      	uxtb	r3, r3
 800d440:	2b02      	cmp	r3, #2
 800d442:	bf0c      	ite	eq
 800d444:	2301      	moveq	r3, #1
 800d446:	2300      	movne	r3, #0
 800d448:	b2db      	uxtb	r3, r3
 800d44a:	e022      	b.n	800d492 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d44c:	68bb      	ldr	r3, [r7, #8]
 800d44e:	2b0c      	cmp	r3, #12
 800d450:	d109      	bne.n	800d466 <HAL_TIM_PWM_Start_DMA+0x7a>
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d458:	b2db      	uxtb	r3, r3
 800d45a:	2b02      	cmp	r3, #2
 800d45c:	bf0c      	ite	eq
 800d45e:	2301      	moveq	r3, #1
 800d460:	2300      	movne	r3, #0
 800d462:	b2db      	uxtb	r3, r3
 800d464:	e015      	b.n	800d492 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d466:	68bb      	ldr	r3, [r7, #8]
 800d468:	2b10      	cmp	r3, #16
 800d46a:	d109      	bne.n	800d480 <HAL_TIM_PWM_Start_DMA+0x94>
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d472:	b2db      	uxtb	r3, r3
 800d474:	2b02      	cmp	r3, #2
 800d476:	bf0c      	ite	eq
 800d478:	2301      	moveq	r3, #1
 800d47a:	2300      	movne	r3, #0
 800d47c:	b2db      	uxtb	r3, r3
 800d47e:	e008      	b.n	800d492 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d486:	b2db      	uxtb	r3, r3
 800d488:	2b02      	cmp	r3, #2
 800d48a:	bf0c      	ite	eq
 800d48c:	2301      	moveq	r3, #1
 800d48e:	2300      	movne	r3, #0
 800d490:	b2db      	uxtb	r3, r3
 800d492:	2b00      	cmp	r3, #0
 800d494:	d001      	beq.n	800d49a <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800d496:	2302      	movs	r3, #2
 800d498:	e1b5      	b.n	800d806 <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800d49a:	68bb      	ldr	r3, [r7, #8]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d109      	bne.n	800d4b4 <HAL_TIM_PWM_Start_DMA+0xc8>
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d4a6:	b2db      	uxtb	r3, r3
 800d4a8:	2b01      	cmp	r3, #1
 800d4aa:	bf0c      	ite	eq
 800d4ac:	2301      	moveq	r3, #1
 800d4ae:	2300      	movne	r3, #0
 800d4b0:	b2db      	uxtb	r3, r3
 800d4b2:	e03c      	b.n	800d52e <HAL_TIM_PWM_Start_DMA+0x142>
 800d4b4:	68bb      	ldr	r3, [r7, #8]
 800d4b6:	2b04      	cmp	r3, #4
 800d4b8:	d109      	bne.n	800d4ce <HAL_TIM_PWM_Start_DMA+0xe2>
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	2b01      	cmp	r3, #1
 800d4c4:	bf0c      	ite	eq
 800d4c6:	2301      	moveq	r3, #1
 800d4c8:	2300      	movne	r3, #0
 800d4ca:	b2db      	uxtb	r3, r3
 800d4cc:	e02f      	b.n	800d52e <HAL_TIM_PWM_Start_DMA+0x142>
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	2b08      	cmp	r3, #8
 800d4d2:	d109      	bne.n	800d4e8 <HAL_TIM_PWM_Start_DMA+0xfc>
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d4da:	b2db      	uxtb	r3, r3
 800d4dc:	2b01      	cmp	r3, #1
 800d4de:	bf0c      	ite	eq
 800d4e0:	2301      	moveq	r3, #1
 800d4e2:	2300      	movne	r3, #0
 800d4e4:	b2db      	uxtb	r3, r3
 800d4e6:	e022      	b.n	800d52e <HAL_TIM_PWM_Start_DMA+0x142>
 800d4e8:	68bb      	ldr	r3, [r7, #8]
 800d4ea:	2b0c      	cmp	r3, #12
 800d4ec:	d109      	bne.n	800d502 <HAL_TIM_PWM_Start_DMA+0x116>
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d4f4:	b2db      	uxtb	r3, r3
 800d4f6:	2b01      	cmp	r3, #1
 800d4f8:	bf0c      	ite	eq
 800d4fa:	2301      	moveq	r3, #1
 800d4fc:	2300      	movne	r3, #0
 800d4fe:	b2db      	uxtb	r3, r3
 800d500:	e015      	b.n	800d52e <HAL_TIM_PWM_Start_DMA+0x142>
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	2b10      	cmp	r3, #16
 800d506:	d109      	bne.n	800d51c <HAL_TIM_PWM_Start_DMA+0x130>
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d50e:	b2db      	uxtb	r3, r3
 800d510:	2b01      	cmp	r3, #1
 800d512:	bf0c      	ite	eq
 800d514:	2301      	moveq	r3, #1
 800d516:	2300      	movne	r3, #0
 800d518:	b2db      	uxtb	r3, r3
 800d51a:	e008      	b.n	800d52e <HAL_TIM_PWM_Start_DMA+0x142>
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d522:	b2db      	uxtb	r3, r3
 800d524:	2b01      	cmp	r3, #1
 800d526:	bf0c      	ite	eq
 800d528:	2301      	moveq	r3, #1
 800d52a:	2300      	movne	r3, #0
 800d52c:	b2db      	uxtb	r3, r3
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d034      	beq.n	800d59c <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d002      	beq.n	800d53e <HAL_TIM_PWM_Start_DMA+0x152>
 800d538:	887b      	ldrh	r3, [r7, #2]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d101      	bne.n	800d542 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800d53e:	2301      	movs	r3, #1
 800d540:	e161      	b.n	800d806 <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d542:	68bb      	ldr	r3, [r7, #8]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d104      	bne.n	800d552 <HAL_TIM_PWM_Start_DMA+0x166>
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	2202      	movs	r2, #2
 800d54c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d550:	e026      	b.n	800d5a0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d552:	68bb      	ldr	r3, [r7, #8]
 800d554:	2b04      	cmp	r3, #4
 800d556:	d104      	bne.n	800d562 <HAL_TIM_PWM_Start_DMA+0x176>
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	2202      	movs	r2, #2
 800d55c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d560:	e01e      	b.n	800d5a0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d562:	68bb      	ldr	r3, [r7, #8]
 800d564:	2b08      	cmp	r3, #8
 800d566:	d104      	bne.n	800d572 <HAL_TIM_PWM_Start_DMA+0x186>
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	2202      	movs	r2, #2
 800d56c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d570:	e016      	b.n	800d5a0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d572:	68bb      	ldr	r3, [r7, #8]
 800d574:	2b0c      	cmp	r3, #12
 800d576:	d104      	bne.n	800d582 <HAL_TIM_PWM_Start_DMA+0x196>
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2202      	movs	r2, #2
 800d57c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d580:	e00e      	b.n	800d5a0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d582:	68bb      	ldr	r3, [r7, #8]
 800d584:	2b10      	cmp	r3, #16
 800d586:	d104      	bne.n	800d592 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	2202      	movs	r2, #2
 800d58c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d590:	e006      	b.n	800d5a0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	2202      	movs	r2, #2
 800d596:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d59a:	e001      	b.n	800d5a0 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800d59c:	2301      	movs	r3, #1
 800d59e:	e132      	b.n	800d806 <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	2b0c      	cmp	r3, #12
 800d5a4:	f200 80ae 	bhi.w	800d704 <HAL_TIM_PWM_Start_DMA+0x318>
 800d5a8:	a201      	add	r2, pc, #4	@ (adr r2, 800d5b0 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800d5aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5ae:	bf00      	nop
 800d5b0:	0800d5e5 	.word	0x0800d5e5
 800d5b4:	0800d705 	.word	0x0800d705
 800d5b8:	0800d705 	.word	0x0800d705
 800d5bc:	0800d705 	.word	0x0800d705
 800d5c0:	0800d62d 	.word	0x0800d62d
 800d5c4:	0800d705 	.word	0x0800d705
 800d5c8:	0800d705 	.word	0x0800d705
 800d5cc:	0800d705 	.word	0x0800d705
 800d5d0:	0800d675 	.word	0x0800d675
 800d5d4:	0800d705 	.word	0x0800d705
 800d5d8:	0800d705 	.word	0x0800d705
 800d5dc:	0800d705 	.word	0x0800d705
 800d5e0:	0800d6bd 	.word	0x0800d6bd
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5e8:	4a89      	ldr	r2, [pc, #548]	@ (800d810 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d5ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5f0:	4a88      	ldr	r2, [pc, #544]	@ (800d814 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d5f2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5f8:	4a87      	ldr	r2, [pc, #540]	@ (800d818 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d5fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800d600:	6879      	ldr	r1, [r7, #4]
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	3334      	adds	r3, #52	@ 0x34
 800d608:	461a      	mov	r2, r3
 800d60a:	887b      	ldrh	r3, [r7, #2]
 800d60c:	f7fa f8a8 	bl	8007760 <HAL_DMA_Start_IT>
 800d610:	4603      	mov	r3, r0
 800d612:	2b00      	cmp	r3, #0
 800d614:	d001      	beq.n	800d61a <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d616:	2301      	movs	r3, #1
 800d618:	e0f5      	b.n	800d806 <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	68da      	ldr	r2, [r3, #12]
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d628:	60da      	str	r2, [r3, #12]
      break;
 800d62a:	e06e      	b.n	800d70a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d630:	4a77      	ldr	r2, [pc, #476]	@ (800d810 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d632:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d638:	4a76      	ldr	r2, [pc, #472]	@ (800d814 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d63a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d640:	4a75      	ldr	r2, [pc, #468]	@ (800d818 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d642:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800d648:	6879      	ldr	r1, [r7, #4]
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	3338      	adds	r3, #56	@ 0x38
 800d650:	461a      	mov	r2, r3
 800d652:	887b      	ldrh	r3, [r7, #2]
 800d654:	f7fa f884 	bl	8007760 <HAL_DMA_Start_IT>
 800d658:	4603      	mov	r3, r0
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d001      	beq.n	800d662 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d65e:	2301      	movs	r3, #1
 800d660:	e0d1      	b.n	800d806 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	68da      	ldr	r2, [r3, #12]
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d670:	60da      	str	r2, [r3, #12]
      break;
 800d672:	e04a      	b.n	800d70a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d678:	4a65      	ldr	r2, [pc, #404]	@ (800d810 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d67a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d680:	4a64      	ldr	r2, [pc, #400]	@ (800d814 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d682:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d688:	4a63      	ldr	r2, [pc, #396]	@ (800d818 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d68a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800d690:	6879      	ldr	r1, [r7, #4]
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	333c      	adds	r3, #60	@ 0x3c
 800d698:	461a      	mov	r2, r3
 800d69a:	887b      	ldrh	r3, [r7, #2]
 800d69c:	f7fa f860 	bl	8007760 <HAL_DMA_Start_IT>
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d001      	beq.n	800d6aa <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d6a6:	2301      	movs	r3, #1
 800d6a8:	e0ad      	b.n	800d806 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	68da      	ldr	r2, [r3, #12]
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d6b8:	60da      	str	r2, [r3, #12]
      break;
 800d6ba:	e026      	b.n	800d70a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6c0:	4a53      	ldr	r2, [pc, #332]	@ (800d810 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d6c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6c8:	4a52      	ldr	r2, [pc, #328]	@ (800d814 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d6ca:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6d0:	4a51      	ldr	r2, [pc, #324]	@ (800d818 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d6d2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d6d8:	6879      	ldr	r1, [r7, #4]
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	3340      	adds	r3, #64	@ 0x40
 800d6e0:	461a      	mov	r2, r3
 800d6e2:	887b      	ldrh	r3, [r7, #2]
 800d6e4:	f7fa f83c 	bl	8007760 <HAL_DMA_Start_IT>
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d001      	beq.n	800d6f2 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	e089      	b.n	800d806 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	68da      	ldr	r2, [r3, #12]
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d700:	60da      	str	r2, [r3, #12]
      break;
 800d702:	e002      	b.n	800d70a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800d704:	2301      	movs	r3, #1
 800d706:	75fb      	strb	r3, [r7, #23]
      break;
 800d708:	bf00      	nop
  }

  if (status == HAL_OK)
 800d70a:	7dfb      	ldrb	r3, [r7, #23]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d179      	bne.n	800d804 <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	2201      	movs	r2, #1
 800d716:	68b9      	ldr	r1, [r7, #8]
 800d718:	4618      	mov	r0, r3
 800d71a:	f001 f95b 	bl	800e9d4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	4a3e      	ldr	r2, [pc, #248]	@ (800d81c <HAL_TIM_PWM_Start_DMA+0x430>)
 800d724:	4293      	cmp	r3, r2
 800d726:	d018      	beq.n	800d75a <HAL_TIM_PWM_Start_DMA+0x36e>
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	4a3c      	ldr	r2, [pc, #240]	@ (800d820 <HAL_TIM_PWM_Start_DMA+0x434>)
 800d72e:	4293      	cmp	r3, r2
 800d730:	d013      	beq.n	800d75a <HAL_TIM_PWM_Start_DMA+0x36e>
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	4a3b      	ldr	r2, [pc, #236]	@ (800d824 <HAL_TIM_PWM_Start_DMA+0x438>)
 800d738:	4293      	cmp	r3, r2
 800d73a:	d00e      	beq.n	800d75a <HAL_TIM_PWM_Start_DMA+0x36e>
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	4a39      	ldr	r2, [pc, #228]	@ (800d828 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800d742:	4293      	cmp	r3, r2
 800d744:	d009      	beq.n	800d75a <HAL_TIM_PWM_Start_DMA+0x36e>
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	4a38      	ldr	r2, [pc, #224]	@ (800d82c <HAL_TIM_PWM_Start_DMA+0x440>)
 800d74c:	4293      	cmp	r3, r2
 800d74e:	d004      	beq.n	800d75a <HAL_TIM_PWM_Start_DMA+0x36e>
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	4a36      	ldr	r2, [pc, #216]	@ (800d830 <HAL_TIM_PWM_Start_DMA+0x444>)
 800d756:	4293      	cmp	r3, r2
 800d758:	d101      	bne.n	800d75e <HAL_TIM_PWM_Start_DMA+0x372>
 800d75a:	2301      	movs	r3, #1
 800d75c:	e000      	b.n	800d760 <HAL_TIM_PWM_Start_DMA+0x374>
 800d75e:	2300      	movs	r3, #0
 800d760:	2b00      	cmp	r3, #0
 800d762:	d007      	beq.n	800d774 <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d772:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	4a28      	ldr	r2, [pc, #160]	@ (800d81c <HAL_TIM_PWM_Start_DMA+0x430>)
 800d77a:	4293      	cmp	r3, r2
 800d77c:	d022      	beq.n	800d7c4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d786:	d01d      	beq.n	800d7c4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	4a29      	ldr	r2, [pc, #164]	@ (800d834 <HAL_TIM_PWM_Start_DMA+0x448>)
 800d78e:	4293      	cmp	r3, r2
 800d790:	d018      	beq.n	800d7c4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	4a28      	ldr	r2, [pc, #160]	@ (800d838 <HAL_TIM_PWM_Start_DMA+0x44c>)
 800d798:	4293      	cmp	r3, r2
 800d79a:	d013      	beq.n	800d7c4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	4a26      	ldr	r2, [pc, #152]	@ (800d83c <HAL_TIM_PWM_Start_DMA+0x450>)
 800d7a2:	4293      	cmp	r3, r2
 800d7a4:	d00e      	beq.n	800d7c4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	4a1d      	ldr	r2, [pc, #116]	@ (800d820 <HAL_TIM_PWM_Start_DMA+0x434>)
 800d7ac:	4293      	cmp	r3, r2
 800d7ae:	d009      	beq.n	800d7c4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	4a1b      	ldr	r2, [pc, #108]	@ (800d824 <HAL_TIM_PWM_Start_DMA+0x438>)
 800d7b6:	4293      	cmp	r3, r2
 800d7b8:	d004      	beq.n	800d7c4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	4a1c      	ldr	r2, [pc, #112]	@ (800d830 <HAL_TIM_PWM_Start_DMA+0x444>)
 800d7c0:	4293      	cmp	r3, r2
 800d7c2:	d115      	bne.n	800d7f0 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	689a      	ldr	r2, [r3, #8]
 800d7ca:	4b1d      	ldr	r3, [pc, #116]	@ (800d840 <HAL_TIM_PWM_Start_DMA+0x454>)
 800d7cc:	4013      	ands	r3, r2
 800d7ce:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d7d0:	693b      	ldr	r3, [r7, #16]
 800d7d2:	2b06      	cmp	r3, #6
 800d7d4:	d015      	beq.n	800d802 <HAL_TIM_PWM_Start_DMA+0x416>
 800d7d6:	693b      	ldr	r3, [r7, #16]
 800d7d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7dc:	d011      	beq.n	800d802 <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	681a      	ldr	r2, [r3, #0]
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	f042 0201 	orr.w	r2, r2, #1
 800d7ec:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d7ee:	e008      	b.n	800d802 <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	681a      	ldr	r2, [r3, #0]
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	f042 0201 	orr.w	r2, r2, #1
 800d7fe:	601a      	str	r2, [r3, #0]
 800d800:	e000      	b.n	800d804 <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d802:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800d804:	7dfb      	ldrb	r3, [r7, #23]
}
 800d806:	4618      	mov	r0, r3
 800d808:	3718      	adds	r7, #24
 800d80a:	46bd      	mov	sp, r7
 800d80c:	bd80      	pop	{r7, pc}
 800d80e:	bf00      	nop
 800d810:	0800dfcf 	.word	0x0800dfcf
 800d814:	0800e077 	.word	0x0800e077
 800d818:	0800df3d 	.word	0x0800df3d
 800d81c:	40012c00 	.word	0x40012c00
 800d820:	40013400 	.word	0x40013400
 800d824:	40014000 	.word	0x40014000
 800d828:	40014400 	.word	0x40014400
 800d82c:	40014800 	.word	0x40014800
 800d830:	40015000 	.word	0x40015000
 800d834:	40000400 	.word	0x40000400
 800d838:	40000800 	.word	0x40000800
 800d83c:	40000c00 	.word	0x40000c00
 800d840:	00010007 	.word	0x00010007

0800d844 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b086      	sub	sp, #24
 800d848:	af00      	add	r7, sp, #0
 800d84a:	6078      	str	r0, [r7, #4]
 800d84c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d101      	bne.n	800d858 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d854:	2301      	movs	r3, #1
 800d856:	e097      	b.n	800d988 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d85e:	b2db      	uxtb	r3, r3
 800d860:	2b00      	cmp	r3, #0
 800d862:	d106      	bne.n	800d872 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2200      	movs	r2, #0
 800d868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d86c:	6878      	ldr	r0, [r7, #4]
 800d86e:	f7f6 f9bb 	bl	8003be8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	2202      	movs	r2, #2
 800d876:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	689b      	ldr	r3, [r3, #8]
 800d880:	687a      	ldr	r2, [r7, #4]
 800d882:	6812      	ldr	r2, [r2, #0]
 800d884:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800d888:	f023 0307 	bic.w	r3, r3, #7
 800d88c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681a      	ldr	r2, [r3, #0]
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	3304      	adds	r3, #4
 800d896:	4619      	mov	r1, r3
 800d898:	4610      	mov	r0, r2
 800d89a:	f000 fc21 	bl	800e0e0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	689b      	ldr	r3, [r3, #8]
 800d8a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	699b      	ldr	r3, [r3, #24]
 800d8ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	6a1b      	ldr	r3, [r3, #32]
 800d8b4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	697a      	ldr	r2, [r7, #20]
 800d8bc:	4313      	orrs	r3, r2
 800d8be:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d8c6:	f023 0303 	bic.w	r3, r3, #3
 800d8ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	689a      	ldr	r2, [r3, #8]
 800d8d0:	683b      	ldr	r3, [r7, #0]
 800d8d2:	699b      	ldr	r3, [r3, #24]
 800d8d4:	021b      	lsls	r3, r3, #8
 800d8d6:	4313      	orrs	r3, r2
 800d8d8:	693a      	ldr	r2, [r7, #16]
 800d8da:	4313      	orrs	r3, r2
 800d8dc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d8de:	693b      	ldr	r3, [r7, #16]
 800d8e0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d8e4:	f023 030c 	bic.w	r3, r3, #12
 800d8e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d8ea:	693b      	ldr	r3, [r7, #16]
 800d8ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d8f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d8f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	68da      	ldr	r2, [r3, #12]
 800d8fa:	683b      	ldr	r3, [r7, #0]
 800d8fc:	69db      	ldr	r3, [r3, #28]
 800d8fe:	021b      	lsls	r3, r3, #8
 800d900:	4313      	orrs	r3, r2
 800d902:	693a      	ldr	r2, [r7, #16]
 800d904:	4313      	orrs	r3, r2
 800d906:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	691b      	ldr	r3, [r3, #16]
 800d90c:	011a      	lsls	r2, r3, #4
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	6a1b      	ldr	r3, [r3, #32]
 800d912:	031b      	lsls	r3, r3, #12
 800d914:	4313      	orrs	r3, r2
 800d916:	693a      	ldr	r2, [r7, #16]
 800d918:	4313      	orrs	r3, r2
 800d91a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800d922:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800d92a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	685a      	ldr	r2, [r3, #4]
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	695b      	ldr	r3, [r3, #20]
 800d934:	011b      	lsls	r3, r3, #4
 800d936:	4313      	orrs	r3, r2
 800d938:	68fa      	ldr	r2, [r7, #12]
 800d93a:	4313      	orrs	r3, r2
 800d93c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	697a      	ldr	r2, [r7, #20]
 800d944:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	693a      	ldr	r2, [r7, #16]
 800d94c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	68fa      	ldr	r2, [r7, #12]
 800d954:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	2201      	movs	r2, #1
 800d95a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	2201      	movs	r2, #1
 800d962:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	2201      	movs	r2, #1
 800d96a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2201      	movs	r2, #1
 800d972:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2201      	movs	r2, #1
 800d97a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	2201      	movs	r2, #1
 800d982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d986:	2300      	movs	r3, #0
}
 800d988:	4618      	mov	r0, r3
 800d98a:	3718      	adds	r7, #24
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}

0800d990 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d990:	b580      	push	{r7, lr}
 800d992:	b084      	sub	sp, #16
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
 800d998:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d9a0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d9a8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d9b0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d9b8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d110      	bne.n	800d9e2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d9c0:	7bfb      	ldrb	r3, [r7, #15]
 800d9c2:	2b01      	cmp	r3, #1
 800d9c4:	d102      	bne.n	800d9cc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800d9c6:	7b7b      	ldrb	r3, [r7, #13]
 800d9c8:	2b01      	cmp	r3, #1
 800d9ca:	d001      	beq.n	800d9d0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	e069      	b.n	800daa4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2202      	movs	r2, #2
 800d9d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	2202      	movs	r2, #2
 800d9dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d9e0:	e031      	b.n	800da46 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	2b04      	cmp	r3, #4
 800d9e6:	d110      	bne.n	800da0a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d9e8:	7bbb      	ldrb	r3, [r7, #14]
 800d9ea:	2b01      	cmp	r3, #1
 800d9ec:	d102      	bne.n	800d9f4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d9ee:	7b3b      	ldrb	r3, [r7, #12]
 800d9f0:	2b01      	cmp	r3, #1
 800d9f2:	d001      	beq.n	800d9f8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800d9f4:	2301      	movs	r3, #1
 800d9f6:	e055      	b.n	800daa4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	2202      	movs	r2, #2
 800d9fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	2202      	movs	r2, #2
 800da04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da08:	e01d      	b.n	800da46 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800da0a:	7bfb      	ldrb	r3, [r7, #15]
 800da0c:	2b01      	cmp	r3, #1
 800da0e:	d108      	bne.n	800da22 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800da10:	7bbb      	ldrb	r3, [r7, #14]
 800da12:	2b01      	cmp	r3, #1
 800da14:	d105      	bne.n	800da22 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800da16:	7b7b      	ldrb	r3, [r7, #13]
 800da18:	2b01      	cmp	r3, #1
 800da1a:	d102      	bne.n	800da22 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800da1c:	7b3b      	ldrb	r3, [r7, #12]
 800da1e:	2b01      	cmp	r3, #1
 800da20:	d001      	beq.n	800da26 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800da22:	2301      	movs	r3, #1
 800da24:	e03e      	b.n	800daa4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	2202      	movs	r2, #2
 800da2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	2202      	movs	r2, #2
 800da32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	2202      	movs	r2, #2
 800da3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	2202      	movs	r2, #2
 800da42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d003      	beq.n	800da54 <HAL_TIM_Encoder_Start+0xc4>
 800da4c:	683b      	ldr	r3, [r7, #0]
 800da4e:	2b04      	cmp	r3, #4
 800da50:	d008      	beq.n	800da64 <HAL_TIM_Encoder_Start+0xd4>
 800da52:	e00f      	b.n	800da74 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	2201      	movs	r2, #1
 800da5a:	2100      	movs	r1, #0
 800da5c:	4618      	mov	r0, r3
 800da5e:	f000 ffb9 	bl	800e9d4 <TIM_CCxChannelCmd>
      break;
 800da62:	e016      	b.n	800da92 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	2201      	movs	r2, #1
 800da6a:	2104      	movs	r1, #4
 800da6c:	4618      	mov	r0, r3
 800da6e:	f000 ffb1 	bl	800e9d4 <TIM_CCxChannelCmd>
      break;
 800da72:	e00e      	b.n	800da92 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	2201      	movs	r2, #1
 800da7a:	2100      	movs	r1, #0
 800da7c:	4618      	mov	r0, r3
 800da7e:	f000 ffa9 	bl	800e9d4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	2201      	movs	r2, #1
 800da88:	2104      	movs	r1, #4
 800da8a:	4618      	mov	r0, r3
 800da8c:	f000 ffa2 	bl	800e9d4 <TIM_CCxChannelCmd>
      break;
 800da90:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	681a      	ldr	r2, [r3, #0]
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	f042 0201 	orr.w	r2, r2, #1
 800daa0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800daa2:	2300      	movs	r3, #0
}
 800daa4:	4618      	mov	r0, r3
 800daa6:	3710      	adds	r7, #16
 800daa8:	46bd      	mov	sp, r7
 800daaa:	bd80      	pop	{r7, pc}

0800daac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b086      	sub	sp, #24
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	60f8      	str	r0, [r7, #12]
 800dab4:	60b9      	str	r1, [r7, #8]
 800dab6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dab8:	2300      	movs	r3, #0
 800daba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dac2:	2b01      	cmp	r3, #1
 800dac4:	d101      	bne.n	800daca <HAL_TIM_PWM_ConfigChannel+0x1e>
 800dac6:	2302      	movs	r3, #2
 800dac8:	e0ff      	b.n	800dcca <HAL_TIM_PWM_ConfigChannel+0x21e>
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	2201      	movs	r2, #1
 800dace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	2b14      	cmp	r3, #20
 800dad6:	f200 80f0 	bhi.w	800dcba <HAL_TIM_PWM_ConfigChannel+0x20e>
 800dada:	a201      	add	r2, pc, #4	@ (adr r2, 800dae0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dadc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dae0:	0800db35 	.word	0x0800db35
 800dae4:	0800dcbb 	.word	0x0800dcbb
 800dae8:	0800dcbb 	.word	0x0800dcbb
 800daec:	0800dcbb 	.word	0x0800dcbb
 800daf0:	0800db75 	.word	0x0800db75
 800daf4:	0800dcbb 	.word	0x0800dcbb
 800daf8:	0800dcbb 	.word	0x0800dcbb
 800dafc:	0800dcbb 	.word	0x0800dcbb
 800db00:	0800dbb7 	.word	0x0800dbb7
 800db04:	0800dcbb 	.word	0x0800dcbb
 800db08:	0800dcbb 	.word	0x0800dcbb
 800db0c:	0800dcbb 	.word	0x0800dcbb
 800db10:	0800dbf7 	.word	0x0800dbf7
 800db14:	0800dcbb 	.word	0x0800dcbb
 800db18:	0800dcbb 	.word	0x0800dcbb
 800db1c:	0800dcbb 	.word	0x0800dcbb
 800db20:	0800dc39 	.word	0x0800dc39
 800db24:	0800dcbb 	.word	0x0800dcbb
 800db28:	0800dcbb 	.word	0x0800dcbb
 800db2c:	0800dcbb 	.word	0x0800dcbb
 800db30:	0800dc79 	.word	0x0800dc79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	68b9      	ldr	r1, [r7, #8]
 800db3a:	4618      	mov	r0, r3
 800db3c:	f000 fb84 	bl	800e248 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	699a      	ldr	r2, [r3, #24]
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	f042 0208 	orr.w	r2, r2, #8
 800db4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	699a      	ldr	r2, [r3, #24]
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	f022 0204 	bic.w	r2, r2, #4
 800db5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	6999      	ldr	r1, [r3, #24]
 800db66:	68bb      	ldr	r3, [r7, #8]
 800db68:	691a      	ldr	r2, [r3, #16]
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	430a      	orrs	r2, r1
 800db70:	619a      	str	r2, [r3, #24]
      break;
 800db72:	e0a5      	b.n	800dcc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	68b9      	ldr	r1, [r7, #8]
 800db7a:	4618      	mov	r0, r3
 800db7c:	f000 fbfe 	bl	800e37c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	699a      	ldr	r2, [r3, #24]
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800db8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	699a      	ldr	r2, [r3, #24]
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800db9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	6999      	ldr	r1, [r3, #24]
 800dba6:	68bb      	ldr	r3, [r7, #8]
 800dba8:	691b      	ldr	r3, [r3, #16]
 800dbaa:	021a      	lsls	r2, r3, #8
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	430a      	orrs	r2, r1
 800dbb2:	619a      	str	r2, [r3, #24]
      break;
 800dbb4:	e084      	b.n	800dcc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	68b9      	ldr	r1, [r7, #8]
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	f000 fc71 	bl	800e4a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	69da      	ldr	r2, [r3, #28]
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	f042 0208 	orr.w	r2, r2, #8
 800dbd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	69da      	ldr	r2, [r3, #28]
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	f022 0204 	bic.w	r2, r2, #4
 800dbe0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	69d9      	ldr	r1, [r3, #28]
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	691a      	ldr	r2, [r3, #16]
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	430a      	orrs	r2, r1
 800dbf2:	61da      	str	r2, [r3, #28]
      break;
 800dbf4:	e064      	b.n	800dcc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	68b9      	ldr	r1, [r7, #8]
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	f000 fce3 	bl	800e5c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	69da      	ldr	r2, [r3, #28]
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dc10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	69da      	ldr	r2, [r3, #28]
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dc20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	69d9      	ldr	r1, [r3, #28]
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	691b      	ldr	r3, [r3, #16]
 800dc2c:	021a      	lsls	r2, r3, #8
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	430a      	orrs	r2, r1
 800dc34:	61da      	str	r2, [r3, #28]
      break;
 800dc36:	e043      	b.n	800dcc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	68b9      	ldr	r1, [r7, #8]
 800dc3e:	4618      	mov	r0, r3
 800dc40:	f000 fd56 	bl	800e6f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	f042 0208 	orr.w	r2, r2, #8
 800dc52:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	f022 0204 	bic.w	r2, r2, #4
 800dc62:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800dc6a:	68bb      	ldr	r3, [r7, #8]
 800dc6c:	691a      	ldr	r2, [r3, #16]
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	430a      	orrs	r2, r1
 800dc74:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800dc76:	e023      	b.n	800dcc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	68b9      	ldr	r1, [r7, #8]
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f000 fda0 	bl	800e7c4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dc92:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dca2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800dcaa:	68bb      	ldr	r3, [r7, #8]
 800dcac:	691b      	ldr	r3, [r3, #16]
 800dcae:	021a      	lsls	r2, r3, #8
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	430a      	orrs	r2, r1
 800dcb6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800dcb8:	e002      	b.n	800dcc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800dcba:	2301      	movs	r3, #1
 800dcbc:	75fb      	strb	r3, [r7, #23]
      break;
 800dcbe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dcc8:	7dfb      	ldrb	r3, [r7, #23]
}
 800dcca:	4618      	mov	r0, r3
 800dccc:	3718      	adds	r7, #24
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	bd80      	pop	{r7, pc}
 800dcd2:	bf00      	nop

0800dcd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b084      	sub	sp, #16
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
 800dcdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dcde:	2300      	movs	r3, #0
 800dce0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dce8:	2b01      	cmp	r3, #1
 800dcea:	d101      	bne.n	800dcf0 <HAL_TIM_ConfigClockSource+0x1c>
 800dcec:	2302      	movs	r3, #2
 800dcee:	e0f6      	b.n	800dede <HAL_TIM_ConfigClockSource+0x20a>
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2201      	movs	r2, #1
 800dcf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	2202      	movs	r2, #2
 800dcfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	689b      	ldr	r3, [r3, #8]
 800dd06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dd08:	68bb      	ldr	r3, [r7, #8]
 800dd0a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800dd0e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800dd12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dd14:	68bb      	ldr	r3, [r7, #8]
 800dd16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dd1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	68ba      	ldr	r2, [r7, #8]
 800dd22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	4a6f      	ldr	r2, [pc, #444]	@ (800dee8 <HAL_TIM_ConfigClockSource+0x214>)
 800dd2a:	4293      	cmp	r3, r2
 800dd2c:	f000 80c1 	beq.w	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800dd30:	4a6d      	ldr	r2, [pc, #436]	@ (800dee8 <HAL_TIM_ConfigClockSource+0x214>)
 800dd32:	4293      	cmp	r3, r2
 800dd34:	f200 80c6 	bhi.w	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dd38:	4a6c      	ldr	r2, [pc, #432]	@ (800deec <HAL_TIM_ConfigClockSource+0x218>)
 800dd3a:	4293      	cmp	r3, r2
 800dd3c:	f000 80b9 	beq.w	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800dd40:	4a6a      	ldr	r2, [pc, #424]	@ (800deec <HAL_TIM_ConfigClockSource+0x218>)
 800dd42:	4293      	cmp	r3, r2
 800dd44:	f200 80be 	bhi.w	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dd48:	4a69      	ldr	r2, [pc, #420]	@ (800def0 <HAL_TIM_ConfigClockSource+0x21c>)
 800dd4a:	4293      	cmp	r3, r2
 800dd4c:	f000 80b1 	beq.w	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800dd50:	4a67      	ldr	r2, [pc, #412]	@ (800def0 <HAL_TIM_ConfigClockSource+0x21c>)
 800dd52:	4293      	cmp	r3, r2
 800dd54:	f200 80b6 	bhi.w	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dd58:	4a66      	ldr	r2, [pc, #408]	@ (800def4 <HAL_TIM_ConfigClockSource+0x220>)
 800dd5a:	4293      	cmp	r3, r2
 800dd5c:	f000 80a9 	beq.w	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800dd60:	4a64      	ldr	r2, [pc, #400]	@ (800def4 <HAL_TIM_ConfigClockSource+0x220>)
 800dd62:	4293      	cmp	r3, r2
 800dd64:	f200 80ae 	bhi.w	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dd68:	4a63      	ldr	r2, [pc, #396]	@ (800def8 <HAL_TIM_ConfigClockSource+0x224>)
 800dd6a:	4293      	cmp	r3, r2
 800dd6c:	f000 80a1 	beq.w	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800dd70:	4a61      	ldr	r2, [pc, #388]	@ (800def8 <HAL_TIM_ConfigClockSource+0x224>)
 800dd72:	4293      	cmp	r3, r2
 800dd74:	f200 80a6 	bhi.w	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dd78:	4a60      	ldr	r2, [pc, #384]	@ (800defc <HAL_TIM_ConfigClockSource+0x228>)
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	f000 8099 	beq.w	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800dd80:	4a5e      	ldr	r2, [pc, #376]	@ (800defc <HAL_TIM_ConfigClockSource+0x228>)
 800dd82:	4293      	cmp	r3, r2
 800dd84:	f200 809e 	bhi.w	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dd88:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dd8c:	f000 8091 	beq.w	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800dd90:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800dd94:	f200 8096 	bhi.w	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dd98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd9c:	f000 8089 	beq.w	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800dda0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dda4:	f200 808e 	bhi.w	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dda8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ddac:	d03e      	beq.n	800de2c <HAL_TIM_ConfigClockSource+0x158>
 800ddae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ddb2:	f200 8087 	bhi.w	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ddb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ddba:	f000 8086 	beq.w	800deca <HAL_TIM_ConfigClockSource+0x1f6>
 800ddbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ddc2:	d87f      	bhi.n	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ddc4:	2b70      	cmp	r3, #112	@ 0x70
 800ddc6:	d01a      	beq.n	800ddfe <HAL_TIM_ConfigClockSource+0x12a>
 800ddc8:	2b70      	cmp	r3, #112	@ 0x70
 800ddca:	d87b      	bhi.n	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ddcc:	2b60      	cmp	r3, #96	@ 0x60
 800ddce:	d050      	beq.n	800de72 <HAL_TIM_ConfigClockSource+0x19e>
 800ddd0:	2b60      	cmp	r3, #96	@ 0x60
 800ddd2:	d877      	bhi.n	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ddd4:	2b50      	cmp	r3, #80	@ 0x50
 800ddd6:	d03c      	beq.n	800de52 <HAL_TIM_ConfigClockSource+0x17e>
 800ddd8:	2b50      	cmp	r3, #80	@ 0x50
 800ddda:	d873      	bhi.n	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dddc:	2b40      	cmp	r3, #64	@ 0x40
 800ddde:	d058      	beq.n	800de92 <HAL_TIM_ConfigClockSource+0x1be>
 800dde0:	2b40      	cmp	r3, #64	@ 0x40
 800dde2:	d86f      	bhi.n	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800dde4:	2b30      	cmp	r3, #48	@ 0x30
 800dde6:	d064      	beq.n	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800dde8:	2b30      	cmp	r3, #48	@ 0x30
 800ddea:	d86b      	bhi.n	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ddec:	2b20      	cmp	r3, #32
 800ddee:	d060      	beq.n	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800ddf0:	2b20      	cmp	r3, #32
 800ddf2:	d867      	bhi.n	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d05c      	beq.n	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800ddf8:	2b10      	cmp	r3, #16
 800ddfa:	d05a      	beq.n	800deb2 <HAL_TIM_ConfigClockSource+0x1de>
 800ddfc:	e062      	b.n	800dec4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800de06:	683b      	ldr	r3, [r7, #0]
 800de08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800de0a:	683b      	ldr	r3, [r7, #0]
 800de0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800de0e:	f000 fdc1 	bl	800e994 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	689b      	ldr	r3, [r3, #8]
 800de18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800de1a:	68bb      	ldr	r3, [r7, #8]
 800de1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800de20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	68ba      	ldr	r2, [r7, #8]
 800de28:	609a      	str	r2, [r3, #8]
      break;
 800de2a:	e04f      	b.n	800decc <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800de38:	683b      	ldr	r3, [r7, #0]
 800de3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800de3c:	f000 fdaa 	bl	800e994 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	689a      	ldr	r2, [r3, #8]
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800de4e:	609a      	str	r2, [r3, #8]
      break;
 800de50:	e03c      	b.n	800decc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800de5e:	461a      	mov	r2, r3
 800de60:	f000 fd1c 	bl	800e89c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	2150      	movs	r1, #80	@ 0x50
 800de6a:	4618      	mov	r0, r3
 800de6c:	f000 fd75 	bl	800e95a <TIM_ITRx_SetConfig>
      break;
 800de70:	e02c      	b.n	800decc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de7a:	683b      	ldr	r3, [r7, #0]
 800de7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800de7e:	461a      	mov	r2, r3
 800de80:	f000 fd3b 	bl	800e8fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	2160      	movs	r1, #96	@ 0x60
 800de8a:	4618      	mov	r0, r3
 800de8c:	f000 fd65 	bl	800e95a <TIM_ITRx_SetConfig>
      break;
 800de90:	e01c      	b.n	800decc <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800de9e:	461a      	mov	r2, r3
 800dea0:	f000 fcfc 	bl	800e89c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	2140      	movs	r1, #64	@ 0x40
 800deaa:	4618      	mov	r0, r3
 800deac:	f000 fd55 	bl	800e95a <TIM_ITRx_SetConfig>
      break;
 800deb0:	e00c      	b.n	800decc <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681a      	ldr	r2, [r3, #0]
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	4619      	mov	r1, r3
 800debc:	4610      	mov	r0, r2
 800debe:	f000 fd4c 	bl	800e95a <TIM_ITRx_SetConfig>
      break;
 800dec2:	e003      	b.n	800decc <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800dec4:	2301      	movs	r3, #1
 800dec6:	73fb      	strb	r3, [r7, #15]
      break;
 800dec8:	e000      	b.n	800decc <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800deca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	2201      	movs	r2, #1
 800ded0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2200      	movs	r2, #0
 800ded8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dedc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dede:	4618      	mov	r0, r3
 800dee0:	3710      	adds	r7, #16
 800dee2:	46bd      	mov	sp, r7
 800dee4:	bd80      	pop	{r7, pc}
 800dee6:	bf00      	nop
 800dee8:	00100070 	.word	0x00100070
 800deec:	00100060 	.word	0x00100060
 800def0:	00100050 	.word	0x00100050
 800def4:	00100040 	.word	0x00100040
 800def8:	00100030 	.word	0x00100030
 800defc:	00100020 	.word	0x00100020

0800df00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800df00:	b480      	push	{r7}
 800df02:	b083      	sub	sp, #12
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800df08:	bf00      	nop
 800df0a:	370c      	adds	r7, #12
 800df0c:	46bd      	mov	sp, r7
 800df0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df12:	4770      	bx	lr

0800df14 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800df14:	b480      	push	{r7}
 800df16:	b083      	sub	sp, #12
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800df1c:	bf00      	nop
 800df1e:	370c      	adds	r7, #12
 800df20:	46bd      	mov	sp, r7
 800df22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df26:	4770      	bx	lr

0800df28 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800df28:	b480      	push	{r7}
 800df2a:	b083      	sub	sp, #12
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800df30:	bf00      	nop
 800df32:	370c      	adds	r7, #12
 800df34:	46bd      	mov	sp, r7
 800df36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df3a:	4770      	bx	lr

0800df3c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b084      	sub	sp, #16
 800df40:	af00      	add	r7, sp, #0
 800df42:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df48:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df4e:	687a      	ldr	r2, [r7, #4]
 800df50:	429a      	cmp	r2, r3
 800df52:	d107      	bne.n	800df64 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	2201      	movs	r2, #1
 800df58:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	2201      	movs	r2, #1
 800df5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800df62:	e02a      	b.n	800dfba <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df68:	687a      	ldr	r2, [r7, #4]
 800df6a:	429a      	cmp	r2, r3
 800df6c:	d107      	bne.n	800df7e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	2202      	movs	r2, #2
 800df72:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	2201      	movs	r2, #1
 800df78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800df7c:	e01d      	b.n	800dfba <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df82:	687a      	ldr	r2, [r7, #4]
 800df84:	429a      	cmp	r2, r3
 800df86:	d107      	bne.n	800df98 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	2204      	movs	r2, #4
 800df8c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	2201      	movs	r2, #1
 800df92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800df96:	e010      	b.n	800dfba <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df9c:	687a      	ldr	r2, [r7, #4]
 800df9e:	429a      	cmp	r2, r3
 800dfa0:	d107      	bne.n	800dfb2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	2208      	movs	r2, #8
 800dfa6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	2201      	movs	r2, #1
 800dfac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dfb0:	e003      	b.n	800dfba <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	2201      	movs	r2, #1
 800dfb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800dfba:	68f8      	ldr	r0, [r7, #12]
 800dfbc:	f7ff ffb4 	bl	800df28 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	771a      	strb	r2, [r3, #28]
}
 800dfc6:	bf00      	nop
 800dfc8:	3710      	adds	r7, #16
 800dfca:	46bd      	mov	sp, r7
 800dfcc:	bd80      	pop	{r7, pc}

0800dfce <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800dfce:	b580      	push	{r7, lr}
 800dfd0:	b084      	sub	sp, #16
 800dfd2:	af00      	add	r7, sp, #0
 800dfd4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfda:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfe0:	687a      	ldr	r2, [r7, #4]
 800dfe2:	429a      	cmp	r2, r3
 800dfe4:	d10b      	bne.n	800dffe <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	2201      	movs	r2, #1
 800dfea:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	69db      	ldr	r3, [r3, #28]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d136      	bne.n	800e062 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	2201      	movs	r2, #1
 800dff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dffc:	e031      	b.n	800e062 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e002:	687a      	ldr	r2, [r7, #4]
 800e004:	429a      	cmp	r2, r3
 800e006:	d10b      	bne.n	800e020 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	2202      	movs	r2, #2
 800e00c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	69db      	ldr	r3, [r3, #28]
 800e012:	2b00      	cmp	r3, #0
 800e014:	d125      	bne.n	800e062 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	2201      	movs	r2, #1
 800e01a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e01e:	e020      	b.n	800e062 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e024:	687a      	ldr	r2, [r7, #4]
 800e026:	429a      	cmp	r2, r3
 800e028:	d10b      	bne.n	800e042 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	2204      	movs	r2, #4
 800e02e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	69db      	ldr	r3, [r3, #28]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d114      	bne.n	800e062 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	2201      	movs	r2, #1
 800e03c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e040:	e00f      	b.n	800e062 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e046:	687a      	ldr	r2, [r7, #4]
 800e048:	429a      	cmp	r2, r3
 800e04a:	d10a      	bne.n	800e062 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	2208      	movs	r2, #8
 800e050:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	69db      	ldr	r3, [r3, #28]
 800e056:	2b00      	cmp	r3, #0
 800e058:	d103      	bne.n	800e062 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	2201      	movs	r2, #1
 800e05e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e062:	68f8      	ldr	r0, [r7, #12]
 800e064:	f7ff ff4c 	bl	800df00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	2200      	movs	r2, #0
 800e06c:	771a      	strb	r2, [r3, #28]
}
 800e06e:	bf00      	nop
 800e070:	3710      	adds	r7, #16
 800e072:	46bd      	mov	sp, r7
 800e074:	bd80      	pop	{r7, pc}

0800e076 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e076:	b580      	push	{r7, lr}
 800e078:	b084      	sub	sp, #16
 800e07a:	af00      	add	r7, sp, #0
 800e07c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e082:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e088:	687a      	ldr	r2, [r7, #4]
 800e08a:	429a      	cmp	r2, r3
 800e08c:	d103      	bne.n	800e096 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	2201      	movs	r2, #1
 800e092:	771a      	strb	r2, [r3, #28]
 800e094:	e019      	b.n	800e0ca <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e09a:	687a      	ldr	r2, [r7, #4]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d103      	bne.n	800e0a8 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	2202      	movs	r2, #2
 800e0a4:	771a      	strb	r2, [r3, #28]
 800e0a6:	e010      	b.n	800e0ca <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0ac:	687a      	ldr	r2, [r7, #4]
 800e0ae:	429a      	cmp	r2, r3
 800e0b0:	d103      	bne.n	800e0ba <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	2204      	movs	r2, #4
 800e0b6:	771a      	strb	r2, [r3, #28]
 800e0b8:	e007      	b.n	800e0ca <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0be:	687a      	ldr	r2, [r7, #4]
 800e0c0:	429a      	cmp	r2, r3
 800e0c2:	d102      	bne.n	800e0ca <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	2208      	movs	r2, #8
 800e0c8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800e0ca:	68f8      	ldr	r0, [r7, #12]
 800e0cc:	f7ff ff22 	bl	800df14 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	771a      	strb	r2, [r3, #28]
}
 800e0d6:	bf00      	nop
 800e0d8:	3710      	adds	r7, #16
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	bd80      	pop	{r7, pc}
	...

0800e0e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e0e0:	b480      	push	{r7}
 800e0e2:	b085      	sub	sp, #20
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
 800e0e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	4a4c      	ldr	r2, [pc, #304]	@ (800e224 <TIM_Base_SetConfig+0x144>)
 800e0f4:	4293      	cmp	r3, r2
 800e0f6:	d017      	beq.n	800e128 <TIM_Base_SetConfig+0x48>
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e0fe:	d013      	beq.n	800e128 <TIM_Base_SetConfig+0x48>
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	4a49      	ldr	r2, [pc, #292]	@ (800e228 <TIM_Base_SetConfig+0x148>)
 800e104:	4293      	cmp	r3, r2
 800e106:	d00f      	beq.n	800e128 <TIM_Base_SetConfig+0x48>
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	4a48      	ldr	r2, [pc, #288]	@ (800e22c <TIM_Base_SetConfig+0x14c>)
 800e10c:	4293      	cmp	r3, r2
 800e10e:	d00b      	beq.n	800e128 <TIM_Base_SetConfig+0x48>
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	4a47      	ldr	r2, [pc, #284]	@ (800e230 <TIM_Base_SetConfig+0x150>)
 800e114:	4293      	cmp	r3, r2
 800e116:	d007      	beq.n	800e128 <TIM_Base_SetConfig+0x48>
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	4a46      	ldr	r2, [pc, #280]	@ (800e234 <TIM_Base_SetConfig+0x154>)
 800e11c:	4293      	cmp	r3, r2
 800e11e:	d003      	beq.n	800e128 <TIM_Base_SetConfig+0x48>
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	4a45      	ldr	r2, [pc, #276]	@ (800e238 <TIM_Base_SetConfig+0x158>)
 800e124:	4293      	cmp	r3, r2
 800e126:	d108      	bne.n	800e13a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e12e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	685b      	ldr	r3, [r3, #4]
 800e134:	68fa      	ldr	r2, [r7, #12]
 800e136:	4313      	orrs	r3, r2
 800e138:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	4a39      	ldr	r2, [pc, #228]	@ (800e224 <TIM_Base_SetConfig+0x144>)
 800e13e:	4293      	cmp	r3, r2
 800e140:	d023      	beq.n	800e18a <TIM_Base_SetConfig+0xaa>
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e148:	d01f      	beq.n	800e18a <TIM_Base_SetConfig+0xaa>
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	4a36      	ldr	r2, [pc, #216]	@ (800e228 <TIM_Base_SetConfig+0x148>)
 800e14e:	4293      	cmp	r3, r2
 800e150:	d01b      	beq.n	800e18a <TIM_Base_SetConfig+0xaa>
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	4a35      	ldr	r2, [pc, #212]	@ (800e22c <TIM_Base_SetConfig+0x14c>)
 800e156:	4293      	cmp	r3, r2
 800e158:	d017      	beq.n	800e18a <TIM_Base_SetConfig+0xaa>
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	4a34      	ldr	r2, [pc, #208]	@ (800e230 <TIM_Base_SetConfig+0x150>)
 800e15e:	4293      	cmp	r3, r2
 800e160:	d013      	beq.n	800e18a <TIM_Base_SetConfig+0xaa>
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	4a33      	ldr	r2, [pc, #204]	@ (800e234 <TIM_Base_SetConfig+0x154>)
 800e166:	4293      	cmp	r3, r2
 800e168:	d00f      	beq.n	800e18a <TIM_Base_SetConfig+0xaa>
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	4a33      	ldr	r2, [pc, #204]	@ (800e23c <TIM_Base_SetConfig+0x15c>)
 800e16e:	4293      	cmp	r3, r2
 800e170:	d00b      	beq.n	800e18a <TIM_Base_SetConfig+0xaa>
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	4a32      	ldr	r2, [pc, #200]	@ (800e240 <TIM_Base_SetConfig+0x160>)
 800e176:	4293      	cmp	r3, r2
 800e178:	d007      	beq.n	800e18a <TIM_Base_SetConfig+0xaa>
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	4a31      	ldr	r2, [pc, #196]	@ (800e244 <TIM_Base_SetConfig+0x164>)
 800e17e:	4293      	cmp	r3, r2
 800e180:	d003      	beq.n	800e18a <TIM_Base_SetConfig+0xaa>
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	4a2c      	ldr	r2, [pc, #176]	@ (800e238 <TIM_Base_SetConfig+0x158>)
 800e186:	4293      	cmp	r3, r2
 800e188:	d108      	bne.n	800e19c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e190:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	68db      	ldr	r3, [r3, #12]
 800e196:	68fa      	ldr	r2, [r7, #12]
 800e198:	4313      	orrs	r3, r2
 800e19a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e1a2:	683b      	ldr	r3, [r7, #0]
 800e1a4:	695b      	ldr	r3, [r3, #20]
 800e1a6:	4313      	orrs	r3, r2
 800e1a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	68fa      	ldr	r2, [r7, #12]
 800e1ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	689a      	ldr	r2, [r3, #8]
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e1b8:	683b      	ldr	r3, [r7, #0]
 800e1ba:	681a      	ldr	r2, [r3, #0]
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	4a18      	ldr	r2, [pc, #96]	@ (800e224 <TIM_Base_SetConfig+0x144>)
 800e1c4:	4293      	cmp	r3, r2
 800e1c6:	d013      	beq.n	800e1f0 <TIM_Base_SetConfig+0x110>
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	4a1a      	ldr	r2, [pc, #104]	@ (800e234 <TIM_Base_SetConfig+0x154>)
 800e1cc:	4293      	cmp	r3, r2
 800e1ce:	d00f      	beq.n	800e1f0 <TIM_Base_SetConfig+0x110>
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	4a1a      	ldr	r2, [pc, #104]	@ (800e23c <TIM_Base_SetConfig+0x15c>)
 800e1d4:	4293      	cmp	r3, r2
 800e1d6:	d00b      	beq.n	800e1f0 <TIM_Base_SetConfig+0x110>
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	4a19      	ldr	r2, [pc, #100]	@ (800e240 <TIM_Base_SetConfig+0x160>)
 800e1dc:	4293      	cmp	r3, r2
 800e1de:	d007      	beq.n	800e1f0 <TIM_Base_SetConfig+0x110>
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	4a18      	ldr	r2, [pc, #96]	@ (800e244 <TIM_Base_SetConfig+0x164>)
 800e1e4:	4293      	cmp	r3, r2
 800e1e6:	d003      	beq.n	800e1f0 <TIM_Base_SetConfig+0x110>
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	4a13      	ldr	r2, [pc, #76]	@ (800e238 <TIM_Base_SetConfig+0x158>)
 800e1ec:	4293      	cmp	r3, r2
 800e1ee:	d103      	bne.n	800e1f8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	691a      	ldr	r2, [r3, #16]
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	2201      	movs	r2, #1
 800e1fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	691b      	ldr	r3, [r3, #16]
 800e202:	f003 0301 	and.w	r3, r3, #1
 800e206:	2b01      	cmp	r3, #1
 800e208:	d105      	bne.n	800e216 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	691b      	ldr	r3, [r3, #16]
 800e20e:	f023 0201 	bic.w	r2, r3, #1
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	611a      	str	r2, [r3, #16]
  }
}
 800e216:	bf00      	nop
 800e218:	3714      	adds	r7, #20
 800e21a:	46bd      	mov	sp, r7
 800e21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e220:	4770      	bx	lr
 800e222:	bf00      	nop
 800e224:	40012c00 	.word	0x40012c00
 800e228:	40000400 	.word	0x40000400
 800e22c:	40000800 	.word	0x40000800
 800e230:	40000c00 	.word	0x40000c00
 800e234:	40013400 	.word	0x40013400
 800e238:	40015000 	.word	0x40015000
 800e23c:	40014000 	.word	0x40014000
 800e240:	40014400 	.word	0x40014400
 800e244:	40014800 	.word	0x40014800

0800e248 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e248:	b480      	push	{r7}
 800e24a:	b087      	sub	sp, #28
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
 800e250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	6a1b      	ldr	r3, [r3, #32]
 800e256:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	6a1b      	ldr	r3, [r3, #32]
 800e25c:	f023 0201 	bic.w	r2, r3, #1
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	685b      	ldr	r3, [r3, #4]
 800e268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	699b      	ldr	r3, [r3, #24]
 800e26e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e27a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	f023 0303 	bic.w	r3, r3, #3
 800e282:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	68fa      	ldr	r2, [r7, #12]
 800e28a:	4313      	orrs	r3, r2
 800e28c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e28e:	697b      	ldr	r3, [r7, #20]
 800e290:	f023 0302 	bic.w	r3, r3, #2
 800e294:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	689b      	ldr	r3, [r3, #8]
 800e29a:	697a      	ldr	r2, [r7, #20]
 800e29c:	4313      	orrs	r3, r2
 800e29e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	4a30      	ldr	r2, [pc, #192]	@ (800e364 <TIM_OC1_SetConfig+0x11c>)
 800e2a4:	4293      	cmp	r3, r2
 800e2a6:	d013      	beq.n	800e2d0 <TIM_OC1_SetConfig+0x88>
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	4a2f      	ldr	r2, [pc, #188]	@ (800e368 <TIM_OC1_SetConfig+0x120>)
 800e2ac:	4293      	cmp	r3, r2
 800e2ae:	d00f      	beq.n	800e2d0 <TIM_OC1_SetConfig+0x88>
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	4a2e      	ldr	r2, [pc, #184]	@ (800e36c <TIM_OC1_SetConfig+0x124>)
 800e2b4:	4293      	cmp	r3, r2
 800e2b6:	d00b      	beq.n	800e2d0 <TIM_OC1_SetConfig+0x88>
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	4a2d      	ldr	r2, [pc, #180]	@ (800e370 <TIM_OC1_SetConfig+0x128>)
 800e2bc:	4293      	cmp	r3, r2
 800e2be:	d007      	beq.n	800e2d0 <TIM_OC1_SetConfig+0x88>
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	4a2c      	ldr	r2, [pc, #176]	@ (800e374 <TIM_OC1_SetConfig+0x12c>)
 800e2c4:	4293      	cmp	r3, r2
 800e2c6:	d003      	beq.n	800e2d0 <TIM_OC1_SetConfig+0x88>
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	4a2b      	ldr	r2, [pc, #172]	@ (800e378 <TIM_OC1_SetConfig+0x130>)
 800e2cc:	4293      	cmp	r3, r2
 800e2ce:	d10c      	bne.n	800e2ea <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	f023 0308 	bic.w	r3, r3, #8
 800e2d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e2d8:	683b      	ldr	r3, [r7, #0]
 800e2da:	68db      	ldr	r3, [r3, #12]
 800e2dc:	697a      	ldr	r2, [r7, #20]
 800e2de:	4313      	orrs	r3, r2
 800e2e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e2e2:	697b      	ldr	r3, [r7, #20]
 800e2e4:	f023 0304 	bic.w	r3, r3, #4
 800e2e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	4a1d      	ldr	r2, [pc, #116]	@ (800e364 <TIM_OC1_SetConfig+0x11c>)
 800e2ee:	4293      	cmp	r3, r2
 800e2f0:	d013      	beq.n	800e31a <TIM_OC1_SetConfig+0xd2>
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	4a1c      	ldr	r2, [pc, #112]	@ (800e368 <TIM_OC1_SetConfig+0x120>)
 800e2f6:	4293      	cmp	r3, r2
 800e2f8:	d00f      	beq.n	800e31a <TIM_OC1_SetConfig+0xd2>
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	4a1b      	ldr	r2, [pc, #108]	@ (800e36c <TIM_OC1_SetConfig+0x124>)
 800e2fe:	4293      	cmp	r3, r2
 800e300:	d00b      	beq.n	800e31a <TIM_OC1_SetConfig+0xd2>
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	4a1a      	ldr	r2, [pc, #104]	@ (800e370 <TIM_OC1_SetConfig+0x128>)
 800e306:	4293      	cmp	r3, r2
 800e308:	d007      	beq.n	800e31a <TIM_OC1_SetConfig+0xd2>
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	4a19      	ldr	r2, [pc, #100]	@ (800e374 <TIM_OC1_SetConfig+0x12c>)
 800e30e:	4293      	cmp	r3, r2
 800e310:	d003      	beq.n	800e31a <TIM_OC1_SetConfig+0xd2>
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	4a18      	ldr	r2, [pc, #96]	@ (800e378 <TIM_OC1_SetConfig+0x130>)
 800e316:	4293      	cmp	r3, r2
 800e318:	d111      	bne.n	800e33e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e31a:	693b      	ldr	r3, [r7, #16]
 800e31c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e320:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e322:	693b      	ldr	r3, [r7, #16]
 800e324:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e328:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e32a:	683b      	ldr	r3, [r7, #0]
 800e32c:	695b      	ldr	r3, [r3, #20]
 800e32e:	693a      	ldr	r2, [r7, #16]
 800e330:	4313      	orrs	r3, r2
 800e332:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e334:	683b      	ldr	r3, [r7, #0]
 800e336:	699b      	ldr	r3, [r3, #24]
 800e338:	693a      	ldr	r2, [r7, #16]
 800e33a:	4313      	orrs	r3, r2
 800e33c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	693a      	ldr	r2, [r7, #16]
 800e342:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	68fa      	ldr	r2, [r7, #12]
 800e348:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	685a      	ldr	r2, [r3, #4]
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	697a      	ldr	r2, [r7, #20]
 800e356:	621a      	str	r2, [r3, #32]
}
 800e358:	bf00      	nop
 800e35a:	371c      	adds	r7, #28
 800e35c:	46bd      	mov	sp, r7
 800e35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e362:	4770      	bx	lr
 800e364:	40012c00 	.word	0x40012c00
 800e368:	40013400 	.word	0x40013400
 800e36c:	40014000 	.word	0x40014000
 800e370:	40014400 	.word	0x40014400
 800e374:	40014800 	.word	0x40014800
 800e378:	40015000 	.word	0x40015000

0800e37c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e37c:	b480      	push	{r7}
 800e37e:	b087      	sub	sp, #28
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
 800e384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	6a1b      	ldr	r3, [r3, #32]
 800e38a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	6a1b      	ldr	r3, [r3, #32]
 800e390:	f023 0210 	bic.w	r2, r3, #16
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	685b      	ldr	r3, [r3, #4]
 800e39c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	699b      	ldr	r3, [r3, #24]
 800e3a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e3aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e3ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e3b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e3b8:	683b      	ldr	r3, [r7, #0]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	021b      	lsls	r3, r3, #8
 800e3be:	68fa      	ldr	r2, [r7, #12]
 800e3c0:	4313      	orrs	r3, r2
 800e3c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e3c4:	697b      	ldr	r3, [r7, #20]
 800e3c6:	f023 0320 	bic.w	r3, r3, #32
 800e3ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	689b      	ldr	r3, [r3, #8]
 800e3d0:	011b      	lsls	r3, r3, #4
 800e3d2:	697a      	ldr	r2, [r7, #20]
 800e3d4:	4313      	orrs	r3, r2
 800e3d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	4a2c      	ldr	r2, [pc, #176]	@ (800e48c <TIM_OC2_SetConfig+0x110>)
 800e3dc:	4293      	cmp	r3, r2
 800e3de:	d007      	beq.n	800e3f0 <TIM_OC2_SetConfig+0x74>
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	4a2b      	ldr	r2, [pc, #172]	@ (800e490 <TIM_OC2_SetConfig+0x114>)
 800e3e4:	4293      	cmp	r3, r2
 800e3e6:	d003      	beq.n	800e3f0 <TIM_OC2_SetConfig+0x74>
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	4a2a      	ldr	r2, [pc, #168]	@ (800e494 <TIM_OC2_SetConfig+0x118>)
 800e3ec:	4293      	cmp	r3, r2
 800e3ee:	d10d      	bne.n	800e40c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e3f0:	697b      	ldr	r3, [r7, #20]
 800e3f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e3f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e3f8:	683b      	ldr	r3, [r7, #0]
 800e3fa:	68db      	ldr	r3, [r3, #12]
 800e3fc:	011b      	lsls	r3, r3, #4
 800e3fe:	697a      	ldr	r2, [r7, #20]
 800e400:	4313      	orrs	r3, r2
 800e402:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e404:	697b      	ldr	r3, [r7, #20]
 800e406:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e40a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	4a1f      	ldr	r2, [pc, #124]	@ (800e48c <TIM_OC2_SetConfig+0x110>)
 800e410:	4293      	cmp	r3, r2
 800e412:	d013      	beq.n	800e43c <TIM_OC2_SetConfig+0xc0>
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	4a1e      	ldr	r2, [pc, #120]	@ (800e490 <TIM_OC2_SetConfig+0x114>)
 800e418:	4293      	cmp	r3, r2
 800e41a:	d00f      	beq.n	800e43c <TIM_OC2_SetConfig+0xc0>
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	4a1e      	ldr	r2, [pc, #120]	@ (800e498 <TIM_OC2_SetConfig+0x11c>)
 800e420:	4293      	cmp	r3, r2
 800e422:	d00b      	beq.n	800e43c <TIM_OC2_SetConfig+0xc0>
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	4a1d      	ldr	r2, [pc, #116]	@ (800e49c <TIM_OC2_SetConfig+0x120>)
 800e428:	4293      	cmp	r3, r2
 800e42a:	d007      	beq.n	800e43c <TIM_OC2_SetConfig+0xc0>
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	4a1c      	ldr	r2, [pc, #112]	@ (800e4a0 <TIM_OC2_SetConfig+0x124>)
 800e430:	4293      	cmp	r3, r2
 800e432:	d003      	beq.n	800e43c <TIM_OC2_SetConfig+0xc0>
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	4a17      	ldr	r2, [pc, #92]	@ (800e494 <TIM_OC2_SetConfig+0x118>)
 800e438:	4293      	cmp	r3, r2
 800e43a:	d113      	bne.n	800e464 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e43c:	693b      	ldr	r3, [r7, #16]
 800e43e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e442:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e444:	693b      	ldr	r3, [r7, #16]
 800e446:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e44a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	695b      	ldr	r3, [r3, #20]
 800e450:	009b      	lsls	r3, r3, #2
 800e452:	693a      	ldr	r2, [r7, #16]
 800e454:	4313      	orrs	r3, r2
 800e456:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e458:	683b      	ldr	r3, [r7, #0]
 800e45a:	699b      	ldr	r3, [r3, #24]
 800e45c:	009b      	lsls	r3, r3, #2
 800e45e:	693a      	ldr	r2, [r7, #16]
 800e460:	4313      	orrs	r3, r2
 800e462:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	693a      	ldr	r2, [r7, #16]
 800e468:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	68fa      	ldr	r2, [r7, #12]
 800e46e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	685a      	ldr	r2, [r3, #4]
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	697a      	ldr	r2, [r7, #20]
 800e47c:	621a      	str	r2, [r3, #32]
}
 800e47e:	bf00      	nop
 800e480:	371c      	adds	r7, #28
 800e482:	46bd      	mov	sp, r7
 800e484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e488:	4770      	bx	lr
 800e48a:	bf00      	nop
 800e48c:	40012c00 	.word	0x40012c00
 800e490:	40013400 	.word	0x40013400
 800e494:	40015000 	.word	0x40015000
 800e498:	40014000 	.word	0x40014000
 800e49c:	40014400 	.word	0x40014400
 800e4a0:	40014800 	.word	0x40014800

0800e4a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e4a4:	b480      	push	{r7}
 800e4a6:	b087      	sub	sp, #28
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	6078      	str	r0, [r7, #4]
 800e4ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	6a1b      	ldr	r3, [r3, #32]
 800e4b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	6a1b      	ldr	r3, [r3, #32]
 800e4b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	685b      	ldr	r3, [r3, #4]
 800e4c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	69db      	ldr	r3, [r3, #28]
 800e4ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e4d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e4d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	f023 0303 	bic.w	r3, r3, #3
 800e4de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e4e0:	683b      	ldr	r3, [r7, #0]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	68fa      	ldr	r2, [r7, #12]
 800e4e6:	4313      	orrs	r3, r2
 800e4e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e4ea:	697b      	ldr	r3, [r7, #20]
 800e4ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e4f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e4f2:	683b      	ldr	r3, [r7, #0]
 800e4f4:	689b      	ldr	r3, [r3, #8]
 800e4f6:	021b      	lsls	r3, r3, #8
 800e4f8:	697a      	ldr	r2, [r7, #20]
 800e4fa:	4313      	orrs	r3, r2
 800e4fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	4a2b      	ldr	r2, [pc, #172]	@ (800e5b0 <TIM_OC3_SetConfig+0x10c>)
 800e502:	4293      	cmp	r3, r2
 800e504:	d007      	beq.n	800e516 <TIM_OC3_SetConfig+0x72>
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	4a2a      	ldr	r2, [pc, #168]	@ (800e5b4 <TIM_OC3_SetConfig+0x110>)
 800e50a:	4293      	cmp	r3, r2
 800e50c:	d003      	beq.n	800e516 <TIM_OC3_SetConfig+0x72>
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	4a29      	ldr	r2, [pc, #164]	@ (800e5b8 <TIM_OC3_SetConfig+0x114>)
 800e512:	4293      	cmp	r3, r2
 800e514:	d10d      	bne.n	800e532 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e516:	697b      	ldr	r3, [r7, #20]
 800e518:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e51c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e51e:	683b      	ldr	r3, [r7, #0]
 800e520:	68db      	ldr	r3, [r3, #12]
 800e522:	021b      	lsls	r3, r3, #8
 800e524:	697a      	ldr	r2, [r7, #20]
 800e526:	4313      	orrs	r3, r2
 800e528:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e52a:	697b      	ldr	r3, [r7, #20]
 800e52c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e530:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	4a1e      	ldr	r2, [pc, #120]	@ (800e5b0 <TIM_OC3_SetConfig+0x10c>)
 800e536:	4293      	cmp	r3, r2
 800e538:	d013      	beq.n	800e562 <TIM_OC3_SetConfig+0xbe>
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	4a1d      	ldr	r2, [pc, #116]	@ (800e5b4 <TIM_OC3_SetConfig+0x110>)
 800e53e:	4293      	cmp	r3, r2
 800e540:	d00f      	beq.n	800e562 <TIM_OC3_SetConfig+0xbe>
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	4a1d      	ldr	r2, [pc, #116]	@ (800e5bc <TIM_OC3_SetConfig+0x118>)
 800e546:	4293      	cmp	r3, r2
 800e548:	d00b      	beq.n	800e562 <TIM_OC3_SetConfig+0xbe>
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	4a1c      	ldr	r2, [pc, #112]	@ (800e5c0 <TIM_OC3_SetConfig+0x11c>)
 800e54e:	4293      	cmp	r3, r2
 800e550:	d007      	beq.n	800e562 <TIM_OC3_SetConfig+0xbe>
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	4a1b      	ldr	r2, [pc, #108]	@ (800e5c4 <TIM_OC3_SetConfig+0x120>)
 800e556:	4293      	cmp	r3, r2
 800e558:	d003      	beq.n	800e562 <TIM_OC3_SetConfig+0xbe>
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	4a16      	ldr	r2, [pc, #88]	@ (800e5b8 <TIM_OC3_SetConfig+0x114>)
 800e55e:	4293      	cmp	r3, r2
 800e560:	d113      	bne.n	800e58a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e562:	693b      	ldr	r3, [r7, #16]
 800e564:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e568:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e56a:	693b      	ldr	r3, [r7, #16]
 800e56c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e570:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e572:	683b      	ldr	r3, [r7, #0]
 800e574:	695b      	ldr	r3, [r3, #20]
 800e576:	011b      	lsls	r3, r3, #4
 800e578:	693a      	ldr	r2, [r7, #16]
 800e57a:	4313      	orrs	r3, r2
 800e57c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e57e:	683b      	ldr	r3, [r7, #0]
 800e580:	699b      	ldr	r3, [r3, #24]
 800e582:	011b      	lsls	r3, r3, #4
 800e584:	693a      	ldr	r2, [r7, #16]
 800e586:	4313      	orrs	r3, r2
 800e588:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	693a      	ldr	r2, [r7, #16]
 800e58e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	68fa      	ldr	r2, [r7, #12]
 800e594:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	685a      	ldr	r2, [r3, #4]
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	697a      	ldr	r2, [r7, #20]
 800e5a2:	621a      	str	r2, [r3, #32]
}
 800e5a4:	bf00      	nop
 800e5a6:	371c      	adds	r7, #28
 800e5a8:	46bd      	mov	sp, r7
 800e5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ae:	4770      	bx	lr
 800e5b0:	40012c00 	.word	0x40012c00
 800e5b4:	40013400 	.word	0x40013400
 800e5b8:	40015000 	.word	0x40015000
 800e5bc:	40014000 	.word	0x40014000
 800e5c0:	40014400 	.word	0x40014400
 800e5c4:	40014800 	.word	0x40014800

0800e5c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e5c8:	b480      	push	{r7}
 800e5ca:	b087      	sub	sp, #28
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	6078      	str	r0, [r7, #4]
 800e5d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	6a1b      	ldr	r3, [r3, #32]
 800e5d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	6a1b      	ldr	r3, [r3, #32]
 800e5dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	685b      	ldr	r3, [r3, #4]
 800e5e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	69db      	ldr	r3, [r3, #28]
 800e5ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e5f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e602:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	021b      	lsls	r3, r3, #8
 800e60a:	68fa      	ldr	r2, [r7, #12]
 800e60c:	4313      	orrs	r3, r2
 800e60e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e610:	697b      	ldr	r3, [r7, #20]
 800e612:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e616:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	689b      	ldr	r3, [r3, #8]
 800e61c:	031b      	lsls	r3, r3, #12
 800e61e:	697a      	ldr	r2, [r7, #20]
 800e620:	4313      	orrs	r3, r2
 800e622:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	4a2c      	ldr	r2, [pc, #176]	@ (800e6d8 <TIM_OC4_SetConfig+0x110>)
 800e628:	4293      	cmp	r3, r2
 800e62a:	d007      	beq.n	800e63c <TIM_OC4_SetConfig+0x74>
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	4a2b      	ldr	r2, [pc, #172]	@ (800e6dc <TIM_OC4_SetConfig+0x114>)
 800e630:	4293      	cmp	r3, r2
 800e632:	d003      	beq.n	800e63c <TIM_OC4_SetConfig+0x74>
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	4a2a      	ldr	r2, [pc, #168]	@ (800e6e0 <TIM_OC4_SetConfig+0x118>)
 800e638:	4293      	cmp	r3, r2
 800e63a:	d10d      	bne.n	800e658 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800e63c:	697b      	ldr	r3, [r7, #20]
 800e63e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e642:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800e644:	683b      	ldr	r3, [r7, #0]
 800e646:	68db      	ldr	r3, [r3, #12]
 800e648:	031b      	lsls	r3, r3, #12
 800e64a:	697a      	ldr	r2, [r7, #20]
 800e64c:	4313      	orrs	r3, r2
 800e64e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800e650:	697b      	ldr	r3, [r7, #20]
 800e652:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e656:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	4a1f      	ldr	r2, [pc, #124]	@ (800e6d8 <TIM_OC4_SetConfig+0x110>)
 800e65c:	4293      	cmp	r3, r2
 800e65e:	d013      	beq.n	800e688 <TIM_OC4_SetConfig+0xc0>
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	4a1e      	ldr	r2, [pc, #120]	@ (800e6dc <TIM_OC4_SetConfig+0x114>)
 800e664:	4293      	cmp	r3, r2
 800e666:	d00f      	beq.n	800e688 <TIM_OC4_SetConfig+0xc0>
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	4a1e      	ldr	r2, [pc, #120]	@ (800e6e4 <TIM_OC4_SetConfig+0x11c>)
 800e66c:	4293      	cmp	r3, r2
 800e66e:	d00b      	beq.n	800e688 <TIM_OC4_SetConfig+0xc0>
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	4a1d      	ldr	r2, [pc, #116]	@ (800e6e8 <TIM_OC4_SetConfig+0x120>)
 800e674:	4293      	cmp	r3, r2
 800e676:	d007      	beq.n	800e688 <TIM_OC4_SetConfig+0xc0>
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	4a1c      	ldr	r2, [pc, #112]	@ (800e6ec <TIM_OC4_SetConfig+0x124>)
 800e67c:	4293      	cmp	r3, r2
 800e67e:	d003      	beq.n	800e688 <TIM_OC4_SetConfig+0xc0>
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	4a17      	ldr	r2, [pc, #92]	@ (800e6e0 <TIM_OC4_SetConfig+0x118>)
 800e684:	4293      	cmp	r3, r2
 800e686:	d113      	bne.n	800e6b0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e688:	693b      	ldr	r3, [r7, #16]
 800e68a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e68e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800e690:	693b      	ldr	r3, [r7, #16]
 800e692:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e696:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e698:	683b      	ldr	r3, [r7, #0]
 800e69a:	695b      	ldr	r3, [r3, #20]
 800e69c:	019b      	lsls	r3, r3, #6
 800e69e:	693a      	ldr	r2, [r7, #16]
 800e6a0:	4313      	orrs	r3, r2
 800e6a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800e6a4:	683b      	ldr	r3, [r7, #0]
 800e6a6:	699b      	ldr	r3, [r3, #24]
 800e6a8:	019b      	lsls	r3, r3, #6
 800e6aa:	693a      	ldr	r2, [r7, #16]
 800e6ac:	4313      	orrs	r3, r2
 800e6ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	693a      	ldr	r2, [r7, #16]
 800e6b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	68fa      	ldr	r2, [r7, #12]
 800e6ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	685a      	ldr	r2, [r3, #4]
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	697a      	ldr	r2, [r7, #20]
 800e6c8:	621a      	str	r2, [r3, #32]
}
 800e6ca:	bf00      	nop
 800e6cc:	371c      	adds	r7, #28
 800e6ce:	46bd      	mov	sp, r7
 800e6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d4:	4770      	bx	lr
 800e6d6:	bf00      	nop
 800e6d8:	40012c00 	.word	0x40012c00
 800e6dc:	40013400 	.word	0x40013400
 800e6e0:	40015000 	.word	0x40015000
 800e6e4:	40014000 	.word	0x40014000
 800e6e8:	40014400 	.word	0x40014400
 800e6ec:	40014800 	.word	0x40014800

0800e6f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	b087      	sub	sp, #28
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
 800e6f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	6a1b      	ldr	r3, [r3, #32]
 800e6fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	6a1b      	ldr	r3, [r3, #32]
 800e704:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	685b      	ldr	r3, [r3, #4]
 800e710:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e71e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e722:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e724:	683b      	ldr	r3, [r7, #0]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	68fa      	ldr	r2, [r7, #12]
 800e72a:	4313      	orrs	r3, r2
 800e72c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e72e:	693b      	ldr	r3, [r7, #16]
 800e730:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e734:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e736:	683b      	ldr	r3, [r7, #0]
 800e738:	689b      	ldr	r3, [r3, #8]
 800e73a:	041b      	lsls	r3, r3, #16
 800e73c:	693a      	ldr	r2, [r7, #16]
 800e73e:	4313      	orrs	r3, r2
 800e740:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	4a19      	ldr	r2, [pc, #100]	@ (800e7ac <TIM_OC5_SetConfig+0xbc>)
 800e746:	4293      	cmp	r3, r2
 800e748:	d013      	beq.n	800e772 <TIM_OC5_SetConfig+0x82>
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	4a18      	ldr	r2, [pc, #96]	@ (800e7b0 <TIM_OC5_SetConfig+0xc0>)
 800e74e:	4293      	cmp	r3, r2
 800e750:	d00f      	beq.n	800e772 <TIM_OC5_SetConfig+0x82>
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	4a17      	ldr	r2, [pc, #92]	@ (800e7b4 <TIM_OC5_SetConfig+0xc4>)
 800e756:	4293      	cmp	r3, r2
 800e758:	d00b      	beq.n	800e772 <TIM_OC5_SetConfig+0x82>
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	4a16      	ldr	r2, [pc, #88]	@ (800e7b8 <TIM_OC5_SetConfig+0xc8>)
 800e75e:	4293      	cmp	r3, r2
 800e760:	d007      	beq.n	800e772 <TIM_OC5_SetConfig+0x82>
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	4a15      	ldr	r2, [pc, #84]	@ (800e7bc <TIM_OC5_SetConfig+0xcc>)
 800e766:	4293      	cmp	r3, r2
 800e768:	d003      	beq.n	800e772 <TIM_OC5_SetConfig+0x82>
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	4a14      	ldr	r2, [pc, #80]	@ (800e7c0 <TIM_OC5_SetConfig+0xd0>)
 800e76e:	4293      	cmp	r3, r2
 800e770:	d109      	bne.n	800e786 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e772:	697b      	ldr	r3, [r7, #20]
 800e774:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e778:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e77a:	683b      	ldr	r3, [r7, #0]
 800e77c:	695b      	ldr	r3, [r3, #20]
 800e77e:	021b      	lsls	r3, r3, #8
 800e780:	697a      	ldr	r2, [r7, #20]
 800e782:	4313      	orrs	r3, r2
 800e784:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	697a      	ldr	r2, [r7, #20]
 800e78a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	68fa      	ldr	r2, [r7, #12]
 800e790:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e792:	683b      	ldr	r3, [r7, #0]
 800e794:	685a      	ldr	r2, [r3, #4]
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	693a      	ldr	r2, [r7, #16]
 800e79e:	621a      	str	r2, [r3, #32]
}
 800e7a0:	bf00      	nop
 800e7a2:	371c      	adds	r7, #28
 800e7a4:	46bd      	mov	sp, r7
 800e7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7aa:	4770      	bx	lr
 800e7ac:	40012c00 	.word	0x40012c00
 800e7b0:	40013400 	.word	0x40013400
 800e7b4:	40014000 	.word	0x40014000
 800e7b8:	40014400 	.word	0x40014400
 800e7bc:	40014800 	.word	0x40014800
 800e7c0:	40015000 	.word	0x40015000

0800e7c4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e7c4:	b480      	push	{r7}
 800e7c6:	b087      	sub	sp, #28
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	6078      	str	r0, [r7, #4]
 800e7cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	6a1b      	ldr	r3, [r3, #32]
 800e7d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	6a1b      	ldr	r3, [r3, #32]
 800e7d8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	685b      	ldr	r3, [r3, #4]
 800e7e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e7f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e7f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e7f8:	683b      	ldr	r3, [r7, #0]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	021b      	lsls	r3, r3, #8
 800e7fe:	68fa      	ldr	r2, [r7, #12]
 800e800:	4313      	orrs	r3, r2
 800e802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e804:	693b      	ldr	r3, [r7, #16]
 800e806:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e80a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e80c:	683b      	ldr	r3, [r7, #0]
 800e80e:	689b      	ldr	r3, [r3, #8]
 800e810:	051b      	lsls	r3, r3, #20
 800e812:	693a      	ldr	r2, [r7, #16]
 800e814:	4313      	orrs	r3, r2
 800e816:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	4a1a      	ldr	r2, [pc, #104]	@ (800e884 <TIM_OC6_SetConfig+0xc0>)
 800e81c:	4293      	cmp	r3, r2
 800e81e:	d013      	beq.n	800e848 <TIM_OC6_SetConfig+0x84>
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	4a19      	ldr	r2, [pc, #100]	@ (800e888 <TIM_OC6_SetConfig+0xc4>)
 800e824:	4293      	cmp	r3, r2
 800e826:	d00f      	beq.n	800e848 <TIM_OC6_SetConfig+0x84>
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	4a18      	ldr	r2, [pc, #96]	@ (800e88c <TIM_OC6_SetConfig+0xc8>)
 800e82c:	4293      	cmp	r3, r2
 800e82e:	d00b      	beq.n	800e848 <TIM_OC6_SetConfig+0x84>
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	4a17      	ldr	r2, [pc, #92]	@ (800e890 <TIM_OC6_SetConfig+0xcc>)
 800e834:	4293      	cmp	r3, r2
 800e836:	d007      	beq.n	800e848 <TIM_OC6_SetConfig+0x84>
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	4a16      	ldr	r2, [pc, #88]	@ (800e894 <TIM_OC6_SetConfig+0xd0>)
 800e83c:	4293      	cmp	r3, r2
 800e83e:	d003      	beq.n	800e848 <TIM_OC6_SetConfig+0x84>
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	4a15      	ldr	r2, [pc, #84]	@ (800e898 <TIM_OC6_SetConfig+0xd4>)
 800e844:	4293      	cmp	r3, r2
 800e846:	d109      	bne.n	800e85c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e848:	697b      	ldr	r3, [r7, #20]
 800e84a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e84e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e850:	683b      	ldr	r3, [r7, #0]
 800e852:	695b      	ldr	r3, [r3, #20]
 800e854:	029b      	lsls	r3, r3, #10
 800e856:	697a      	ldr	r2, [r7, #20]
 800e858:	4313      	orrs	r3, r2
 800e85a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	697a      	ldr	r2, [r7, #20]
 800e860:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	68fa      	ldr	r2, [r7, #12]
 800e866:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e868:	683b      	ldr	r3, [r7, #0]
 800e86a:	685a      	ldr	r2, [r3, #4]
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	693a      	ldr	r2, [r7, #16]
 800e874:	621a      	str	r2, [r3, #32]
}
 800e876:	bf00      	nop
 800e878:	371c      	adds	r7, #28
 800e87a:	46bd      	mov	sp, r7
 800e87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e880:	4770      	bx	lr
 800e882:	bf00      	nop
 800e884:	40012c00 	.word	0x40012c00
 800e888:	40013400 	.word	0x40013400
 800e88c:	40014000 	.word	0x40014000
 800e890:	40014400 	.word	0x40014400
 800e894:	40014800 	.word	0x40014800
 800e898:	40015000 	.word	0x40015000

0800e89c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e89c:	b480      	push	{r7}
 800e89e:	b087      	sub	sp, #28
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	60f8      	str	r0, [r7, #12]
 800e8a4:	60b9      	str	r1, [r7, #8]
 800e8a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	6a1b      	ldr	r3, [r3, #32]
 800e8ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	6a1b      	ldr	r3, [r3, #32]
 800e8b2:	f023 0201 	bic.w	r2, r3, #1
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	699b      	ldr	r3, [r3, #24]
 800e8be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e8c0:	693b      	ldr	r3, [r7, #16]
 800e8c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e8c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	011b      	lsls	r3, r3, #4
 800e8cc:	693a      	ldr	r2, [r7, #16]
 800e8ce:	4313      	orrs	r3, r2
 800e8d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e8d2:	697b      	ldr	r3, [r7, #20]
 800e8d4:	f023 030a 	bic.w	r3, r3, #10
 800e8d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e8da:	697a      	ldr	r2, [r7, #20]
 800e8dc:	68bb      	ldr	r3, [r7, #8]
 800e8de:	4313      	orrs	r3, r2
 800e8e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	693a      	ldr	r2, [r7, #16]
 800e8e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	697a      	ldr	r2, [r7, #20]
 800e8ec:	621a      	str	r2, [r3, #32]
}
 800e8ee:	bf00      	nop
 800e8f0:	371c      	adds	r7, #28
 800e8f2:	46bd      	mov	sp, r7
 800e8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f8:	4770      	bx	lr

0800e8fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e8fa:	b480      	push	{r7}
 800e8fc:	b087      	sub	sp, #28
 800e8fe:	af00      	add	r7, sp, #0
 800e900:	60f8      	str	r0, [r7, #12]
 800e902:	60b9      	str	r1, [r7, #8]
 800e904:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	6a1b      	ldr	r3, [r3, #32]
 800e90a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	6a1b      	ldr	r3, [r3, #32]
 800e910:	f023 0210 	bic.w	r2, r3, #16
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	699b      	ldr	r3, [r3, #24]
 800e91c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e91e:	693b      	ldr	r3, [r7, #16]
 800e920:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e924:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	031b      	lsls	r3, r3, #12
 800e92a:	693a      	ldr	r2, [r7, #16]
 800e92c:	4313      	orrs	r3, r2
 800e92e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e930:	697b      	ldr	r3, [r7, #20]
 800e932:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e936:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e938:	68bb      	ldr	r3, [r7, #8]
 800e93a:	011b      	lsls	r3, r3, #4
 800e93c:	697a      	ldr	r2, [r7, #20]
 800e93e:	4313      	orrs	r3, r2
 800e940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	693a      	ldr	r2, [r7, #16]
 800e946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	697a      	ldr	r2, [r7, #20]
 800e94c:	621a      	str	r2, [r3, #32]
}
 800e94e:	bf00      	nop
 800e950:	371c      	adds	r7, #28
 800e952:	46bd      	mov	sp, r7
 800e954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e958:	4770      	bx	lr

0800e95a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e95a:	b480      	push	{r7}
 800e95c:	b085      	sub	sp, #20
 800e95e:	af00      	add	r7, sp, #0
 800e960:	6078      	str	r0, [r7, #4]
 800e962:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	689b      	ldr	r3, [r3, #8]
 800e968:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800e970:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e974:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e976:	683a      	ldr	r2, [r7, #0]
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	4313      	orrs	r3, r2
 800e97c:	f043 0307 	orr.w	r3, r3, #7
 800e980:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	68fa      	ldr	r2, [r7, #12]
 800e986:	609a      	str	r2, [r3, #8]
}
 800e988:	bf00      	nop
 800e98a:	3714      	adds	r7, #20
 800e98c:	46bd      	mov	sp, r7
 800e98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e992:	4770      	bx	lr

0800e994 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e994:	b480      	push	{r7}
 800e996:	b087      	sub	sp, #28
 800e998:	af00      	add	r7, sp, #0
 800e99a:	60f8      	str	r0, [r7, #12]
 800e99c:	60b9      	str	r1, [r7, #8]
 800e99e:	607a      	str	r2, [r7, #4]
 800e9a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	689b      	ldr	r3, [r3, #8]
 800e9a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e9a8:	697b      	ldr	r3, [r7, #20]
 800e9aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e9ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e9b0:	683b      	ldr	r3, [r7, #0]
 800e9b2:	021a      	lsls	r2, r3, #8
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	431a      	orrs	r2, r3
 800e9b8:	68bb      	ldr	r3, [r7, #8]
 800e9ba:	4313      	orrs	r3, r2
 800e9bc:	697a      	ldr	r2, [r7, #20]
 800e9be:	4313      	orrs	r3, r2
 800e9c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	697a      	ldr	r2, [r7, #20]
 800e9c6:	609a      	str	r2, [r3, #8]
}
 800e9c8:	bf00      	nop
 800e9ca:	371c      	adds	r7, #28
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr

0800e9d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e9d4:	b480      	push	{r7}
 800e9d6:	b087      	sub	sp, #28
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	60f8      	str	r0, [r7, #12]
 800e9dc:	60b9      	str	r1, [r7, #8]
 800e9de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e9e0:	68bb      	ldr	r3, [r7, #8]
 800e9e2:	f003 031f 	and.w	r3, r3, #31
 800e9e6:	2201      	movs	r2, #1
 800e9e8:	fa02 f303 	lsl.w	r3, r2, r3
 800e9ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	6a1a      	ldr	r2, [r3, #32]
 800e9f2:	697b      	ldr	r3, [r7, #20]
 800e9f4:	43db      	mvns	r3, r3
 800e9f6:	401a      	ands	r2, r3
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	6a1a      	ldr	r2, [r3, #32]
 800ea00:	68bb      	ldr	r3, [r7, #8]
 800ea02:	f003 031f 	and.w	r3, r3, #31
 800ea06:	6879      	ldr	r1, [r7, #4]
 800ea08:	fa01 f303 	lsl.w	r3, r1, r3
 800ea0c:	431a      	orrs	r2, r3
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	621a      	str	r2, [r3, #32]
}
 800ea12:	bf00      	nop
 800ea14:	371c      	adds	r7, #28
 800ea16:	46bd      	mov	sp, r7
 800ea18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1c:	4770      	bx	lr
	...

0800ea20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ea20:	b480      	push	{r7}
 800ea22:	b085      	sub	sp, #20
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
 800ea28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ea30:	2b01      	cmp	r3, #1
 800ea32:	d101      	bne.n	800ea38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ea34:	2302      	movs	r3, #2
 800ea36:	e074      	b.n	800eb22 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	2201      	movs	r2, #1
 800ea3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	2202      	movs	r2, #2
 800ea44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	685b      	ldr	r3, [r3, #4]
 800ea4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	689b      	ldr	r3, [r3, #8]
 800ea56:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	4a34      	ldr	r2, [pc, #208]	@ (800eb30 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ea5e:	4293      	cmp	r3, r2
 800ea60:	d009      	beq.n	800ea76 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	4a33      	ldr	r2, [pc, #204]	@ (800eb34 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ea68:	4293      	cmp	r3, r2
 800ea6a:	d004      	beq.n	800ea76 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	4a31      	ldr	r2, [pc, #196]	@ (800eb38 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ea72:	4293      	cmp	r3, r2
 800ea74:	d108      	bne.n	800ea88 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ea7c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	685b      	ldr	r3, [r3, #4]
 800ea82:	68fa      	ldr	r2, [r7, #12]
 800ea84:	4313      	orrs	r3, r2
 800ea86:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ea8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ea94:	683b      	ldr	r3, [r7, #0]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	68fa      	ldr	r2, [r7, #12]
 800ea9a:	4313      	orrs	r3, r2
 800ea9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	68fa      	ldr	r2, [r7, #12]
 800eaa4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	4a21      	ldr	r2, [pc, #132]	@ (800eb30 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800eaac:	4293      	cmp	r3, r2
 800eaae:	d022      	beq.n	800eaf6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eab8:	d01d      	beq.n	800eaf6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	4a1f      	ldr	r2, [pc, #124]	@ (800eb3c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800eac0:	4293      	cmp	r3, r2
 800eac2:	d018      	beq.n	800eaf6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	4a1d      	ldr	r2, [pc, #116]	@ (800eb40 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800eaca:	4293      	cmp	r3, r2
 800eacc:	d013      	beq.n	800eaf6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	4a1c      	ldr	r2, [pc, #112]	@ (800eb44 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ead4:	4293      	cmp	r3, r2
 800ead6:	d00e      	beq.n	800eaf6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	4a15      	ldr	r2, [pc, #84]	@ (800eb34 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800eade:	4293      	cmp	r3, r2
 800eae0:	d009      	beq.n	800eaf6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	4a18      	ldr	r2, [pc, #96]	@ (800eb48 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800eae8:	4293      	cmp	r3, r2
 800eaea:	d004      	beq.n	800eaf6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	4a11      	ldr	r2, [pc, #68]	@ (800eb38 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800eaf2:	4293      	cmp	r3, r2
 800eaf4:	d10c      	bne.n	800eb10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800eaf6:	68bb      	ldr	r3, [r7, #8]
 800eaf8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800eafc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800eafe:	683b      	ldr	r3, [r7, #0]
 800eb00:	689b      	ldr	r3, [r3, #8]
 800eb02:	68ba      	ldr	r2, [r7, #8]
 800eb04:	4313      	orrs	r3, r2
 800eb06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	68ba      	ldr	r2, [r7, #8]
 800eb0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	2201      	movs	r2, #1
 800eb14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800eb20:	2300      	movs	r3, #0
}
 800eb22:	4618      	mov	r0, r3
 800eb24:	3714      	adds	r7, #20
 800eb26:	46bd      	mov	sp, r7
 800eb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2c:	4770      	bx	lr
 800eb2e:	bf00      	nop
 800eb30:	40012c00 	.word	0x40012c00
 800eb34:	40013400 	.word	0x40013400
 800eb38:	40015000 	.word	0x40015000
 800eb3c:	40000400 	.word	0x40000400
 800eb40:	40000800 	.word	0x40000800
 800eb44:	40000c00 	.word	0x40000c00
 800eb48:	40014000 	.word	0x40014000

0800eb4c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800eb4c:	b480      	push	{r7}
 800eb4e:	b085      	sub	sp, #20
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	6078      	str	r0, [r7, #4]
 800eb54:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800eb56:	2300      	movs	r3, #0
 800eb58:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eb60:	2b01      	cmp	r3, #1
 800eb62:	d101      	bne.n	800eb68 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800eb64:	2302      	movs	r3, #2
 800eb66:	e078      	b.n	800ec5a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	2201      	movs	r2, #1
 800eb6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	68db      	ldr	r3, [r3, #12]
 800eb7a:	4313      	orrs	r3, r2
 800eb7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800eb84:	683b      	ldr	r3, [r7, #0]
 800eb86:	689b      	ldr	r3, [r3, #8]
 800eb88:	4313      	orrs	r3, r2
 800eb8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800eb92:	683b      	ldr	r3, [r7, #0]
 800eb94:	685b      	ldr	r3, [r3, #4]
 800eb96:	4313      	orrs	r3, r2
 800eb98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	4313      	orrs	r3, r2
 800eba6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ebae:	683b      	ldr	r3, [r7, #0]
 800ebb0:	691b      	ldr	r3, [r3, #16]
 800ebb2:	4313      	orrs	r3, r2
 800ebb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	695b      	ldr	r3, [r3, #20]
 800ebc0:	4313      	orrs	r3, r2
 800ebc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ebca:	683b      	ldr	r3, [r7, #0]
 800ebcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebce:	4313      	orrs	r3, r2
 800ebd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	699b      	ldr	r3, [r3, #24]
 800ebdc:	041b      	lsls	r3, r3, #16
 800ebde:	4313      	orrs	r3, r2
 800ebe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800ebe8:	683b      	ldr	r3, [r7, #0]
 800ebea:	69db      	ldr	r3, [r3, #28]
 800ebec:	4313      	orrs	r3, r2
 800ebee:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	4a1c      	ldr	r2, [pc, #112]	@ (800ec68 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800ebf6:	4293      	cmp	r3, r2
 800ebf8:	d009      	beq.n	800ec0e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	4a1b      	ldr	r2, [pc, #108]	@ (800ec6c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800ec00:	4293      	cmp	r3, r2
 800ec02:	d004      	beq.n	800ec0e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	4a19      	ldr	r2, [pc, #100]	@ (800ec70 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800ec0a:	4293      	cmp	r3, r2
 800ec0c:	d11c      	bne.n	800ec48 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec18:	051b      	lsls	r3, r3, #20
 800ec1a:	4313      	orrs	r3, r2
 800ec1c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	6a1b      	ldr	r3, [r3, #32]
 800ec28:	4313      	orrs	r3, r2
 800ec2a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec36:	4313      	orrs	r3, r2
 800ec38:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec44:	4313      	orrs	r3, r2
 800ec46:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	68fa      	ldr	r2, [r7, #12]
 800ec4e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	2200      	movs	r2, #0
 800ec54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ec58:	2300      	movs	r3, #0
}
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	3714      	adds	r7, #20
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec64:	4770      	bx	lr
 800ec66:	bf00      	nop
 800ec68:	40012c00 	.word	0x40012c00
 800ec6c:	40013400 	.word	0x40013400
 800ec70:	40015000 	.word	0x40015000

0800ec74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b082      	sub	sp, #8
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d101      	bne.n	800ec86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ec82:	2301      	movs	r3, #1
 800ec84:	e042      	b.n	800ed0c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d106      	bne.n	800ec9e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	2200      	movs	r2, #0
 800ec94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	f7f4 fe1f 	bl	80038dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2224      	movs	r2, #36	@ 0x24
 800eca2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	681a      	ldr	r2, [r3, #0]
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	f022 0201 	bic.w	r2, r2, #1
 800ecb4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d002      	beq.n	800ecc4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ecbe:	6878      	ldr	r0, [r7, #4]
 800ecc0:	f000 fbb2 	bl	800f428 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f000 f8b3 	bl	800ee30 <UART_SetConfig>
 800ecca:	4603      	mov	r3, r0
 800eccc:	2b01      	cmp	r3, #1
 800ecce:	d101      	bne.n	800ecd4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ecd0:	2301      	movs	r3, #1
 800ecd2:	e01b      	b.n	800ed0c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	685a      	ldr	r2, [r3, #4]
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ece2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	689a      	ldr	r2, [r3, #8]
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ecf2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	681a      	ldr	r2, [r3, #0]
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	f042 0201 	orr.w	r2, r2, #1
 800ed02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ed04:	6878      	ldr	r0, [r7, #4]
 800ed06:	f000 fc31 	bl	800f56c <UART_CheckIdleState>
 800ed0a:	4603      	mov	r3, r0
}
 800ed0c:	4618      	mov	r0, r3
 800ed0e:	3708      	adds	r7, #8
 800ed10:	46bd      	mov	sp, r7
 800ed12:	bd80      	pop	{r7, pc}

0800ed14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ed14:	b580      	push	{r7, lr}
 800ed16:	b08a      	sub	sp, #40	@ 0x28
 800ed18:	af02      	add	r7, sp, #8
 800ed1a:	60f8      	str	r0, [r7, #12]
 800ed1c:	60b9      	str	r1, [r7, #8]
 800ed1e:	603b      	str	r3, [r7, #0]
 800ed20:	4613      	mov	r3, r2
 800ed22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ed2a:	2b20      	cmp	r3, #32
 800ed2c:	d17b      	bne.n	800ee26 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ed2e:	68bb      	ldr	r3, [r7, #8]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d002      	beq.n	800ed3a <HAL_UART_Transmit+0x26>
 800ed34:	88fb      	ldrh	r3, [r7, #6]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d101      	bne.n	800ed3e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ed3a:	2301      	movs	r3, #1
 800ed3c:	e074      	b.n	800ee28 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	2200      	movs	r2, #0
 800ed42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	2221      	movs	r2, #33	@ 0x21
 800ed4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ed4e:	f7f5 fc97 	bl	8004680 <HAL_GetTick>
 800ed52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	88fa      	ldrh	r2, [r7, #6]
 800ed58:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	88fa      	ldrh	r2, [r7, #6]
 800ed60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	689b      	ldr	r3, [r3, #8]
 800ed68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed6c:	d108      	bne.n	800ed80 <HAL_UART_Transmit+0x6c>
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	691b      	ldr	r3, [r3, #16]
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d104      	bne.n	800ed80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ed76:	2300      	movs	r3, #0
 800ed78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ed7a:	68bb      	ldr	r3, [r7, #8]
 800ed7c:	61bb      	str	r3, [r7, #24]
 800ed7e:	e003      	b.n	800ed88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ed80:	68bb      	ldr	r3, [r7, #8]
 800ed82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ed84:	2300      	movs	r3, #0
 800ed86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ed88:	e030      	b.n	800edec <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	9300      	str	r3, [sp, #0]
 800ed8e:	697b      	ldr	r3, [r7, #20]
 800ed90:	2200      	movs	r2, #0
 800ed92:	2180      	movs	r1, #128	@ 0x80
 800ed94:	68f8      	ldr	r0, [r7, #12]
 800ed96:	f000 fc93 	bl	800f6c0 <UART_WaitOnFlagUntilTimeout>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d005      	beq.n	800edac <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	2220      	movs	r2, #32
 800eda4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800eda8:	2303      	movs	r3, #3
 800edaa:	e03d      	b.n	800ee28 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800edac:	69fb      	ldr	r3, [r7, #28]
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d10b      	bne.n	800edca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800edb2:	69bb      	ldr	r3, [r7, #24]
 800edb4:	881b      	ldrh	r3, [r3, #0]
 800edb6:	461a      	mov	r2, r3
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800edc0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800edc2:	69bb      	ldr	r3, [r7, #24]
 800edc4:	3302      	adds	r3, #2
 800edc6:	61bb      	str	r3, [r7, #24]
 800edc8:	e007      	b.n	800edda <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800edca:	69fb      	ldr	r3, [r7, #28]
 800edcc:	781a      	ldrb	r2, [r3, #0]
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800edd4:	69fb      	ldr	r3, [r7, #28]
 800edd6:	3301      	adds	r3, #1
 800edd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ede0:	b29b      	uxth	r3, r3
 800ede2:	3b01      	subs	r3, #1
 800ede4:	b29a      	uxth	r2, r3
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800edf2:	b29b      	uxth	r3, r3
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d1c8      	bne.n	800ed8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800edf8:	683b      	ldr	r3, [r7, #0]
 800edfa:	9300      	str	r3, [sp, #0]
 800edfc:	697b      	ldr	r3, [r7, #20]
 800edfe:	2200      	movs	r2, #0
 800ee00:	2140      	movs	r1, #64	@ 0x40
 800ee02:	68f8      	ldr	r0, [r7, #12]
 800ee04:	f000 fc5c 	bl	800f6c0 <UART_WaitOnFlagUntilTimeout>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d005      	beq.n	800ee1a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	2220      	movs	r2, #32
 800ee12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ee16:	2303      	movs	r3, #3
 800ee18:	e006      	b.n	800ee28 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	2220      	movs	r2, #32
 800ee1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ee22:	2300      	movs	r3, #0
 800ee24:	e000      	b.n	800ee28 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ee26:	2302      	movs	r3, #2
  }
}
 800ee28:	4618      	mov	r0, r3
 800ee2a:	3720      	adds	r7, #32
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	bd80      	pop	{r7, pc}

0800ee30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ee30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ee34:	b08c      	sub	sp, #48	@ 0x30
 800ee36:	af00      	add	r7, sp, #0
 800ee38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ee40:	697b      	ldr	r3, [r7, #20]
 800ee42:	689a      	ldr	r2, [r3, #8]
 800ee44:	697b      	ldr	r3, [r7, #20]
 800ee46:	691b      	ldr	r3, [r3, #16]
 800ee48:	431a      	orrs	r2, r3
 800ee4a:	697b      	ldr	r3, [r7, #20]
 800ee4c:	695b      	ldr	r3, [r3, #20]
 800ee4e:	431a      	orrs	r2, r3
 800ee50:	697b      	ldr	r3, [r7, #20]
 800ee52:	69db      	ldr	r3, [r3, #28]
 800ee54:	4313      	orrs	r3, r2
 800ee56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ee58:	697b      	ldr	r3, [r7, #20]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	681a      	ldr	r2, [r3, #0]
 800ee5e:	4baa      	ldr	r3, [pc, #680]	@ (800f108 <UART_SetConfig+0x2d8>)
 800ee60:	4013      	ands	r3, r2
 800ee62:	697a      	ldr	r2, [r7, #20]
 800ee64:	6812      	ldr	r2, [r2, #0]
 800ee66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee68:	430b      	orrs	r3, r1
 800ee6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ee6c:	697b      	ldr	r3, [r7, #20]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	685b      	ldr	r3, [r3, #4]
 800ee72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ee76:	697b      	ldr	r3, [r7, #20]
 800ee78:	68da      	ldr	r2, [r3, #12]
 800ee7a:	697b      	ldr	r3, [r7, #20]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	430a      	orrs	r2, r1
 800ee80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ee82:	697b      	ldr	r3, [r7, #20]
 800ee84:	699b      	ldr	r3, [r3, #24]
 800ee86:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ee88:	697b      	ldr	r3, [r7, #20]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	4a9f      	ldr	r2, [pc, #636]	@ (800f10c <UART_SetConfig+0x2dc>)
 800ee8e:	4293      	cmp	r3, r2
 800ee90:	d004      	beq.n	800ee9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ee92:	697b      	ldr	r3, [r7, #20]
 800ee94:	6a1b      	ldr	r3, [r3, #32]
 800ee96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee98:	4313      	orrs	r3, r2
 800ee9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ee9c:	697b      	ldr	r3, [r7, #20]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	689b      	ldr	r3, [r3, #8]
 800eea2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800eea6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800eeaa:	697a      	ldr	r2, [r7, #20]
 800eeac:	6812      	ldr	r2, [r2, #0]
 800eeae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eeb0:	430b      	orrs	r3, r1
 800eeb2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeba:	f023 010f 	bic.w	r1, r3, #15
 800eebe:	697b      	ldr	r3, [r7, #20]
 800eec0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800eec2:	697b      	ldr	r3, [r7, #20]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	430a      	orrs	r2, r1
 800eec8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800eeca:	697b      	ldr	r3, [r7, #20]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	4a90      	ldr	r2, [pc, #576]	@ (800f110 <UART_SetConfig+0x2e0>)
 800eed0:	4293      	cmp	r3, r2
 800eed2:	d125      	bne.n	800ef20 <UART_SetConfig+0xf0>
 800eed4:	4b8f      	ldr	r3, [pc, #572]	@ (800f114 <UART_SetConfig+0x2e4>)
 800eed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eeda:	f003 0303 	and.w	r3, r3, #3
 800eede:	2b03      	cmp	r3, #3
 800eee0:	d81a      	bhi.n	800ef18 <UART_SetConfig+0xe8>
 800eee2:	a201      	add	r2, pc, #4	@ (adr r2, 800eee8 <UART_SetConfig+0xb8>)
 800eee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eee8:	0800eef9 	.word	0x0800eef9
 800eeec:	0800ef09 	.word	0x0800ef09
 800eef0:	0800ef01 	.word	0x0800ef01
 800eef4:	0800ef11 	.word	0x0800ef11
 800eef8:	2301      	movs	r3, #1
 800eefa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eefe:	e116      	b.n	800f12e <UART_SetConfig+0x2fe>
 800ef00:	2302      	movs	r3, #2
 800ef02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef06:	e112      	b.n	800f12e <UART_SetConfig+0x2fe>
 800ef08:	2304      	movs	r3, #4
 800ef0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef0e:	e10e      	b.n	800f12e <UART_SetConfig+0x2fe>
 800ef10:	2308      	movs	r3, #8
 800ef12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef16:	e10a      	b.n	800f12e <UART_SetConfig+0x2fe>
 800ef18:	2310      	movs	r3, #16
 800ef1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef1e:	e106      	b.n	800f12e <UART_SetConfig+0x2fe>
 800ef20:	697b      	ldr	r3, [r7, #20]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	4a7c      	ldr	r2, [pc, #496]	@ (800f118 <UART_SetConfig+0x2e8>)
 800ef26:	4293      	cmp	r3, r2
 800ef28:	d138      	bne.n	800ef9c <UART_SetConfig+0x16c>
 800ef2a:	4b7a      	ldr	r3, [pc, #488]	@ (800f114 <UART_SetConfig+0x2e4>)
 800ef2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef30:	f003 030c 	and.w	r3, r3, #12
 800ef34:	2b0c      	cmp	r3, #12
 800ef36:	d82d      	bhi.n	800ef94 <UART_SetConfig+0x164>
 800ef38:	a201      	add	r2, pc, #4	@ (adr r2, 800ef40 <UART_SetConfig+0x110>)
 800ef3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef3e:	bf00      	nop
 800ef40:	0800ef75 	.word	0x0800ef75
 800ef44:	0800ef95 	.word	0x0800ef95
 800ef48:	0800ef95 	.word	0x0800ef95
 800ef4c:	0800ef95 	.word	0x0800ef95
 800ef50:	0800ef85 	.word	0x0800ef85
 800ef54:	0800ef95 	.word	0x0800ef95
 800ef58:	0800ef95 	.word	0x0800ef95
 800ef5c:	0800ef95 	.word	0x0800ef95
 800ef60:	0800ef7d 	.word	0x0800ef7d
 800ef64:	0800ef95 	.word	0x0800ef95
 800ef68:	0800ef95 	.word	0x0800ef95
 800ef6c:	0800ef95 	.word	0x0800ef95
 800ef70:	0800ef8d 	.word	0x0800ef8d
 800ef74:	2300      	movs	r3, #0
 800ef76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef7a:	e0d8      	b.n	800f12e <UART_SetConfig+0x2fe>
 800ef7c:	2302      	movs	r3, #2
 800ef7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef82:	e0d4      	b.n	800f12e <UART_SetConfig+0x2fe>
 800ef84:	2304      	movs	r3, #4
 800ef86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef8a:	e0d0      	b.n	800f12e <UART_SetConfig+0x2fe>
 800ef8c:	2308      	movs	r3, #8
 800ef8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef92:	e0cc      	b.n	800f12e <UART_SetConfig+0x2fe>
 800ef94:	2310      	movs	r3, #16
 800ef96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ef9a:	e0c8      	b.n	800f12e <UART_SetConfig+0x2fe>
 800ef9c:	697b      	ldr	r3, [r7, #20]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	4a5e      	ldr	r2, [pc, #376]	@ (800f11c <UART_SetConfig+0x2ec>)
 800efa2:	4293      	cmp	r3, r2
 800efa4:	d125      	bne.n	800eff2 <UART_SetConfig+0x1c2>
 800efa6:	4b5b      	ldr	r3, [pc, #364]	@ (800f114 <UART_SetConfig+0x2e4>)
 800efa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800efac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800efb0:	2b30      	cmp	r3, #48	@ 0x30
 800efb2:	d016      	beq.n	800efe2 <UART_SetConfig+0x1b2>
 800efb4:	2b30      	cmp	r3, #48	@ 0x30
 800efb6:	d818      	bhi.n	800efea <UART_SetConfig+0x1ba>
 800efb8:	2b20      	cmp	r3, #32
 800efba:	d00a      	beq.n	800efd2 <UART_SetConfig+0x1a2>
 800efbc:	2b20      	cmp	r3, #32
 800efbe:	d814      	bhi.n	800efea <UART_SetConfig+0x1ba>
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d002      	beq.n	800efca <UART_SetConfig+0x19a>
 800efc4:	2b10      	cmp	r3, #16
 800efc6:	d008      	beq.n	800efda <UART_SetConfig+0x1aa>
 800efc8:	e00f      	b.n	800efea <UART_SetConfig+0x1ba>
 800efca:	2300      	movs	r3, #0
 800efcc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efd0:	e0ad      	b.n	800f12e <UART_SetConfig+0x2fe>
 800efd2:	2302      	movs	r3, #2
 800efd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efd8:	e0a9      	b.n	800f12e <UART_SetConfig+0x2fe>
 800efda:	2304      	movs	r3, #4
 800efdc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efe0:	e0a5      	b.n	800f12e <UART_SetConfig+0x2fe>
 800efe2:	2308      	movs	r3, #8
 800efe4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800efe8:	e0a1      	b.n	800f12e <UART_SetConfig+0x2fe>
 800efea:	2310      	movs	r3, #16
 800efec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800eff0:	e09d      	b.n	800f12e <UART_SetConfig+0x2fe>
 800eff2:	697b      	ldr	r3, [r7, #20]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	4a4a      	ldr	r2, [pc, #296]	@ (800f120 <UART_SetConfig+0x2f0>)
 800eff8:	4293      	cmp	r3, r2
 800effa:	d125      	bne.n	800f048 <UART_SetConfig+0x218>
 800effc:	4b45      	ldr	r3, [pc, #276]	@ (800f114 <UART_SetConfig+0x2e4>)
 800effe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f002:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f006:	2bc0      	cmp	r3, #192	@ 0xc0
 800f008:	d016      	beq.n	800f038 <UART_SetConfig+0x208>
 800f00a:	2bc0      	cmp	r3, #192	@ 0xc0
 800f00c:	d818      	bhi.n	800f040 <UART_SetConfig+0x210>
 800f00e:	2b80      	cmp	r3, #128	@ 0x80
 800f010:	d00a      	beq.n	800f028 <UART_SetConfig+0x1f8>
 800f012:	2b80      	cmp	r3, #128	@ 0x80
 800f014:	d814      	bhi.n	800f040 <UART_SetConfig+0x210>
 800f016:	2b00      	cmp	r3, #0
 800f018:	d002      	beq.n	800f020 <UART_SetConfig+0x1f0>
 800f01a:	2b40      	cmp	r3, #64	@ 0x40
 800f01c:	d008      	beq.n	800f030 <UART_SetConfig+0x200>
 800f01e:	e00f      	b.n	800f040 <UART_SetConfig+0x210>
 800f020:	2300      	movs	r3, #0
 800f022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f026:	e082      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f028:	2302      	movs	r3, #2
 800f02a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f02e:	e07e      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f030:	2304      	movs	r3, #4
 800f032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f036:	e07a      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f038:	2308      	movs	r3, #8
 800f03a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f03e:	e076      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f040:	2310      	movs	r3, #16
 800f042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f046:	e072      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f048:	697b      	ldr	r3, [r7, #20]
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	4a35      	ldr	r2, [pc, #212]	@ (800f124 <UART_SetConfig+0x2f4>)
 800f04e:	4293      	cmp	r3, r2
 800f050:	d12a      	bne.n	800f0a8 <UART_SetConfig+0x278>
 800f052:	4b30      	ldr	r3, [pc, #192]	@ (800f114 <UART_SetConfig+0x2e4>)
 800f054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f058:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f05c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f060:	d01a      	beq.n	800f098 <UART_SetConfig+0x268>
 800f062:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f066:	d81b      	bhi.n	800f0a0 <UART_SetConfig+0x270>
 800f068:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f06c:	d00c      	beq.n	800f088 <UART_SetConfig+0x258>
 800f06e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f072:	d815      	bhi.n	800f0a0 <UART_SetConfig+0x270>
 800f074:	2b00      	cmp	r3, #0
 800f076:	d003      	beq.n	800f080 <UART_SetConfig+0x250>
 800f078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f07c:	d008      	beq.n	800f090 <UART_SetConfig+0x260>
 800f07e:	e00f      	b.n	800f0a0 <UART_SetConfig+0x270>
 800f080:	2300      	movs	r3, #0
 800f082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f086:	e052      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f088:	2302      	movs	r3, #2
 800f08a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f08e:	e04e      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f090:	2304      	movs	r3, #4
 800f092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f096:	e04a      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f098:	2308      	movs	r3, #8
 800f09a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f09e:	e046      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f0a0:	2310      	movs	r3, #16
 800f0a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0a6:	e042      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f0a8:	697b      	ldr	r3, [r7, #20]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	4a17      	ldr	r2, [pc, #92]	@ (800f10c <UART_SetConfig+0x2dc>)
 800f0ae:	4293      	cmp	r3, r2
 800f0b0:	d13a      	bne.n	800f128 <UART_SetConfig+0x2f8>
 800f0b2:	4b18      	ldr	r3, [pc, #96]	@ (800f114 <UART_SetConfig+0x2e4>)
 800f0b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f0b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f0bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f0c0:	d01a      	beq.n	800f0f8 <UART_SetConfig+0x2c8>
 800f0c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f0c6:	d81b      	bhi.n	800f100 <UART_SetConfig+0x2d0>
 800f0c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f0cc:	d00c      	beq.n	800f0e8 <UART_SetConfig+0x2b8>
 800f0ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f0d2:	d815      	bhi.n	800f100 <UART_SetConfig+0x2d0>
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d003      	beq.n	800f0e0 <UART_SetConfig+0x2b0>
 800f0d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f0dc:	d008      	beq.n	800f0f0 <UART_SetConfig+0x2c0>
 800f0de:	e00f      	b.n	800f100 <UART_SetConfig+0x2d0>
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0e6:	e022      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f0e8:	2302      	movs	r3, #2
 800f0ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0ee:	e01e      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f0f0:	2304      	movs	r3, #4
 800f0f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0f6:	e01a      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f0f8:	2308      	movs	r3, #8
 800f0fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0fe:	e016      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f100:	2310      	movs	r3, #16
 800f102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f106:	e012      	b.n	800f12e <UART_SetConfig+0x2fe>
 800f108:	cfff69f3 	.word	0xcfff69f3
 800f10c:	40008000 	.word	0x40008000
 800f110:	40013800 	.word	0x40013800
 800f114:	40021000 	.word	0x40021000
 800f118:	40004400 	.word	0x40004400
 800f11c:	40004800 	.word	0x40004800
 800f120:	40004c00 	.word	0x40004c00
 800f124:	40005000 	.word	0x40005000
 800f128:	2310      	movs	r3, #16
 800f12a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f12e:	697b      	ldr	r3, [r7, #20]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	4aae      	ldr	r2, [pc, #696]	@ (800f3ec <UART_SetConfig+0x5bc>)
 800f134:	4293      	cmp	r3, r2
 800f136:	f040 8097 	bne.w	800f268 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f13a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f13e:	2b08      	cmp	r3, #8
 800f140:	d823      	bhi.n	800f18a <UART_SetConfig+0x35a>
 800f142:	a201      	add	r2, pc, #4	@ (adr r2, 800f148 <UART_SetConfig+0x318>)
 800f144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f148:	0800f16d 	.word	0x0800f16d
 800f14c:	0800f18b 	.word	0x0800f18b
 800f150:	0800f175 	.word	0x0800f175
 800f154:	0800f18b 	.word	0x0800f18b
 800f158:	0800f17b 	.word	0x0800f17b
 800f15c:	0800f18b 	.word	0x0800f18b
 800f160:	0800f18b 	.word	0x0800f18b
 800f164:	0800f18b 	.word	0x0800f18b
 800f168:	0800f183 	.word	0x0800f183
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f16c:	f7fc ff02 	bl	800bf74 <HAL_RCC_GetPCLK1Freq>
 800f170:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f172:	e010      	b.n	800f196 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f174:	4b9e      	ldr	r3, [pc, #632]	@ (800f3f0 <UART_SetConfig+0x5c0>)
 800f176:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f178:	e00d      	b.n	800f196 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f17a:	f7fc fe8d 	bl	800be98 <HAL_RCC_GetSysClockFreq>
 800f17e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f180:	e009      	b.n	800f196 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f182:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f186:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f188:	e005      	b.n	800f196 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800f18a:	2300      	movs	r3, #0
 800f18c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f18e:	2301      	movs	r3, #1
 800f190:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f194:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f198:	2b00      	cmp	r3, #0
 800f19a:	f000 8130 	beq.w	800f3fe <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f19e:	697b      	ldr	r3, [r7, #20]
 800f1a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1a2:	4a94      	ldr	r2, [pc, #592]	@ (800f3f4 <UART_SetConfig+0x5c4>)
 800f1a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f1a8:	461a      	mov	r2, r3
 800f1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ac:	fbb3 f3f2 	udiv	r3, r3, r2
 800f1b0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f1b2:	697b      	ldr	r3, [r7, #20]
 800f1b4:	685a      	ldr	r2, [r3, #4]
 800f1b6:	4613      	mov	r3, r2
 800f1b8:	005b      	lsls	r3, r3, #1
 800f1ba:	4413      	add	r3, r2
 800f1bc:	69ba      	ldr	r2, [r7, #24]
 800f1be:	429a      	cmp	r2, r3
 800f1c0:	d305      	bcc.n	800f1ce <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f1c2:	697b      	ldr	r3, [r7, #20]
 800f1c4:	685b      	ldr	r3, [r3, #4]
 800f1c6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f1c8:	69ba      	ldr	r2, [r7, #24]
 800f1ca:	429a      	cmp	r2, r3
 800f1cc:	d903      	bls.n	800f1d6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800f1ce:	2301      	movs	r3, #1
 800f1d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f1d4:	e113      	b.n	800f3fe <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1d8:	2200      	movs	r2, #0
 800f1da:	60bb      	str	r3, [r7, #8]
 800f1dc:	60fa      	str	r2, [r7, #12]
 800f1de:	697b      	ldr	r3, [r7, #20]
 800f1e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1e2:	4a84      	ldr	r2, [pc, #528]	@ (800f3f4 <UART_SetConfig+0x5c4>)
 800f1e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f1e8:	b29b      	uxth	r3, r3
 800f1ea:	2200      	movs	r2, #0
 800f1ec:	603b      	str	r3, [r7, #0]
 800f1ee:	607a      	str	r2, [r7, #4]
 800f1f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f1f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f1f8:	f7f1 fd6e 	bl	8000cd8 <__aeabi_uldivmod>
 800f1fc:	4602      	mov	r2, r0
 800f1fe:	460b      	mov	r3, r1
 800f200:	4610      	mov	r0, r2
 800f202:	4619      	mov	r1, r3
 800f204:	f04f 0200 	mov.w	r2, #0
 800f208:	f04f 0300 	mov.w	r3, #0
 800f20c:	020b      	lsls	r3, r1, #8
 800f20e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f212:	0202      	lsls	r2, r0, #8
 800f214:	6979      	ldr	r1, [r7, #20]
 800f216:	6849      	ldr	r1, [r1, #4]
 800f218:	0849      	lsrs	r1, r1, #1
 800f21a:	2000      	movs	r0, #0
 800f21c:	460c      	mov	r4, r1
 800f21e:	4605      	mov	r5, r0
 800f220:	eb12 0804 	adds.w	r8, r2, r4
 800f224:	eb43 0905 	adc.w	r9, r3, r5
 800f228:	697b      	ldr	r3, [r7, #20]
 800f22a:	685b      	ldr	r3, [r3, #4]
 800f22c:	2200      	movs	r2, #0
 800f22e:	469a      	mov	sl, r3
 800f230:	4693      	mov	fp, r2
 800f232:	4652      	mov	r2, sl
 800f234:	465b      	mov	r3, fp
 800f236:	4640      	mov	r0, r8
 800f238:	4649      	mov	r1, r9
 800f23a:	f7f1 fd4d 	bl	8000cd8 <__aeabi_uldivmod>
 800f23e:	4602      	mov	r2, r0
 800f240:	460b      	mov	r3, r1
 800f242:	4613      	mov	r3, r2
 800f244:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f246:	6a3b      	ldr	r3, [r7, #32]
 800f248:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f24c:	d308      	bcc.n	800f260 <UART_SetConfig+0x430>
 800f24e:	6a3b      	ldr	r3, [r7, #32]
 800f250:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f254:	d204      	bcs.n	800f260 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800f256:	697b      	ldr	r3, [r7, #20]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	6a3a      	ldr	r2, [r7, #32]
 800f25c:	60da      	str	r2, [r3, #12]
 800f25e:	e0ce      	b.n	800f3fe <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800f260:	2301      	movs	r3, #1
 800f262:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f266:	e0ca      	b.n	800f3fe <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f268:	697b      	ldr	r3, [r7, #20]
 800f26a:	69db      	ldr	r3, [r3, #28]
 800f26c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f270:	d166      	bne.n	800f340 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800f272:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f276:	2b08      	cmp	r3, #8
 800f278:	d827      	bhi.n	800f2ca <UART_SetConfig+0x49a>
 800f27a:	a201      	add	r2, pc, #4	@ (adr r2, 800f280 <UART_SetConfig+0x450>)
 800f27c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f280:	0800f2a5 	.word	0x0800f2a5
 800f284:	0800f2ad 	.word	0x0800f2ad
 800f288:	0800f2b5 	.word	0x0800f2b5
 800f28c:	0800f2cb 	.word	0x0800f2cb
 800f290:	0800f2bb 	.word	0x0800f2bb
 800f294:	0800f2cb 	.word	0x0800f2cb
 800f298:	0800f2cb 	.word	0x0800f2cb
 800f29c:	0800f2cb 	.word	0x0800f2cb
 800f2a0:	0800f2c3 	.word	0x0800f2c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f2a4:	f7fc fe66 	bl	800bf74 <HAL_RCC_GetPCLK1Freq>
 800f2a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f2aa:	e014      	b.n	800f2d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f2ac:	f7fc fe78 	bl	800bfa0 <HAL_RCC_GetPCLK2Freq>
 800f2b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f2b2:	e010      	b.n	800f2d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f2b4:	4b4e      	ldr	r3, [pc, #312]	@ (800f3f0 <UART_SetConfig+0x5c0>)
 800f2b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f2b8:	e00d      	b.n	800f2d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f2ba:	f7fc fded 	bl	800be98 <HAL_RCC_GetSysClockFreq>
 800f2be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f2c0:	e009      	b.n	800f2d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f2c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f2c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f2c8:	e005      	b.n	800f2d6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f2ce:	2301      	movs	r3, #1
 800f2d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f2d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	f000 8090 	beq.w	800f3fe <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f2de:	697b      	ldr	r3, [r7, #20]
 800f2e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2e2:	4a44      	ldr	r2, [pc, #272]	@ (800f3f4 <UART_SetConfig+0x5c4>)
 800f2e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f2e8:	461a      	mov	r2, r3
 800f2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2ec:	fbb3 f3f2 	udiv	r3, r3, r2
 800f2f0:	005a      	lsls	r2, r3, #1
 800f2f2:	697b      	ldr	r3, [r7, #20]
 800f2f4:	685b      	ldr	r3, [r3, #4]
 800f2f6:	085b      	lsrs	r3, r3, #1
 800f2f8:	441a      	add	r2, r3
 800f2fa:	697b      	ldr	r3, [r7, #20]
 800f2fc:	685b      	ldr	r3, [r3, #4]
 800f2fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800f302:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f304:	6a3b      	ldr	r3, [r7, #32]
 800f306:	2b0f      	cmp	r3, #15
 800f308:	d916      	bls.n	800f338 <UART_SetConfig+0x508>
 800f30a:	6a3b      	ldr	r3, [r7, #32]
 800f30c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f310:	d212      	bcs.n	800f338 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f312:	6a3b      	ldr	r3, [r7, #32]
 800f314:	b29b      	uxth	r3, r3
 800f316:	f023 030f 	bic.w	r3, r3, #15
 800f31a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f31c:	6a3b      	ldr	r3, [r7, #32]
 800f31e:	085b      	lsrs	r3, r3, #1
 800f320:	b29b      	uxth	r3, r3
 800f322:	f003 0307 	and.w	r3, r3, #7
 800f326:	b29a      	uxth	r2, r3
 800f328:	8bfb      	ldrh	r3, [r7, #30]
 800f32a:	4313      	orrs	r3, r2
 800f32c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f32e:	697b      	ldr	r3, [r7, #20]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	8bfa      	ldrh	r2, [r7, #30]
 800f334:	60da      	str	r2, [r3, #12]
 800f336:	e062      	b.n	800f3fe <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800f338:	2301      	movs	r3, #1
 800f33a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f33e:	e05e      	b.n	800f3fe <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f340:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f344:	2b08      	cmp	r3, #8
 800f346:	d828      	bhi.n	800f39a <UART_SetConfig+0x56a>
 800f348:	a201      	add	r2, pc, #4	@ (adr r2, 800f350 <UART_SetConfig+0x520>)
 800f34a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f34e:	bf00      	nop
 800f350:	0800f375 	.word	0x0800f375
 800f354:	0800f37d 	.word	0x0800f37d
 800f358:	0800f385 	.word	0x0800f385
 800f35c:	0800f39b 	.word	0x0800f39b
 800f360:	0800f38b 	.word	0x0800f38b
 800f364:	0800f39b 	.word	0x0800f39b
 800f368:	0800f39b 	.word	0x0800f39b
 800f36c:	0800f39b 	.word	0x0800f39b
 800f370:	0800f393 	.word	0x0800f393
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f374:	f7fc fdfe 	bl	800bf74 <HAL_RCC_GetPCLK1Freq>
 800f378:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f37a:	e014      	b.n	800f3a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f37c:	f7fc fe10 	bl	800bfa0 <HAL_RCC_GetPCLK2Freq>
 800f380:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f382:	e010      	b.n	800f3a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f384:	4b1a      	ldr	r3, [pc, #104]	@ (800f3f0 <UART_SetConfig+0x5c0>)
 800f386:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f388:	e00d      	b.n	800f3a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f38a:	f7fc fd85 	bl	800be98 <HAL_RCC_GetSysClockFreq>
 800f38e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f390:	e009      	b.n	800f3a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f392:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f396:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f398:	e005      	b.n	800f3a6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800f39a:	2300      	movs	r3, #0
 800f39c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f39e:	2301      	movs	r3, #1
 800f3a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f3a4:	bf00      	nop
    }

    if (pclk != 0U)
 800f3a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d028      	beq.n	800f3fe <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f3ac:	697b      	ldr	r3, [r7, #20]
 800f3ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3b0:	4a10      	ldr	r2, [pc, #64]	@ (800f3f4 <UART_SetConfig+0x5c4>)
 800f3b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f3b6:	461a      	mov	r2, r3
 800f3b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3ba:	fbb3 f2f2 	udiv	r2, r3, r2
 800f3be:	697b      	ldr	r3, [r7, #20]
 800f3c0:	685b      	ldr	r3, [r3, #4]
 800f3c2:	085b      	lsrs	r3, r3, #1
 800f3c4:	441a      	add	r2, r3
 800f3c6:	697b      	ldr	r3, [r7, #20]
 800f3c8:	685b      	ldr	r3, [r3, #4]
 800f3ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800f3ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f3d0:	6a3b      	ldr	r3, [r7, #32]
 800f3d2:	2b0f      	cmp	r3, #15
 800f3d4:	d910      	bls.n	800f3f8 <UART_SetConfig+0x5c8>
 800f3d6:	6a3b      	ldr	r3, [r7, #32]
 800f3d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f3dc:	d20c      	bcs.n	800f3f8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f3de:	6a3b      	ldr	r3, [r7, #32]
 800f3e0:	b29a      	uxth	r2, r3
 800f3e2:	697b      	ldr	r3, [r7, #20]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	60da      	str	r2, [r3, #12]
 800f3e8:	e009      	b.n	800f3fe <UART_SetConfig+0x5ce>
 800f3ea:	bf00      	nop
 800f3ec:	40008000 	.word	0x40008000
 800f3f0:	00f42400 	.word	0x00f42400
 800f3f4:	08025fe4 	.word	0x08025fe4
      }
      else
      {
        ret = HAL_ERROR;
 800f3f8:	2301      	movs	r3, #1
 800f3fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f3fe:	697b      	ldr	r3, [r7, #20]
 800f400:	2201      	movs	r2, #1
 800f402:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f406:	697b      	ldr	r3, [r7, #20]
 800f408:	2201      	movs	r2, #1
 800f40a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f40e:	697b      	ldr	r3, [r7, #20]
 800f410:	2200      	movs	r2, #0
 800f412:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f414:	697b      	ldr	r3, [r7, #20]
 800f416:	2200      	movs	r2, #0
 800f418:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f41a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800f41e:	4618      	mov	r0, r3
 800f420:	3730      	adds	r7, #48	@ 0x30
 800f422:	46bd      	mov	sp, r7
 800f424:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800f428 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f428:	b480      	push	{r7}
 800f42a:	b083      	sub	sp, #12
 800f42c:	af00      	add	r7, sp, #0
 800f42e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f434:	f003 0308 	and.w	r3, r3, #8
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d00a      	beq.n	800f452 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	685b      	ldr	r3, [r3, #4]
 800f442:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	430a      	orrs	r2, r1
 800f450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f456:	f003 0301 	and.w	r3, r3, #1
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d00a      	beq.n	800f474 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	685b      	ldr	r3, [r3, #4]
 800f464:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	430a      	orrs	r2, r1
 800f472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f478:	f003 0302 	and.w	r3, r3, #2
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d00a      	beq.n	800f496 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	685b      	ldr	r3, [r3, #4]
 800f486:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	430a      	orrs	r2, r1
 800f494:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f49a:	f003 0304 	and.w	r3, r3, #4
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d00a      	beq.n	800f4b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	685b      	ldr	r3, [r3, #4]
 800f4a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	430a      	orrs	r2, r1
 800f4b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4bc:	f003 0310 	and.w	r3, r3, #16
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d00a      	beq.n	800f4da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	689b      	ldr	r3, [r3, #8]
 800f4ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	430a      	orrs	r2, r1
 800f4d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4de:	f003 0320 	and.w	r3, r3, #32
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d00a      	beq.n	800f4fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	689b      	ldr	r3, [r3, #8]
 800f4ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	430a      	orrs	r2, r1
 800f4fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f504:	2b00      	cmp	r3, #0
 800f506:	d01a      	beq.n	800f53e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	685b      	ldr	r3, [r3, #4]
 800f50e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	430a      	orrs	r2, r1
 800f51c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f522:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f526:	d10a      	bne.n	800f53e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	685b      	ldr	r3, [r3, #4]
 800f52e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	430a      	orrs	r2, r1
 800f53c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f546:	2b00      	cmp	r3, #0
 800f548:	d00a      	beq.n	800f560 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	685b      	ldr	r3, [r3, #4]
 800f550:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	430a      	orrs	r2, r1
 800f55e:	605a      	str	r2, [r3, #4]
  }
}
 800f560:	bf00      	nop
 800f562:	370c      	adds	r7, #12
 800f564:	46bd      	mov	sp, r7
 800f566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56a:	4770      	bx	lr

0800f56c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f56c:	b580      	push	{r7, lr}
 800f56e:	b098      	sub	sp, #96	@ 0x60
 800f570:	af02      	add	r7, sp, #8
 800f572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	2200      	movs	r2, #0
 800f578:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f57c:	f7f5 f880 	bl	8004680 <HAL_GetTick>
 800f580:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	f003 0308 	and.w	r3, r3, #8
 800f58c:	2b08      	cmp	r3, #8
 800f58e:	d12f      	bne.n	800f5f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f590:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f594:	9300      	str	r3, [sp, #0]
 800f596:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f598:	2200      	movs	r2, #0
 800f59a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f59e:	6878      	ldr	r0, [r7, #4]
 800f5a0:	f000 f88e 	bl	800f6c0 <UART_WaitOnFlagUntilTimeout>
 800f5a4:	4603      	mov	r3, r0
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d022      	beq.n	800f5f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5b2:	e853 3f00 	ldrex	r3, [r3]
 800f5b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f5b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f5be:	653b      	str	r3, [r7, #80]	@ 0x50
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	461a      	mov	r2, r3
 800f5c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f5c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800f5ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f5ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f5d0:	e841 2300 	strex	r3, r2, [r1]
 800f5d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f5d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d1e6      	bne.n	800f5aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	2220      	movs	r2, #32
 800f5e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f5ec:	2303      	movs	r3, #3
 800f5ee:	e063      	b.n	800f6b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	f003 0304 	and.w	r3, r3, #4
 800f5fa:	2b04      	cmp	r3, #4
 800f5fc:	d149      	bne.n	800f692 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f5fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f602:	9300      	str	r3, [sp, #0]
 800f604:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f606:	2200      	movs	r2, #0
 800f608:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f60c:	6878      	ldr	r0, [r7, #4]
 800f60e:	f000 f857 	bl	800f6c0 <UART_WaitOnFlagUntilTimeout>
 800f612:	4603      	mov	r3, r0
 800f614:	2b00      	cmp	r3, #0
 800f616:	d03c      	beq.n	800f692 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f61e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f620:	e853 3f00 	ldrex	r3, [r3]
 800f624:	623b      	str	r3, [r7, #32]
   return(result);
 800f626:	6a3b      	ldr	r3, [r7, #32]
 800f628:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f62c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	461a      	mov	r2, r3
 800f634:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f636:	633b      	str	r3, [r7, #48]	@ 0x30
 800f638:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f63a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f63c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f63e:	e841 2300 	strex	r3, r2, [r1]
 800f642:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f646:	2b00      	cmp	r3, #0
 800f648:	d1e6      	bne.n	800f618 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	3308      	adds	r3, #8
 800f650:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f652:	693b      	ldr	r3, [r7, #16]
 800f654:	e853 3f00 	ldrex	r3, [r3]
 800f658:	60fb      	str	r3, [r7, #12]
   return(result);
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	f023 0301 	bic.w	r3, r3, #1
 800f660:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	3308      	adds	r3, #8
 800f668:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f66a:	61fa      	str	r2, [r7, #28]
 800f66c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f66e:	69b9      	ldr	r1, [r7, #24]
 800f670:	69fa      	ldr	r2, [r7, #28]
 800f672:	e841 2300 	strex	r3, r2, [r1]
 800f676:	617b      	str	r3, [r7, #20]
   return(result);
 800f678:	697b      	ldr	r3, [r7, #20]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d1e5      	bne.n	800f64a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	2220      	movs	r2, #32
 800f682:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	2200      	movs	r2, #0
 800f68a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f68e:	2303      	movs	r3, #3
 800f690:	e012      	b.n	800f6b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	2220      	movs	r2, #32
 800f696:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	2220      	movs	r2, #32
 800f69e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	2200      	movs	r2, #0
 800f6ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	2200      	movs	r2, #0
 800f6b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f6b6:	2300      	movs	r3, #0
}
 800f6b8:	4618      	mov	r0, r3
 800f6ba:	3758      	adds	r7, #88	@ 0x58
 800f6bc:	46bd      	mov	sp, r7
 800f6be:	bd80      	pop	{r7, pc}

0800f6c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b084      	sub	sp, #16
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	60f8      	str	r0, [r7, #12]
 800f6c8:	60b9      	str	r1, [r7, #8]
 800f6ca:	603b      	str	r3, [r7, #0]
 800f6cc:	4613      	mov	r3, r2
 800f6ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f6d0:	e04f      	b.n	800f772 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f6d2:	69bb      	ldr	r3, [r7, #24]
 800f6d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6d8:	d04b      	beq.n	800f772 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f6da:	f7f4 ffd1 	bl	8004680 <HAL_GetTick>
 800f6de:	4602      	mov	r2, r0
 800f6e0:	683b      	ldr	r3, [r7, #0]
 800f6e2:	1ad3      	subs	r3, r2, r3
 800f6e4:	69ba      	ldr	r2, [r7, #24]
 800f6e6:	429a      	cmp	r2, r3
 800f6e8:	d302      	bcc.n	800f6f0 <UART_WaitOnFlagUntilTimeout+0x30>
 800f6ea:	69bb      	ldr	r3, [r7, #24]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d101      	bne.n	800f6f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f6f0:	2303      	movs	r3, #3
 800f6f2:	e04e      	b.n	800f792 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	f003 0304 	and.w	r3, r3, #4
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d037      	beq.n	800f772 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	2b80      	cmp	r3, #128	@ 0x80
 800f706:	d034      	beq.n	800f772 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f708:	68bb      	ldr	r3, [r7, #8]
 800f70a:	2b40      	cmp	r3, #64	@ 0x40
 800f70c:	d031      	beq.n	800f772 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	69db      	ldr	r3, [r3, #28]
 800f714:	f003 0308 	and.w	r3, r3, #8
 800f718:	2b08      	cmp	r3, #8
 800f71a:	d110      	bne.n	800f73e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	2208      	movs	r2, #8
 800f722:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f724:	68f8      	ldr	r0, [r7, #12]
 800f726:	f000 f838 	bl	800f79a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	2208      	movs	r2, #8
 800f72e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	2200      	movs	r2, #0
 800f736:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f73a:	2301      	movs	r3, #1
 800f73c:	e029      	b.n	800f792 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	69db      	ldr	r3, [r3, #28]
 800f744:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f748:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f74c:	d111      	bne.n	800f772 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f756:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f758:	68f8      	ldr	r0, [r7, #12]
 800f75a:	f000 f81e 	bl	800f79a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	2220      	movs	r2, #32
 800f762:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	2200      	movs	r2, #0
 800f76a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f76e:	2303      	movs	r3, #3
 800f770:	e00f      	b.n	800f792 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	69da      	ldr	r2, [r3, #28]
 800f778:	68bb      	ldr	r3, [r7, #8]
 800f77a:	4013      	ands	r3, r2
 800f77c:	68ba      	ldr	r2, [r7, #8]
 800f77e:	429a      	cmp	r2, r3
 800f780:	bf0c      	ite	eq
 800f782:	2301      	moveq	r3, #1
 800f784:	2300      	movne	r3, #0
 800f786:	b2db      	uxtb	r3, r3
 800f788:	461a      	mov	r2, r3
 800f78a:	79fb      	ldrb	r3, [r7, #7]
 800f78c:	429a      	cmp	r2, r3
 800f78e:	d0a0      	beq.n	800f6d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f790:	2300      	movs	r3, #0
}
 800f792:	4618      	mov	r0, r3
 800f794:	3710      	adds	r7, #16
 800f796:	46bd      	mov	sp, r7
 800f798:	bd80      	pop	{r7, pc}

0800f79a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f79a:	b480      	push	{r7}
 800f79c:	b095      	sub	sp, #84	@ 0x54
 800f79e:	af00      	add	r7, sp, #0
 800f7a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7aa:	e853 3f00 	ldrex	r3, [r3]
 800f7ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f7b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f7b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	461a      	mov	r2, r3
 800f7be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f7c0:	643b      	str	r3, [r7, #64]	@ 0x40
 800f7c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f7c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f7c8:	e841 2300 	strex	r3, r2, [r1]
 800f7cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f7ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d1e6      	bne.n	800f7a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	3308      	adds	r3, #8
 800f7da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7dc:	6a3b      	ldr	r3, [r7, #32]
 800f7de:	e853 3f00 	ldrex	r3, [r3]
 800f7e2:	61fb      	str	r3, [r7, #28]
   return(result);
 800f7e4:	69fb      	ldr	r3, [r7, #28]
 800f7e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f7ea:	f023 0301 	bic.w	r3, r3, #1
 800f7ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	3308      	adds	r3, #8
 800f7f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f7f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f7fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f7fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f800:	e841 2300 	strex	r3, r2, [r1]
 800f804:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d1e3      	bne.n	800f7d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f810:	2b01      	cmp	r3, #1
 800f812:	d118      	bne.n	800f846 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	e853 3f00 	ldrex	r3, [r3]
 800f820:	60bb      	str	r3, [r7, #8]
   return(result);
 800f822:	68bb      	ldr	r3, [r7, #8]
 800f824:	f023 0310 	bic.w	r3, r3, #16
 800f828:	647b      	str	r3, [r7, #68]	@ 0x44
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	461a      	mov	r2, r3
 800f830:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f832:	61bb      	str	r3, [r7, #24]
 800f834:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f836:	6979      	ldr	r1, [r7, #20]
 800f838:	69ba      	ldr	r2, [r7, #24]
 800f83a:	e841 2300 	strex	r3, r2, [r1]
 800f83e:	613b      	str	r3, [r7, #16]
   return(result);
 800f840:	693b      	ldr	r3, [r7, #16]
 800f842:	2b00      	cmp	r3, #0
 800f844:	d1e6      	bne.n	800f814 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	2220      	movs	r2, #32
 800f84a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	2200      	movs	r2, #0
 800f852:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	2200      	movs	r2, #0
 800f858:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f85a:	bf00      	nop
 800f85c:	3754      	adds	r7, #84	@ 0x54
 800f85e:	46bd      	mov	sp, r7
 800f860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f864:	4770      	bx	lr

0800f866 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f866:	b480      	push	{r7}
 800f868:	b085      	sub	sp, #20
 800f86a:	af00      	add	r7, sp, #0
 800f86c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f874:	2b01      	cmp	r3, #1
 800f876:	d101      	bne.n	800f87c <HAL_UARTEx_DisableFifoMode+0x16>
 800f878:	2302      	movs	r3, #2
 800f87a:	e027      	b.n	800f8cc <HAL_UARTEx_DisableFifoMode+0x66>
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	2201      	movs	r2, #1
 800f880:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	2224      	movs	r2, #36	@ 0x24
 800f888:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	681a      	ldr	r2, [r3, #0]
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	f022 0201 	bic.w	r2, r2, #1
 800f8a2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f8aa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	2200      	movs	r2, #0
 800f8b0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	68fa      	ldr	r2, [r7, #12]
 800f8b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	2220      	movs	r2, #32
 800f8be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	2200      	movs	r2, #0
 800f8c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f8ca:	2300      	movs	r3, #0
}
 800f8cc:	4618      	mov	r0, r3
 800f8ce:	3714      	adds	r7, #20
 800f8d0:	46bd      	mov	sp, r7
 800f8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d6:	4770      	bx	lr

0800f8d8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f8d8:	b580      	push	{r7, lr}
 800f8da:	b084      	sub	sp, #16
 800f8dc:	af00      	add	r7, sp, #0
 800f8de:	6078      	str	r0, [r7, #4]
 800f8e0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f8e8:	2b01      	cmp	r3, #1
 800f8ea:	d101      	bne.n	800f8f0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f8ec:	2302      	movs	r3, #2
 800f8ee:	e02d      	b.n	800f94c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	2201      	movs	r2, #1
 800f8f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	2224      	movs	r2, #36	@ 0x24
 800f8fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	681a      	ldr	r2, [r3, #0]
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	f022 0201 	bic.w	r2, r2, #1
 800f916:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	689b      	ldr	r3, [r3, #8]
 800f91e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	683a      	ldr	r2, [r7, #0]
 800f928:	430a      	orrs	r2, r1
 800f92a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f92c:	6878      	ldr	r0, [r7, #4]
 800f92e:	f000 f84f 	bl	800f9d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	68fa      	ldr	r2, [r7, #12]
 800f938:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	2220      	movs	r2, #32
 800f93e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	2200      	movs	r2, #0
 800f946:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f94a:	2300      	movs	r3, #0
}
 800f94c:	4618      	mov	r0, r3
 800f94e:	3710      	adds	r7, #16
 800f950:	46bd      	mov	sp, r7
 800f952:	bd80      	pop	{r7, pc}

0800f954 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f954:	b580      	push	{r7, lr}
 800f956:	b084      	sub	sp, #16
 800f958:	af00      	add	r7, sp, #0
 800f95a:	6078      	str	r0, [r7, #4]
 800f95c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f964:	2b01      	cmp	r3, #1
 800f966:	d101      	bne.n	800f96c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f968:	2302      	movs	r3, #2
 800f96a:	e02d      	b.n	800f9c8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	2201      	movs	r2, #1
 800f970:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	2224      	movs	r2, #36	@ 0x24
 800f978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	681a      	ldr	r2, [r3, #0]
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	f022 0201 	bic.w	r2, r2, #1
 800f992:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	689b      	ldr	r3, [r3, #8]
 800f99a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	683a      	ldr	r2, [r7, #0]
 800f9a4:	430a      	orrs	r2, r1
 800f9a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f9a8:	6878      	ldr	r0, [r7, #4]
 800f9aa:	f000 f811 	bl	800f9d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	68fa      	ldr	r2, [r7, #12]
 800f9b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	2220      	movs	r2, #32
 800f9ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	2200      	movs	r2, #0
 800f9c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f9c6:	2300      	movs	r3, #0
}
 800f9c8:	4618      	mov	r0, r3
 800f9ca:	3710      	adds	r7, #16
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	bd80      	pop	{r7, pc}

0800f9d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f9d0:	b480      	push	{r7}
 800f9d2:	b085      	sub	sp, #20
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d108      	bne.n	800f9f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	2201      	movs	r2, #1
 800f9e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	2201      	movs	r2, #1
 800f9ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f9f0:	e031      	b.n	800fa56 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f9f2:	2308      	movs	r3, #8
 800f9f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f9f6:	2308      	movs	r3, #8
 800f9f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	689b      	ldr	r3, [r3, #8]
 800fa00:	0e5b      	lsrs	r3, r3, #25
 800fa02:	b2db      	uxtb	r3, r3
 800fa04:	f003 0307 	and.w	r3, r3, #7
 800fa08:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	689b      	ldr	r3, [r3, #8]
 800fa10:	0f5b      	lsrs	r3, r3, #29
 800fa12:	b2db      	uxtb	r3, r3
 800fa14:	f003 0307 	and.w	r3, r3, #7
 800fa18:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fa1a:	7bbb      	ldrb	r3, [r7, #14]
 800fa1c:	7b3a      	ldrb	r2, [r7, #12]
 800fa1e:	4911      	ldr	r1, [pc, #68]	@ (800fa64 <UARTEx_SetNbDataToProcess+0x94>)
 800fa20:	5c8a      	ldrb	r2, [r1, r2]
 800fa22:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800fa26:	7b3a      	ldrb	r2, [r7, #12]
 800fa28:	490f      	ldr	r1, [pc, #60]	@ (800fa68 <UARTEx_SetNbDataToProcess+0x98>)
 800fa2a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fa2c:	fb93 f3f2 	sdiv	r3, r3, r2
 800fa30:	b29a      	uxth	r2, r3
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fa38:	7bfb      	ldrb	r3, [r7, #15]
 800fa3a:	7b7a      	ldrb	r2, [r7, #13]
 800fa3c:	4909      	ldr	r1, [pc, #36]	@ (800fa64 <UARTEx_SetNbDataToProcess+0x94>)
 800fa3e:	5c8a      	ldrb	r2, [r1, r2]
 800fa40:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800fa44:	7b7a      	ldrb	r2, [r7, #13]
 800fa46:	4908      	ldr	r1, [pc, #32]	@ (800fa68 <UARTEx_SetNbDataToProcess+0x98>)
 800fa48:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fa4a:	fb93 f3f2 	sdiv	r3, r3, r2
 800fa4e:	b29a      	uxth	r2, r3
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800fa56:	bf00      	nop
 800fa58:	3714      	adds	r7, #20
 800fa5a:	46bd      	mov	sp, r7
 800fa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa60:	4770      	bx	lr
 800fa62:	bf00      	nop
 800fa64:	08025ffc 	.word	0x08025ffc
 800fa68:	08026004 	.word	0x08026004

0800fa6c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800fa6c:	b480      	push	{r7}
 800fa6e:	b085      	sub	sp, #20
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	2200      	movs	r2, #0
 800fa78:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800fa7c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800fa80:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	b29a      	uxth	r2, r3
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800fa8c:	2300      	movs	r3, #0
}
 800fa8e:	4618      	mov	r0, r3
 800fa90:	3714      	adds	r7, #20
 800fa92:	46bd      	mov	sp, r7
 800fa94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa98:	4770      	bx	lr

0800fa9a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800fa9a:	b480      	push	{r7}
 800fa9c:	b085      	sub	sp, #20
 800fa9e:	af00      	add	r7, sp, #0
 800faa0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800faa2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800faa6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800faae:	b29a      	uxth	r2, r3
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	b29b      	uxth	r3, r3
 800fab4:	43db      	mvns	r3, r3
 800fab6:	b29b      	uxth	r3, r3
 800fab8:	4013      	ands	r3, r2
 800faba:	b29a      	uxth	r2, r3
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800fac2:	2300      	movs	r3, #0
}
 800fac4:	4618      	mov	r0, r3
 800fac6:	3714      	adds	r7, #20
 800fac8:	46bd      	mov	sp, r7
 800faca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800face:	4770      	bx	lr

0800fad0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800fad0:	b480      	push	{r7}
 800fad2:	b085      	sub	sp, #20
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	60f8      	str	r0, [r7, #12]
 800fad8:	1d3b      	adds	r3, r7, #4
 800fada:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	2201      	movs	r2, #1
 800fae2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	2200      	movs	r2, #0
 800faea:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	2200      	movs	r2, #0
 800faf2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	2200      	movs	r2, #0
 800fafa:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800fafe:	2300      	movs	r3, #0
}
 800fb00:	4618      	mov	r0, r3
 800fb02:	3714      	adds	r7, #20
 800fb04:	46bd      	mov	sp, r7
 800fb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb0a:	4770      	bx	lr

0800fb0c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800fb0c:	b480      	push	{r7}
 800fb0e:	b0a7      	sub	sp, #156	@ 0x9c
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
 800fb14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800fb16:	2300      	movs	r3, #0
 800fb18:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800fb1c:	687a      	ldr	r2, [r7, #4]
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	781b      	ldrb	r3, [r3, #0]
 800fb22:	009b      	lsls	r3, r3, #2
 800fb24:	4413      	add	r3, r2
 800fb26:	881b      	ldrh	r3, [r3, #0]
 800fb28:	b29b      	uxth	r3, r3
 800fb2a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800fb2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fb32:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800fb36:	683b      	ldr	r3, [r7, #0]
 800fb38:	78db      	ldrb	r3, [r3, #3]
 800fb3a:	2b03      	cmp	r3, #3
 800fb3c:	d81f      	bhi.n	800fb7e <USB_ActivateEndpoint+0x72>
 800fb3e:	a201      	add	r2, pc, #4	@ (adr r2, 800fb44 <USB_ActivateEndpoint+0x38>)
 800fb40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb44:	0800fb55 	.word	0x0800fb55
 800fb48:	0800fb71 	.word	0x0800fb71
 800fb4c:	0800fb87 	.word	0x0800fb87
 800fb50:	0800fb63 	.word	0x0800fb63
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800fb54:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800fb58:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800fb5c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800fb60:	e012      	b.n	800fb88 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800fb62:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800fb66:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800fb6a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800fb6e:	e00b      	b.n	800fb88 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800fb70:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800fb74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800fb78:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800fb7c:	e004      	b.n	800fb88 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800fb7e:	2301      	movs	r3, #1
 800fb80:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800fb84:	e000      	b.n	800fb88 <USB_ActivateEndpoint+0x7c>
      break;
 800fb86:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800fb88:	687a      	ldr	r2, [r7, #4]
 800fb8a:	683b      	ldr	r3, [r7, #0]
 800fb8c:	781b      	ldrb	r3, [r3, #0]
 800fb8e:	009b      	lsls	r3, r3, #2
 800fb90:	441a      	add	r2, r3
 800fb92:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800fb96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fb9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fb9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fba6:	b29b      	uxth	r3, r3
 800fba8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800fbaa:	687a      	ldr	r2, [r7, #4]
 800fbac:	683b      	ldr	r3, [r7, #0]
 800fbae:	781b      	ldrb	r3, [r3, #0]
 800fbb0:	009b      	lsls	r3, r3, #2
 800fbb2:	4413      	add	r3, r2
 800fbb4:	881b      	ldrh	r3, [r3, #0]
 800fbb6:	b29b      	uxth	r3, r3
 800fbb8:	b21b      	sxth	r3, r3
 800fbba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fbbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fbc2:	b21a      	sxth	r2, r3
 800fbc4:	683b      	ldr	r3, [r7, #0]
 800fbc6:	781b      	ldrb	r3, [r3, #0]
 800fbc8:	b21b      	sxth	r3, r3
 800fbca:	4313      	orrs	r3, r2
 800fbcc:	b21b      	sxth	r3, r3
 800fbce:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800fbd2:	687a      	ldr	r2, [r7, #4]
 800fbd4:	683b      	ldr	r3, [r7, #0]
 800fbd6:	781b      	ldrb	r3, [r3, #0]
 800fbd8:	009b      	lsls	r3, r3, #2
 800fbda:	441a      	add	r2, r3
 800fbdc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800fbe0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fbe4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fbe8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fbec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fbf0:	b29b      	uxth	r3, r3
 800fbf2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800fbf4:	683b      	ldr	r3, [r7, #0]
 800fbf6:	7b1b      	ldrb	r3, [r3, #12]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	f040 8180 	bne.w	800fefe <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	785b      	ldrb	r3, [r3, #1]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	f000 8084 	beq.w	800fd10 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	61bb      	str	r3, [r7, #24]
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fc12:	b29b      	uxth	r3, r3
 800fc14:	461a      	mov	r2, r3
 800fc16:	69bb      	ldr	r3, [r7, #24]
 800fc18:	4413      	add	r3, r2
 800fc1a:	61bb      	str	r3, [r7, #24]
 800fc1c:	683b      	ldr	r3, [r7, #0]
 800fc1e:	781b      	ldrb	r3, [r3, #0]
 800fc20:	00da      	lsls	r2, r3, #3
 800fc22:	69bb      	ldr	r3, [r7, #24]
 800fc24:	4413      	add	r3, r2
 800fc26:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fc2a:	617b      	str	r3, [r7, #20]
 800fc2c:	683b      	ldr	r3, [r7, #0]
 800fc2e:	88db      	ldrh	r3, [r3, #6]
 800fc30:	085b      	lsrs	r3, r3, #1
 800fc32:	b29b      	uxth	r3, r3
 800fc34:	005b      	lsls	r3, r3, #1
 800fc36:	b29a      	uxth	r2, r3
 800fc38:	697b      	ldr	r3, [r7, #20]
 800fc3a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800fc3c:	687a      	ldr	r2, [r7, #4]
 800fc3e:	683b      	ldr	r3, [r7, #0]
 800fc40:	781b      	ldrb	r3, [r3, #0]
 800fc42:	009b      	lsls	r3, r3, #2
 800fc44:	4413      	add	r3, r2
 800fc46:	881b      	ldrh	r3, [r3, #0]
 800fc48:	827b      	strh	r3, [r7, #18]
 800fc4a:	8a7b      	ldrh	r3, [r7, #18]
 800fc4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d01b      	beq.n	800fc8c <USB_ActivateEndpoint+0x180>
 800fc54:	687a      	ldr	r2, [r7, #4]
 800fc56:	683b      	ldr	r3, [r7, #0]
 800fc58:	781b      	ldrb	r3, [r3, #0]
 800fc5a:	009b      	lsls	r3, r3, #2
 800fc5c:	4413      	add	r3, r2
 800fc5e:	881b      	ldrh	r3, [r3, #0]
 800fc60:	b29b      	uxth	r3, r3
 800fc62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fc66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc6a:	823b      	strh	r3, [r7, #16]
 800fc6c:	687a      	ldr	r2, [r7, #4]
 800fc6e:	683b      	ldr	r3, [r7, #0]
 800fc70:	781b      	ldrb	r3, [r3, #0]
 800fc72:	009b      	lsls	r3, r3, #2
 800fc74:	441a      	add	r2, r3
 800fc76:	8a3b      	ldrh	r3, [r7, #16]
 800fc78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fc7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fc80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fc84:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800fc88:	b29b      	uxth	r3, r3
 800fc8a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800fc8c:	683b      	ldr	r3, [r7, #0]
 800fc8e:	78db      	ldrb	r3, [r3, #3]
 800fc90:	2b01      	cmp	r3, #1
 800fc92:	d020      	beq.n	800fcd6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800fc94:	687a      	ldr	r2, [r7, #4]
 800fc96:	683b      	ldr	r3, [r7, #0]
 800fc98:	781b      	ldrb	r3, [r3, #0]
 800fc9a:	009b      	lsls	r3, r3, #2
 800fc9c:	4413      	add	r3, r2
 800fc9e:	881b      	ldrh	r3, [r3, #0]
 800fca0:	b29b      	uxth	r3, r3
 800fca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fca6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fcaa:	81bb      	strh	r3, [r7, #12]
 800fcac:	89bb      	ldrh	r3, [r7, #12]
 800fcae:	f083 0320 	eor.w	r3, r3, #32
 800fcb2:	81bb      	strh	r3, [r7, #12]
 800fcb4:	687a      	ldr	r2, [r7, #4]
 800fcb6:	683b      	ldr	r3, [r7, #0]
 800fcb8:	781b      	ldrb	r3, [r3, #0]
 800fcba:	009b      	lsls	r3, r3, #2
 800fcbc:	441a      	add	r2, r3
 800fcbe:	89bb      	ldrh	r3, [r7, #12]
 800fcc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fcc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fcc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcd0:	b29b      	uxth	r3, r3
 800fcd2:	8013      	strh	r3, [r2, #0]
 800fcd4:	e3f9      	b.n	80104ca <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800fcd6:	687a      	ldr	r2, [r7, #4]
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	781b      	ldrb	r3, [r3, #0]
 800fcdc:	009b      	lsls	r3, r3, #2
 800fcde:	4413      	add	r3, r2
 800fce0:	881b      	ldrh	r3, [r3, #0]
 800fce2:	b29b      	uxth	r3, r3
 800fce4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fce8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fcec:	81fb      	strh	r3, [r7, #14]
 800fcee:	687a      	ldr	r2, [r7, #4]
 800fcf0:	683b      	ldr	r3, [r7, #0]
 800fcf2:	781b      	ldrb	r3, [r3, #0]
 800fcf4:	009b      	lsls	r3, r3, #2
 800fcf6:	441a      	add	r2, r3
 800fcf8:	89fb      	ldrh	r3, [r7, #14]
 800fcfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fcfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fd02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fd06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fd0a:	b29b      	uxth	r3, r3
 800fd0c:	8013      	strh	r3, [r2, #0]
 800fd0e:	e3dc      	b.n	80104ca <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	633b      	str	r3, [r7, #48]	@ 0x30
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fd1a:	b29b      	uxth	r3, r3
 800fd1c:	461a      	mov	r2, r3
 800fd1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd20:	4413      	add	r3, r2
 800fd22:	633b      	str	r3, [r7, #48]	@ 0x30
 800fd24:	683b      	ldr	r3, [r7, #0]
 800fd26:	781b      	ldrb	r3, [r3, #0]
 800fd28:	00da      	lsls	r2, r3, #3
 800fd2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd2c:	4413      	add	r3, r2
 800fd2e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800fd32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fd34:	683b      	ldr	r3, [r7, #0]
 800fd36:	88db      	ldrh	r3, [r3, #6]
 800fd38:	085b      	lsrs	r3, r3, #1
 800fd3a:	b29b      	uxth	r3, r3
 800fd3c:	005b      	lsls	r3, r3, #1
 800fd3e:	b29a      	uxth	r2, r3
 800fd40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd42:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fd4e:	b29b      	uxth	r3, r3
 800fd50:	461a      	mov	r2, r3
 800fd52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd54:	4413      	add	r3, r2
 800fd56:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fd58:	683b      	ldr	r3, [r7, #0]
 800fd5a:	781b      	ldrb	r3, [r3, #0]
 800fd5c:	00da      	lsls	r2, r3, #3
 800fd5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd60:	4413      	add	r3, r2
 800fd62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800fd66:	627b      	str	r3, [r7, #36]	@ 0x24
 800fd68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd6a:	881b      	ldrh	r3, [r3, #0]
 800fd6c:	b29b      	uxth	r3, r3
 800fd6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fd72:	b29a      	uxth	r2, r3
 800fd74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd76:	801a      	strh	r2, [r3, #0]
 800fd78:	683b      	ldr	r3, [r7, #0]
 800fd7a:	691b      	ldr	r3, [r3, #16]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d10a      	bne.n	800fd96 <USB_ActivateEndpoint+0x28a>
 800fd80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd82:	881b      	ldrh	r3, [r3, #0]
 800fd84:	b29b      	uxth	r3, r3
 800fd86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fd8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fd8e:	b29a      	uxth	r2, r3
 800fd90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd92:	801a      	strh	r2, [r3, #0]
 800fd94:	e041      	b.n	800fe1a <USB_ActivateEndpoint+0x30e>
 800fd96:	683b      	ldr	r3, [r7, #0]
 800fd98:	691b      	ldr	r3, [r3, #16]
 800fd9a:	2b3e      	cmp	r3, #62	@ 0x3e
 800fd9c:	d81c      	bhi.n	800fdd8 <USB_ActivateEndpoint+0x2cc>
 800fd9e:	683b      	ldr	r3, [r7, #0]
 800fda0:	691b      	ldr	r3, [r3, #16]
 800fda2:	085b      	lsrs	r3, r3, #1
 800fda4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fda8:	683b      	ldr	r3, [r7, #0]
 800fdaa:	691b      	ldr	r3, [r3, #16]
 800fdac:	f003 0301 	and.w	r3, r3, #1
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d004      	beq.n	800fdbe <USB_ActivateEndpoint+0x2b2>
 800fdb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fdb8:	3301      	adds	r3, #1
 800fdba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fdbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdc0:	881b      	ldrh	r3, [r3, #0]
 800fdc2:	b29a      	uxth	r2, r3
 800fdc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fdc8:	b29b      	uxth	r3, r3
 800fdca:	029b      	lsls	r3, r3, #10
 800fdcc:	b29b      	uxth	r3, r3
 800fdce:	4313      	orrs	r3, r2
 800fdd0:	b29a      	uxth	r2, r3
 800fdd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdd4:	801a      	strh	r2, [r3, #0]
 800fdd6:	e020      	b.n	800fe1a <USB_ActivateEndpoint+0x30e>
 800fdd8:	683b      	ldr	r3, [r7, #0]
 800fdda:	691b      	ldr	r3, [r3, #16]
 800fddc:	095b      	lsrs	r3, r3, #5
 800fdde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fde2:	683b      	ldr	r3, [r7, #0]
 800fde4:	691b      	ldr	r3, [r3, #16]
 800fde6:	f003 031f 	and.w	r3, r3, #31
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d104      	bne.n	800fdf8 <USB_ActivateEndpoint+0x2ec>
 800fdee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fdf2:	3b01      	subs	r3, #1
 800fdf4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdfa:	881b      	ldrh	r3, [r3, #0]
 800fdfc:	b29a      	uxth	r2, r3
 800fdfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fe02:	b29b      	uxth	r3, r3
 800fe04:	029b      	lsls	r3, r3, #10
 800fe06:	b29b      	uxth	r3, r3
 800fe08:	4313      	orrs	r3, r2
 800fe0a:	b29b      	uxth	r3, r3
 800fe0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fe10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fe14:	b29a      	uxth	r2, r3
 800fe16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe18:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800fe1a:	687a      	ldr	r2, [r7, #4]
 800fe1c:	683b      	ldr	r3, [r7, #0]
 800fe1e:	781b      	ldrb	r3, [r3, #0]
 800fe20:	009b      	lsls	r3, r3, #2
 800fe22:	4413      	add	r3, r2
 800fe24:	881b      	ldrh	r3, [r3, #0]
 800fe26:	847b      	strh	r3, [r7, #34]	@ 0x22
 800fe28:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fe2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d01b      	beq.n	800fe6a <USB_ActivateEndpoint+0x35e>
 800fe32:	687a      	ldr	r2, [r7, #4]
 800fe34:	683b      	ldr	r3, [r7, #0]
 800fe36:	781b      	ldrb	r3, [r3, #0]
 800fe38:	009b      	lsls	r3, r3, #2
 800fe3a:	4413      	add	r3, r2
 800fe3c:	881b      	ldrh	r3, [r3, #0]
 800fe3e:	b29b      	uxth	r3, r3
 800fe40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fe44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fe48:	843b      	strh	r3, [r7, #32]
 800fe4a:	687a      	ldr	r2, [r7, #4]
 800fe4c:	683b      	ldr	r3, [r7, #0]
 800fe4e:	781b      	ldrb	r3, [r3, #0]
 800fe50:	009b      	lsls	r3, r3, #2
 800fe52:	441a      	add	r2, r3
 800fe54:	8c3b      	ldrh	r3, [r7, #32]
 800fe56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fe5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fe5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800fe62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe66:	b29b      	uxth	r3, r3
 800fe68:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	781b      	ldrb	r3, [r3, #0]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d124      	bne.n	800febc <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800fe72:	687a      	ldr	r2, [r7, #4]
 800fe74:	683b      	ldr	r3, [r7, #0]
 800fe76:	781b      	ldrb	r3, [r3, #0]
 800fe78:	009b      	lsls	r3, r3, #2
 800fe7a:	4413      	add	r3, r2
 800fe7c:	881b      	ldrh	r3, [r3, #0]
 800fe7e:	b29b      	uxth	r3, r3
 800fe80:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fe84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fe88:	83bb      	strh	r3, [r7, #28]
 800fe8a:	8bbb      	ldrh	r3, [r7, #28]
 800fe8c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800fe90:	83bb      	strh	r3, [r7, #28]
 800fe92:	8bbb      	ldrh	r3, [r7, #28]
 800fe94:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800fe98:	83bb      	strh	r3, [r7, #28]
 800fe9a:	687a      	ldr	r2, [r7, #4]
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	781b      	ldrb	r3, [r3, #0]
 800fea0:	009b      	lsls	r3, r3, #2
 800fea2:	441a      	add	r2, r3
 800fea4:	8bbb      	ldrh	r3, [r7, #28]
 800fea6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800feaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800feae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800feb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800feb6:	b29b      	uxth	r3, r3
 800feb8:	8013      	strh	r3, [r2, #0]
 800feba:	e306      	b.n	80104ca <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800febc:	687a      	ldr	r2, [r7, #4]
 800febe:	683b      	ldr	r3, [r7, #0]
 800fec0:	781b      	ldrb	r3, [r3, #0]
 800fec2:	009b      	lsls	r3, r3, #2
 800fec4:	4413      	add	r3, r2
 800fec6:	881b      	ldrh	r3, [r3, #0]
 800fec8:	b29b      	uxth	r3, r3
 800feca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fed2:	83fb      	strh	r3, [r7, #30]
 800fed4:	8bfb      	ldrh	r3, [r7, #30]
 800fed6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800feda:	83fb      	strh	r3, [r7, #30]
 800fedc:	687a      	ldr	r2, [r7, #4]
 800fede:	683b      	ldr	r3, [r7, #0]
 800fee0:	781b      	ldrb	r3, [r3, #0]
 800fee2:	009b      	lsls	r3, r3, #2
 800fee4:	441a      	add	r2, r3
 800fee6:	8bfb      	ldrh	r3, [r7, #30]
 800fee8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800feec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fef0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fef4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fef8:	b29b      	uxth	r3, r3
 800fefa:	8013      	strh	r3, [r2, #0]
 800fefc:	e2e5      	b.n	80104ca <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800fefe:	683b      	ldr	r3, [r7, #0]
 800ff00:	78db      	ldrb	r3, [r3, #3]
 800ff02:	2b02      	cmp	r3, #2
 800ff04:	d11e      	bne.n	800ff44 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ff06:	687a      	ldr	r2, [r7, #4]
 800ff08:	683b      	ldr	r3, [r7, #0]
 800ff0a:	781b      	ldrb	r3, [r3, #0]
 800ff0c:	009b      	lsls	r3, r3, #2
 800ff0e:	4413      	add	r3, r2
 800ff10:	881b      	ldrh	r3, [r3, #0]
 800ff12:	b29b      	uxth	r3, r3
 800ff14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ff18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ff1c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800ff20:	687a      	ldr	r2, [r7, #4]
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	781b      	ldrb	r3, [r3, #0]
 800ff26:	009b      	lsls	r3, r3, #2
 800ff28:	441a      	add	r2, r3
 800ff2a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800ff2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ff32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ff36:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ff3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff3e:	b29b      	uxth	r3, r3
 800ff40:	8013      	strh	r3, [r2, #0]
 800ff42:	e01d      	b.n	800ff80 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ff44:	687a      	ldr	r2, [r7, #4]
 800ff46:	683b      	ldr	r3, [r7, #0]
 800ff48:	781b      	ldrb	r3, [r3, #0]
 800ff4a:	009b      	lsls	r3, r3, #2
 800ff4c:	4413      	add	r3, r2
 800ff4e:	881b      	ldrh	r3, [r3, #0]
 800ff50:	b29b      	uxth	r3, r3
 800ff52:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ff56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ff5a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800ff5e:	687a      	ldr	r2, [r7, #4]
 800ff60:	683b      	ldr	r3, [r7, #0]
 800ff62:	781b      	ldrb	r3, [r3, #0]
 800ff64:	009b      	lsls	r3, r3, #2
 800ff66:	441a      	add	r2, r3
 800ff68:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800ff6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ff70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ff74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ff78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff7c:	b29b      	uxth	r3, r3
 800ff7e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ff8a:	b29b      	uxth	r3, r3
 800ff8c:	461a      	mov	r2, r3
 800ff8e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ff90:	4413      	add	r3, r2
 800ff92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ff94:	683b      	ldr	r3, [r7, #0]
 800ff96:	781b      	ldrb	r3, [r3, #0]
 800ff98:	00da      	lsls	r2, r3, #3
 800ff9a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ff9c:	4413      	add	r3, r2
 800ff9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ffa2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ffa4:	683b      	ldr	r3, [r7, #0]
 800ffa6:	891b      	ldrh	r3, [r3, #8]
 800ffa8:	085b      	lsrs	r3, r3, #1
 800ffaa:	b29b      	uxth	r3, r3
 800ffac:	005b      	lsls	r3, r3, #1
 800ffae:	b29a      	uxth	r2, r3
 800ffb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ffb2:	801a      	strh	r2, [r3, #0]
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	677b      	str	r3, [r7, #116]	@ 0x74
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ffbe:	b29b      	uxth	r3, r3
 800ffc0:	461a      	mov	r2, r3
 800ffc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ffc4:	4413      	add	r3, r2
 800ffc6:	677b      	str	r3, [r7, #116]	@ 0x74
 800ffc8:	683b      	ldr	r3, [r7, #0]
 800ffca:	781b      	ldrb	r3, [r3, #0]
 800ffcc:	00da      	lsls	r2, r3, #3
 800ffce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ffd0:	4413      	add	r3, r2
 800ffd2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800ffd6:	673b      	str	r3, [r7, #112]	@ 0x70
 800ffd8:	683b      	ldr	r3, [r7, #0]
 800ffda:	895b      	ldrh	r3, [r3, #10]
 800ffdc:	085b      	lsrs	r3, r3, #1
 800ffde:	b29b      	uxth	r3, r3
 800ffe0:	005b      	lsls	r3, r3, #1
 800ffe2:	b29a      	uxth	r2, r3
 800ffe4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ffe6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800ffe8:	683b      	ldr	r3, [r7, #0]
 800ffea:	785b      	ldrb	r3, [r3, #1]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	f040 81af 	bne.w	8010350 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800fff2:	687a      	ldr	r2, [r7, #4]
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	781b      	ldrb	r3, [r3, #0]
 800fff8:	009b      	lsls	r3, r3, #2
 800fffa:	4413      	add	r3, r2
 800fffc:	881b      	ldrh	r3, [r3, #0]
 800fffe:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8010002:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8010006:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801000a:	2b00      	cmp	r3, #0
 801000c:	d01d      	beq.n	801004a <USB_ActivateEndpoint+0x53e>
 801000e:	687a      	ldr	r2, [r7, #4]
 8010010:	683b      	ldr	r3, [r7, #0]
 8010012:	781b      	ldrb	r3, [r3, #0]
 8010014:	009b      	lsls	r3, r3, #2
 8010016:	4413      	add	r3, r2
 8010018:	881b      	ldrh	r3, [r3, #0]
 801001a:	b29b      	uxth	r3, r3
 801001c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010024:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8010028:	687a      	ldr	r2, [r7, #4]
 801002a:	683b      	ldr	r3, [r7, #0]
 801002c:	781b      	ldrb	r3, [r3, #0]
 801002e:	009b      	lsls	r3, r3, #2
 8010030:	441a      	add	r2, r3
 8010032:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8010036:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801003a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801003e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010042:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010046:	b29b      	uxth	r3, r3
 8010048:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801004a:	687a      	ldr	r2, [r7, #4]
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	781b      	ldrb	r3, [r3, #0]
 8010050:	009b      	lsls	r3, r3, #2
 8010052:	4413      	add	r3, r2
 8010054:	881b      	ldrh	r3, [r3, #0]
 8010056:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 801005a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 801005e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010062:	2b00      	cmp	r3, #0
 8010064:	d01d      	beq.n	80100a2 <USB_ActivateEndpoint+0x596>
 8010066:	687a      	ldr	r2, [r7, #4]
 8010068:	683b      	ldr	r3, [r7, #0]
 801006a:	781b      	ldrb	r3, [r3, #0]
 801006c:	009b      	lsls	r3, r3, #2
 801006e:	4413      	add	r3, r2
 8010070:	881b      	ldrh	r3, [r3, #0]
 8010072:	b29b      	uxth	r3, r3
 8010074:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010078:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801007c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8010080:	687a      	ldr	r2, [r7, #4]
 8010082:	683b      	ldr	r3, [r7, #0]
 8010084:	781b      	ldrb	r3, [r3, #0]
 8010086:	009b      	lsls	r3, r3, #2
 8010088:	441a      	add	r2, r3
 801008a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 801008e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010092:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010096:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801009a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801009e:	b29b      	uxth	r3, r3
 80100a0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80100a2:	683b      	ldr	r3, [r7, #0]
 80100a4:	785b      	ldrb	r3, [r3, #1]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d16b      	bne.n	8010182 <USB_ActivateEndpoint+0x676>
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80100b4:	b29b      	uxth	r3, r3
 80100b6:	461a      	mov	r2, r3
 80100b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100ba:	4413      	add	r3, r2
 80100bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80100be:	683b      	ldr	r3, [r7, #0]
 80100c0:	781b      	ldrb	r3, [r3, #0]
 80100c2:	00da      	lsls	r2, r3, #3
 80100c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100c6:	4413      	add	r3, r2
 80100c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80100cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80100ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80100d0:	881b      	ldrh	r3, [r3, #0]
 80100d2:	b29b      	uxth	r3, r3
 80100d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80100d8:	b29a      	uxth	r2, r3
 80100da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80100dc:	801a      	strh	r2, [r3, #0]
 80100de:	683b      	ldr	r3, [r7, #0]
 80100e0:	691b      	ldr	r3, [r3, #16]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d10a      	bne.n	80100fc <USB_ActivateEndpoint+0x5f0>
 80100e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80100e8:	881b      	ldrh	r3, [r3, #0]
 80100ea:	b29b      	uxth	r3, r3
 80100ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80100f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80100f4:	b29a      	uxth	r2, r3
 80100f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80100f8:	801a      	strh	r2, [r3, #0]
 80100fa:	e05d      	b.n	80101b8 <USB_ActivateEndpoint+0x6ac>
 80100fc:	683b      	ldr	r3, [r7, #0]
 80100fe:	691b      	ldr	r3, [r3, #16]
 8010100:	2b3e      	cmp	r3, #62	@ 0x3e
 8010102:	d81c      	bhi.n	801013e <USB_ActivateEndpoint+0x632>
 8010104:	683b      	ldr	r3, [r7, #0]
 8010106:	691b      	ldr	r3, [r3, #16]
 8010108:	085b      	lsrs	r3, r3, #1
 801010a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801010e:	683b      	ldr	r3, [r7, #0]
 8010110:	691b      	ldr	r3, [r3, #16]
 8010112:	f003 0301 	and.w	r3, r3, #1
 8010116:	2b00      	cmp	r3, #0
 8010118:	d004      	beq.n	8010124 <USB_ActivateEndpoint+0x618>
 801011a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801011e:	3301      	adds	r3, #1
 8010120:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010124:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010126:	881b      	ldrh	r3, [r3, #0]
 8010128:	b29a      	uxth	r2, r3
 801012a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801012e:	b29b      	uxth	r3, r3
 8010130:	029b      	lsls	r3, r3, #10
 8010132:	b29b      	uxth	r3, r3
 8010134:	4313      	orrs	r3, r2
 8010136:	b29a      	uxth	r2, r3
 8010138:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801013a:	801a      	strh	r2, [r3, #0]
 801013c:	e03c      	b.n	80101b8 <USB_ActivateEndpoint+0x6ac>
 801013e:	683b      	ldr	r3, [r7, #0]
 8010140:	691b      	ldr	r3, [r3, #16]
 8010142:	095b      	lsrs	r3, r3, #5
 8010144:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	691b      	ldr	r3, [r3, #16]
 801014c:	f003 031f 	and.w	r3, r3, #31
 8010150:	2b00      	cmp	r3, #0
 8010152:	d104      	bne.n	801015e <USB_ActivateEndpoint+0x652>
 8010154:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010158:	3b01      	subs	r3, #1
 801015a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801015e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010160:	881b      	ldrh	r3, [r3, #0]
 8010162:	b29a      	uxth	r2, r3
 8010164:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010168:	b29b      	uxth	r3, r3
 801016a:	029b      	lsls	r3, r3, #10
 801016c:	b29b      	uxth	r3, r3
 801016e:	4313      	orrs	r3, r2
 8010170:	b29b      	uxth	r3, r3
 8010172:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010176:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801017a:	b29a      	uxth	r2, r3
 801017c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801017e:	801a      	strh	r2, [r3, #0]
 8010180:	e01a      	b.n	80101b8 <USB_ActivateEndpoint+0x6ac>
 8010182:	683b      	ldr	r3, [r7, #0]
 8010184:	785b      	ldrb	r3, [r3, #1]
 8010186:	2b01      	cmp	r3, #1
 8010188:	d116      	bne.n	80101b8 <USB_ActivateEndpoint+0x6ac>
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	657b      	str	r3, [r7, #84]	@ 0x54
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010194:	b29b      	uxth	r3, r3
 8010196:	461a      	mov	r2, r3
 8010198:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801019a:	4413      	add	r3, r2
 801019c:	657b      	str	r3, [r7, #84]	@ 0x54
 801019e:	683b      	ldr	r3, [r7, #0]
 80101a0:	781b      	ldrb	r3, [r3, #0]
 80101a2:	00da      	lsls	r2, r3, #3
 80101a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80101a6:	4413      	add	r3, r2
 80101a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80101ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	691b      	ldr	r3, [r3, #16]
 80101b2:	b29a      	uxth	r2, r3
 80101b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80101b6:	801a      	strh	r2, [r3, #0]
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80101bc:	683b      	ldr	r3, [r7, #0]
 80101be:	785b      	ldrb	r3, [r3, #1]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d16b      	bne.n	801029c <USB_ActivateEndpoint+0x790>
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80101ce:	b29b      	uxth	r3, r3
 80101d0:	461a      	mov	r2, r3
 80101d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101d4:	4413      	add	r3, r2
 80101d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80101d8:	683b      	ldr	r3, [r7, #0]
 80101da:	781b      	ldrb	r3, [r3, #0]
 80101dc:	00da      	lsls	r2, r3, #3
 80101de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101e0:	4413      	add	r3, r2
 80101e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80101e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80101e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101ea:	881b      	ldrh	r3, [r3, #0]
 80101ec:	b29b      	uxth	r3, r3
 80101ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80101f2:	b29a      	uxth	r2, r3
 80101f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101f6:	801a      	strh	r2, [r3, #0]
 80101f8:	683b      	ldr	r3, [r7, #0]
 80101fa:	691b      	ldr	r3, [r3, #16]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d10a      	bne.n	8010216 <USB_ActivateEndpoint+0x70a>
 8010200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010202:	881b      	ldrh	r3, [r3, #0]
 8010204:	b29b      	uxth	r3, r3
 8010206:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801020a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801020e:	b29a      	uxth	r2, r3
 8010210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010212:	801a      	strh	r2, [r3, #0]
 8010214:	e05b      	b.n	80102ce <USB_ActivateEndpoint+0x7c2>
 8010216:	683b      	ldr	r3, [r7, #0]
 8010218:	691b      	ldr	r3, [r3, #16]
 801021a:	2b3e      	cmp	r3, #62	@ 0x3e
 801021c:	d81c      	bhi.n	8010258 <USB_ActivateEndpoint+0x74c>
 801021e:	683b      	ldr	r3, [r7, #0]
 8010220:	691b      	ldr	r3, [r3, #16]
 8010222:	085b      	lsrs	r3, r3, #1
 8010224:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	691b      	ldr	r3, [r3, #16]
 801022c:	f003 0301 	and.w	r3, r3, #1
 8010230:	2b00      	cmp	r3, #0
 8010232:	d004      	beq.n	801023e <USB_ActivateEndpoint+0x732>
 8010234:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010238:	3301      	adds	r3, #1
 801023a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801023e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010240:	881b      	ldrh	r3, [r3, #0]
 8010242:	b29a      	uxth	r2, r3
 8010244:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010248:	b29b      	uxth	r3, r3
 801024a:	029b      	lsls	r3, r3, #10
 801024c:	b29b      	uxth	r3, r3
 801024e:	4313      	orrs	r3, r2
 8010250:	b29a      	uxth	r2, r3
 8010252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010254:	801a      	strh	r2, [r3, #0]
 8010256:	e03a      	b.n	80102ce <USB_ActivateEndpoint+0x7c2>
 8010258:	683b      	ldr	r3, [r7, #0]
 801025a:	691b      	ldr	r3, [r3, #16]
 801025c:	095b      	lsrs	r3, r3, #5
 801025e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010262:	683b      	ldr	r3, [r7, #0]
 8010264:	691b      	ldr	r3, [r3, #16]
 8010266:	f003 031f 	and.w	r3, r3, #31
 801026a:	2b00      	cmp	r3, #0
 801026c:	d104      	bne.n	8010278 <USB_ActivateEndpoint+0x76c>
 801026e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010272:	3b01      	subs	r3, #1
 8010274:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801027a:	881b      	ldrh	r3, [r3, #0]
 801027c:	b29a      	uxth	r2, r3
 801027e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010282:	b29b      	uxth	r3, r3
 8010284:	029b      	lsls	r3, r3, #10
 8010286:	b29b      	uxth	r3, r3
 8010288:	4313      	orrs	r3, r2
 801028a:	b29b      	uxth	r3, r3
 801028c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010290:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010294:	b29a      	uxth	r2, r3
 8010296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010298:	801a      	strh	r2, [r3, #0]
 801029a:	e018      	b.n	80102ce <USB_ActivateEndpoint+0x7c2>
 801029c:	683b      	ldr	r3, [r7, #0]
 801029e:	785b      	ldrb	r3, [r3, #1]
 80102a0:	2b01      	cmp	r3, #1
 80102a2:	d114      	bne.n	80102ce <USB_ActivateEndpoint+0x7c2>
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80102aa:	b29b      	uxth	r3, r3
 80102ac:	461a      	mov	r2, r3
 80102ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80102b0:	4413      	add	r3, r2
 80102b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80102b4:	683b      	ldr	r3, [r7, #0]
 80102b6:	781b      	ldrb	r3, [r3, #0]
 80102b8:	00da      	lsls	r2, r3, #3
 80102ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80102bc:	4413      	add	r3, r2
 80102be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80102c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80102c4:	683b      	ldr	r3, [r7, #0]
 80102c6:	691b      	ldr	r3, [r3, #16]
 80102c8:	b29a      	uxth	r2, r3
 80102ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80102cc:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80102ce:	687a      	ldr	r2, [r7, #4]
 80102d0:	683b      	ldr	r3, [r7, #0]
 80102d2:	781b      	ldrb	r3, [r3, #0]
 80102d4:	009b      	lsls	r3, r3, #2
 80102d6:	4413      	add	r3, r2
 80102d8:	881b      	ldrh	r3, [r3, #0]
 80102da:	b29b      	uxth	r3, r3
 80102dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80102e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80102e4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80102e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80102e8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80102ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80102ee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80102f0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80102f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80102f6:	687a      	ldr	r2, [r7, #4]
 80102f8:	683b      	ldr	r3, [r7, #0]
 80102fa:	781b      	ldrb	r3, [r3, #0]
 80102fc:	009b      	lsls	r3, r3, #2
 80102fe:	441a      	add	r2, r3
 8010300:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010302:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010306:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801030a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801030e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010312:	b29b      	uxth	r3, r3
 8010314:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010316:	687a      	ldr	r2, [r7, #4]
 8010318:	683b      	ldr	r3, [r7, #0]
 801031a:	781b      	ldrb	r3, [r3, #0]
 801031c:	009b      	lsls	r3, r3, #2
 801031e:	4413      	add	r3, r2
 8010320:	881b      	ldrh	r3, [r3, #0]
 8010322:	b29b      	uxth	r3, r3
 8010324:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010328:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801032c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 801032e:	687a      	ldr	r2, [r7, #4]
 8010330:	683b      	ldr	r3, [r7, #0]
 8010332:	781b      	ldrb	r3, [r3, #0]
 8010334:	009b      	lsls	r3, r3, #2
 8010336:	441a      	add	r2, r3
 8010338:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801033a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801033e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010342:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801034a:	b29b      	uxth	r3, r3
 801034c:	8013      	strh	r3, [r2, #0]
 801034e:	e0bc      	b.n	80104ca <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010350:	687a      	ldr	r2, [r7, #4]
 8010352:	683b      	ldr	r3, [r7, #0]
 8010354:	781b      	ldrb	r3, [r3, #0]
 8010356:	009b      	lsls	r3, r3, #2
 8010358:	4413      	add	r3, r2
 801035a:	881b      	ldrh	r3, [r3, #0]
 801035c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8010360:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8010364:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010368:	2b00      	cmp	r3, #0
 801036a:	d01d      	beq.n	80103a8 <USB_ActivateEndpoint+0x89c>
 801036c:	687a      	ldr	r2, [r7, #4]
 801036e:	683b      	ldr	r3, [r7, #0]
 8010370:	781b      	ldrb	r3, [r3, #0]
 8010372:	009b      	lsls	r3, r3, #2
 8010374:	4413      	add	r3, r2
 8010376:	881b      	ldrh	r3, [r3, #0]
 8010378:	b29b      	uxth	r3, r3
 801037a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801037e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010382:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8010386:	687a      	ldr	r2, [r7, #4]
 8010388:	683b      	ldr	r3, [r7, #0]
 801038a:	781b      	ldrb	r3, [r3, #0]
 801038c:	009b      	lsls	r3, r3, #2
 801038e:	441a      	add	r2, r3
 8010390:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8010394:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010398:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801039c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80103a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80103a4:	b29b      	uxth	r3, r3
 80103a6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80103a8:	687a      	ldr	r2, [r7, #4]
 80103aa:	683b      	ldr	r3, [r7, #0]
 80103ac:	781b      	ldrb	r3, [r3, #0]
 80103ae:	009b      	lsls	r3, r3, #2
 80103b0:	4413      	add	r3, r2
 80103b2:	881b      	ldrh	r3, [r3, #0]
 80103b4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80103b8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80103bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d01d      	beq.n	8010400 <USB_ActivateEndpoint+0x8f4>
 80103c4:	687a      	ldr	r2, [r7, #4]
 80103c6:	683b      	ldr	r3, [r7, #0]
 80103c8:	781b      	ldrb	r3, [r3, #0]
 80103ca:	009b      	lsls	r3, r3, #2
 80103cc:	4413      	add	r3, r2
 80103ce:	881b      	ldrh	r3, [r3, #0]
 80103d0:	b29b      	uxth	r3, r3
 80103d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80103d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80103da:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 80103de:	687a      	ldr	r2, [r7, #4]
 80103e0:	683b      	ldr	r3, [r7, #0]
 80103e2:	781b      	ldrb	r3, [r3, #0]
 80103e4:	009b      	lsls	r3, r3, #2
 80103e6:	441a      	add	r2, r3
 80103e8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80103ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80103f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80103f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80103f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80103fc:	b29b      	uxth	r3, r3
 80103fe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010400:	683b      	ldr	r3, [r7, #0]
 8010402:	78db      	ldrb	r3, [r3, #3]
 8010404:	2b01      	cmp	r3, #1
 8010406:	d024      	beq.n	8010452 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010408:	687a      	ldr	r2, [r7, #4]
 801040a:	683b      	ldr	r3, [r7, #0]
 801040c:	781b      	ldrb	r3, [r3, #0]
 801040e:	009b      	lsls	r3, r3, #2
 8010410:	4413      	add	r3, r2
 8010412:	881b      	ldrh	r3, [r3, #0]
 8010414:	b29b      	uxth	r3, r3
 8010416:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801041a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801041e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8010422:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8010426:	f083 0320 	eor.w	r3, r3, #32
 801042a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 801042e:	687a      	ldr	r2, [r7, #4]
 8010430:	683b      	ldr	r3, [r7, #0]
 8010432:	781b      	ldrb	r3, [r3, #0]
 8010434:	009b      	lsls	r3, r3, #2
 8010436:	441a      	add	r2, r3
 8010438:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 801043c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010440:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010444:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010448:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801044c:	b29b      	uxth	r3, r3
 801044e:	8013      	strh	r3, [r2, #0]
 8010450:	e01d      	b.n	801048e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010452:	687a      	ldr	r2, [r7, #4]
 8010454:	683b      	ldr	r3, [r7, #0]
 8010456:	781b      	ldrb	r3, [r3, #0]
 8010458:	009b      	lsls	r3, r3, #2
 801045a:	4413      	add	r3, r2
 801045c:	881b      	ldrh	r3, [r3, #0]
 801045e:	b29b      	uxth	r3, r3
 8010460:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010464:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010468:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 801046c:	687a      	ldr	r2, [r7, #4]
 801046e:	683b      	ldr	r3, [r7, #0]
 8010470:	781b      	ldrb	r3, [r3, #0]
 8010472:	009b      	lsls	r3, r3, #2
 8010474:	441a      	add	r2, r3
 8010476:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 801047a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801047e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010482:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801048a:	b29b      	uxth	r3, r3
 801048c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801048e:	687a      	ldr	r2, [r7, #4]
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	781b      	ldrb	r3, [r3, #0]
 8010494:	009b      	lsls	r3, r3, #2
 8010496:	4413      	add	r3, r2
 8010498:	881b      	ldrh	r3, [r3, #0]
 801049a:	b29b      	uxth	r3, r3
 801049c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80104a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80104a4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80104a8:	687a      	ldr	r2, [r7, #4]
 80104aa:	683b      	ldr	r3, [r7, #0]
 80104ac:	781b      	ldrb	r3, [r3, #0]
 80104ae:	009b      	lsls	r3, r3, #2
 80104b0:	441a      	add	r2, r3
 80104b2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80104b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80104ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80104be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80104c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80104c6:	b29b      	uxth	r3, r3
 80104c8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80104ca:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 80104ce:	4618      	mov	r0, r3
 80104d0:	379c      	adds	r7, #156	@ 0x9c
 80104d2:	46bd      	mov	sp, r7
 80104d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d8:	4770      	bx	lr
 80104da:	bf00      	nop

080104dc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80104dc:	b480      	push	{r7}
 80104de:	b08d      	sub	sp, #52	@ 0x34
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	6078      	str	r0, [r7, #4]
 80104e4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80104e6:	683b      	ldr	r3, [r7, #0]
 80104e8:	7b1b      	ldrb	r3, [r3, #12]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	f040 808e 	bne.w	801060c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80104f0:	683b      	ldr	r3, [r7, #0]
 80104f2:	785b      	ldrb	r3, [r3, #1]
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d044      	beq.n	8010582 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80104f8:	687a      	ldr	r2, [r7, #4]
 80104fa:	683b      	ldr	r3, [r7, #0]
 80104fc:	781b      	ldrb	r3, [r3, #0]
 80104fe:	009b      	lsls	r3, r3, #2
 8010500:	4413      	add	r3, r2
 8010502:	881b      	ldrh	r3, [r3, #0]
 8010504:	81bb      	strh	r3, [r7, #12]
 8010506:	89bb      	ldrh	r3, [r7, #12]
 8010508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801050c:	2b00      	cmp	r3, #0
 801050e:	d01b      	beq.n	8010548 <USB_DeactivateEndpoint+0x6c>
 8010510:	687a      	ldr	r2, [r7, #4]
 8010512:	683b      	ldr	r3, [r7, #0]
 8010514:	781b      	ldrb	r3, [r3, #0]
 8010516:	009b      	lsls	r3, r3, #2
 8010518:	4413      	add	r3, r2
 801051a:	881b      	ldrh	r3, [r3, #0]
 801051c:	b29b      	uxth	r3, r3
 801051e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010526:	817b      	strh	r3, [r7, #10]
 8010528:	687a      	ldr	r2, [r7, #4]
 801052a:	683b      	ldr	r3, [r7, #0]
 801052c:	781b      	ldrb	r3, [r3, #0]
 801052e:	009b      	lsls	r3, r3, #2
 8010530:	441a      	add	r2, r3
 8010532:	897b      	ldrh	r3, [r7, #10]
 8010534:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010538:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801053c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010540:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010544:	b29b      	uxth	r3, r3
 8010546:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010548:	687a      	ldr	r2, [r7, #4]
 801054a:	683b      	ldr	r3, [r7, #0]
 801054c:	781b      	ldrb	r3, [r3, #0]
 801054e:	009b      	lsls	r3, r3, #2
 8010550:	4413      	add	r3, r2
 8010552:	881b      	ldrh	r3, [r3, #0]
 8010554:	b29b      	uxth	r3, r3
 8010556:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801055a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801055e:	813b      	strh	r3, [r7, #8]
 8010560:	687a      	ldr	r2, [r7, #4]
 8010562:	683b      	ldr	r3, [r7, #0]
 8010564:	781b      	ldrb	r3, [r3, #0]
 8010566:	009b      	lsls	r3, r3, #2
 8010568:	441a      	add	r2, r3
 801056a:	893b      	ldrh	r3, [r7, #8]
 801056c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010570:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010574:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010578:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801057c:	b29b      	uxth	r3, r3
 801057e:	8013      	strh	r3, [r2, #0]
 8010580:	e192      	b.n	80108a8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010582:	687a      	ldr	r2, [r7, #4]
 8010584:	683b      	ldr	r3, [r7, #0]
 8010586:	781b      	ldrb	r3, [r3, #0]
 8010588:	009b      	lsls	r3, r3, #2
 801058a:	4413      	add	r3, r2
 801058c:	881b      	ldrh	r3, [r3, #0]
 801058e:	827b      	strh	r3, [r7, #18]
 8010590:	8a7b      	ldrh	r3, [r7, #18]
 8010592:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010596:	2b00      	cmp	r3, #0
 8010598:	d01b      	beq.n	80105d2 <USB_DeactivateEndpoint+0xf6>
 801059a:	687a      	ldr	r2, [r7, #4]
 801059c:	683b      	ldr	r3, [r7, #0]
 801059e:	781b      	ldrb	r3, [r3, #0]
 80105a0:	009b      	lsls	r3, r3, #2
 80105a2:	4413      	add	r3, r2
 80105a4:	881b      	ldrh	r3, [r3, #0]
 80105a6:	b29b      	uxth	r3, r3
 80105a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80105ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80105b0:	823b      	strh	r3, [r7, #16]
 80105b2:	687a      	ldr	r2, [r7, #4]
 80105b4:	683b      	ldr	r3, [r7, #0]
 80105b6:	781b      	ldrb	r3, [r3, #0]
 80105b8:	009b      	lsls	r3, r3, #2
 80105ba:	441a      	add	r2, r3
 80105bc:	8a3b      	ldrh	r3, [r7, #16]
 80105be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80105c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80105c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80105ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80105ce:	b29b      	uxth	r3, r3
 80105d0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80105d2:	687a      	ldr	r2, [r7, #4]
 80105d4:	683b      	ldr	r3, [r7, #0]
 80105d6:	781b      	ldrb	r3, [r3, #0]
 80105d8:	009b      	lsls	r3, r3, #2
 80105da:	4413      	add	r3, r2
 80105dc:	881b      	ldrh	r3, [r3, #0]
 80105de:	b29b      	uxth	r3, r3
 80105e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80105e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80105e8:	81fb      	strh	r3, [r7, #14]
 80105ea:	687a      	ldr	r2, [r7, #4]
 80105ec:	683b      	ldr	r3, [r7, #0]
 80105ee:	781b      	ldrb	r3, [r3, #0]
 80105f0:	009b      	lsls	r3, r3, #2
 80105f2:	441a      	add	r2, r3
 80105f4:	89fb      	ldrh	r3, [r7, #14]
 80105f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80105fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80105fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010602:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010606:	b29b      	uxth	r3, r3
 8010608:	8013      	strh	r3, [r2, #0]
 801060a:	e14d      	b.n	80108a8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 801060c:	683b      	ldr	r3, [r7, #0]
 801060e:	785b      	ldrb	r3, [r3, #1]
 8010610:	2b00      	cmp	r3, #0
 8010612:	f040 80a5 	bne.w	8010760 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010616:	687a      	ldr	r2, [r7, #4]
 8010618:	683b      	ldr	r3, [r7, #0]
 801061a:	781b      	ldrb	r3, [r3, #0]
 801061c:	009b      	lsls	r3, r3, #2
 801061e:	4413      	add	r3, r2
 8010620:	881b      	ldrh	r3, [r3, #0]
 8010622:	843b      	strh	r3, [r7, #32]
 8010624:	8c3b      	ldrh	r3, [r7, #32]
 8010626:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801062a:	2b00      	cmp	r3, #0
 801062c:	d01b      	beq.n	8010666 <USB_DeactivateEndpoint+0x18a>
 801062e:	687a      	ldr	r2, [r7, #4]
 8010630:	683b      	ldr	r3, [r7, #0]
 8010632:	781b      	ldrb	r3, [r3, #0]
 8010634:	009b      	lsls	r3, r3, #2
 8010636:	4413      	add	r3, r2
 8010638:	881b      	ldrh	r3, [r3, #0]
 801063a:	b29b      	uxth	r3, r3
 801063c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010640:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010644:	83fb      	strh	r3, [r7, #30]
 8010646:	687a      	ldr	r2, [r7, #4]
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	781b      	ldrb	r3, [r3, #0]
 801064c:	009b      	lsls	r3, r3, #2
 801064e:	441a      	add	r2, r3
 8010650:	8bfb      	ldrh	r3, [r7, #30]
 8010652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010656:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801065a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801065e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010662:	b29b      	uxth	r3, r3
 8010664:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010666:	687a      	ldr	r2, [r7, #4]
 8010668:	683b      	ldr	r3, [r7, #0]
 801066a:	781b      	ldrb	r3, [r3, #0]
 801066c:	009b      	lsls	r3, r3, #2
 801066e:	4413      	add	r3, r2
 8010670:	881b      	ldrh	r3, [r3, #0]
 8010672:	83bb      	strh	r3, [r7, #28]
 8010674:	8bbb      	ldrh	r3, [r7, #28]
 8010676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801067a:	2b00      	cmp	r3, #0
 801067c:	d01b      	beq.n	80106b6 <USB_DeactivateEndpoint+0x1da>
 801067e:	687a      	ldr	r2, [r7, #4]
 8010680:	683b      	ldr	r3, [r7, #0]
 8010682:	781b      	ldrb	r3, [r3, #0]
 8010684:	009b      	lsls	r3, r3, #2
 8010686:	4413      	add	r3, r2
 8010688:	881b      	ldrh	r3, [r3, #0]
 801068a:	b29b      	uxth	r3, r3
 801068c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010690:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010694:	837b      	strh	r3, [r7, #26]
 8010696:	687a      	ldr	r2, [r7, #4]
 8010698:	683b      	ldr	r3, [r7, #0]
 801069a:	781b      	ldrb	r3, [r3, #0]
 801069c:	009b      	lsls	r3, r3, #2
 801069e:	441a      	add	r2, r3
 80106a0:	8b7b      	ldrh	r3, [r7, #26]
 80106a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80106a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80106aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80106ae:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80106b2:	b29b      	uxth	r3, r3
 80106b4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80106b6:	687a      	ldr	r2, [r7, #4]
 80106b8:	683b      	ldr	r3, [r7, #0]
 80106ba:	781b      	ldrb	r3, [r3, #0]
 80106bc:	009b      	lsls	r3, r3, #2
 80106be:	4413      	add	r3, r2
 80106c0:	881b      	ldrh	r3, [r3, #0]
 80106c2:	b29b      	uxth	r3, r3
 80106c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80106c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80106cc:	833b      	strh	r3, [r7, #24]
 80106ce:	687a      	ldr	r2, [r7, #4]
 80106d0:	683b      	ldr	r3, [r7, #0]
 80106d2:	781b      	ldrb	r3, [r3, #0]
 80106d4:	009b      	lsls	r3, r3, #2
 80106d6:	441a      	add	r2, r3
 80106d8:	8b3b      	ldrh	r3, [r7, #24]
 80106da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80106de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80106e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80106e6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80106ea:	b29b      	uxth	r3, r3
 80106ec:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80106ee:	687a      	ldr	r2, [r7, #4]
 80106f0:	683b      	ldr	r3, [r7, #0]
 80106f2:	781b      	ldrb	r3, [r3, #0]
 80106f4:	009b      	lsls	r3, r3, #2
 80106f6:	4413      	add	r3, r2
 80106f8:	881b      	ldrh	r3, [r3, #0]
 80106fa:	b29b      	uxth	r3, r3
 80106fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010700:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010704:	82fb      	strh	r3, [r7, #22]
 8010706:	687a      	ldr	r2, [r7, #4]
 8010708:	683b      	ldr	r3, [r7, #0]
 801070a:	781b      	ldrb	r3, [r3, #0]
 801070c:	009b      	lsls	r3, r3, #2
 801070e:	441a      	add	r2, r3
 8010710:	8afb      	ldrh	r3, [r7, #22]
 8010712:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010716:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801071a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801071e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010722:	b29b      	uxth	r3, r3
 8010724:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010726:	687a      	ldr	r2, [r7, #4]
 8010728:	683b      	ldr	r3, [r7, #0]
 801072a:	781b      	ldrb	r3, [r3, #0]
 801072c:	009b      	lsls	r3, r3, #2
 801072e:	4413      	add	r3, r2
 8010730:	881b      	ldrh	r3, [r3, #0]
 8010732:	b29b      	uxth	r3, r3
 8010734:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801073c:	82bb      	strh	r3, [r7, #20]
 801073e:	687a      	ldr	r2, [r7, #4]
 8010740:	683b      	ldr	r3, [r7, #0]
 8010742:	781b      	ldrb	r3, [r3, #0]
 8010744:	009b      	lsls	r3, r3, #2
 8010746:	441a      	add	r2, r3
 8010748:	8abb      	ldrh	r3, [r7, #20]
 801074a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801074e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010752:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801075a:	b29b      	uxth	r3, r3
 801075c:	8013      	strh	r3, [r2, #0]
 801075e:	e0a3      	b.n	80108a8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010760:	687a      	ldr	r2, [r7, #4]
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	781b      	ldrb	r3, [r3, #0]
 8010766:	009b      	lsls	r3, r3, #2
 8010768:	4413      	add	r3, r2
 801076a:	881b      	ldrh	r3, [r3, #0]
 801076c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801076e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010770:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010774:	2b00      	cmp	r3, #0
 8010776:	d01b      	beq.n	80107b0 <USB_DeactivateEndpoint+0x2d4>
 8010778:	687a      	ldr	r2, [r7, #4]
 801077a:	683b      	ldr	r3, [r7, #0]
 801077c:	781b      	ldrb	r3, [r3, #0]
 801077e:	009b      	lsls	r3, r3, #2
 8010780:	4413      	add	r3, r2
 8010782:	881b      	ldrh	r3, [r3, #0]
 8010784:	b29b      	uxth	r3, r3
 8010786:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801078a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801078e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010790:	687a      	ldr	r2, [r7, #4]
 8010792:	683b      	ldr	r3, [r7, #0]
 8010794:	781b      	ldrb	r3, [r3, #0]
 8010796:	009b      	lsls	r3, r3, #2
 8010798:	441a      	add	r2, r3
 801079a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801079c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80107a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80107a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80107a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80107ac:	b29b      	uxth	r3, r3
 80107ae:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80107b0:	687a      	ldr	r2, [r7, #4]
 80107b2:	683b      	ldr	r3, [r7, #0]
 80107b4:	781b      	ldrb	r3, [r3, #0]
 80107b6:	009b      	lsls	r3, r3, #2
 80107b8:	4413      	add	r3, r2
 80107ba:	881b      	ldrh	r3, [r3, #0]
 80107bc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80107be:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80107c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d01b      	beq.n	8010800 <USB_DeactivateEndpoint+0x324>
 80107c8:	687a      	ldr	r2, [r7, #4]
 80107ca:	683b      	ldr	r3, [r7, #0]
 80107cc:	781b      	ldrb	r3, [r3, #0]
 80107ce:	009b      	lsls	r3, r3, #2
 80107d0:	4413      	add	r3, r2
 80107d2:	881b      	ldrh	r3, [r3, #0]
 80107d4:	b29b      	uxth	r3, r3
 80107d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80107da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80107de:	853b      	strh	r3, [r7, #40]	@ 0x28
 80107e0:	687a      	ldr	r2, [r7, #4]
 80107e2:	683b      	ldr	r3, [r7, #0]
 80107e4:	781b      	ldrb	r3, [r3, #0]
 80107e6:	009b      	lsls	r3, r3, #2
 80107e8:	441a      	add	r2, r3
 80107ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80107ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80107f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80107f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80107f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80107fc:	b29b      	uxth	r3, r3
 80107fe:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8010800:	687a      	ldr	r2, [r7, #4]
 8010802:	683b      	ldr	r3, [r7, #0]
 8010804:	781b      	ldrb	r3, [r3, #0]
 8010806:	009b      	lsls	r3, r3, #2
 8010808:	4413      	add	r3, r2
 801080a:	881b      	ldrh	r3, [r3, #0]
 801080c:	b29b      	uxth	r3, r3
 801080e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010816:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010818:	687a      	ldr	r2, [r7, #4]
 801081a:	683b      	ldr	r3, [r7, #0]
 801081c:	781b      	ldrb	r3, [r3, #0]
 801081e:	009b      	lsls	r3, r3, #2
 8010820:	441a      	add	r2, r3
 8010822:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010824:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010828:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801082c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010830:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010834:	b29b      	uxth	r3, r3
 8010836:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010838:	687a      	ldr	r2, [r7, #4]
 801083a:	683b      	ldr	r3, [r7, #0]
 801083c:	781b      	ldrb	r3, [r3, #0]
 801083e:	009b      	lsls	r3, r3, #2
 8010840:	4413      	add	r3, r2
 8010842:	881b      	ldrh	r3, [r3, #0]
 8010844:	b29b      	uxth	r3, r3
 8010846:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801084a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801084e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8010850:	687a      	ldr	r2, [r7, #4]
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	781b      	ldrb	r3, [r3, #0]
 8010856:	009b      	lsls	r3, r3, #2
 8010858:	441a      	add	r2, r3
 801085a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801085c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010860:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010864:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801086c:	b29b      	uxth	r3, r3
 801086e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010870:	687a      	ldr	r2, [r7, #4]
 8010872:	683b      	ldr	r3, [r7, #0]
 8010874:	781b      	ldrb	r3, [r3, #0]
 8010876:	009b      	lsls	r3, r3, #2
 8010878:	4413      	add	r3, r2
 801087a:	881b      	ldrh	r3, [r3, #0]
 801087c:	b29b      	uxth	r3, r3
 801087e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010886:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010888:	687a      	ldr	r2, [r7, #4]
 801088a:	683b      	ldr	r3, [r7, #0]
 801088c:	781b      	ldrb	r3, [r3, #0]
 801088e:	009b      	lsls	r3, r3, #2
 8010890:	441a      	add	r2, r3
 8010892:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010894:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010898:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801089c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80108a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80108a4:	b29b      	uxth	r3, r3
 80108a6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80108a8:	2300      	movs	r3, #0
}
 80108aa:	4618      	mov	r0, r3
 80108ac:	3734      	adds	r7, #52	@ 0x34
 80108ae:	46bd      	mov	sp, r7
 80108b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b4:	4770      	bx	lr

080108b6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80108b6:	b580      	push	{r7, lr}
 80108b8:	b0ac      	sub	sp, #176	@ 0xb0
 80108ba:	af00      	add	r7, sp, #0
 80108bc:	6078      	str	r0, [r7, #4]
 80108be:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80108c0:	683b      	ldr	r3, [r7, #0]
 80108c2:	785b      	ldrb	r3, [r3, #1]
 80108c4:	2b01      	cmp	r3, #1
 80108c6:	f040 84ca 	bne.w	801125e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	699a      	ldr	r2, [r3, #24]
 80108ce:	683b      	ldr	r3, [r7, #0]
 80108d0:	691b      	ldr	r3, [r3, #16]
 80108d2:	429a      	cmp	r2, r3
 80108d4:	d904      	bls.n	80108e0 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80108d6:	683b      	ldr	r3, [r7, #0]
 80108d8:	691b      	ldr	r3, [r3, #16]
 80108da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80108de:	e003      	b.n	80108e8 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80108e0:	683b      	ldr	r3, [r7, #0]
 80108e2:	699b      	ldr	r3, [r3, #24]
 80108e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80108e8:	683b      	ldr	r3, [r7, #0]
 80108ea:	7b1b      	ldrb	r3, [r3, #12]
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d122      	bne.n	8010936 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80108f0:	683b      	ldr	r3, [r7, #0]
 80108f2:	6959      	ldr	r1, [r3, #20]
 80108f4:	683b      	ldr	r3, [r7, #0]
 80108f6:	88da      	ldrh	r2, [r3, #6]
 80108f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80108fc:	b29b      	uxth	r3, r3
 80108fe:	6878      	ldr	r0, [r7, #4]
 8010900:	f000 febd 	bl	801167e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	613b      	str	r3, [r7, #16]
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801090e:	b29b      	uxth	r3, r3
 8010910:	461a      	mov	r2, r3
 8010912:	693b      	ldr	r3, [r7, #16]
 8010914:	4413      	add	r3, r2
 8010916:	613b      	str	r3, [r7, #16]
 8010918:	683b      	ldr	r3, [r7, #0]
 801091a:	781b      	ldrb	r3, [r3, #0]
 801091c:	00da      	lsls	r2, r3, #3
 801091e:	693b      	ldr	r3, [r7, #16]
 8010920:	4413      	add	r3, r2
 8010922:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010926:	60fb      	str	r3, [r7, #12]
 8010928:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801092c:	b29a      	uxth	r2, r3
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	801a      	strh	r2, [r3, #0]
 8010932:	f000 bc6f 	b.w	8011214 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8010936:	683b      	ldr	r3, [r7, #0]
 8010938:	78db      	ldrb	r3, [r3, #3]
 801093a:	2b02      	cmp	r3, #2
 801093c:	f040 831e 	bne.w	8010f7c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8010940:	683b      	ldr	r3, [r7, #0]
 8010942:	6a1a      	ldr	r2, [r3, #32]
 8010944:	683b      	ldr	r3, [r7, #0]
 8010946:	691b      	ldr	r3, [r3, #16]
 8010948:	429a      	cmp	r2, r3
 801094a:	f240 82cf 	bls.w	8010eec <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801094e:	687a      	ldr	r2, [r7, #4]
 8010950:	683b      	ldr	r3, [r7, #0]
 8010952:	781b      	ldrb	r3, [r3, #0]
 8010954:	009b      	lsls	r3, r3, #2
 8010956:	4413      	add	r3, r2
 8010958:	881b      	ldrh	r3, [r3, #0]
 801095a:	b29b      	uxth	r3, r3
 801095c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010960:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010964:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8010968:	687a      	ldr	r2, [r7, #4]
 801096a:	683b      	ldr	r3, [r7, #0]
 801096c:	781b      	ldrb	r3, [r3, #0]
 801096e:	009b      	lsls	r3, r3, #2
 8010970:	441a      	add	r2, r3
 8010972:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8010976:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801097a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801097e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8010982:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010986:	b29b      	uxth	r3, r3
 8010988:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801098a:	683b      	ldr	r3, [r7, #0]
 801098c:	6a1a      	ldr	r2, [r3, #32]
 801098e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010992:	1ad2      	subs	r2, r2, r3
 8010994:	683b      	ldr	r3, [r7, #0]
 8010996:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8010998:	687a      	ldr	r2, [r7, #4]
 801099a:	683b      	ldr	r3, [r7, #0]
 801099c:	781b      	ldrb	r3, [r3, #0]
 801099e:	009b      	lsls	r3, r3, #2
 80109a0:	4413      	add	r3, r2
 80109a2:	881b      	ldrh	r3, [r3, #0]
 80109a4:	b29b      	uxth	r3, r3
 80109a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	f000 814f 	beq.w	8010c4e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80109b4:	683b      	ldr	r3, [r7, #0]
 80109b6:	785b      	ldrb	r3, [r3, #1]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d16b      	bne.n	8010a94 <USB_EPStartXfer+0x1de>
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80109c6:	b29b      	uxth	r3, r3
 80109c8:	461a      	mov	r2, r3
 80109ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109cc:	4413      	add	r3, r2
 80109ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80109d0:	683b      	ldr	r3, [r7, #0]
 80109d2:	781b      	ldrb	r3, [r3, #0]
 80109d4:	00da      	lsls	r2, r3, #3
 80109d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109d8:	4413      	add	r3, r2
 80109da:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80109de:	627b      	str	r3, [r7, #36]	@ 0x24
 80109e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109e2:	881b      	ldrh	r3, [r3, #0]
 80109e4:	b29b      	uxth	r3, r3
 80109e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80109ea:	b29a      	uxth	r2, r3
 80109ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109ee:	801a      	strh	r2, [r3, #0]
 80109f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d10a      	bne.n	8010a0e <USB_EPStartXfer+0x158>
 80109f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109fa:	881b      	ldrh	r3, [r3, #0]
 80109fc:	b29b      	uxth	r3, r3
 80109fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010a02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010a06:	b29a      	uxth	r2, r3
 8010a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a0a:	801a      	strh	r2, [r3, #0]
 8010a0c:	e05b      	b.n	8010ac6 <USB_EPStartXfer+0x210>
 8010a0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a12:	2b3e      	cmp	r3, #62	@ 0x3e
 8010a14:	d81c      	bhi.n	8010a50 <USB_EPStartXfer+0x19a>
 8010a16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a1a:	085b      	lsrs	r3, r3, #1
 8010a1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010a20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a24:	f003 0301 	and.w	r3, r3, #1
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d004      	beq.n	8010a36 <USB_EPStartXfer+0x180>
 8010a2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010a30:	3301      	adds	r3, #1
 8010a32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a38:	881b      	ldrh	r3, [r3, #0]
 8010a3a:	b29a      	uxth	r2, r3
 8010a3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010a40:	b29b      	uxth	r3, r3
 8010a42:	029b      	lsls	r3, r3, #10
 8010a44:	b29b      	uxth	r3, r3
 8010a46:	4313      	orrs	r3, r2
 8010a48:	b29a      	uxth	r2, r3
 8010a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a4c:	801a      	strh	r2, [r3, #0]
 8010a4e:	e03a      	b.n	8010ac6 <USB_EPStartXfer+0x210>
 8010a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a54:	095b      	lsrs	r3, r3, #5
 8010a56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010a5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a5e:	f003 031f 	and.w	r3, r3, #31
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d104      	bne.n	8010a70 <USB_EPStartXfer+0x1ba>
 8010a66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010a6a:	3b01      	subs	r3, #1
 8010a6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a72:	881b      	ldrh	r3, [r3, #0]
 8010a74:	b29a      	uxth	r2, r3
 8010a76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010a7a:	b29b      	uxth	r3, r3
 8010a7c:	029b      	lsls	r3, r3, #10
 8010a7e:	b29b      	uxth	r3, r3
 8010a80:	4313      	orrs	r3, r2
 8010a82:	b29b      	uxth	r3, r3
 8010a84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010a88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010a8c:	b29a      	uxth	r2, r3
 8010a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a90:	801a      	strh	r2, [r3, #0]
 8010a92:	e018      	b.n	8010ac6 <USB_EPStartXfer+0x210>
 8010a94:	683b      	ldr	r3, [r7, #0]
 8010a96:	785b      	ldrb	r3, [r3, #1]
 8010a98:	2b01      	cmp	r3, #1
 8010a9a:	d114      	bne.n	8010ac6 <USB_EPStartXfer+0x210>
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010aa2:	b29b      	uxth	r3, r3
 8010aa4:	461a      	mov	r2, r3
 8010aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aa8:	4413      	add	r3, r2
 8010aaa:	633b      	str	r3, [r7, #48]	@ 0x30
 8010aac:	683b      	ldr	r3, [r7, #0]
 8010aae:	781b      	ldrb	r3, [r3, #0]
 8010ab0:	00da      	lsls	r2, r3, #3
 8010ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ab4:	4413      	add	r3, r2
 8010ab6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010abc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010ac0:	b29a      	uxth	r2, r3
 8010ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ac4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8010ac6:	683b      	ldr	r3, [r7, #0]
 8010ac8:	895b      	ldrh	r3, [r3, #10]
 8010aca:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010ace:	683b      	ldr	r3, [r7, #0]
 8010ad0:	6959      	ldr	r1, [r3, #20]
 8010ad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010ad6:	b29b      	uxth	r3, r3
 8010ad8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f000 fdce 	bl	801167e <USB_WritePMA>
            ep->xfer_buff += len;
 8010ae2:	683b      	ldr	r3, [r7, #0]
 8010ae4:	695a      	ldr	r2, [r3, #20]
 8010ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010aea:	441a      	add	r2, r3
 8010aec:	683b      	ldr	r3, [r7, #0]
 8010aee:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8010af0:	683b      	ldr	r3, [r7, #0]
 8010af2:	6a1a      	ldr	r2, [r3, #32]
 8010af4:	683b      	ldr	r3, [r7, #0]
 8010af6:	691b      	ldr	r3, [r3, #16]
 8010af8:	429a      	cmp	r2, r3
 8010afa:	d907      	bls.n	8010b0c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8010afc:	683b      	ldr	r3, [r7, #0]
 8010afe:	6a1a      	ldr	r2, [r3, #32]
 8010b00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b04:	1ad2      	subs	r2, r2, r3
 8010b06:	683b      	ldr	r3, [r7, #0]
 8010b08:	621a      	str	r2, [r3, #32]
 8010b0a:	e006      	b.n	8010b1a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	6a1b      	ldr	r3, [r3, #32]
 8010b10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8010b14:	683b      	ldr	r3, [r7, #0]
 8010b16:	2200      	movs	r2, #0
 8010b18:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8010b1a:	683b      	ldr	r3, [r7, #0]
 8010b1c:	785b      	ldrb	r3, [r3, #1]
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d16b      	bne.n	8010bfa <USB_EPStartXfer+0x344>
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	61bb      	str	r3, [r7, #24]
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010b2c:	b29b      	uxth	r3, r3
 8010b2e:	461a      	mov	r2, r3
 8010b30:	69bb      	ldr	r3, [r7, #24]
 8010b32:	4413      	add	r3, r2
 8010b34:	61bb      	str	r3, [r7, #24]
 8010b36:	683b      	ldr	r3, [r7, #0]
 8010b38:	781b      	ldrb	r3, [r3, #0]
 8010b3a:	00da      	lsls	r2, r3, #3
 8010b3c:	69bb      	ldr	r3, [r7, #24]
 8010b3e:	4413      	add	r3, r2
 8010b40:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010b44:	617b      	str	r3, [r7, #20]
 8010b46:	697b      	ldr	r3, [r7, #20]
 8010b48:	881b      	ldrh	r3, [r3, #0]
 8010b4a:	b29b      	uxth	r3, r3
 8010b4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010b50:	b29a      	uxth	r2, r3
 8010b52:	697b      	ldr	r3, [r7, #20]
 8010b54:	801a      	strh	r2, [r3, #0]
 8010b56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d10a      	bne.n	8010b74 <USB_EPStartXfer+0x2be>
 8010b5e:	697b      	ldr	r3, [r7, #20]
 8010b60:	881b      	ldrh	r3, [r3, #0]
 8010b62:	b29b      	uxth	r3, r3
 8010b64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010b68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010b6c:	b29a      	uxth	r2, r3
 8010b6e:	697b      	ldr	r3, [r7, #20]
 8010b70:	801a      	strh	r2, [r3, #0]
 8010b72:	e05d      	b.n	8010c30 <USB_EPStartXfer+0x37a>
 8010b74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b78:	2b3e      	cmp	r3, #62	@ 0x3e
 8010b7a:	d81c      	bhi.n	8010bb6 <USB_EPStartXfer+0x300>
 8010b7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b80:	085b      	lsrs	r3, r3, #1
 8010b82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8010b86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b8a:	f003 0301 	and.w	r3, r3, #1
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d004      	beq.n	8010b9c <USB_EPStartXfer+0x2e6>
 8010b92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010b96:	3301      	adds	r3, #1
 8010b98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8010b9c:	697b      	ldr	r3, [r7, #20]
 8010b9e:	881b      	ldrh	r3, [r3, #0]
 8010ba0:	b29a      	uxth	r2, r3
 8010ba2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010ba6:	b29b      	uxth	r3, r3
 8010ba8:	029b      	lsls	r3, r3, #10
 8010baa:	b29b      	uxth	r3, r3
 8010bac:	4313      	orrs	r3, r2
 8010bae:	b29a      	uxth	r2, r3
 8010bb0:	697b      	ldr	r3, [r7, #20]
 8010bb2:	801a      	strh	r2, [r3, #0]
 8010bb4:	e03c      	b.n	8010c30 <USB_EPStartXfer+0x37a>
 8010bb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010bba:	095b      	lsrs	r3, r3, #5
 8010bbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8010bc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010bc4:	f003 031f 	and.w	r3, r3, #31
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d104      	bne.n	8010bd6 <USB_EPStartXfer+0x320>
 8010bcc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010bd0:	3b01      	subs	r3, #1
 8010bd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8010bd6:	697b      	ldr	r3, [r7, #20]
 8010bd8:	881b      	ldrh	r3, [r3, #0]
 8010bda:	b29a      	uxth	r2, r3
 8010bdc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010be0:	b29b      	uxth	r3, r3
 8010be2:	029b      	lsls	r3, r3, #10
 8010be4:	b29b      	uxth	r3, r3
 8010be6:	4313      	orrs	r3, r2
 8010be8:	b29b      	uxth	r3, r3
 8010bea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010bee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010bf2:	b29a      	uxth	r2, r3
 8010bf4:	697b      	ldr	r3, [r7, #20]
 8010bf6:	801a      	strh	r2, [r3, #0]
 8010bf8:	e01a      	b.n	8010c30 <USB_EPStartXfer+0x37a>
 8010bfa:	683b      	ldr	r3, [r7, #0]
 8010bfc:	785b      	ldrb	r3, [r3, #1]
 8010bfe:	2b01      	cmp	r3, #1
 8010c00:	d116      	bne.n	8010c30 <USB_EPStartXfer+0x37a>
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	623b      	str	r3, [r7, #32]
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010c0c:	b29b      	uxth	r3, r3
 8010c0e:	461a      	mov	r2, r3
 8010c10:	6a3b      	ldr	r3, [r7, #32]
 8010c12:	4413      	add	r3, r2
 8010c14:	623b      	str	r3, [r7, #32]
 8010c16:	683b      	ldr	r3, [r7, #0]
 8010c18:	781b      	ldrb	r3, [r3, #0]
 8010c1a:	00da      	lsls	r2, r3, #3
 8010c1c:	6a3b      	ldr	r3, [r7, #32]
 8010c1e:	4413      	add	r3, r2
 8010c20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010c24:	61fb      	str	r3, [r7, #28]
 8010c26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010c2a:	b29a      	uxth	r2, r3
 8010c2c:	69fb      	ldr	r3, [r7, #28]
 8010c2e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8010c30:	683b      	ldr	r3, [r7, #0]
 8010c32:	891b      	ldrh	r3, [r3, #8]
 8010c34:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010c38:	683b      	ldr	r3, [r7, #0]
 8010c3a:	6959      	ldr	r1, [r3, #20]
 8010c3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010c40:	b29b      	uxth	r3, r3
 8010c42:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010c46:	6878      	ldr	r0, [r7, #4]
 8010c48:	f000 fd19 	bl	801167e <USB_WritePMA>
 8010c4c:	e2e2      	b.n	8011214 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8010c4e:	683b      	ldr	r3, [r7, #0]
 8010c50:	785b      	ldrb	r3, [r3, #1]
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d16b      	bne.n	8010d2e <USB_EPStartXfer+0x478>
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010c60:	b29b      	uxth	r3, r3
 8010c62:	461a      	mov	r2, r3
 8010c64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c66:	4413      	add	r3, r2
 8010c68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010c6a:	683b      	ldr	r3, [r7, #0]
 8010c6c:	781b      	ldrb	r3, [r3, #0]
 8010c6e:	00da      	lsls	r2, r3, #3
 8010c70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c72:	4413      	add	r3, r2
 8010c74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010c78:	647b      	str	r3, [r7, #68]	@ 0x44
 8010c7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010c7c:	881b      	ldrh	r3, [r3, #0]
 8010c7e:	b29b      	uxth	r3, r3
 8010c80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010c84:	b29a      	uxth	r2, r3
 8010c86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010c88:	801a      	strh	r2, [r3, #0]
 8010c8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d10a      	bne.n	8010ca8 <USB_EPStartXfer+0x3f2>
 8010c92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010c94:	881b      	ldrh	r3, [r3, #0]
 8010c96:	b29b      	uxth	r3, r3
 8010c98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010c9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010ca0:	b29a      	uxth	r2, r3
 8010ca2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010ca4:	801a      	strh	r2, [r3, #0]
 8010ca6:	e05d      	b.n	8010d64 <USB_EPStartXfer+0x4ae>
 8010ca8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010cac:	2b3e      	cmp	r3, #62	@ 0x3e
 8010cae:	d81c      	bhi.n	8010cea <USB_EPStartXfer+0x434>
 8010cb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010cb4:	085b      	lsrs	r3, r3, #1
 8010cb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010cba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010cbe:	f003 0301 	and.w	r3, r3, #1
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d004      	beq.n	8010cd0 <USB_EPStartXfer+0x41a>
 8010cc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010cca:	3301      	adds	r3, #1
 8010ccc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010cd2:	881b      	ldrh	r3, [r3, #0]
 8010cd4:	b29a      	uxth	r2, r3
 8010cd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010cda:	b29b      	uxth	r3, r3
 8010cdc:	029b      	lsls	r3, r3, #10
 8010cde:	b29b      	uxth	r3, r3
 8010ce0:	4313      	orrs	r3, r2
 8010ce2:	b29a      	uxth	r2, r3
 8010ce4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010ce6:	801a      	strh	r2, [r3, #0]
 8010ce8:	e03c      	b.n	8010d64 <USB_EPStartXfer+0x4ae>
 8010cea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010cee:	095b      	lsrs	r3, r3, #5
 8010cf0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010cf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010cf8:	f003 031f 	and.w	r3, r3, #31
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d104      	bne.n	8010d0a <USB_EPStartXfer+0x454>
 8010d00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010d04:	3b01      	subs	r3, #1
 8010d06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010d0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d0c:	881b      	ldrh	r3, [r3, #0]
 8010d0e:	b29a      	uxth	r2, r3
 8010d10:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010d14:	b29b      	uxth	r3, r3
 8010d16:	029b      	lsls	r3, r3, #10
 8010d18:	b29b      	uxth	r3, r3
 8010d1a:	4313      	orrs	r3, r2
 8010d1c:	b29b      	uxth	r3, r3
 8010d1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010d22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010d26:	b29a      	uxth	r2, r3
 8010d28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d2a:	801a      	strh	r2, [r3, #0]
 8010d2c:	e01a      	b.n	8010d64 <USB_EPStartXfer+0x4ae>
 8010d2e:	683b      	ldr	r3, [r7, #0]
 8010d30:	785b      	ldrb	r3, [r3, #1]
 8010d32:	2b01      	cmp	r3, #1
 8010d34:	d116      	bne.n	8010d64 <USB_EPStartXfer+0x4ae>
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	653b      	str	r3, [r7, #80]	@ 0x50
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010d40:	b29b      	uxth	r3, r3
 8010d42:	461a      	mov	r2, r3
 8010d44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010d46:	4413      	add	r3, r2
 8010d48:	653b      	str	r3, [r7, #80]	@ 0x50
 8010d4a:	683b      	ldr	r3, [r7, #0]
 8010d4c:	781b      	ldrb	r3, [r3, #0]
 8010d4e:	00da      	lsls	r2, r3, #3
 8010d50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010d52:	4413      	add	r3, r2
 8010d54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010d58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010d5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010d5e:	b29a      	uxth	r2, r3
 8010d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d62:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8010d64:	683b      	ldr	r3, [r7, #0]
 8010d66:	891b      	ldrh	r3, [r3, #8]
 8010d68:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010d6c:	683b      	ldr	r3, [r7, #0]
 8010d6e:	6959      	ldr	r1, [r3, #20]
 8010d70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010d74:	b29b      	uxth	r3, r3
 8010d76:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010d7a:	6878      	ldr	r0, [r7, #4]
 8010d7c:	f000 fc7f 	bl	801167e <USB_WritePMA>
            ep->xfer_buff += len;
 8010d80:	683b      	ldr	r3, [r7, #0]
 8010d82:	695a      	ldr	r2, [r3, #20]
 8010d84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010d88:	441a      	add	r2, r3
 8010d8a:	683b      	ldr	r3, [r7, #0]
 8010d8c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8010d8e:	683b      	ldr	r3, [r7, #0]
 8010d90:	6a1a      	ldr	r2, [r3, #32]
 8010d92:	683b      	ldr	r3, [r7, #0]
 8010d94:	691b      	ldr	r3, [r3, #16]
 8010d96:	429a      	cmp	r2, r3
 8010d98:	d907      	bls.n	8010daa <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8010d9a:	683b      	ldr	r3, [r7, #0]
 8010d9c:	6a1a      	ldr	r2, [r3, #32]
 8010d9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010da2:	1ad2      	subs	r2, r2, r3
 8010da4:	683b      	ldr	r3, [r7, #0]
 8010da6:	621a      	str	r2, [r3, #32]
 8010da8:	e006      	b.n	8010db8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8010daa:	683b      	ldr	r3, [r7, #0]
 8010dac:	6a1b      	ldr	r3, [r3, #32]
 8010dae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8010db2:	683b      	ldr	r3, [r7, #0]
 8010db4:	2200      	movs	r2, #0
 8010db6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	643b      	str	r3, [r7, #64]	@ 0x40
 8010dbc:	683b      	ldr	r3, [r7, #0]
 8010dbe:	785b      	ldrb	r3, [r3, #1]
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d16b      	bne.n	8010e9c <USB_EPStartXfer+0x5e6>
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010dce:	b29b      	uxth	r3, r3
 8010dd0:	461a      	mov	r2, r3
 8010dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dd4:	4413      	add	r3, r2
 8010dd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010dd8:	683b      	ldr	r3, [r7, #0]
 8010dda:	781b      	ldrb	r3, [r3, #0]
 8010ddc:	00da      	lsls	r2, r3, #3
 8010dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010de0:	4413      	add	r3, r2
 8010de2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010de6:	637b      	str	r3, [r7, #52]	@ 0x34
 8010de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dea:	881b      	ldrh	r3, [r3, #0]
 8010dec:	b29b      	uxth	r3, r3
 8010dee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010df2:	b29a      	uxth	r2, r3
 8010df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010df6:	801a      	strh	r2, [r3, #0]
 8010df8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d10a      	bne.n	8010e16 <USB_EPStartXfer+0x560>
 8010e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e02:	881b      	ldrh	r3, [r3, #0]
 8010e04:	b29b      	uxth	r3, r3
 8010e06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010e0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010e0e:	b29a      	uxth	r2, r3
 8010e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e12:	801a      	strh	r2, [r3, #0]
 8010e14:	e05b      	b.n	8010ece <USB_EPStartXfer+0x618>
 8010e16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e1a:	2b3e      	cmp	r3, #62	@ 0x3e
 8010e1c:	d81c      	bhi.n	8010e58 <USB_EPStartXfer+0x5a2>
 8010e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e22:	085b      	lsrs	r3, r3, #1
 8010e24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010e28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e2c:	f003 0301 	and.w	r3, r3, #1
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d004      	beq.n	8010e3e <USB_EPStartXfer+0x588>
 8010e34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010e38:	3301      	adds	r3, #1
 8010e3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010e3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e40:	881b      	ldrh	r3, [r3, #0]
 8010e42:	b29a      	uxth	r2, r3
 8010e44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010e48:	b29b      	uxth	r3, r3
 8010e4a:	029b      	lsls	r3, r3, #10
 8010e4c:	b29b      	uxth	r3, r3
 8010e4e:	4313      	orrs	r3, r2
 8010e50:	b29a      	uxth	r2, r3
 8010e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e54:	801a      	strh	r2, [r3, #0]
 8010e56:	e03a      	b.n	8010ece <USB_EPStartXfer+0x618>
 8010e58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e5c:	095b      	lsrs	r3, r3, #5
 8010e5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010e62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e66:	f003 031f 	and.w	r3, r3, #31
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d104      	bne.n	8010e78 <USB_EPStartXfer+0x5c2>
 8010e6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010e72:	3b01      	subs	r3, #1
 8010e74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e7a:	881b      	ldrh	r3, [r3, #0]
 8010e7c:	b29a      	uxth	r2, r3
 8010e7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010e82:	b29b      	uxth	r3, r3
 8010e84:	029b      	lsls	r3, r3, #10
 8010e86:	b29b      	uxth	r3, r3
 8010e88:	4313      	orrs	r3, r2
 8010e8a:	b29b      	uxth	r3, r3
 8010e8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010e90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010e94:	b29a      	uxth	r2, r3
 8010e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e98:	801a      	strh	r2, [r3, #0]
 8010e9a:	e018      	b.n	8010ece <USB_EPStartXfer+0x618>
 8010e9c:	683b      	ldr	r3, [r7, #0]
 8010e9e:	785b      	ldrb	r3, [r3, #1]
 8010ea0:	2b01      	cmp	r3, #1
 8010ea2:	d114      	bne.n	8010ece <USB_EPStartXfer+0x618>
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010eaa:	b29b      	uxth	r3, r3
 8010eac:	461a      	mov	r2, r3
 8010eae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010eb0:	4413      	add	r3, r2
 8010eb2:	643b      	str	r3, [r7, #64]	@ 0x40
 8010eb4:	683b      	ldr	r3, [r7, #0]
 8010eb6:	781b      	ldrb	r3, [r3, #0]
 8010eb8:	00da      	lsls	r2, r3, #3
 8010eba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ebc:	4413      	add	r3, r2
 8010ebe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010ec8:	b29a      	uxth	r2, r3
 8010eca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ecc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8010ece:	683b      	ldr	r3, [r7, #0]
 8010ed0:	895b      	ldrh	r3, [r3, #10]
 8010ed2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010ed6:	683b      	ldr	r3, [r7, #0]
 8010ed8:	6959      	ldr	r1, [r3, #20]
 8010eda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010ede:	b29b      	uxth	r3, r3
 8010ee0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010ee4:	6878      	ldr	r0, [r7, #4]
 8010ee6:	f000 fbca 	bl	801167e <USB_WritePMA>
 8010eea:	e193      	b.n	8011214 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8010eec:	683b      	ldr	r3, [r7, #0]
 8010eee:	6a1b      	ldr	r3, [r3, #32]
 8010ef0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8010ef4:	687a      	ldr	r2, [r7, #4]
 8010ef6:	683b      	ldr	r3, [r7, #0]
 8010ef8:	781b      	ldrb	r3, [r3, #0]
 8010efa:	009b      	lsls	r3, r3, #2
 8010efc:	4413      	add	r3, r2
 8010efe:	881b      	ldrh	r3, [r3, #0]
 8010f00:	b29b      	uxth	r3, r3
 8010f02:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8010f06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f0a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8010f0e:	687a      	ldr	r2, [r7, #4]
 8010f10:	683b      	ldr	r3, [r7, #0]
 8010f12:	781b      	ldrb	r3, [r3, #0]
 8010f14:	009b      	lsls	r3, r3, #2
 8010f16:	441a      	add	r2, r3
 8010f18:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8010f1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f2c:	b29b      	uxth	r3, r3
 8010f2e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010f3a:	b29b      	uxth	r3, r3
 8010f3c:	461a      	mov	r2, r3
 8010f3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f40:	4413      	add	r3, r2
 8010f42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010f44:	683b      	ldr	r3, [r7, #0]
 8010f46:	781b      	ldrb	r3, [r3, #0]
 8010f48:	00da      	lsls	r2, r3, #3
 8010f4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f4c:	4413      	add	r3, r2
 8010f4e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010f52:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010f54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010f58:	b29a      	uxth	r2, r3
 8010f5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010f5c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8010f5e:	683b      	ldr	r3, [r7, #0]
 8010f60:	891b      	ldrh	r3, [r3, #8]
 8010f62:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010f66:	683b      	ldr	r3, [r7, #0]
 8010f68:	6959      	ldr	r1, [r3, #20]
 8010f6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010f6e:	b29b      	uxth	r3, r3
 8010f70:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8010f74:	6878      	ldr	r0, [r7, #4]
 8010f76:	f000 fb82 	bl	801167e <USB_WritePMA>
 8010f7a:	e14b      	b.n	8011214 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8010f7c:	683b      	ldr	r3, [r7, #0]
 8010f7e:	6a1a      	ldr	r2, [r3, #32]
 8010f80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010f84:	1ad2      	subs	r2, r2, r3
 8010f86:	683b      	ldr	r3, [r7, #0]
 8010f88:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8010f8a:	687a      	ldr	r2, [r7, #4]
 8010f8c:	683b      	ldr	r3, [r7, #0]
 8010f8e:	781b      	ldrb	r3, [r3, #0]
 8010f90:	009b      	lsls	r3, r3, #2
 8010f92:	4413      	add	r3, r2
 8010f94:	881b      	ldrh	r3, [r3, #0]
 8010f96:	b29b      	uxth	r3, r3
 8010f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	f000 809a 	beq.w	80110d6 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	673b      	str	r3, [r7, #112]	@ 0x70
 8010fa6:	683b      	ldr	r3, [r7, #0]
 8010fa8:	785b      	ldrb	r3, [r3, #1]
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d16b      	bne.n	8011086 <USB_EPStartXfer+0x7d0>
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010fb8:	b29b      	uxth	r3, r3
 8010fba:	461a      	mov	r2, r3
 8010fbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010fbe:	4413      	add	r3, r2
 8010fc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010fc2:	683b      	ldr	r3, [r7, #0]
 8010fc4:	781b      	ldrb	r3, [r3, #0]
 8010fc6:	00da      	lsls	r2, r3, #3
 8010fc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010fca:	4413      	add	r3, r2
 8010fcc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010fd0:	667b      	str	r3, [r7, #100]	@ 0x64
 8010fd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010fd4:	881b      	ldrh	r3, [r3, #0]
 8010fd6:	b29b      	uxth	r3, r3
 8010fd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010fdc:	b29a      	uxth	r2, r3
 8010fde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010fe0:	801a      	strh	r2, [r3, #0]
 8010fe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d10a      	bne.n	8011000 <USB_EPStartXfer+0x74a>
 8010fea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010fec:	881b      	ldrh	r3, [r3, #0]
 8010fee:	b29b      	uxth	r3, r3
 8010ff0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010ff4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010ff8:	b29a      	uxth	r2, r3
 8010ffa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010ffc:	801a      	strh	r2, [r3, #0]
 8010ffe:	e05b      	b.n	80110b8 <USB_EPStartXfer+0x802>
 8011000:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011004:	2b3e      	cmp	r3, #62	@ 0x3e
 8011006:	d81c      	bhi.n	8011042 <USB_EPStartXfer+0x78c>
 8011008:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801100c:	085b      	lsrs	r3, r3, #1
 801100e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011016:	f003 0301 	and.w	r3, r3, #1
 801101a:	2b00      	cmp	r3, #0
 801101c:	d004      	beq.n	8011028 <USB_EPStartXfer+0x772>
 801101e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011022:	3301      	adds	r3, #1
 8011024:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011028:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801102a:	881b      	ldrh	r3, [r3, #0]
 801102c:	b29a      	uxth	r2, r3
 801102e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011032:	b29b      	uxth	r3, r3
 8011034:	029b      	lsls	r3, r3, #10
 8011036:	b29b      	uxth	r3, r3
 8011038:	4313      	orrs	r3, r2
 801103a:	b29a      	uxth	r2, r3
 801103c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801103e:	801a      	strh	r2, [r3, #0]
 8011040:	e03a      	b.n	80110b8 <USB_EPStartXfer+0x802>
 8011042:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011046:	095b      	lsrs	r3, r3, #5
 8011048:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801104c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011050:	f003 031f 	and.w	r3, r3, #31
 8011054:	2b00      	cmp	r3, #0
 8011056:	d104      	bne.n	8011062 <USB_EPStartXfer+0x7ac>
 8011058:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801105c:	3b01      	subs	r3, #1
 801105e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011062:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011064:	881b      	ldrh	r3, [r3, #0]
 8011066:	b29a      	uxth	r2, r3
 8011068:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801106c:	b29b      	uxth	r3, r3
 801106e:	029b      	lsls	r3, r3, #10
 8011070:	b29b      	uxth	r3, r3
 8011072:	4313      	orrs	r3, r2
 8011074:	b29b      	uxth	r3, r3
 8011076:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801107a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801107e:	b29a      	uxth	r2, r3
 8011080:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011082:	801a      	strh	r2, [r3, #0]
 8011084:	e018      	b.n	80110b8 <USB_EPStartXfer+0x802>
 8011086:	683b      	ldr	r3, [r7, #0]
 8011088:	785b      	ldrb	r3, [r3, #1]
 801108a:	2b01      	cmp	r3, #1
 801108c:	d114      	bne.n	80110b8 <USB_EPStartXfer+0x802>
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011094:	b29b      	uxth	r3, r3
 8011096:	461a      	mov	r2, r3
 8011098:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801109a:	4413      	add	r3, r2
 801109c:	673b      	str	r3, [r7, #112]	@ 0x70
 801109e:	683b      	ldr	r3, [r7, #0]
 80110a0:	781b      	ldrb	r3, [r3, #0]
 80110a2:	00da      	lsls	r2, r3, #3
 80110a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80110a6:	4413      	add	r3, r2
 80110a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80110ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80110ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80110b2:	b29a      	uxth	r2, r3
 80110b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80110b6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80110b8:	683b      	ldr	r3, [r7, #0]
 80110ba:	895b      	ldrh	r3, [r3, #10]
 80110bc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80110c0:	683b      	ldr	r3, [r7, #0]
 80110c2:	6959      	ldr	r1, [r3, #20]
 80110c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80110c8:	b29b      	uxth	r3, r3
 80110ca:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80110ce:	6878      	ldr	r0, [r7, #4]
 80110d0:	f000 fad5 	bl	801167e <USB_WritePMA>
 80110d4:	e09e      	b.n	8011214 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	785b      	ldrb	r3, [r3, #1]
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d16b      	bne.n	80111b6 <USB_EPStartXfer+0x900>
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80110e8:	b29b      	uxth	r3, r3
 80110ea:	461a      	mov	r2, r3
 80110ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80110ee:	4413      	add	r3, r2
 80110f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80110f2:	683b      	ldr	r3, [r7, #0]
 80110f4:	781b      	ldrb	r3, [r3, #0]
 80110f6:	00da      	lsls	r2, r3, #3
 80110f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80110fa:	4413      	add	r3, r2
 80110fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011100:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011102:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011104:	881b      	ldrh	r3, [r3, #0]
 8011106:	b29b      	uxth	r3, r3
 8011108:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801110c:	b29a      	uxth	r2, r3
 801110e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011110:	801a      	strh	r2, [r3, #0]
 8011112:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011116:	2b00      	cmp	r3, #0
 8011118:	d10a      	bne.n	8011130 <USB_EPStartXfer+0x87a>
 801111a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801111c:	881b      	ldrh	r3, [r3, #0]
 801111e:	b29b      	uxth	r3, r3
 8011120:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011124:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011128:	b29a      	uxth	r2, r3
 801112a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801112c:	801a      	strh	r2, [r3, #0]
 801112e:	e063      	b.n	80111f8 <USB_EPStartXfer+0x942>
 8011130:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011134:	2b3e      	cmp	r3, #62	@ 0x3e
 8011136:	d81c      	bhi.n	8011172 <USB_EPStartXfer+0x8bc>
 8011138:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801113c:	085b      	lsrs	r3, r3, #1
 801113e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011142:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011146:	f003 0301 	and.w	r3, r3, #1
 801114a:	2b00      	cmp	r3, #0
 801114c:	d004      	beq.n	8011158 <USB_EPStartXfer+0x8a2>
 801114e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011152:	3301      	adds	r3, #1
 8011154:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011158:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801115a:	881b      	ldrh	r3, [r3, #0]
 801115c:	b29a      	uxth	r2, r3
 801115e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011162:	b29b      	uxth	r3, r3
 8011164:	029b      	lsls	r3, r3, #10
 8011166:	b29b      	uxth	r3, r3
 8011168:	4313      	orrs	r3, r2
 801116a:	b29a      	uxth	r2, r3
 801116c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801116e:	801a      	strh	r2, [r3, #0]
 8011170:	e042      	b.n	80111f8 <USB_EPStartXfer+0x942>
 8011172:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011176:	095b      	lsrs	r3, r3, #5
 8011178:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801117c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011180:	f003 031f 	and.w	r3, r3, #31
 8011184:	2b00      	cmp	r3, #0
 8011186:	d104      	bne.n	8011192 <USB_EPStartXfer+0x8dc>
 8011188:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801118c:	3b01      	subs	r3, #1
 801118e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011192:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011194:	881b      	ldrh	r3, [r3, #0]
 8011196:	b29a      	uxth	r2, r3
 8011198:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801119c:	b29b      	uxth	r3, r3
 801119e:	029b      	lsls	r3, r3, #10
 80111a0:	b29b      	uxth	r3, r3
 80111a2:	4313      	orrs	r3, r2
 80111a4:	b29b      	uxth	r3, r3
 80111a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80111aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80111ae:	b29a      	uxth	r2, r3
 80111b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80111b2:	801a      	strh	r2, [r3, #0]
 80111b4:	e020      	b.n	80111f8 <USB_EPStartXfer+0x942>
 80111b6:	683b      	ldr	r3, [r7, #0]
 80111b8:	785b      	ldrb	r3, [r3, #1]
 80111ba:	2b01      	cmp	r3, #1
 80111bc:	d11c      	bne.n	80111f8 <USB_EPStartXfer+0x942>
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80111ca:	b29b      	uxth	r3, r3
 80111cc:	461a      	mov	r2, r3
 80111ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80111d2:	4413      	add	r3, r2
 80111d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80111d8:	683b      	ldr	r3, [r7, #0]
 80111da:	781b      	ldrb	r3, [r3, #0]
 80111dc:	00da      	lsls	r2, r3, #3
 80111de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80111e2:	4413      	add	r3, r2
 80111e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80111e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80111ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80111f0:	b29a      	uxth	r2, r3
 80111f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80111f6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80111f8:	683b      	ldr	r3, [r7, #0]
 80111fa:	891b      	ldrh	r3, [r3, #8]
 80111fc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011200:	683b      	ldr	r3, [r7, #0]
 8011202:	6959      	ldr	r1, [r3, #20]
 8011204:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011208:	b29b      	uxth	r3, r3
 801120a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801120e:	6878      	ldr	r0, [r7, #4]
 8011210:	f000 fa35 	bl	801167e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8011214:	687a      	ldr	r2, [r7, #4]
 8011216:	683b      	ldr	r3, [r7, #0]
 8011218:	781b      	ldrb	r3, [r3, #0]
 801121a:	009b      	lsls	r3, r3, #2
 801121c:	4413      	add	r3, r2
 801121e:	881b      	ldrh	r3, [r3, #0]
 8011220:	b29b      	uxth	r3, r3
 8011222:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011226:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801122a:	817b      	strh	r3, [r7, #10]
 801122c:	897b      	ldrh	r3, [r7, #10]
 801122e:	f083 0310 	eor.w	r3, r3, #16
 8011232:	817b      	strh	r3, [r7, #10]
 8011234:	897b      	ldrh	r3, [r7, #10]
 8011236:	f083 0320 	eor.w	r3, r3, #32
 801123a:	817b      	strh	r3, [r7, #10]
 801123c:	687a      	ldr	r2, [r7, #4]
 801123e:	683b      	ldr	r3, [r7, #0]
 8011240:	781b      	ldrb	r3, [r3, #0]
 8011242:	009b      	lsls	r3, r3, #2
 8011244:	441a      	add	r2, r3
 8011246:	897b      	ldrh	r3, [r7, #10]
 8011248:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801124c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011250:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011254:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011258:	b29b      	uxth	r3, r3
 801125a:	8013      	strh	r3, [r2, #0]
 801125c:	e0d5      	b.n	801140a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801125e:	683b      	ldr	r3, [r7, #0]
 8011260:	7b1b      	ldrb	r3, [r3, #12]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d156      	bne.n	8011314 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8011266:	683b      	ldr	r3, [r7, #0]
 8011268:	699b      	ldr	r3, [r3, #24]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d122      	bne.n	80112b4 <USB_EPStartXfer+0x9fe>
 801126e:	683b      	ldr	r3, [r7, #0]
 8011270:	78db      	ldrb	r3, [r3, #3]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d11e      	bne.n	80112b4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8011276:	687a      	ldr	r2, [r7, #4]
 8011278:	683b      	ldr	r3, [r7, #0]
 801127a:	781b      	ldrb	r3, [r3, #0]
 801127c:	009b      	lsls	r3, r3, #2
 801127e:	4413      	add	r3, r2
 8011280:	881b      	ldrh	r3, [r3, #0]
 8011282:	b29b      	uxth	r3, r3
 8011284:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011288:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801128c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8011290:	687a      	ldr	r2, [r7, #4]
 8011292:	683b      	ldr	r3, [r7, #0]
 8011294:	781b      	ldrb	r3, [r3, #0]
 8011296:	009b      	lsls	r3, r3, #2
 8011298:	441a      	add	r2, r3
 801129a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801129e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112a6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80112aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80112ae:	b29b      	uxth	r3, r3
 80112b0:	8013      	strh	r3, [r2, #0]
 80112b2:	e01d      	b.n	80112f0 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80112b4:	687a      	ldr	r2, [r7, #4]
 80112b6:	683b      	ldr	r3, [r7, #0]
 80112b8:	781b      	ldrb	r3, [r3, #0]
 80112ba:	009b      	lsls	r3, r3, #2
 80112bc:	4413      	add	r3, r2
 80112be:	881b      	ldrh	r3, [r3, #0]
 80112c0:	b29b      	uxth	r3, r3
 80112c2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80112c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80112ca:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80112ce:	687a      	ldr	r2, [r7, #4]
 80112d0:	683b      	ldr	r3, [r7, #0]
 80112d2:	781b      	ldrb	r3, [r3, #0]
 80112d4:	009b      	lsls	r3, r3, #2
 80112d6:	441a      	add	r2, r3
 80112d8:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80112dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80112e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80112ec:	b29b      	uxth	r3, r3
 80112ee:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80112f0:	683b      	ldr	r3, [r7, #0]
 80112f2:	699a      	ldr	r2, [r3, #24]
 80112f4:	683b      	ldr	r3, [r7, #0]
 80112f6:	691b      	ldr	r3, [r3, #16]
 80112f8:	429a      	cmp	r2, r3
 80112fa:	d907      	bls.n	801130c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 80112fc:	683b      	ldr	r3, [r7, #0]
 80112fe:	699a      	ldr	r2, [r3, #24]
 8011300:	683b      	ldr	r3, [r7, #0]
 8011302:	691b      	ldr	r3, [r3, #16]
 8011304:	1ad2      	subs	r2, r2, r3
 8011306:	683b      	ldr	r3, [r7, #0]
 8011308:	619a      	str	r2, [r3, #24]
 801130a:	e054      	b.n	80113b6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 801130c:	683b      	ldr	r3, [r7, #0]
 801130e:	2200      	movs	r2, #0
 8011310:	619a      	str	r2, [r3, #24]
 8011312:	e050      	b.n	80113b6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8011314:	683b      	ldr	r3, [r7, #0]
 8011316:	78db      	ldrb	r3, [r3, #3]
 8011318:	2b02      	cmp	r3, #2
 801131a:	d142      	bne.n	80113a2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 801131c:	683b      	ldr	r3, [r7, #0]
 801131e:	69db      	ldr	r3, [r3, #28]
 8011320:	2b00      	cmp	r3, #0
 8011322:	d048      	beq.n	80113b6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8011324:	687a      	ldr	r2, [r7, #4]
 8011326:	683b      	ldr	r3, [r7, #0]
 8011328:	781b      	ldrb	r3, [r3, #0]
 801132a:	009b      	lsls	r3, r3, #2
 801132c:	4413      	add	r3, r2
 801132e:	881b      	ldrh	r3, [r3, #0]
 8011330:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011334:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011338:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801133c:	2b00      	cmp	r3, #0
 801133e:	d005      	beq.n	801134c <USB_EPStartXfer+0xa96>
 8011340:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011348:	2b00      	cmp	r3, #0
 801134a:	d10b      	bne.n	8011364 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801134c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011350:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011354:	2b00      	cmp	r3, #0
 8011356:	d12e      	bne.n	80113b6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8011358:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 801135c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011360:	2b00      	cmp	r3, #0
 8011362:	d128      	bne.n	80113b6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8011364:	687a      	ldr	r2, [r7, #4]
 8011366:	683b      	ldr	r3, [r7, #0]
 8011368:	781b      	ldrb	r3, [r3, #0]
 801136a:	009b      	lsls	r3, r3, #2
 801136c:	4413      	add	r3, r2
 801136e:	881b      	ldrh	r3, [r3, #0]
 8011370:	b29b      	uxth	r3, r3
 8011372:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801137a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 801137e:	687a      	ldr	r2, [r7, #4]
 8011380:	683b      	ldr	r3, [r7, #0]
 8011382:	781b      	ldrb	r3, [r3, #0]
 8011384:	009b      	lsls	r3, r3, #2
 8011386:	441a      	add	r2, r3
 8011388:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 801138c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011390:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011394:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011398:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801139c:	b29b      	uxth	r3, r3
 801139e:	8013      	strh	r3, [r2, #0]
 80113a0:	e009      	b.n	80113b6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80113a2:	683b      	ldr	r3, [r7, #0]
 80113a4:	78db      	ldrb	r3, [r3, #3]
 80113a6:	2b01      	cmp	r3, #1
 80113a8:	d103      	bne.n	80113b2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80113aa:	683b      	ldr	r3, [r7, #0]
 80113ac:	2200      	movs	r2, #0
 80113ae:	619a      	str	r2, [r3, #24]
 80113b0:	e001      	b.n	80113b6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80113b2:	2301      	movs	r3, #1
 80113b4:	e02a      	b.n	801140c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80113b6:	687a      	ldr	r2, [r7, #4]
 80113b8:	683b      	ldr	r3, [r7, #0]
 80113ba:	781b      	ldrb	r3, [r3, #0]
 80113bc:	009b      	lsls	r3, r3, #2
 80113be:	4413      	add	r3, r2
 80113c0:	881b      	ldrh	r3, [r3, #0]
 80113c2:	b29b      	uxth	r3, r3
 80113c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80113c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80113cc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80113d0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80113d4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80113d8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80113dc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80113e0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80113e4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80113e8:	687a      	ldr	r2, [r7, #4]
 80113ea:	683b      	ldr	r3, [r7, #0]
 80113ec:	781b      	ldrb	r3, [r3, #0]
 80113ee:	009b      	lsls	r3, r3, #2
 80113f0:	441a      	add	r2, r3
 80113f2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80113f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80113fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80113fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011406:	b29b      	uxth	r3, r3
 8011408:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801140a:	2300      	movs	r3, #0
}
 801140c:	4618      	mov	r0, r3
 801140e:	37b0      	adds	r7, #176	@ 0xb0
 8011410:	46bd      	mov	sp, r7
 8011412:	bd80      	pop	{r7, pc}

08011414 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011414:	b480      	push	{r7}
 8011416:	b085      	sub	sp, #20
 8011418:	af00      	add	r7, sp, #0
 801141a:	6078      	str	r0, [r7, #4]
 801141c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801141e:	683b      	ldr	r3, [r7, #0]
 8011420:	785b      	ldrb	r3, [r3, #1]
 8011422:	2b00      	cmp	r3, #0
 8011424:	d020      	beq.n	8011468 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8011426:	687a      	ldr	r2, [r7, #4]
 8011428:	683b      	ldr	r3, [r7, #0]
 801142a:	781b      	ldrb	r3, [r3, #0]
 801142c:	009b      	lsls	r3, r3, #2
 801142e:	4413      	add	r3, r2
 8011430:	881b      	ldrh	r3, [r3, #0]
 8011432:	b29b      	uxth	r3, r3
 8011434:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011438:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801143c:	81bb      	strh	r3, [r7, #12]
 801143e:	89bb      	ldrh	r3, [r7, #12]
 8011440:	f083 0310 	eor.w	r3, r3, #16
 8011444:	81bb      	strh	r3, [r7, #12]
 8011446:	687a      	ldr	r2, [r7, #4]
 8011448:	683b      	ldr	r3, [r7, #0]
 801144a:	781b      	ldrb	r3, [r3, #0]
 801144c:	009b      	lsls	r3, r3, #2
 801144e:	441a      	add	r2, r3
 8011450:	89bb      	ldrh	r3, [r7, #12]
 8011452:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011456:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801145a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801145e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011462:	b29b      	uxth	r3, r3
 8011464:	8013      	strh	r3, [r2, #0]
 8011466:	e01f      	b.n	80114a8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8011468:	687a      	ldr	r2, [r7, #4]
 801146a:	683b      	ldr	r3, [r7, #0]
 801146c:	781b      	ldrb	r3, [r3, #0]
 801146e:	009b      	lsls	r3, r3, #2
 8011470:	4413      	add	r3, r2
 8011472:	881b      	ldrh	r3, [r3, #0]
 8011474:	b29b      	uxth	r3, r3
 8011476:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801147a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801147e:	81fb      	strh	r3, [r7, #14]
 8011480:	89fb      	ldrh	r3, [r7, #14]
 8011482:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011486:	81fb      	strh	r3, [r7, #14]
 8011488:	687a      	ldr	r2, [r7, #4]
 801148a:	683b      	ldr	r3, [r7, #0]
 801148c:	781b      	ldrb	r3, [r3, #0]
 801148e:	009b      	lsls	r3, r3, #2
 8011490:	441a      	add	r2, r3
 8011492:	89fb      	ldrh	r3, [r7, #14]
 8011494:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011498:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801149c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80114a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114a4:	b29b      	uxth	r3, r3
 80114a6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80114a8:	2300      	movs	r3, #0
}
 80114aa:	4618      	mov	r0, r3
 80114ac:	3714      	adds	r7, #20
 80114ae:	46bd      	mov	sp, r7
 80114b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114b4:	4770      	bx	lr

080114b6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80114b6:	b480      	push	{r7}
 80114b8:	b087      	sub	sp, #28
 80114ba:	af00      	add	r7, sp, #0
 80114bc:	6078      	str	r0, [r7, #4]
 80114be:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80114c0:	683b      	ldr	r3, [r7, #0]
 80114c2:	785b      	ldrb	r3, [r3, #1]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d04c      	beq.n	8011562 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80114c8:	687a      	ldr	r2, [r7, #4]
 80114ca:	683b      	ldr	r3, [r7, #0]
 80114cc:	781b      	ldrb	r3, [r3, #0]
 80114ce:	009b      	lsls	r3, r3, #2
 80114d0:	4413      	add	r3, r2
 80114d2:	881b      	ldrh	r3, [r3, #0]
 80114d4:	823b      	strh	r3, [r7, #16]
 80114d6:	8a3b      	ldrh	r3, [r7, #16]
 80114d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d01b      	beq.n	8011518 <USB_EPClearStall+0x62>
 80114e0:	687a      	ldr	r2, [r7, #4]
 80114e2:	683b      	ldr	r3, [r7, #0]
 80114e4:	781b      	ldrb	r3, [r3, #0]
 80114e6:	009b      	lsls	r3, r3, #2
 80114e8:	4413      	add	r3, r2
 80114ea:	881b      	ldrh	r3, [r3, #0]
 80114ec:	b29b      	uxth	r3, r3
 80114ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114f6:	81fb      	strh	r3, [r7, #14]
 80114f8:	687a      	ldr	r2, [r7, #4]
 80114fa:	683b      	ldr	r3, [r7, #0]
 80114fc:	781b      	ldrb	r3, [r3, #0]
 80114fe:	009b      	lsls	r3, r3, #2
 8011500:	441a      	add	r2, r3
 8011502:	89fb      	ldrh	r3, [r7, #14]
 8011504:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011508:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801150c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011510:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011514:	b29b      	uxth	r3, r3
 8011516:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8011518:	683b      	ldr	r3, [r7, #0]
 801151a:	78db      	ldrb	r3, [r3, #3]
 801151c:	2b01      	cmp	r3, #1
 801151e:	d06c      	beq.n	80115fa <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011520:	687a      	ldr	r2, [r7, #4]
 8011522:	683b      	ldr	r3, [r7, #0]
 8011524:	781b      	ldrb	r3, [r3, #0]
 8011526:	009b      	lsls	r3, r3, #2
 8011528:	4413      	add	r3, r2
 801152a:	881b      	ldrh	r3, [r3, #0]
 801152c:	b29b      	uxth	r3, r3
 801152e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011532:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011536:	81bb      	strh	r3, [r7, #12]
 8011538:	89bb      	ldrh	r3, [r7, #12]
 801153a:	f083 0320 	eor.w	r3, r3, #32
 801153e:	81bb      	strh	r3, [r7, #12]
 8011540:	687a      	ldr	r2, [r7, #4]
 8011542:	683b      	ldr	r3, [r7, #0]
 8011544:	781b      	ldrb	r3, [r3, #0]
 8011546:	009b      	lsls	r3, r3, #2
 8011548:	441a      	add	r2, r3
 801154a:	89bb      	ldrh	r3, [r7, #12]
 801154c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011550:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011554:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011558:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801155c:	b29b      	uxth	r3, r3
 801155e:	8013      	strh	r3, [r2, #0]
 8011560:	e04b      	b.n	80115fa <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011562:	687a      	ldr	r2, [r7, #4]
 8011564:	683b      	ldr	r3, [r7, #0]
 8011566:	781b      	ldrb	r3, [r3, #0]
 8011568:	009b      	lsls	r3, r3, #2
 801156a:	4413      	add	r3, r2
 801156c:	881b      	ldrh	r3, [r3, #0]
 801156e:	82fb      	strh	r3, [r7, #22]
 8011570:	8afb      	ldrh	r3, [r7, #22]
 8011572:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011576:	2b00      	cmp	r3, #0
 8011578:	d01b      	beq.n	80115b2 <USB_EPClearStall+0xfc>
 801157a:	687a      	ldr	r2, [r7, #4]
 801157c:	683b      	ldr	r3, [r7, #0]
 801157e:	781b      	ldrb	r3, [r3, #0]
 8011580:	009b      	lsls	r3, r3, #2
 8011582:	4413      	add	r3, r2
 8011584:	881b      	ldrh	r3, [r3, #0]
 8011586:	b29b      	uxth	r3, r3
 8011588:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801158c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011590:	82bb      	strh	r3, [r7, #20]
 8011592:	687a      	ldr	r2, [r7, #4]
 8011594:	683b      	ldr	r3, [r7, #0]
 8011596:	781b      	ldrb	r3, [r3, #0]
 8011598:	009b      	lsls	r3, r3, #2
 801159a:	441a      	add	r2, r3
 801159c:	8abb      	ldrh	r3, [r7, #20]
 801159e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80115aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115ae:	b29b      	uxth	r3, r3
 80115b0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80115b2:	687a      	ldr	r2, [r7, #4]
 80115b4:	683b      	ldr	r3, [r7, #0]
 80115b6:	781b      	ldrb	r3, [r3, #0]
 80115b8:	009b      	lsls	r3, r3, #2
 80115ba:	4413      	add	r3, r2
 80115bc:	881b      	ldrh	r3, [r3, #0]
 80115be:	b29b      	uxth	r3, r3
 80115c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80115c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80115c8:	827b      	strh	r3, [r7, #18]
 80115ca:	8a7b      	ldrh	r3, [r7, #18]
 80115cc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80115d0:	827b      	strh	r3, [r7, #18]
 80115d2:	8a7b      	ldrh	r3, [r7, #18]
 80115d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80115d8:	827b      	strh	r3, [r7, #18]
 80115da:	687a      	ldr	r2, [r7, #4]
 80115dc:	683b      	ldr	r3, [r7, #0]
 80115de:	781b      	ldrb	r3, [r3, #0]
 80115e0:	009b      	lsls	r3, r3, #2
 80115e2:	441a      	add	r2, r3
 80115e4:	8a7b      	ldrh	r3, [r7, #18]
 80115e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115f6:	b29b      	uxth	r3, r3
 80115f8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80115fa:	2300      	movs	r3, #0
}
 80115fc:	4618      	mov	r0, r3
 80115fe:	371c      	adds	r7, #28
 8011600:	46bd      	mov	sp, r7
 8011602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011606:	4770      	bx	lr

08011608 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8011608:	b480      	push	{r7}
 801160a:	b083      	sub	sp, #12
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
 8011610:	460b      	mov	r3, r1
 8011612:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8011614:	78fb      	ldrb	r3, [r7, #3]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d103      	bne.n	8011622 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	2280      	movs	r2, #128	@ 0x80
 801161e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8011622:	2300      	movs	r3, #0
}
 8011624:	4618      	mov	r0, r3
 8011626:	370c      	adds	r7, #12
 8011628:	46bd      	mov	sp, r7
 801162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801162e:	4770      	bx	lr

08011630 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8011630:	b480      	push	{r7}
 8011632:	b083      	sub	sp, #12
 8011634:	af00      	add	r7, sp, #0
 8011636:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801163e:	b29b      	uxth	r3, r3
 8011640:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011644:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011648:	b29a      	uxth	r2, r3
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8011650:	2300      	movs	r3, #0
}
 8011652:	4618      	mov	r0, r3
 8011654:	370c      	adds	r7, #12
 8011656:	46bd      	mov	sp, r7
 8011658:	f85d 7b04 	ldr.w	r7, [sp], #4
 801165c:	4770      	bx	lr

0801165e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 801165e:	b480      	push	{r7}
 8011660:	b085      	sub	sp, #20
 8011662:	af00      	add	r7, sp, #0
 8011664:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 801166c:	b29b      	uxth	r3, r3
 801166e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8011670:	68fb      	ldr	r3, [r7, #12]
}
 8011672:	4618      	mov	r0, r3
 8011674:	3714      	adds	r7, #20
 8011676:	46bd      	mov	sp, r7
 8011678:	f85d 7b04 	ldr.w	r7, [sp], #4
 801167c:	4770      	bx	lr

0801167e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801167e:	b480      	push	{r7}
 8011680:	b08b      	sub	sp, #44	@ 0x2c
 8011682:	af00      	add	r7, sp, #0
 8011684:	60f8      	str	r0, [r7, #12]
 8011686:	60b9      	str	r1, [r7, #8]
 8011688:	4611      	mov	r1, r2
 801168a:	461a      	mov	r2, r3
 801168c:	460b      	mov	r3, r1
 801168e:	80fb      	strh	r3, [r7, #6]
 8011690:	4613      	mov	r3, r2
 8011692:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8011694:	88bb      	ldrh	r3, [r7, #4]
 8011696:	3301      	adds	r3, #1
 8011698:	085b      	lsrs	r3, r3, #1
 801169a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80116a0:	68bb      	ldr	r3, [r7, #8]
 80116a2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80116a4:	88fa      	ldrh	r2, [r7, #6]
 80116a6:	697b      	ldr	r3, [r7, #20]
 80116a8:	4413      	add	r3, r2
 80116aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80116ae:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80116b0:	69bb      	ldr	r3, [r7, #24]
 80116b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80116b4:	e01b      	b.n	80116ee <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 80116b6:	69fb      	ldr	r3, [r7, #28]
 80116b8:	781b      	ldrb	r3, [r3, #0]
 80116ba:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80116bc:	69fb      	ldr	r3, [r7, #28]
 80116be:	3301      	adds	r3, #1
 80116c0:	781b      	ldrb	r3, [r3, #0]
 80116c2:	021b      	lsls	r3, r3, #8
 80116c4:	b21a      	sxth	r2, r3
 80116c6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80116ca:	4313      	orrs	r3, r2
 80116cc:	b21b      	sxth	r3, r3
 80116ce:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80116d0:	6a3b      	ldr	r3, [r7, #32]
 80116d2:	8a7a      	ldrh	r2, [r7, #18]
 80116d4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80116d6:	6a3b      	ldr	r3, [r7, #32]
 80116d8:	3302      	adds	r3, #2
 80116da:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80116dc:	69fb      	ldr	r3, [r7, #28]
 80116de:	3301      	adds	r3, #1
 80116e0:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80116e2:	69fb      	ldr	r3, [r7, #28]
 80116e4:	3301      	adds	r3, #1
 80116e6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80116e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ea:	3b01      	subs	r3, #1
 80116ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80116ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d1e0      	bne.n	80116b6 <USB_WritePMA+0x38>
  }
}
 80116f4:	bf00      	nop
 80116f6:	bf00      	nop
 80116f8:	372c      	adds	r7, #44	@ 0x2c
 80116fa:	46bd      	mov	sp, r7
 80116fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011700:	4770      	bx	lr

08011702 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011702:	b480      	push	{r7}
 8011704:	b08b      	sub	sp, #44	@ 0x2c
 8011706:	af00      	add	r7, sp, #0
 8011708:	60f8      	str	r0, [r7, #12]
 801170a:	60b9      	str	r1, [r7, #8]
 801170c:	4611      	mov	r1, r2
 801170e:	461a      	mov	r2, r3
 8011710:	460b      	mov	r3, r1
 8011712:	80fb      	strh	r3, [r7, #6]
 8011714:	4613      	mov	r3, r2
 8011716:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8011718:	88bb      	ldrh	r3, [r7, #4]
 801171a:	085b      	lsrs	r3, r3, #1
 801171c:	b29b      	uxth	r3, r3
 801171e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011724:	68bb      	ldr	r3, [r7, #8]
 8011726:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011728:	88fa      	ldrh	r2, [r7, #6]
 801172a:	697b      	ldr	r3, [r7, #20]
 801172c:	4413      	add	r3, r2
 801172e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011732:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011734:	69bb      	ldr	r3, [r7, #24]
 8011736:	627b      	str	r3, [r7, #36]	@ 0x24
 8011738:	e018      	b.n	801176c <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 801173a:	6a3b      	ldr	r3, [r7, #32]
 801173c:	881b      	ldrh	r3, [r3, #0]
 801173e:	b29b      	uxth	r3, r3
 8011740:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8011742:	6a3b      	ldr	r3, [r7, #32]
 8011744:	3302      	adds	r3, #2
 8011746:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011748:	693b      	ldr	r3, [r7, #16]
 801174a:	b2da      	uxtb	r2, r3
 801174c:	69fb      	ldr	r3, [r7, #28]
 801174e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8011750:	69fb      	ldr	r3, [r7, #28]
 8011752:	3301      	adds	r3, #1
 8011754:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8011756:	693b      	ldr	r3, [r7, #16]
 8011758:	0a1b      	lsrs	r3, r3, #8
 801175a:	b2da      	uxtb	r2, r3
 801175c:	69fb      	ldr	r3, [r7, #28]
 801175e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8011760:	69fb      	ldr	r3, [r7, #28]
 8011762:	3301      	adds	r3, #1
 8011764:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8011766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011768:	3b01      	subs	r3, #1
 801176a:	627b      	str	r3, [r7, #36]	@ 0x24
 801176c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801176e:	2b00      	cmp	r3, #0
 8011770:	d1e3      	bne.n	801173a <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8011772:	88bb      	ldrh	r3, [r7, #4]
 8011774:	f003 0301 	and.w	r3, r3, #1
 8011778:	b29b      	uxth	r3, r3
 801177a:	2b00      	cmp	r3, #0
 801177c:	d007      	beq.n	801178e <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 801177e:	6a3b      	ldr	r3, [r7, #32]
 8011780:	881b      	ldrh	r3, [r3, #0]
 8011782:	b29b      	uxth	r3, r3
 8011784:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011786:	693b      	ldr	r3, [r7, #16]
 8011788:	b2da      	uxtb	r2, r3
 801178a:	69fb      	ldr	r3, [r7, #28]
 801178c:	701a      	strb	r2, [r3, #0]
  }
}
 801178e:	bf00      	nop
 8011790:	372c      	adds	r7, #44	@ 0x2c
 8011792:	46bd      	mov	sp, r7
 8011794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011798:	4770      	bx	lr

0801179a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801179a:	b580      	push	{r7, lr}
 801179c:	b084      	sub	sp, #16
 801179e:	af00      	add	r7, sp, #0
 80117a0:	6078      	str	r0, [r7, #4]
 80117a2:	460b      	mov	r3, r1
 80117a4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80117a6:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80117aa:	f002 f8a3 	bl	80138f4 <USBD_static_malloc>
 80117ae:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d105      	bne.n	80117c2 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	2200      	movs	r2, #0
 80117ba:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80117be:	2302      	movs	r3, #2
 80117c0:	e066      	b.n	8011890 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	68fa      	ldr	r2, [r7, #12]
 80117c6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	7c1b      	ldrb	r3, [r3, #16]
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d119      	bne.n	8011806 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80117d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80117d6:	2202      	movs	r2, #2
 80117d8:	2181      	movs	r1, #129	@ 0x81
 80117da:	6878      	ldr	r0, [r7, #4]
 80117dc:	f001 ff31 	bl	8013642 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	2201      	movs	r2, #1
 80117e4:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80117e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80117ea:	2202      	movs	r2, #2
 80117ec:	2101      	movs	r1, #1
 80117ee:	6878      	ldr	r0, [r7, #4]
 80117f0:	f001 ff27 	bl	8013642 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	2201      	movs	r2, #1
 80117f8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	2210      	movs	r2, #16
 8011800:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8011804:	e016      	b.n	8011834 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8011806:	2340      	movs	r3, #64	@ 0x40
 8011808:	2202      	movs	r2, #2
 801180a:	2181      	movs	r1, #129	@ 0x81
 801180c:	6878      	ldr	r0, [r7, #4]
 801180e:	f001 ff18 	bl	8013642 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	2201      	movs	r2, #1
 8011816:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8011818:	2340      	movs	r3, #64	@ 0x40
 801181a:	2202      	movs	r2, #2
 801181c:	2101      	movs	r1, #1
 801181e:	6878      	ldr	r0, [r7, #4]
 8011820:	f001 ff0f 	bl	8013642 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	2201      	movs	r2, #1
 8011828:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	2210      	movs	r2, #16
 8011830:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8011834:	2308      	movs	r3, #8
 8011836:	2203      	movs	r2, #3
 8011838:	2182      	movs	r1, #130	@ 0x82
 801183a:	6878      	ldr	r0, [r7, #4]
 801183c:	f001 ff01 	bl	8013642 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	2201      	movs	r2, #1
 8011844:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	2200      	movs	r2, #0
 8011856:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	2200      	movs	r2, #0
 801185e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	7c1b      	ldrb	r3, [r3, #16]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d109      	bne.n	801187e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011870:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011874:	2101      	movs	r1, #1
 8011876:	6878      	ldr	r0, [r7, #4]
 8011878:	f001 ffd2 	bl	8013820 <USBD_LL_PrepareReceive>
 801187c:	e007      	b.n	801188e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011884:	2340      	movs	r3, #64	@ 0x40
 8011886:	2101      	movs	r1, #1
 8011888:	6878      	ldr	r0, [r7, #4]
 801188a:	f001 ffc9 	bl	8013820 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801188e:	2300      	movs	r3, #0
}
 8011890:	4618      	mov	r0, r3
 8011892:	3710      	adds	r7, #16
 8011894:	46bd      	mov	sp, r7
 8011896:	bd80      	pop	{r7, pc}

08011898 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011898:	b580      	push	{r7, lr}
 801189a:	b082      	sub	sp, #8
 801189c:	af00      	add	r7, sp, #0
 801189e:	6078      	str	r0, [r7, #4]
 80118a0:	460b      	mov	r3, r1
 80118a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80118a4:	2181      	movs	r1, #129	@ 0x81
 80118a6:	6878      	ldr	r0, [r7, #4]
 80118a8:	f001 fef1 	bl	801368e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	2200      	movs	r2, #0
 80118b0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80118b2:	2101      	movs	r1, #1
 80118b4:	6878      	ldr	r0, [r7, #4]
 80118b6:	f001 feea 	bl	801368e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	2200      	movs	r2, #0
 80118be:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80118c2:	2182      	movs	r1, #130	@ 0x82
 80118c4:	6878      	ldr	r0, [r7, #4]
 80118c6:	f001 fee2 	bl	801368e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	2200      	movs	r2, #0
 80118ce:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	2200      	movs	r2, #0
 80118d6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d00e      	beq.n	8011902 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80118ea:	685b      	ldr	r3, [r3, #4]
 80118ec:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80118f4:	4618      	mov	r0, r3
 80118f6:	f002 f80b 	bl	8013910 <USBD_static_free>
    pdev->pClassData = NULL;
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	2200      	movs	r2, #0
 80118fe:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8011902:	2300      	movs	r3, #0
}
 8011904:	4618      	mov	r0, r3
 8011906:	3708      	adds	r7, #8
 8011908:	46bd      	mov	sp, r7
 801190a:	bd80      	pop	{r7, pc}

0801190c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801190c:	b580      	push	{r7, lr}
 801190e:	b086      	sub	sp, #24
 8011910:	af00      	add	r7, sp, #0
 8011912:	6078      	str	r0, [r7, #4]
 8011914:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801191c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801191e:	2300      	movs	r3, #0
 8011920:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8011922:	2300      	movs	r3, #0
 8011924:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8011926:	2300      	movs	r3, #0
 8011928:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801192a:	693b      	ldr	r3, [r7, #16]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d101      	bne.n	8011934 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8011930:	2303      	movs	r3, #3
 8011932:	e0af      	b.n	8011a94 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011934:	683b      	ldr	r3, [r7, #0]
 8011936:	781b      	ldrb	r3, [r3, #0]
 8011938:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801193c:	2b00      	cmp	r3, #0
 801193e:	d03f      	beq.n	80119c0 <USBD_CDC_Setup+0xb4>
 8011940:	2b20      	cmp	r3, #32
 8011942:	f040 809f 	bne.w	8011a84 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8011946:	683b      	ldr	r3, [r7, #0]
 8011948:	88db      	ldrh	r3, [r3, #6]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d02e      	beq.n	80119ac <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801194e:	683b      	ldr	r3, [r7, #0]
 8011950:	781b      	ldrb	r3, [r3, #0]
 8011952:	b25b      	sxtb	r3, r3
 8011954:	2b00      	cmp	r3, #0
 8011956:	da16      	bge.n	8011986 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801195e:	689b      	ldr	r3, [r3, #8]
 8011960:	683a      	ldr	r2, [r7, #0]
 8011962:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8011964:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011966:	683a      	ldr	r2, [r7, #0]
 8011968:	88d2      	ldrh	r2, [r2, #6]
 801196a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801196c:	683b      	ldr	r3, [r7, #0]
 801196e:	88db      	ldrh	r3, [r3, #6]
 8011970:	2b07      	cmp	r3, #7
 8011972:	bf28      	it	cs
 8011974:	2307      	movcs	r3, #7
 8011976:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011978:	693b      	ldr	r3, [r7, #16]
 801197a:	89fa      	ldrh	r2, [r7, #14]
 801197c:	4619      	mov	r1, r3
 801197e:	6878      	ldr	r0, [r7, #4]
 8011980:	f001 fa9d 	bl	8012ebe <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8011984:	e085      	b.n	8011a92 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8011986:	683b      	ldr	r3, [r7, #0]
 8011988:	785a      	ldrb	r2, [r3, #1]
 801198a:	693b      	ldr	r3, [r7, #16]
 801198c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8011990:	683b      	ldr	r3, [r7, #0]
 8011992:	88db      	ldrh	r3, [r3, #6]
 8011994:	b2da      	uxtb	r2, r3
 8011996:	693b      	ldr	r3, [r7, #16]
 8011998:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 801199c:	6939      	ldr	r1, [r7, #16]
 801199e:	683b      	ldr	r3, [r7, #0]
 80119a0:	88db      	ldrh	r3, [r3, #6]
 80119a2:	461a      	mov	r2, r3
 80119a4:	6878      	ldr	r0, [r7, #4]
 80119a6:	f001 fab6 	bl	8012f16 <USBD_CtlPrepareRx>
      break;
 80119aa:	e072      	b.n	8011a92 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80119b2:	689b      	ldr	r3, [r3, #8]
 80119b4:	683a      	ldr	r2, [r7, #0]
 80119b6:	7850      	ldrb	r0, [r2, #1]
 80119b8:	2200      	movs	r2, #0
 80119ba:	6839      	ldr	r1, [r7, #0]
 80119bc:	4798      	blx	r3
      break;
 80119be:	e068      	b.n	8011a92 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80119c0:	683b      	ldr	r3, [r7, #0]
 80119c2:	785b      	ldrb	r3, [r3, #1]
 80119c4:	2b0b      	cmp	r3, #11
 80119c6:	d852      	bhi.n	8011a6e <USBD_CDC_Setup+0x162>
 80119c8:	a201      	add	r2, pc, #4	@ (adr r2, 80119d0 <USBD_CDC_Setup+0xc4>)
 80119ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80119ce:	bf00      	nop
 80119d0:	08011a01 	.word	0x08011a01
 80119d4:	08011a7d 	.word	0x08011a7d
 80119d8:	08011a6f 	.word	0x08011a6f
 80119dc:	08011a6f 	.word	0x08011a6f
 80119e0:	08011a6f 	.word	0x08011a6f
 80119e4:	08011a6f 	.word	0x08011a6f
 80119e8:	08011a6f 	.word	0x08011a6f
 80119ec:	08011a6f 	.word	0x08011a6f
 80119f0:	08011a6f 	.word	0x08011a6f
 80119f4:	08011a6f 	.word	0x08011a6f
 80119f8:	08011a2b 	.word	0x08011a2b
 80119fc:	08011a55 	.word	0x08011a55
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a06:	b2db      	uxtb	r3, r3
 8011a08:	2b03      	cmp	r3, #3
 8011a0a:	d107      	bne.n	8011a1c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011a0c:	f107 030a 	add.w	r3, r7, #10
 8011a10:	2202      	movs	r2, #2
 8011a12:	4619      	mov	r1, r3
 8011a14:	6878      	ldr	r0, [r7, #4]
 8011a16:	f001 fa52 	bl	8012ebe <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011a1a:	e032      	b.n	8011a82 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8011a1c:	6839      	ldr	r1, [r7, #0]
 8011a1e:	6878      	ldr	r0, [r7, #4]
 8011a20:	f001 f9dc 	bl	8012ddc <USBD_CtlError>
            ret = USBD_FAIL;
 8011a24:	2303      	movs	r3, #3
 8011a26:	75fb      	strb	r3, [r7, #23]
          break;
 8011a28:	e02b      	b.n	8011a82 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a30:	b2db      	uxtb	r3, r3
 8011a32:	2b03      	cmp	r3, #3
 8011a34:	d107      	bne.n	8011a46 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8011a36:	f107 030d 	add.w	r3, r7, #13
 8011a3a:	2201      	movs	r2, #1
 8011a3c:	4619      	mov	r1, r3
 8011a3e:	6878      	ldr	r0, [r7, #4]
 8011a40:	f001 fa3d 	bl	8012ebe <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011a44:	e01d      	b.n	8011a82 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8011a46:	6839      	ldr	r1, [r7, #0]
 8011a48:	6878      	ldr	r0, [r7, #4]
 8011a4a:	f001 f9c7 	bl	8012ddc <USBD_CtlError>
            ret = USBD_FAIL;
 8011a4e:	2303      	movs	r3, #3
 8011a50:	75fb      	strb	r3, [r7, #23]
          break;
 8011a52:	e016      	b.n	8011a82 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a5a:	b2db      	uxtb	r3, r3
 8011a5c:	2b03      	cmp	r3, #3
 8011a5e:	d00f      	beq.n	8011a80 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8011a60:	6839      	ldr	r1, [r7, #0]
 8011a62:	6878      	ldr	r0, [r7, #4]
 8011a64:	f001 f9ba 	bl	8012ddc <USBD_CtlError>
            ret = USBD_FAIL;
 8011a68:	2303      	movs	r3, #3
 8011a6a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8011a6c:	e008      	b.n	8011a80 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8011a6e:	6839      	ldr	r1, [r7, #0]
 8011a70:	6878      	ldr	r0, [r7, #4]
 8011a72:	f001 f9b3 	bl	8012ddc <USBD_CtlError>
          ret = USBD_FAIL;
 8011a76:	2303      	movs	r3, #3
 8011a78:	75fb      	strb	r3, [r7, #23]
          break;
 8011a7a:	e002      	b.n	8011a82 <USBD_CDC_Setup+0x176>
          break;
 8011a7c:	bf00      	nop
 8011a7e:	e008      	b.n	8011a92 <USBD_CDC_Setup+0x186>
          break;
 8011a80:	bf00      	nop
      }
      break;
 8011a82:	e006      	b.n	8011a92 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8011a84:	6839      	ldr	r1, [r7, #0]
 8011a86:	6878      	ldr	r0, [r7, #4]
 8011a88:	f001 f9a8 	bl	8012ddc <USBD_CtlError>
      ret = USBD_FAIL;
 8011a8c:	2303      	movs	r3, #3
 8011a8e:	75fb      	strb	r3, [r7, #23]
      break;
 8011a90:	bf00      	nop
  }

  return (uint8_t)ret;
 8011a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8011a94:	4618      	mov	r0, r3
 8011a96:	3718      	adds	r7, #24
 8011a98:	46bd      	mov	sp, r7
 8011a9a:	bd80      	pop	{r7, pc}

08011a9c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b084      	sub	sp, #16
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	6078      	str	r0, [r7, #4]
 8011aa4:	460b      	mov	r3, r1
 8011aa6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011aae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	d101      	bne.n	8011abe <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011aba:	2303      	movs	r3, #3
 8011abc:	e04f      	b.n	8011b5e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011ac4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011ac6:	78fa      	ldrb	r2, [r7, #3]
 8011ac8:	6879      	ldr	r1, [r7, #4]
 8011aca:	4613      	mov	r3, r2
 8011acc:	009b      	lsls	r3, r3, #2
 8011ace:	4413      	add	r3, r2
 8011ad0:	009b      	lsls	r3, r3, #2
 8011ad2:	440b      	add	r3, r1
 8011ad4:	3318      	adds	r3, #24
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d029      	beq.n	8011b30 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8011adc:	78fa      	ldrb	r2, [r7, #3]
 8011ade:	6879      	ldr	r1, [r7, #4]
 8011ae0:	4613      	mov	r3, r2
 8011ae2:	009b      	lsls	r3, r3, #2
 8011ae4:	4413      	add	r3, r2
 8011ae6:	009b      	lsls	r3, r3, #2
 8011ae8:	440b      	add	r3, r1
 8011aea:	3318      	adds	r3, #24
 8011aec:	681a      	ldr	r2, [r3, #0]
 8011aee:	78f9      	ldrb	r1, [r7, #3]
 8011af0:	68f8      	ldr	r0, [r7, #12]
 8011af2:	460b      	mov	r3, r1
 8011af4:	009b      	lsls	r3, r3, #2
 8011af6:	440b      	add	r3, r1
 8011af8:	00db      	lsls	r3, r3, #3
 8011afa:	4403      	add	r3, r0
 8011afc:	3320      	adds	r3, #32
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	fbb2 f1f3 	udiv	r1, r2, r3
 8011b04:	fb01 f303 	mul.w	r3, r1, r3
 8011b08:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d110      	bne.n	8011b30 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8011b0e:	78fa      	ldrb	r2, [r7, #3]
 8011b10:	6879      	ldr	r1, [r7, #4]
 8011b12:	4613      	mov	r3, r2
 8011b14:	009b      	lsls	r3, r3, #2
 8011b16:	4413      	add	r3, r2
 8011b18:	009b      	lsls	r3, r3, #2
 8011b1a:	440b      	add	r3, r1
 8011b1c:	3318      	adds	r3, #24
 8011b1e:	2200      	movs	r2, #0
 8011b20:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8011b22:	78f9      	ldrb	r1, [r7, #3]
 8011b24:	2300      	movs	r3, #0
 8011b26:	2200      	movs	r2, #0
 8011b28:	6878      	ldr	r0, [r7, #4]
 8011b2a:	f001 fe58 	bl	80137de <USBD_LL_Transmit>
 8011b2e:	e015      	b.n	8011b5c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8011b30:	68bb      	ldr	r3, [r7, #8]
 8011b32:	2200      	movs	r2, #0
 8011b34:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011b3e:	691b      	ldr	r3, [r3, #16]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d00b      	beq.n	8011b5c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011b4a:	691b      	ldr	r3, [r3, #16]
 8011b4c:	68ba      	ldr	r2, [r7, #8]
 8011b4e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8011b52:	68ba      	ldr	r2, [r7, #8]
 8011b54:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8011b58:	78fa      	ldrb	r2, [r7, #3]
 8011b5a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011b5c:	2300      	movs	r3, #0
}
 8011b5e:	4618      	mov	r0, r3
 8011b60:	3710      	adds	r7, #16
 8011b62:	46bd      	mov	sp, r7
 8011b64:	bd80      	pop	{r7, pc}

08011b66 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011b66:	b580      	push	{r7, lr}
 8011b68:	b084      	sub	sp, #16
 8011b6a:	af00      	add	r7, sp, #0
 8011b6c:	6078      	str	r0, [r7, #4]
 8011b6e:	460b      	mov	r3, r1
 8011b70:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011b78:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d101      	bne.n	8011b88 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011b84:	2303      	movs	r3, #3
 8011b86:	e015      	b.n	8011bb4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011b88:	78fb      	ldrb	r3, [r7, #3]
 8011b8a:	4619      	mov	r1, r3
 8011b8c:	6878      	ldr	r0, [r7, #4]
 8011b8e:	f001 fe68 	bl	8013862 <USBD_LL_GetRxDataSize>
 8011b92:	4602      	mov	r2, r0
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011ba0:	68db      	ldr	r3, [r3, #12]
 8011ba2:	68fa      	ldr	r2, [r7, #12]
 8011ba4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8011ba8:	68fa      	ldr	r2, [r7, #12]
 8011baa:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8011bae:	4611      	mov	r1, r2
 8011bb0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011bb2:	2300      	movs	r3, #0
}
 8011bb4:	4618      	mov	r0, r3
 8011bb6:	3710      	adds	r7, #16
 8011bb8:	46bd      	mov	sp, r7
 8011bba:	bd80      	pop	{r7, pc}

08011bbc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011bbc:	b580      	push	{r7, lr}
 8011bbe:	b084      	sub	sp, #16
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011bca:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d101      	bne.n	8011bd6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8011bd2:	2303      	movs	r3, #3
 8011bd4:	e01a      	b.n	8011c0c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d014      	beq.n	8011c0a <USBD_CDC_EP0_RxReady+0x4e>
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8011be6:	2bff      	cmp	r3, #255	@ 0xff
 8011be8:	d00f      	beq.n	8011c0a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011bf0:	689b      	ldr	r3, [r3, #8]
 8011bf2:	68fa      	ldr	r2, [r7, #12]
 8011bf4:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8011bf8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8011bfa:	68fa      	ldr	r2, [r7, #12]
 8011bfc:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8011c00:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	22ff      	movs	r2, #255	@ 0xff
 8011c06:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8011c0a:	2300      	movs	r3, #0
}
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	3710      	adds	r7, #16
 8011c10:	46bd      	mov	sp, r7
 8011c12:	bd80      	pop	{r7, pc}

08011c14 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011c14:	b480      	push	{r7}
 8011c16:	b083      	sub	sp, #12
 8011c18:	af00      	add	r7, sp, #0
 8011c1a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	2243      	movs	r2, #67	@ 0x43
 8011c20:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8011c22:	4b03      	ldr	r3, [pc, #12]	@ (8011c30 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8011c24:	4618      	mov	r0, r3
 8011c26:	370c      	adds	r7, #12
 8011c28:	46bd      	mov	sp, r7
 8011c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c2e:	4770      	bx	lr
 8011c30:	200000d8 	.word	0x200000d8

08011c34 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011c34:	b480      	push	{r7}
 8011c36:	b083      	sub	sp, #12
 8011c38:	af00      	add	r7, sp, #0
 8011c3a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	2243      	movs	r2, #67	@ 0x43
 8011c40:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8011c42:	4b03      	ldr	r3, [pc, #12]	@ (8011c50 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8011c44:	4618      	mov	r0, r3
 8011c46:	370c      	adds	r7, #12
 8011c48:	46bd      	mov	sp, r7
 8011c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4e:	4770      	bx	lr
 8011c50:	20000094 	.word	0x20000094

08011c54 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011c54:	b480      	push	{r7}
 8011c56:	b083      	sub	sp, #12
 8011c58:	af00      	add	r7, sp, #0
 8011c5a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	2243      	movs	r2, #67	@ 0x43
 8011c60:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8011c62:	4b03      	ldr	r3, [pc, #12]	@ (8011c70 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011c64:	4618      	mov	r0, r3
 8011c66:	370c      	adds	r7, #12
 8011c68:	46bd      	mov	sp, r7
 8011c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c6e:	4770      	bx	lr
 8011c70:	2000011c 	.word	0x2000011c

08011c74 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011c74:	b480      	push	{r7}
 8011c76:	b083      	sub	sp, #12
 8011c78:	af00      	add	r7, sp, #0
 8011c7a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	220a      	movs	r2, #10
 8011c80:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8011c82:	4b03      	ldr	r3, [pc, #12]	@ (8011c90 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011c84:	4618      	mov	r0, r3
 8011c86:	370c      	adds	r7, #12
 8011c88:	46bd      	mov	sp, r7
 8011c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c8e:	4770      	bx	lr
 8011c90:	20000050 	.word	0x20000050

08011c94 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011c94:	b480      	push	{r7}
 8011c96:	b083      	sub	sp, #12
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	6078      	str	r0, [r7, #4]
 8011c9c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011c9e:	683b      	ldr	r3, [r7, #0]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d101      	bne.n	8011ca8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011ca4:	2303      	movs	r3, #3
 8011ca6:	e004      	b.n	8011cb2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	683a      	ldr	r2, [r7, #0]
 8011cac:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8011cb0:	2300      	movs	r3, #0
}
 8011cb2:	4618      	mov	r0, r3
 8011cb4:	370c      	adds	r7, #12
 8011cb6:	46bd      	mov	sp, r7
 8011cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cbc:	4770      	bx	lr

08011cbe <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8011cbe:	b480      	push	{r7}
 8011cc0:	b087      	sub	sp, #28
 8011cc2:	af00      	add	r7, sp, #0
 8011cc4:	60f8      	str	r0, [r7, #12]
 8011cc6:	60b9      	str	r1, [r7, #8]
 8011cc8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011cd0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8011cd2:	697b      	ldr	r3, [r7, #20]
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d101      	bne.n	8011cdc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011cd8:	2303      	movs	r3, #3
 8011cda:	e008      	b.n	8011cee <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8011cdc:	697b      	ldr	r3, [r7, #20]
 8011cde:	68ba      	ldr	r2, [r7, #8]
 8011ce0:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8011ce4:	697b      	ldr	r3, [r7, #20]
 8011ce6:	687a      	ldr	r2, [r7, #4]
 8011ce8:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8011cec:	2300      	movs	r3, #0
}
 8011cee:	4618      	mov	r0, r3
 8011cf0:	371c      	adds	r7, #28
 8011cf2:	46bd      	mov	sp, r7
 8011cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cf8:	4770      	bx	lr

08011cfa <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011cfa:	b480      	push	{r7}
 8011cfc:	b085      	sub	sp, #20
 8011cfe:	af00      	add	r7, sp, #0
 8011d00:	6078      	str	r0, [r7, #4]
 8011d02:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011d0a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d101      	bne.n	8011d16 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8011d12:	2303      	movs	r3, #3
 8011d14:	e004      	b.n	8011d20 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8011d16:	68fb      	ldr	r3, [r7, #12]
 8011d18:	683a      	ldr	r2, [r7, #0]
 8011d1a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8011d1e:	2300      	movs	r3, #0
}
 8011d20:	4618      	mov	r0, r3
 8011d22:	3714      	adds	r7, #20
 8011d24:	46bd      	mov	sp, r7
 8011d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d2a:	4770      	bx	lr

08011d2c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011d2c:	b580      	push	{r7, lr}
 8011d2e:	b084      	sub	sp, #16
 8011d30:	af00      	add	r7, sp, #0
 8011d32:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011d3a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d101      	bne.n	8011d4a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011d46:	2303      	movs	r3, #3
 8011d48:	e016      	b.n	8011d78 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	7c1b      	ldrb	r3, [r3, #16]
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d109      	bne.n	8011d66 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011d58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011d5c:	2101      	movs	r1, #1
 8011d5e:	6878      	ldr	r0, [r7, #4]
 8011d60:	f001 fd5e 	bl	8013820 <USBD_LL_PrepareReceive>
 8011d64:	e007      	b.n	8011d76 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011d6c:	2340      	movs	r3, #64	@ 0x40
 8011d6e:	2101      	movs	r1, #1
 8011d70:	6878      	ldr	r0, [r7, #4]
 8011d72:	f001 fd55 	bl	8013820 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011d76:	2300      	movs	r3, #0
}
 8011d78:	4618      	mov	r0, r3
 8011d7a:	3710      	adds	r7, #16
 8011d7c:	46bd      	mov	sp, r7
 8011d7e:	bd80      	pop	{r7, pc}

08011d80 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011d80:	b580      	push	{r7, lr}
 8011d82:	b086      	sub	sp, #24
 8011d84:	af00      	add	r7, sp, #0
 8011d86:	60f8      	str	r0, [r7, #12]
 8011d88:	60b9      	str	r1, [r7, #8]
 8011d8a:	4613      	mov	r3, r2
 8011d8c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d101      	bne.n	8011d98 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8011d94:	2303      	movs	r3, #3
 8011d96:	e01f      	b.n	8011dd8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	2200      	movs	r2, #0
 8011d9c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8011da0:	68fb      	ldr	r3, [r7, #12]
 8011da2:	2200      	movs	r2, #0
 8011da4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	2200      	movs	r2, #0
 8011dac:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011db0:	68bb      	ldr	r3, [r7, #8]
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d003      	beq.n	8011dbe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	68ba      	ldr	r2, [r7, #8]
 8011dba:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011dbe:	68fb      	ldr	r3, [r7, #12]
 8011dc0:	2201      	movs	r2, #1
 8011dc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	79fa      	ldrb	r2, [r7, #7]
 8011dca:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011dcc:	68f8      	ldr	r0, [r7, #12]
 8011dce:	f001 fbbd 	bl	801354c <USBD_LL_Init>
 8011dd2:	4603      	mov	r3, r0
 8011dd4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011dd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8011dd8:	4618      	mov	r0, r3
 8011dda:	3718      	adds	r7, #24
 8011ddc:	46bd      	mov	sp, r7
 8011dde:	bd80      	pop	{r7, pc}

08011de0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011de0:	b580      	push	{r7, lr}
 8011de2:	b084      	sub	sp, #16
 8011de4:	af00      	add	r7, sp, #0
 8011de6:	6078      	str	r0, [r7, #4]
 8011de8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011dea:	2300      	movs	r3, #0
 8011dec:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011dee:	683b      	ldr	r3, [r7, #0]
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d101      	bne.n	8011df8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8011df4:	2303      	movs	r3, #3
 8011df6:	e016      	b.n	8011e26 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	683a      	ldr	r2, [r7, #0]
 8011dfc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d00b      	beq.n	8011e24 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e14:	f107 020e 	add.w	r2, r7, #14
 8011e18:	4610      	mov	r0, r2
 8011e1a:	4798      	blx	r3
 8011e1c:	4602      	mov	r2, r0
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8011e24:	2300      	movs	r3, #0
}
 8011e26:	4618      	mov	r0, r3
 8011e28:	3710      	adds	r7, #16
 8011e2a:	46bd      	mov	sp, r7
 8011e2c:	bd80      	pop	{r7, pc}

08011e2e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011e2e:	b580      	push	{r7, lr}
 8011e30:	b082      	sub	sp, #8
 8011e32:	af00      	add	r7, sp, #0
 8011e34:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011e36:	6878      	ldr	r0, [r7, #4]
 8011e38:	f001 fbe8 	bl	801360c <USBD_LL_Start>
 8011e3c:	4603      	mov	r3, r0
}
 8011e3e:	4618      	mov	r0, r3
 8011e40:	3708      	adds	r7, #8
 8011e42:	46bd      	mov	sp, r7
 8011e44:	bd80      	pop	{r7, pc}

08011e46 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8011e46:	b480      	push	{r7}
 8011e48:	b083      	sub	sp, #12
 8011e4a:	af00      	add	r7, sp, #0
 8011e4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011e4e:	2300      	movs	r3, #0
}
 8011e50:	4618      	mov	r0, r3
 8011e52:	370c      	adds	r7, #12
 8011e54:	46bd      	mov	sp, r7
 8011e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e5a:	4770      	bx	lr

08011e5c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011e5c:	b580      	push	{r7, lr}
 8011e5e:	b084      	sub	sp, #16
 8011e60:	af00      	add	r7, sp, #0
 8011e62:	6078      	str	r0, [r7, #4]
 8011e64:	460b      	mov	r3, r1
 8011e66:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8011e68:	2303      	movs	r3, #3
 8011e6a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d009      	beq.n	8011e8a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	78fa      	ldrb	r2, [r7, #3]
 8011e80:	4611      	mov	r1, r2
 8011e82:	6878      	ldr	r0, [r7, #4]
 8011e84:	4798      	blx	r3
 8011e86:	4603      	mov	r3, r0
 8011e88:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	3710      	adds	r7, #16
 8011e90:	46bd      	mov	sp, r7
 8011e92:	bd80      	pop	{r7, pc}

08011e94 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011e94:	b580      	push	{r7, lr}
 8011e96:	b082      	sub	sp, #8
 8011e98:	af00      	add	r7, sp, #0
 8011e9a:	6078      	str	r0, [r7, #4]
 8011e9c:	460b      	mov	r3, r1
 8011e9e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d007      	beq.n	8011eba <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011eb0:	685b      	ldr	r3, [r3, #4]
 8011eb2:	78fa      	ldrb	r2, [r7, #3]
 8011eb4:	4611      	mov	r1, r2
 8011eb6:	6878      	ldr	r0, [r7, #4]
 8011eb8:	4798      	blx	r3
  }

  return USBD_OK;
 8011eba:	2300      	movs	r3, #0
}
 8011ebc:	4618      	mov	r0, r3
 8011ebe:	3708      	adds	r7, #8
 8011ec0:	46bd      	mov	sp, r7
 8011ec2:	bd80      	pop	{r7, pc}

08011ec4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b084      	sub	sp, #16
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	6078      	str	r0, [r7, #4]
 8011ecc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011ed4:	6839      	ldr	r1, [r7, #0]
 8011ed6:	4618      	mov	r0, r3
 8011ed8:	f000 ff46 	bl	8012d68 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	2201      	movs	r2, #1
 8011ee0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8011eea:	461a      	mov	r2, r3
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8011ef8:	f003 031f 	and.w	r3, r3, #31
 8011efc:	2b02      	cmp	r3, #2
 8011efe:	d01a      	beq.n	8011f36 <USBD_LL_SetupStage+0x72>
 8011f00:	2b02      	cmp	r3, #2
 8011f02:	d822      	bhi.n	8011f4a <USBD_LL_SetupStage+0x86>
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d002      	beq.n	8011f0e <USBD_LL_SetupStage+0x4a>
 8011f08:	2b01      	cmp	r3, #1
 8011f0a:	d00a      	beq.n	8011f22 <USBD_LL_SetupStage+0x5e>
 8011f0c:	e01d      	b.n	8011f4a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011f14:	4619      	mov	r1, r3
 8011f16:	6878      	ldr	r0, [r7, #4]
 8011f18:	f000 f9ee 	bl	80122f8 <USBD_StdDevReq>
 8011f1c:	4603      	mov	r3, r0
 8011f1e:	73fb      	strb	r3, [r7, #15]
      break;
 8011f20:	e020      	b.n	8011f64 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011f28:	4619      	mov	r1, r3
 8011f2a:	6878      	ldr	r0, [r7, #4]
 8011f2c:	f000 fa52 	bl	80123d4 <USBD_StdItfReq>
 8011f30:	4603      	mov	r3, r0
 8011f32:	73fb      	strb	r3, [r7, #15]
      break;
 8011f34:	e016      	b.n	8011f64 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8011f3c:	4619      	mov	r1, r3
 8011f3e:	6878      	ldr	r0, [r7, #4]
 8011f40:	f000 fa91 	bl	8012466 <USBD_StdEPReq>
 8011f44:	4603      	mov	r3, r0
 8011f46:	73fb      	strb	r3, [r7, #15]
      break;
 8011f48:	e00c      	b.n	8011f64 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8011f50:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011f54:	b2db      	uxtb	r3, r3
 8011f56:	4619      	mov	r1, r3
 8011f58:	6878      	ldr	r0, [r7, #4]
 8011f5a:	f001 fbb7 	bl	80136cc <USBD_LL_StallEP>
 8011f5e:	4603      	mov	r3, r0
 8011f60:	73fb      	strb	r3, [r7, #15]
      break;
 8011f62:	bf00      	nop
  }

  return ret;
 8011f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f66:	4618      	mov	r0, r3
 8011f68:	3710      	adds	r7, #16
 8011f6a:	46bd      	mov	sp, r7
 8011f6c:	bd80      	pop	{r7, pc}

08011f6e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011f6e:	b580      	push	{r7, lr}
 8011f70:	b086      	sub	sp, #24
 8011f72:	af00      	add	r7, sp, #0
 8011f74:	60f8      	str	r0, [r7, #12]
 8011f76:	460b      	mov	r3, r1
 8011f78:	607a      	str	r2, [r7, #4]
 8011f7a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011f7c:	7afb      	ldrb	r3, [r7, #11]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d138      	bne.n	8011ff4 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8011f88:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8011f90:	2b03      	cmp	r3, #3
 8011f92:	d14a      	bne.n	801202a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8011f94:	693b      	ldr	r3, [r7, #16]
 8011f96:	689a      	ldr	r2, [r3, #8]
 8011f98:	693b      	ldr	r3, [r7, #16]
 8011f9a:	68db      	ldr	r3, [r3, #12]
 8011f9c:	429a      	cmp	r2, r3
 8011f9e:	d913      	bls.n	8011fc8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011fa0:	693b      	ldr	r3, [r7, #16]
 8011fa2:	689a      	ldr	r2, [r3, #8]
 8011fa4:	693b      	ldr	r3, [r7, #16]
 8011fa6:	68db      	ldr	r3, [r3, #12]
 8011fa8:	1ad2      	subs	r2, r2, r3
 8011faa:	693b      	ldr	r3, [r7, #16]
 8011fac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011fae:	693b      	ldr	r3, [r7, #16]
 8011fb0:	68da      	ldr	r2, [r3, #12]
 8011fb2:	693b      	ldr	r3, [r7, #16]
 8011fb4:	689b      	ldr	r3, [r3, #8]
 8011fb6:	4293      	cmp	r3, r2
 8011fb8:	bf28      	it	cs
 8011fba:	4613      	movcs	r3, r2
 8011fbc:	461a      	mov	r2, r3
 8011fbe:	6879      	ldr	r1, [r7, #4]
 8011fc0:	68f8      	ldr	r0, [r7, #12]
 8011fc2:	f000 ffc5 	bl	8012f50 <USBD_CtlContinueRx>
 8011fc6:	e030      	b.n	801202a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011fce:	b2db      	uxtb	r3, r3
 8011fd0:	2b03      	cmp	r3, #3
 8011fd2:	d10b      	bne.n	8011fec <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011fda:	691b      	ldr	r3, [r3, #16]
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d005      	beq.n	8011fec <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011fe6:	691b      	ldr	r3, [r3, #16]
 8011fe8:	68f8      	ldr	r0, [r7, #12]
 8011fea:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8011fec:	68f8      	ldr	r0, [r7, #12]
 8011fee:	f000 ffc0 	bl	8012f72 <USBD_CtlSendStatus>
 8011ff2:	e01a      	b.n	801202a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ff4:	68fb      	ldr	r3, [r7, #12]
 8011ff6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011ffa:	b2db      	uxtb	r3, r3
 8011ffc:	2b03      	cmp	r3, #3
 8011ffe:	d114      	bne.n	801202a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012006:	699b      	ldr	r3, [r3, #24]
 8012008:	2b00      	cmp	r3, #0
 801200a:	d00e      	beq.n	801202a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012012:	699b      	ldr	r3, [r3, #24]
 8012014:	7afa      	ldrb	r2, [r7, #11]
 8012016:	4611      	mov	r1, r2
 8012018:	68f8      	ldr	r0, [r7, #12]
 801201a:	4798      	blx	r3
 801201c:	4603      	mov	r3, r0
 801201e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012020:	7dfb      	ldrb	r3, [r7, #23]
 8012022:	2b00      	cmp	r3, #0
 8012024:	d001      	beq.n	801202a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8012026:	7dfb      	ldrb	r3, [r7, #23]
 8012028:	e000      	b.n	801202c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 801202a:	2300      	movs	r3, #0
}
 801202c:	4618      	mov	r0, r3
 801202e:	3718      	adds	r7, #24
 8012030:	46bd      	mov	sp, r7
 8012032:	bd80      	pop	{r7, pc}

08012034 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012034:	b580      	push	{r7, lr}
 8012036:	b086      	sub	sp, #24
 8012038:	af00      	add	r7, sp, #0
 801203a:	60f8      	str	r0, [r7, #12]
 801203c:	460b      	mov	r3, r1
 801203e:	607a      	str	r2, [r7, #4]
 8012040:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012042:	7afb      	ldrb	r3, [r7, #11]
 8012044:	2b00      	cmp	r3, #0
 8012046:	d16b      	bne.n	8012120 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	3314      	adds	r3, #20
 801204c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012054:	2b02      	cmp	r3, #2
 8012056:	d156      	bne.n	8012106 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8012058:	693b      	ldr	r3, [r7, #16]
 801205a:	689a      	ldr	r2, [r3, #8]
 801205c:	693b      	ldr	r3, [r7, #16]
 801205e:	68db      	ldr	r3, [r3, #12]
 8012060:	429a      	cmp	r2, r3
 8012062:	d914      	bls.n	801208e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012064:	693b      	ldr	r3, [r7, #16]
 8012066:	689a      	ldr	r2, [r3, #8]
 8012068:	693b      	ldr	r3, [r7, #16]
 801206a:	68db      	ldr	r3, [r3, #12]
 801206c:	1ad2      	subs	r2, r2, r3
 801206e:	693b      	ldr	r3, [r7, #16]
 8012070:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8012072:	693b      	ldr	r3, [r7, #16]
 8012074:	689b      	ldr	r3, [r3, #8]
 8012076:	461a      	mov	r2, r3
 8012078:	6879      	ldr	r1, [r7, #4]
 801207a:	68f8      	ldr	r0, [r7, #12]
 801207c:	f000 ff3a 	bl	8012ef4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012080:	2300      	movs	r3, #0
 8012082:	2200      	movs	r2, #0
 8012084:	2100      	movs	r1, #0
 8012086:	68f8      	ldr	r0, [r7, #12]
 8012088:	f001 fbca 	bl	8013820 <USBD_LL_PrepareReceive>
 801208c:	e03b      	b.n	8012106 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801208e:	693b      	ldr	r3, [r7, #16]
 8012090:	68da      	ldr	r2, [r3, #12]
 8012092:	693b      	ldr	r3, [r7, #16]
 8012094:	689b      	ldr	r3, [r3, #8]
 8012096:	429a      	cmp	r2, r3
 8012098:	d11c      	bne.n	80120d4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801209a:	693b      	ldr	r3, [r7, #16]
 801209c:	685a      	ldr	r2, [r3, #4]
 801209e:	693b      	ldr	r3, [r7, #16]
 80120a0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80120a2:	429a      	cmp	r2, r3
 80120a4:	d316      	bcc.n	80120d4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80120a6:	693b      	ldr	r3, [r7, #16]
 80120a8:	685a      	ldr	r2, [r3, #4]
 80120aa:	68fb      	ldr	r3, [r7, #12]
 80120ac:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80120b0:	429a      	cmp	r2, r3
 80120b2:	d20f      	bcs.n	80120d4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80120b4:	2200      	movs	r2, #0
 80120b6:	2100      	movs	r1, #0
 80120b8:	68f8      	ldr	r0, [r7, #12]
 80120ba:	f000 ff1b 	bl	8012ef4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	2200      	movs	r2, #0
 80120c2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80120c6:	2300      	movs	r3, #0
 80120c8:	2200      	movs	r2, #0
 80120ca:	2100      	movs	r1, #0
 80120cc:	68f8      	ldr	r0, [r7, #12]
 80120ce:	f001 fba7 	bl	8013820 <USBD_LL_PrepareReceive>
 80120d2:	e018      	b.n	8012106 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80120d4:	68fb      	ldr	r3, [r7, #12]
 80120d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80120da:	b2db      	uxtb	r3, r3
 80120dc:	2b03      	cmp	r3, #3
 80120de:	d10b      	bne.n	80120f8 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80120e0:	68fb      	ldr	r3, [r7, #12]
 80120e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80120e6:	68db      	ldr	r3, [r3, #12]
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d005      	beq.n	80120f8 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80120f2:	68db      	ldr	r3, [r3, #12]
 80120f4:	68f8      	ldr	r0, [r7, #12]
 80120f6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80120f8:	2180      	movs	r1, #128	@ 0x80
 80120fa:	68f8      	ldr	r0, [r7, #12]
 80120fc:	f001 fae6 	bl	80136cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012100:	68f8      	ldr	r0, [r7, #12]
 8012102:	f000 ff49 	bl	8012f98 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8012106:	68fb      	ldr	r3, [r7, #12]
 8012108:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801210c:	2b01      	cmp	r3, #1
 801210e:	d122      	bne.n	8012156 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8012110:	68f8      	ldr	r0, [r7, #12]
 8012112:	f7ff fe98 	bl	8011e46 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	2200      	movs	r2, #0
 801211a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801211e:	e01a      	b.n	8012156 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012126:	b2db      	uxtb	r3, r3
 8012128:	2b03      	cmp	r3, #3
 801212a:	d114      	bne.n	8012156 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 801212c:	68fb      	ldr	r3, [r7, #12]
 801212e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012132:	695b      	ldr	r3, [r3, #20]
 8012134:	2b00      	cmp	r3, #0
 8012136:	d00e      	beq.n	8012156 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8012138:	68fb      	ldr	r3, [r7, #12]
 801213a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801213e:	695b      	ldr	r3, [r3, #20]
 8012140:	7afa      	ldrb	r2, [r7, #11]
 8012142:	4611      	mov	r1, r2
 8012144:	68f8      	ldr	r0, [r7, #12]
 8012146:	4798      	blx	r3
 8012148:	4603      	mov	r3, r0
 801214a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 801214c:	7dfb      	ldrb	r3, [r7, #23]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d001      	beq.n	8012156 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8012152:	7dfb      	ldrb	r3, [r7, #23]
 8012154:	e000      	b.n	8012158 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8012156:	2300      	movs	r3, #0
}
 8012158:	4618      	mov	r0, r3
 801215a:	3718      	adds	r7, #24
 801215c:	46bd      	mov	sp, r7
 801215e:	bd80      	pop	{r7, pc}

08012160 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012160:	b580      	push	{r7, lr}
 8012162:	b082      	sub	sp, #8
 8012164:	af00      	add	r7, sp, #0
 8012166:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	2201      	movs	r2, #1
 801216c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	2200      	movs	r2, #0
 8012174:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	2200      	movs	r2, #0
 801217c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	2200      	movs	r2, #0
 8012182:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801218c:	2b00      	cmp	r3, #0
 801218e:	d101      	bne.n	8012194 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8012190:	2303      	movs	r3, #3
 8012192:	e02f      	b.n	80121f4 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801219a:	2b00      	cmp	r3, #0
 801219c:	d00f      	beq.n	80121be <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80121a4:	685b      	ldr	r3, [r3, #4]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d009      	beq.n	80121be <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80121b0:	685b      	ldr	r3, [r3, #4]
 80121b2:	687a      	ldr	r2, [r7, #4]
 80121b4:	6852      	ldr	r2, [r2, #4]
 80121b6:	b2d2      	uxtb	r2, r2
 80121b8:	4611      	mov	r1, r2
 80121ba:	6878      	ldr	r0, [r7, #4]
 80121bc:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80121be:	2340      	movs	r3, #64	@ 0x40
 80121c0:	2200      	movs	r2, #0
 80121c2:	2100      	movs	r1, #0
 80121c4:	6878      	ldr	r0, [r7, #4]
 80121c6:	f001 fa3c 	bl	8013642 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	2201      	movs	r2, #1
 80121ce:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	2240      	movs	r2, #64	@ 0x40
 80121d6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80121da:	2340      	movs	r3, #64	@ 0x40
 80121dc:	2200      	movs	r2, #0
 80121de:	2180      	movs	r1, #128	@ 0x80
 80121e0:	6878      	ldr	r0, [r7, #4]
 80121e2:	f001 fa2e 	bl	8013642 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	2201      	movs	r2, #1
 80121ea:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	2240      	movs	r2, #64	@ 0x40
 80121f0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80121f2:	2300      	movs	r3, #0
}
 80121f4:	4618      	mov	r0, r3
 80121f6:	3708      	adds	r7, #8
 80121f8:	46bd      	mov	sp, r7
 80121fa:	bd80      	pop	{r7, pc}

080121fc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80121fc:	b480      	push	{r7}
 80121fe:	b083      	sub	sp, #12
 8012200:	af00      	add	r7, sp, #0
 8012202:	6078      	str	r0, [r7, #4]
 8012204:	460b      	mov	r3, r1
 8012206:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	78fa      	ldrb	r2, [r7, #3]
 801220c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801220e:	2300      	movs	r3, #0
}
 8012210:	4618      	mov	r0, r3
 8012212:	370c      	adds	r7, #12
 8012214:	46bd      	mov	sp, r7
 8012216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801221a:	4770      	bx	lr

0801221c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801221c:	b480      	push	{r7}
 801221e:	b083      	sub	sp, #12
 8012220:	af00      	add	r7, sp, #0
 8012222:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801222a:	b2da      	uxtb	r2, r3
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	2204      	movs	r2, #4
 8012236:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801223a:	2300      	movs	r3, #0
}
 801223c:	4618      	mov	r0, r3
 801223e:	370c      	adds	r7, #12
 8012240:	46bd      	mov	sp, r7
 8012242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012246:	4770      	bx	lr

08012248 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012248:	b480      	push	{r7}
 801224a:	b083      	sub	sp, #12
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012256:	b2db      	uxtb	r3, r3
 8012258:	2b04      	cmp	r3, #4
 801225a:	d106      	bne.n	801226a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012262:	b2da      	uxtb	r2, r3
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801226a:	2300      	movs	r3, #0
}
 801226c:	4618      	mov	r0, r3
 801226e:	370c      	adds	r7, #12
 8012270:	46bd      	mov	sp, r7
 8012272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012276:	4770      	bx	lr

08012278 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012278:	b580      	push	{r7, lr}
 801227a:	b082      	sub	sp, #8
 801227c:	af00      	add	r7, sp, #0
 801227e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012286:	2b00      	cmp	r3, #0
 8012288:	d101      	bne.n	801228e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 801228a:	2303      	movs	r3, #3
 801228c:	e012      	b.n	80122b4 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012294:	b2db      	uxtb	r3, r3
 8012296:	2b03      	cmp	r3, #3
 8012298:	d10b      	bne.n	80122b2 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80122a0:	69db      	ldr	r3, [r3, #28]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d005      	beq.n	80122b2 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80122ac:	69db      	ldr	r3, [r3, #28]
 80122ae:	6878      	ldr	r0, [r7, #4]
 80122b0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80122b2:	2300      	movs	r3, #0
}
 80122b4:	4618      	mov	r0, r3
 80122b6:	3708      	adds	r7, #8
 80122b8:	46bd      	mov	sp, r7
 80122ba:	bd80      	pop	{r7, pc}

080122bc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80122bc:	b480      	push	{r7}
 80122be:	b087      	sub	sp, #28
 80122c0:	af00      	add	r7, sp, #0
 80122c2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80122c8:	697b      	ldr	r3, [r7, #20]
 80122ca:	781b      	ldrb	r3, [r3, #0]
 80122cc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80122ce:	697b      	ldr	r3, [r7, #20]
 80122d0:	3301      	adds	r3, #1
 80122d2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80122d4:	697b      	ldr	r3, [r7, #20]
 80122d6:	781b      	ldrb	r3, [r3, #0]
 80122d8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80122da:	8a3b      	ldrh	r3, [r7, #16]
 80122dc:	021b      	lsls	r3, r3, #8
 80122de:	b21a      	sxth	r2, r3
 80122e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80122e4:	4313      	orrs	r3, r2
 80122e6:	b21b      	sxth	r3, r3
 80122e8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80122ea:	89fb      	ldrh	r3, [r7, #14]
}
 80122ec:	4618      	mov	r0, r3
 80122ee:	371c      	adds	r7, #28
 80122f0:	46bd      	mov	sp, r7
 80122f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f6:	4770      	bx	lr

080122f8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b084      	sub	sp, #16
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	6078      	str	r0, [r7, #4]
 8012300:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012302:	2300      	movs	r3, #0
 8012304:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012306:	683b      	ldr	r3, [r7, #0]
 8012308:	781b      	ldrb	r3, [r3, #0]
 801230a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801230e:	2b40      	cmp	r3, #64	@ 0x40
 8012310:	d005      	beq.n	801231e <USBD_StdDevReq+0x26>
 8012312:	2b40      	cmp	r3, #64	@ 0x40
 8012314:	d853      	bhi.n	80123be <USBD_StdDevReq+0xc6>
 8012316:	2b00      	cmp	r3, #0
 8012318:	d00b      	beq.n	8012332 <USBD_StdDevReq+0x3a>
 801231a:	2b20      	cmp	r3, #32
 801231c:	d14f      	bne.n	80123be <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012324:	689b      	ldr	r3, [r3, #8]
 8012326:	6839      	ldr	r1, [r7, #0]
 8012328:	6878      	ldr	r0, [r7, #4]
 801232a:	4798      	blx	r3
 801232c:	4603      	mov	r3, r0
 801232e:	73fb      	strb	r3, [r7, #15]
      break;
 8012330:	e04a      	b.n	80123c8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012332:	683b      	ldr	r3, [r7, #0]
 8012334:	785b      	ldrb	r3, [r3, #1]
 8012336:	2b09      	cmp	r3, #9
 8012338:	d83b      	bhi.n	80123b2 <USBD_StdDevReq+0xba>
 801233a:	a201      	add	r2, pc, #4	@ (adr r2, 8012340 <USBD_StdDevReq+0x48>)
 801233c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012340:	08012395 	.word	0x08012395
 8012344:	080123a9 	.word	0x080123a9
 8012348:	080123b3 	.word	0x080123b3
 801234c:	0801239f 	.word	0x0801239f
 8012350:	080123b3 	.word	0x080123b3
 8012354:	08012373 	.word	0x08012373
 8012358:	08012369 	.word	0x08012369
 801235c:	080123b3 	.word	0x080123b3
 8012360:	0801238b 	.word	0x0801238b
 8012364:	0801237d 	.word	0x0801237d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012368:	6839      	ldr	r1, [r7, #0]
 801236a:	6878      	ldr	r0, [r7, #4]
 801236c:	f000 f9de 	bl	801272c <USBD_GetDescriptor>
          break;
 8012370:	e024      	b.n	80123bc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012372:	6839      	ldr	r1, [r7, #0]
 8012374:	6878      	ldr	r0, [r7, #4]
 8012376:	f000 fb6d 	bl	8012a54 <USBD_SetAddress>
          break;
 801237a:	e01f      	b.n	80123bc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801237c:	6839      	ldr	r1, [r7, #0]
 801237e:	6878      	ldr	r0, [r7, #4]
 8012380:	f000 fbac 	bl	8012adc <USBD_SetConfig>
 8012384:	4603      	mov	r3, r0
 8012386:	73fb      	strb	r3, [r7, #15]
          break;
 8012388:	e018      	b.n	80123bc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801238a:	6839      	ldr	r1, [r7, #0]
 801238c:	6878      	ldr	r0, [r7, #4]
 801238e:	f000 fc4b 	bl	8012c28 <USBD_GetConfig>
          break;
 8012392:	e013      	b.n	80123bc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012394:	6839      	ldr	r1, [r7, #0]
 8012396:	6878      	ldr	r0, [r7, #4]
 8012398:	f000 fc7c 	bl	8012c94 <USBD_GetStatus>
          break;
 801239c:	e00e      	b.n	80123bc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801239e:	6839      	ldr	r1, [r7, #0]
 80123a0:	6878      	ldr	r0, [r7, #4]
 80123a2:	f000 fcab 	bl	8012cfc <USBD_SetFeature>
          break;
 80123a6:	e009      	b.n	80123bc <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80123a8:	6839      	ldr	r1, [r7, #0]
 80123aa:	6878      	ldr	r0, [r7, #4]
 80123ac:	f000 fcba 	bl	8012d24 <USBD_ClrFeature>
          break;
 80123b0:	e004      	b.n	80123bc <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80123b2:	6839      	ldr	r1, [r7, #0]
 80123b4:	6878      	ldr	r0, [r7, #4]
 80123b6:	f000 fd11 	bl	8012ddc <USBD_CtlError>
          break;
 80123ba:	bf00      	nop
      }
      break;
 80123bc:	e004      	b.n	80123c8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80123be:	6839      	ldr	r1, [r7, #0]
 80123c0:	6878      	ldr	r0, [r7, #4]
 80123c2:	f000 fd0b 	bl	8012ddc <USBD_CtlError>
      break;
 80123c6:	bf00      	nop
  }

  return ret;
 80123c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80123ca:	4618      	mov	r0, r3
 80123cc:	3710      	adds	r7, #16
 80123ce:	46bd      	mov	sp, r7
 80123d0:	bd80      	pop	{r7, pc}
 80123d2:	bf00      	nop

080123d4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80123d4:	b580      	push	{r7, lr}
 80123d6:	b084      	sub	sp, #16
 80123d8:	af00      	add	r7, sp, #0
 80123da:	6078      	str	r0, [r7, #4]
 80123dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80123de:	2300      	movs	r3, #0
 80123e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80123e2:	683b      	ldr	r3, [r7, #0]
 80123e4:	781b      	ldrb	r3, [r3, #0]
 80123e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80123ea:	2b40      	cmp	r3, #64	@ 0x40
 80123ec:	d005      	beq.n	80123fa <USBD_StdItfReq+0x26>
 80123ee:	2b40      	cmp	r3, #64	@ 0x40
 80123f0:	d82f      	bhi.n	8012452 <USBD_StdItfReq+0x7e>
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d001      	beq.n	80123fa <USBD_StdItfReq+0x26>
 80123f6:	2b20      	cmp	r3, #32
 80123f8:	d12b      	bne.n	8012452 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012400:	b2db      	uxtb	r3, r3
 8012402:	3b01      	subs	r3, #1
 8012404:	2b02      	cmp	r3, #2
 8012406:	d81d      	bhi.n	8012444 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012408:	683b      	ldr	r3, [r7, #0]
 801240a:	889b      	ldrh	r3, [r3, #4]
 801240c:	b2db      	uxtb	r3, r3
 801240e:	2b01      	cmp	r3, #1
 8012410:	d813      	bhi.n	801243a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012418:	689b      	ldr	r3, [r3, #8]
 801241a:	6839      	ldr	r1, [r7, #0]
 801241c:	6878      	ldr	r0, [r7, #4]
 801241e:	4798      	blx	r3
 8012420:	4603      	mov	r3, r0
 8012422:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012424:	683b      	ldr	r3, [r7, #0]
 8012426:	88db      	ldrh	r3, [r3, #6]
 8012428:	2b00      	cmp	r3, #0
 801242a:	d110      	bne.n	801244e <USBD_StdItfReq+0x7a>
 801242c:	7bfb      	ldrb	r3, [r7, #15]
 801242e:	2b00      	cmp	r3, #0
 8012430:	d10d      	bne.n	801244e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012432:	6878      	ldr	r0, [r7, #4]
 8012434:	f000 fd9d 	bl	8012f72 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012438:	e009      	b.n	801244e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 801243a:	6839      	ldr	r1, [r7, #0]
 801243c:	6878      	ldr	r0, [r7, #4]
 801243e:	f000 fccd 	bl	8012ddc <USBD_CtlError>
          break;
 8012442:	e004      	b.n	801244e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8012444:	6839      	ldr	r1, [r7, #0]
 8012446:	6878      	ldr	r0, [r7, #4]
 8012448:	f000 fcc8 	bl	8012ddc <USBD_CtlError>
          break;
 801244c:	e000      	b.n	8012450 <USBD_StdItfReq+0x7c>
          break;
 801244e:	bf00      	nop
      }
      break;
 8012450:	e004      	b.n	801245c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8012452:	6839      	ldr	r1, [r7, #0]
 8012454:	6878      	ldr	r0, [r7, #4]
 8012456:	f000 fcc1 	bl	8012ddc <USBD_CtlError>
      break;
 801245a:	bf00      	nop
  }

  return ret;
 801245c:	7bfb      	ldrb	r3, [r7, #15]
}
 801245e:	4618      	mov	r0, r3
 8012460:	3710      	adds	r7, #16
 8012462:	46bd      	mov	sp, r7
 8012464:	bd80      	pop	{r7, pc}

08012466 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012466:	b580      	push	{r7, lr}
 8012468:	b084      	sub	sp, #16
 801246a:	af00      	add	r7, sp, #0
 801246c:	6078      	str	r0, [r7, #4]
 801246e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8012470:	2300      	movs	r3, #0
 8012472:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8012474:	683b      	ldr	r3, [r7, #0]
 8012476:	889b      	ldrh	r3, [r3, #4]
 8012478:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801247a:	683b      	ldr	r3, [r7, #0]
 801247c:	781b      	ldrb	r3, [r3, #0]
 801247e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012482:	2b40      	cmp	r3, #64	@ 0x40
 8012484:	d007      	beq.n	8012496 <USBD_StdEPReq+0x30>
 8012486:	2b40      	cmp	r3, #64	@ 0x40
 8012488:	f200 8145 	bhi.w	8012716 <USBD_StdEPReq+0x2b0>
 801248c:	2b00      	cmp	r3, #0
 801248e:	d00c      	beq.n	80124aa <USBD_StdEPReq+0x44>
 8012490:	2b20      	cmp	r3, #32
 8012492:	f040 8140 	bne.w	8012716 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801249c:	689b      	ldr	r3, [r3, #8]
 801249e:	6839      	ldr	r1, [r7, #0]
 80124a0:	6878      	ldr	r0, [r7, #4]
 80124a2:	4798      	blx	r3
 80124a4:	4603      	mov	r3, r0
 80124a6:	73fb      	strb	r3, [r7, #15]
      break;
 80124a8:	e13a      	b.n	8012720 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80124aa:	683b      	ldr	r3, [r7, #0]
 80124ac:	785b      	ldrb	r3, [r3, #1]
 80124ae:	2b03      	cmp	r3, #3
 80124b0:	d007      	beq.n	80124c2 <USBD_StdEPReq+0x5c>
 80124b2:	2b03      	cmp	r3, #3
 80124b4:	f300 8129 	bgt.w	801270a <USBD_StdEPReq+0x2a4>
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d07f      	beq.n	80125bc <USBD_StdEPReq+0x156>
 80124bc:	2b01      	cmp	r3, #1
 80124be:	d03c      	beq.n	801253a <USBD_StdEPReq+0xd4>
 80124c0:	e123      	b.n	801270a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80124c8:	b2db      	uxtb	r3, r3
 80124ca:	2b02      	cmp	r3, #2
 80124cc:	d002      	beq.n	80124d4 <USBD_StdEPReq+0x6e>
 80124ce:	2b03      	cmp	r3, #3
 80124d0:	d016      	beq.n	8012500 <USBD_StdEPReq+0x9a>
 80124d2:	e02c      	b.n	801252e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80124d4:	7bbb      	ldrb	r3, [r7, #14]
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d00d      	beq.n	80124f6 <USBD_StdEPReq+0x90>
 80124da:	7bbb      	ldrb	r3, [r7, #14]
 80124dc:	2b80      	cmp	r3, #128	@ 0x80
 80124de:	d00a      	beq.n	80124f6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80124e0:	7bbb      	ldrb	r3, [r7, #14]
 80124e2:	4619      	mov	r1, r3
 80124e4:	6878      	ldr	r0, [r7, #4]
 80124e6:	f001 f8f1 	bl	80136cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80124ea:	2180      	movs	r1, #128	@ 0x80
 80124ec:	6878      	ldr	r0, [r7, #4]
 80124ee:	f001 f8ed 	bl	80136cc <USBD_LL_StallEP>
 80124f2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80124f4:	e020      	b.n	8012538 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80124f6:	6839      	ldr	r1, [r7, #0]
 80124f8:	6878      	ldr	r0, [r7, #4]
 80124fa:	f000 fc6f 	bl	8012ddc <USBD_CtlError>
              break;
 80124fe:	e01b      	b.n	8012538 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012500:	683b      	ldr	r3, [r7, #0]
 8012502:	885b      	ldrh	r3, [r3, #2]
 8012504:	2b00      	cmp	r3, #0
 8012506:	d10e      	bne.n	8012526 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012508:	7bbb      	ldrb	r3, [r7, #14]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d00b      	beq.n	8012526 <USBD_StdEPReq+0xc0>
 801250e:	7bbb      	ldrb	r3, [r7, #14]
 8012510:	2b80      	cmp	r3, #128	@ 0x80
 8012512:	d008      	beq.n	8012526 <USBD_StdEPReq+0xc0>
 8012514:	683b      	ldr	r3, [r7, #0]
 8012516:	88db      	ldrh	r3, [r3, #6]
 8012518:	2b00      	cmp	r3, #0
 801251a:	d104      	bne.n	8012526 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801251c:	7bbb      	ldrb	r3, [r7, #14]
 801251e:	4619      	mov	r1, r3
 8012520:	6878      	ldr	r0, [r7, #4]
 8012522:	f001 f8d3 	bl	80136cc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012526:	6878      	ldr	r0, [r7, #4]
 8012528:	f000 fd23 	bl	8012f72 <USBD_CtlSendStatus>

              break;
 801252c:	e004      	b.n	8012538 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 801252e:	6839      	ldr	r1, [r7, #0]
 8012530:	6878      	ldr	r0, [r7, #4]
 8012532:	f000 fc53 	bl	8012ddc <USBD_CtlError>
              break;
 8012536:	bf00      	nop
          }
          break;
 8012538:	e0ec      	b.n	8012714 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012540:	b2db      	uxtb	r3, r3
 8012542:	2b02      	cmp	r3, #2
 8012544:	d002      	beq.n	801254c <USBD_StdEPReq+0xe6>
 8012546:	2b03      	cmp	r3, #3
 8012548:	d016      	beq.n	8012578 <USBD_StdEPReq+0x112>
 801254a:	e030      	b.n	80125ae <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801254c:	7bbb      	ldrb	r3, [r7, #14]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d00d      	beq.n	801256e <USBD_StdEPReq+0x108>
 8012552:	7bbb      	ldrb	r3, [r7, #14]
 8012554:	2b80      	cmp	r3, #128	@ 0x80
 8012556:	d00a      	beq.n	801256e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012558:	7bbb      	ldrb	r3, [r7, #14]
 801255a:	4619      	mov	r1, r3
 801255c:	6878      	ldr	r0, [r7, #4]
 801255e:	f001 f8b5 	bl	80136cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012562:	2180      	movs	r1, #128	@ 0x80
 8012564:	6878      	ldr	r0, [r7, #4]
 8012566:	f001 f8b1 	bl	80136cc <USBD_LL_StallEP>
 801256a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801256c:	e025      	b.n	80125ba <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 801256e:	6839      	ldr	r1, [r7, #0]
 8012570:	6878      	ldr	r0, [r7, #4]
 8012572:	f000 fc33 	bl	8012ddc <USBD_CtlError>
              break;
 8012576:	e020      	b.n	80125ba <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012578:	683b      	ldr	r3, [r7, #0]
 801257a:	885b      	ldrh	r3, [r3, #2]
 801257c:	2b00      	cmp	r3, #0
 801257e:	d11b      	bne.n	80125b8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012580:	7bbb      	ldrb	r3, [r7, #14]
 8012582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012586:	2b00      	cmp	r3, #0
 8012588:	d004      	beq.n	8012594 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801258a:	7bbb      	ldrb	r3, [r7, #14]
 801258c:	4619      	mov	r1, r3
 801258e:	6878      	ldr	r0, [r7, #4]
 8012590:	f001 f8bb 	bl	801370a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8012594:	6878      	ldr	r0, [r7, #4]
 8012596:	f000 fcec 	bl	8012f72 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80125a0:	689b      	ldr	r3, [r3, #8]
 80125a2:	6839      	ldr	r1, [r7, #0]
 80125a4:	6878      	ldr	r0, [r7, #4]
 80125a6:	4798      	blx	r3
 80125a8:	4603      	mov	r3, r0
 80125aa:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80125ac:	e004      	b.n	80125b8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80125ae:	6839      	ldr	r1, [r7, #0]
 80125b0:	6878      	ldr	r0, [r7, #4]
 80125b2:	f000 fc13 	bl	8012ddc <USBD_CtlError>
              break;
 80125b6:	e000      	b.n	80125ba <USBD_StdEPReq+0x154>
              break;
 80125b8:	bf00      	nop
          }
          break;
 80125ba:	e0ab      	b.n	8012714 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80125c2:	b2db      	uxtb	r3, r3
 80125c4:	2b02      	cmp	r3, #2
 80125c6:	d002      	beq.n	80125ce <USBD_StdEPReq+0x168>
 80125c8:	2b03      	cmp	r3, #3
 80125ca:	d032      	beq.n	8012632 <USBD_StdEPReq+0x1cc>
 80125cc:	e097      	b.n	80126fe <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80125ce:	7bbb      	ldrb	r3, [r7, #14]
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d007      	beq.n	80125e4 <USBD_StdEPReq+0x17e>
 80125d4:	7bbb      	ldrb	r3, [r7, #14]
 80125d6:	2b80      	cmp	r3, #128	@ 0x80
 80125d8:	d004      	beq.n	80125e4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80125da:	6839      	ldr	r1, [r7, #0]
 80125dc:	6878      	ldr	r0, [r7, #4]
 80125de:	f000 fbfd 	bl	8012ddc <USBD_CtlError>
                break;
 80125e2:	e091      	b.n	8012708 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80125e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	da0b      	bge.n	8012604 <USBD_StdEPReq+0x19e>
 80125ec:	7bbb      	ldrb	r3, [r7, #14]
 80125ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80125f2:	4613      	mov	r3, r2
 80125f4:	009b      	lsls	r3, r3, #2
 80125f6:	4413      	add	r3, r2
 80125f8:	009b      	lsls	r3, r3, #2
 80125fa:	3310      	adds	r3, #16
 80125fc:	687a      	ldr	r2, [r7, #4]
 80125fe:	4413      	add	r3, r2
 8012600:	3304      	adds	r3, #4
 8012602:	e00b      	b.n	801261c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012604:	7bbb      	ldrb	r3, [r7, #14]
 8012606:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801260a:	4613      	mov	r3, r2
 801260c:	009b      	lsls	r3, r3, #2
 801260e:	4413      	add	r3, r2
 8012610:	009b      	lsls	r3, r3, #2
 8012612:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012616:	687a      	ldr	r2, [r7, #4]
 8012618:	4413      	add	r3, r2
 801261a:	3304      	adds	r3, #4
 801261c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801261e:	68bb      	ldr	r3, [r7, #8]
 8012620:	2200      	movs	r2, #0
 8012622:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012624:	68bb      	ldr	r3, [r7, #8]
 8012626:	2202      	movs	r2, #2
 8012628:	4619      	mov	r1, r3
 801262a:	6878      	ldr	r0, [r7, #4]
 801262c:	f000 fc47 	bl	8012ebe <USBD_CtlSendData>
              break;
 8012630:	e06a      	b.n	8012708 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012632:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012636:	2b00      	cmp	r3, #0
 8012638:	da11      	bge.n	801265e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801263a:	7bbb      	ldrb	r3, [r7, #14]
 801263c:	f003 020f 	and.w	r2, r3, #15
 8012640:	6879      	ldr	r1, [r7, #4]
 8012642:	4613      	mov	r3, r2
 8012644:	009b      	lsls	r3, r3, #2
 8012646:	4413      	add	r3, r2
 8012648:	009b      	lsls	r3, r3, #2
 801264a:	440b      	add	r3, r1
 801264c:	3324      	adds	r3, #36	@ 0x24
 801264e:	881b      	ldrh	r3, [r3, #0]
 8012650:	2b00      	cmp	r3, #0
 8012652:	d117      	bne.n	8012684 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012654:	6839      	ldr	r1, [r7, #0]
 8012656:	6878      	ldr	r0, [r7, #4]
 8012658:	f000 fbc0 	bl	8012ddc <USBD_CtlError>
                  break;
 801265c:	e054      	b.n	8012708 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801265e:	7bbb      	ldrb	r3, [r7, #14]
 8012660:	f003 020f 	and.w	r2, r3, #15
 8012664:	6879      	ldr	r1, [r7, #4]
 8012666:	4613      	mov	r3, r2
 8012668:	009b      	lsls	r3, r3, #2
 801266a:	4413      	add	r3, r2
 801266c:	009b      	lsls	r3, r3, #2
 801266e:	440b      	add	r3, r1
 8012670:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8012674:	881b      	ldrh	r3, [r3, #0]
 8012676:	2b00      	cmp	r3, #0
 8012678:	d104      	bne.n	8012684 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801267a:	6839      	ldr	r1, [r7, #0]
 801267c:	6878      	ldr	r0, [r7, #4]
 801267e:	f000 fbad 	bl	8012ddc <USBD_CtlError>
                  break;
 8012682:	e041      	b.n	8012708 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012684:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012688:	2b00      	cmp	r3, #0
 801268a:	da0b      	bge.n	80126a4 <USBD_StdEPReq+0x23e>
 801268c:	7bbb      	ldrb	r3, [r7, #14]
 801268e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012692:	4613      	mov	r3, r2
 8012694:	009b      	lsls	r3, r3, #2
 8012696:	4413      	add	r3, r2
 8012698:	009b      	lsls	r3, r3, #2
 801269a:	3310      	adds	r3, #16
 801269c:	687a      	ldr	r2, [r7, #4]
 801269e:	4413      	add	r3, r2
 80126a0:	3304      	adds	r3, #4
 80126a2:	e00b      	b.n	80126bc <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80126a4:	7bbb      	ldrb	r3, [r7, #14]
 80126a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80126aa:	4613      	mov	r3, r2
 80126ac:	009b      	lsls	r3, r3, #2
 80126ae:	4413      	add	r3, r2
 80126b0:	009b      	lsls	r3, r3, #2
 80126b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80126b6:	687a      	ldr	r2, [r7, #4]
 80126b8:	4413      	add	r3, r2
 80126ba:	3304      	adds	r3, #4
 80126bc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80126be:	7bbb      	ldrb	r3, [r7, #14]
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d002      	beq.n	80126ca <USBD_StdEPReq+0x264>
 80126c4:	7bbb      	ldrb	r3, [r7, #14]
 80126c6:	2b80      	cmp	r3, #128	@ 0x80
 80126c8:	d103      	bne.n	80126d2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80126ca:	68bb      	ldr	r3, [r7, #8]
 80126cc:	2200      	movs	r2, #0
 80126ce:	601a      	str	r2, [r3, #0]
 80126d0:	e00e      	b.n	80126f0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80126d2:	7bbb      	ldrb	r3, [r7, #14]
 80126d4:	4619      	mov	r1, r3
 80126d6:	6878      	ldr	r0, [r7, #4]
 80126d8:	f001 f836 	bl	8013748 <USBD_LL_IsStallEP>
 80126dc:	4603      	mov	r3, r0
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d003      	beq.n	80126ea <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80126e2:	68bb      	ldr	r3, [r7, #8]
 80126e4:	2201      	movs	r2, #1
 80126e6:	601a      	str	r2, [r3, #0]
 80126e8:	e002      	b.n	80126f0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80126ea:	68bb      	ldr	r3, [r7, #8]
 80126ec:	2200      	movs	r2, #0
 80126ee:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80126f0:	68bb      	ldr	r3, [r7, #8]
 80126f2:	2202      	movs	r2, #2
 80126f4:	4619      	mov	r1, r3
 80126f6:	6878      	ldr	r0, [r7, #4]
 80126f8:	f000 fbe1 	bl	8012ebe <USBD_CtlSendData>
              break;
 80126fc:	e004      	b.n	8012708 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80126fe:	6839      	ldr	r1, [r7, #0]
 8012700:	6878      	ldr	r0, [r7, #4]
 8012702:	f000 fb6b 	bl	8012ddc <USBD_CtlError>
              break;
 8012706:	bf00      	nop
          }
          break;
 8012708:	e004      	b.n	8012714 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801270a:	6839      	ldr	r1, [r7, #0]
 801270c:	6878      	ldr	r0, [r7, #4]
 801270e:	f000 fb65 	bl	8012ddc <USBD_CtlError>
          break;
 8012712:	bf00      	nop
      }
      break;
 8012714:	e004      	b.n	8012720 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8012716:	6839      	ldr	r1, [r7, #0]
 8012718:	6878      	ldr	r0, [r7, #4]
 801271a:	f000 fb5f 	bl	8012ddc <USBD_CtlError>
      break;
 801271e:	bf00      	nop
  }

  return ret;
 8012720:	7bfb      	ldrb	r3, [r7, #15]
}
 8012722:	4618      	mov	r0, r3
 8012724:	3710      	adds	r7, #16
 8012726:	46bd      	mov	sp, r7
 8012728:	bd80      	pop	{r7, pc}
	...

0801272c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801272c:	b580      	push	{r7, lr}
 801272e:	b084      	sub	sp, #16
 8012730:	af00      	add	r7, sp, #0
 8012732:	6078      	str	r0, [r7, #4]
 8012734:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012736:	2300      	movs	r3, #0
 8012738:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801273a:	2300      	movs	r3, #0
 801273c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801273e:	2300      	movs	r3, #0
 8012740:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8012742:	683b      	ldr	r3, [r7, #0]
 8012744:	885b      	ldrh	r3, [r3, #2]
 8012746:	0a1b      	lsrs	r3, r3, #8
 8012748:	b29b      	uxth	r3, r3
 801274a:	3b01      	subs	r3, #1
 801274c:	2b0e      	cmp	r3, #14
 801274e:	f200 8152 	bhi.w	80129f6 <USBD_GetDescriptor+0x2ca>
 8012752:	a201      	add	r2, pc, #4	@ (adr r2, 8012758 <USBD_GetDescriptor+0x2c>)
 8012754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012758:	080127c9 	.word	0x080127c9
 801275c:	080127e1 	.word	0x080127e1
 8012760:	08012821 	.word	0x08012821
 8012764:	080129f7 	.word	0x080129f7
 8012768:	080129f7 	.word	0x080129f7
 801276c:	08012997 	.word	0x08012997
 8012770:	080129c3 	.word	0x080129c3
 8012774:	080129f7 	.word	0x080129f7
 8012778:	080129f7 	.word	0x080129f7
 801277c:	080129f7 	.word	0x080129f7
 8012780:	080129f7 	.word	0x080129f7
 8012784:	080129f7 	.word	0x080129f7
 8012788:	080129f7 	.word	0x080129f7
 801278c:	080129f7 	.word	0x080129f7
 8012790:	08012795 	.word	0x08012795
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801279a:	69db      	ldr	r3, [r3, #28]
 801279c:	2b00      	cmp	r3, #0
 801279e:	d00b      	beq.n	80127b8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80127a6:	69db      	ldr	r3, [r3, #28]
 80127a8:	687a      	ldr	r2, [r7, #4]
 80127aa:	7c12      	ldrb	r2, [r2, #16]
 80127ac:	f107 0108 	add.w	r1, r7, #8
 80127b0:	4610      	mov	r0, r2
 80127b2:	4798      	blx	r3
 80127b4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80127b6:	e126      	b.n	8012a06 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80127b8:	6839      	ldr	r1, [r7, #0]
 80127ba:	6878      	ldr	r0, [r7, #4]
 80127bc:	f000 fb0e 	bl	8012ddc <USBD_CtlError>
        err++;
 80127c0:	7afb      	ldrb	r3, [r7, #11]
 80127c2:	3301      	adds	r3, #1
 80127c4:	72fb      	strb	r3, [r7, #11]
      break;
 80127c6:	e11e      	b.n	8012a06 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	687a      	ldr	r2, [r7, #4]
 80127d2:	7c12      	ldrb	r2, [r2, #16]
 80127d4:	f107 0108 	add.w	r1, r7, #8
 80127d8:	4610      	mov	r0, r2
 80127da:	4798      	blx	r3
 80127dc:	60f8      	str	r0, [r7, #12]
      break;
 80127de:	e112      	b.n	8012a06 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	7c1b      	ldrb	r3, [r3, #16]
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d10d      	bne.n	8012804 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80127ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80127f0:	f107 0208 	add.w	r2, r7, #8
 80127f4:	4610      	mov	r0, r2
 80127f6:	4798      	blx	r3
 80127f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80127fa:	68fb      	ldr	r3, [r7, #12]
 80127fc:	3301      	adds	r3, #1
 80127fe:	2202      	movs	r2, #2
 8012800:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8012802:	e100      	b.n	8012a06 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801280a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801280c:	f107 0208 	add.w	r2, r7, #8
 8012810:	4610      	mov	r0, r2
 8012812:	4798      	blx	r3
 8012814:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012816:	68fb      	ldr	r3, [r7, #12]
 8012818:	3301      	adds	r3, #1
 801281a:	2202      	movs	r2, #2
 801281c:	701a      	strb	r2, [r3, #0]
      break;
 801281e:	e0f2      	b.n	8012a06 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8012820:	683b      	ldr	r3, [r7, #0]
 8012822:	885b      	ldrh	r3, [r3, #2]
 8012824:	b2db      	uxtb	r3, r3
 8012826:	2b05      	cmp	r3, #5
 8012828:	f200 80ac 	bhi.w	8012984 <USBD_GetDescriptor+0x258>
 801282c:	a201      	add	r2, pc, #4	@ (adr r2, 8012834 <USBD_GetDescriptor+0x108>)
 801282e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012832:	bf00      	nop
 8012834:	0801284d 	.word	0x0801284d
 8012838:	08012881 	.word	0x08012881
 801283c:	080128b5 	.word	0x080128b5
 8012840:	080128e9 	.word	0x080128e9
 8012844:	0801291d 	.word	0x0801291d
 8012848:	08012951 	.word	0x08012951
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012852:	685b      	ldr	r3, [r3, #4]
 8012854:	2b00      	cmp	r3, #0
 8012856:	d00b      	beq.n	8012870 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801285e:	685b      	ldr	r3, [r3, #4]
 8012860:	687a      	ldr	r2, [r7, #4]
 8012862:	7c12      	ldrb	r2, [r2, #16]
 8012864:	f107 0108 	add.w	r1, r7, #8
 8012868:	4610      	mov	r0, r2
 801286a:	4798      	blx	r3
 801286c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801286e:	e091      	b.n	8012994 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012870:	6839      	ldr	r1, [r7, #0]
 8012872:	6878      	ldr	r0, [r7, #4]
 8012874:	f000 fab2 	bl	8012ddc <USBD_CtlError>
            err++;
 8012878:	7afb      	ldrb	r3, [r7, #11]
 801287a:	3301      	adds	r3, #1
 801287c:	72fb      	strb	r3, [r7, #11]
          break;
 801287e:	e089      	b.n	8012994 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012886:	689b      	ldr	r3, [r3, #8]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d00b      	beq.n	80128a4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012892:	689b      	ldr	r3, [r3, #8]
 8012894:	687a      	ldr	r2, [r7, #4]
 8012896:	7c12      	ldrb	r2, [r2, #16]
 8012898:	f107 0108 	add.w	r1, r7, #8
 801289c:	4610      	mov	r0, r2
 801289e:	4798      	blx	r3
 80128a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80128a2:	e077      	b.n	8012994 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80128a4:	6839      	ldr	r1, [r7, #0]
 80128a6:	6878      	ldr	r0, [r7, #4]
 80128a8:	f000 fa98 	bl	8012ddc <USBD_CtlError>
            err++;
 80128ac:	7afb      	ldrb	r3, [r7, #11]
 80128ae:	3301      	adds	r3, #1
 80128b0:	72fb      	strb	r3, [r7, #11]
          break;
 80128b2:	e06f      	b.n	8012994 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80128ba:	68db      	ldr	r3, [r3, #12]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d00b      	beq.n	80128d8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80128c6:	68db      	ldr	r3, [r3, #12]
 80128c8:	687a      	ldr	r2, [r7, #4]
 80128ca:	7c12      	ldrb	r2, [r2, #16]
 80128cc:	f107 0108 	add.w	r1, r7, #8
 80128d0:	4610      	mov	r0, r2
 80128d2:	4798      	blx	r3
 80128d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80128d6:	e05d      	b.n	8012994 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80128d8:	6839      	ldr	r1, [r7, #0]
 80128da:	6878      	ldr	r0, [r7, #4]
 80128dc:	f000 fa7e 	bl	8012ddc <USBD_CtlError>
            err++;
 80128e0:	7afb      	ldrb	r3, [r7, #11]
 80128e2:	3301      	adds	r3, #1
 80128e4:	72fb      	strb	r3, [r7, #11]
          break;
 80128e6:	e055      	b.n	8012994 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80128ee:	691b      	ldr	r3, [r3, #16]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d00b      	beq.n	801290c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80128fa:	691b      	ldr	r3, [r3, #16]
 80128fc:	687a      	ldr	r2, [r7, #4]
 80128fe:	7c12      	ldrb	r2, [r2, #16]
 8012900:	f107 0108 	add.w	r1, r7, #8
 8012904:	4610      	mov	r0, r2
 8012906:	4798      	blx	r3
 8012908:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801290a:	e043      	b.n	8012994 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801290c:	6839      	ldr	r1, [r7, #0]
 801290e:	6878      	ldr	r0, [r7, #4]
 8012910:	f000 fa64 	bl	8012ddc <USBD_CtlError>
            err++;
 8012914:	7afb      	ldrb	r3, [r7, #11]
 8012916:	3301      	adds	r3, #1
 8012918:	72fb      	strb	r3, [r7, #11]
          break;
 801291a:	e03b      	b.n	8012994 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012922:	695b      	ldr	r3, [r3, #20]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d00b      	beq.n	8012940 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801292e:	695b      	ldr	r3, [r3, #20]
 8012930:	687a      	ldr	r2, [r7, #4]
 8012932:	7c12      	ldrb	r2, [r2, #16]
 8012934:	f107 0108 	add.w	r1, r7, #8
 8012938:	4610      	mov	r0, r2
 801293a:	4798      	blx	r3
 801293c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801293e:	e029      	b.n	8012994 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012940:	6839      	ldr	r1, [r7, #0]
 8012942:	6878      	ldr	r0, [r7, #4]
 8012944:	f000 fa4a 	bl	8012ddc <USBD_CtlError>
            err++;
 8012948:	7afb      	ldrb	r3, [r7, #11]
 801294a:	3301      	adds	r3, #1
 801294c:	72fb      	strb	r3, [r7, #11]
          break;
 801294e:	e021      	b.n	8012994 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012956:	699b      	ldr	r3, [r3, #24]
 8012958:	2b00      	cmp	r3, #0
 801295a:	d00b      	beq.n	8012974 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012962:	699b      	ldr	r3, [r3, #24]
 8012964:	687a      	ldr	r2, [r7, #4]
 8012966:	7c12      	ldrb	r2, [r2, #16]
 8012968:	f107 0108 	add.w	r1, r7, #8
 801296c:	4610      	mov	r0, r2
 801296e:	4798      	blx	r3
 8012970:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012972:	e00f      	b.n	8012994 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012974:	6839      	ldr	r1, [r7, #0]
 8012976:	6878      	ldr	r0, [r7, #4]
 8012978:	f000 fa30 	bl	8012ddc <USBD_CtlError>
            err++;
 801297c:	7afb      	ldrb	r3, [r7, #11]
 801297e:	3301      	adds	r3, #1
 8012980:	72fb      	strb	r3, [r7, #11]
          break;
 8012982:	e007      	b.n	8012994 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8012984:	6839      	ldr	r1, [r7, #0]
 8012986:	6878      	ldr	r0, [r7, #4]
 8012988:	f000 fa28 	bl	8012ddc <USBD_CtlError>
          err++;
 801298c:	7afb      	ldrb	r3, [r7, #11]
 801298e:	3301      	adds	r3, #1
 8012990:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8012992:	bf00      	nop
      }
      break;
 8012994:	e037      	b.n	8012a06 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	7c1b      	ldrb	r3, [r3, #16]
 801299a:	2b00      	cmp	r3, #0
 801299c:	d109      	bne.n	80129b2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80129a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80129a6:	f107 0208 	add.w	r2, r7, #8
 80129aa:	4610      	mov	r0, r2
 80129ac:	4798      	blx	r3
 80129ae:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80129b0:	e029      	b.n	8012a06 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80129b2:	6839      	ldr	r1, [r7, #0]
 80129b4:	6878      	ldr	r0, [r7, #4]
 80129b6:	f000 fa11 	bl	8012ddc <USBD_CtlError>
        err++;
 80129ba:	7afb      	ldrb	r3, [r7, #11]
 80129bc:	3301      	adds	r3, #1
 80129be:	72fb      	strb	r3, [r7, #11]
      break;
 80129c0:	e021      	b.n	8012a06 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	7c1b      	ldrb	r3, [r3, #16]
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d10d      	bne.n	80129e6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80129d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80129d2:	f107 0208 	add.w	r2, r7, #8
 80129d6:	4610      	mov	r0, r2
 80129d8:	4798      	blx	r3
 80129da:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	3301      	adds	r3, #1
 80129e0:	2207      	movs	r2, #7
 80129e2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80129e4:	e00f      	b.n	8012a06 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80129e6:	6839      	ldr	r1, [r7, #0]
 80129e8:	6878      	ldr	r0, [r7, #4]
 80129ea:	f000 f9f7 	bl	8012ddc <USBD_CtlError>
        err++;
 80129ee:	7afb      	ldrb	r3, [r7, #11]
 80129f0:	3301      	adds	r3, #1
 80129f2:	72fb      	strb	r3, [r7, #11]
      break;
 80129f4:	e007      	b.n	8012a06 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80129f6:	6839      	ldr	r1, [r7, #0]
 80129f8:	6878      	ldr	r0, [r7, #4]
 80129fa:	f000 f9ef 	bl	8012ddc <USBD_CtlError>
      err++;
 80129fe:	7afb      	ldrb	r3, [r7, #11]
 8012a00:	3301      	adds	r3, #1
 8012a02:	72fb      	strb	r3, [r7, #11]
      break;
 8012a04:	bf00      	nop
  }

  if (err != 0U)
 8012a06:	7afb      	ldrb	r3, [r7, #11]
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d11e      	bne.n	8012a4a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8012a0c:	683b      	ldr	r3, [r7, #0]
 8012a0e:	88db      	ldrh	r3, [r3, #6]
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d016      	beq.n	8012a42 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8012a14:	893b      	ldrh	r3, [r7, #8]
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d00e      	beq.n	8012a38 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8012a1a:	683b      	ldr	r3, [r7, #0]
 8012a1c:	88da      	ldrh	r2, [r3, #6]
 8012a1e:	893b      	ldrh	r3, [r7, #8]
 8012a20:	4293      	cmp	r3, r2
 8012a22:	bf28      	it	cs
 8012a24:	4613      	movcs	r3, r2
 8012a26:	b29b      	uxth	r3, r3
 8012a28:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8012a2a:	893b      	ldrh	r3, [r7, #8]
 8012a2c:	461a      	mov	r2, r3
 8012a2e:	68f9      	ldr	r1, [r7, #12]
 8012a30:	6878      	ldr	r0, [r7, #4]
 8012a32:	f000 fa44 	bl	8012ebe <USBD_CtlSendData>
 8012a36:	e009      	b.n	8012a4c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012a38:	6839      	ldr	r1, [r7, #0]
 8012a3a:	6878      	ldr	r0, [r7, #4]
 8012a3c:	f000 f9ce 	bl	8012ddc <USBD_CtlError>
 8012a40:	e004      	b.n	8012a4c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8012a42:	6878      	ldr	r0, [r7, #4]
 8012a44:	f000 fa95 	bl	8012f72 <USBD_CtlSendStatus>
 8012a48:	e000      	b.n	8012a4c <USBD_GetDescriptor+0x320>
    return;
 8012a4a:	bf00      	nop
  }
}
 8012a4c:	3710      	adds	r7, #16
 8012a4e:	46bd      	mov	sp, r7
 8012a50:	bd80      	pop	{r7, pc}
 8012a52:	bf00      	nop

08012a54 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012a54:	b580      	push	{r7, lr}
 8012a56:	b084      	sub	sp, #16
 8012a58:	af00      	add	r7, sp, #0
 8012a5a:	6078      	str	r0, [r7, #4]
 8012a5c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8012a5e:	683b      	ldr	r3, [r7, #0]
 8012a60:	889b      	ldrh	r3, [r3, #4]
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d131      	bne.n	8012aca <USBD_SetAddress+0x76>
 8012a66:	683b      	ldr	r3, [r7, #0]
 8012a68:	88db      	ldrh	r3, [r3, #6]
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d12d      	bne.n	8012aca <USBD_SetAddress+0x76>
 8012a6e:	683b      	ldr	r3, [r7, #0]
 8012a70:	885b      	ldrh	r3, [r3, #2]
 8012a72:	2b7f      	cmp	r3, #127	@ 0x7f
 8012a74:	d829      	bhi.n	8012aca <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8012a76:	683b      	ldr	r3, [r7, #0]
 8012a78:	885b      	ldrh	r3, [r3, #2]
 8012a7a:	b2db      	uxtb	r3, r3
 8012a7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012a80:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a88:	b2db      	uxtb	r3, r3
 8012a8a:	2b03      	cmp	r3, #3
 8012a8c:	d104      	bne.n	8012a98 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8012a8e:	6839      	ldr	r1, [r7, #0]
 8012a90:	6878      	ldr	r0, [r7, #4]
 8012a92:	f000 f9a3 	bl	8012ddc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a96:	e01d      	b.n	8012ad4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	7bfa      	ldrb	r2, [r7, #15]
 8012a9c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012aa0:	7bfb      	ldrb	r3, [r7, #15]
 8012aa2:	4619      	mov	r1, r3
 8012aa4:	6878      	ldr	r0, [r7, #4]
 8012aa6:	f000 fe7b 	bl	80137a0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012aaa:	6878      	ldr	r0, [r7, #4]
 8012aac:	f000 fa61 	bl	8012f72 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012ab0:	7bfb      	ldrb	r3, [r7, #15]
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d004      	beq.n	8012ac0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	2202      	movs	r2, #2
 8012aba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012abe:	e009      	b.n	8012ad4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	2201      	movs	r2, #1
 8012ac4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012ac8:	e004      	b.n	8012ad4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012aca:	6839      	ldr	r1, [r7, #0]
 8012acc:	6878      	ldr	r0, [r7, #4]
 8012ace:	f000 f985 	bl	8012ddc <USBD_CtlError>
  }
}
 8012ad2:	bf00      	nop
 8012ad4:	bf00      	nop
 8012ad6:	3710      	adds	r7, #16
 8012ad8:	46bd      	mov	sp, r7
 8012ada:	bd80      	pop	{r7, pc}

08012adc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012adc:	b580      	push	{r7, lr}
 8012ade:	b084      	sub	sp, #16
 8012ae0:	af00      	add	r7, sp, #0
 8012ae2:	6078      	str	r0, [r7, #4]
 8012ae4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012ae6:	2300      	movs	r3, #0
 8012ae8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8012aea:	683b      	ldr	r3, [r7, #0]
 8012aec:	885b      	ldrh	r3, [r3, #2]
 8012aee:	b2da      	uxtb	r2, r3
 8012af0:	4b4c      	ldr	r3, [pc, #304]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012af2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012af4:	4b4b      	ldr	r3, [pc, #300]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012af6:	781b      	ldrb	r3, [r3, #0]
 8012af8:	2b01      	cmp	r3, #1
 8012afa:	d905      	bls.n	8012b08 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012afc:	6839      	ldr	r1, [r7, #0]
 8012afe:	6878      	ldr	r0, [r7, #4]
 8012b00:	f000 f96c 	bl	8012ddc <USBD_CtlError>
    return USBD_FAIL;
 8012b04:	2303      	movs	r3, #3
 8012b06:	e088      	b.n	8012c1a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b0e:	b2db      	uxtb	r3, r3
 8012b10:	2b02      	cmp	r3, #2
 8012b12:	d002      	beq.n	8012b1a <USBD_SetConfig+0x3e>
 8012b14:	2b03      	cmp	r3, #3
 8012b16:	d025      	beq.n	8012b64 <USBD_SetConfig+0x88>
 8012b18:	e071      	b.n	8012bfe <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8012b1a:	4b42      	ldr	r3, [pc, #264]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012b1c:	781b      	ldrb	r3, [r3, #0]
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d01c      	beq.n	8012b5c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8012b22:	4b40      	ldr	r3, [pc, #256]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012b24:	781b      	ldrb	r3, [r3, #0]
 8012b26:	461a      	mov	r2, r3
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012b2c:	4b3d      	ldr	r3, [pc, #244]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012b2e:	781b      	ldrb	r3, [r3, #0]
 8012b30:	4619      	mov	r1, r3
 8012b32:	6878      	ldr	r0, [r7, #4]
 8012b34:	f7ff f992 	bl	8011e5c <USBD_SetClassConfig>
 8012b38:	4603      	mov	r3, r0
 8012b3a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012b3c:	7bfb      	ldrb	r3, [r7, #15]
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d004      	beq.n	8012b4c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8012b42:	6839      	ldr	r1, [r7, #0]
 8012b44:	6878      	ldr	r0, [r7, #4]
 8012b46:	f000 f949 	bl	8012ddc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012b4a:	e065      	b.n	8012c18 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012b4c:	6878      	ldr	r0, [r7, #4]
 8012b4e:	f000 fa10 	bl	8012f72 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	2203      	movs	r2, #3
 8012b56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8012b5a:	e05d      	b.n	8012c18 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012b5c:	6878      	ldr	r0, [r7, #4]
 8012b5e:	f000 fa08 	bl	8012f72 <USBD_CtlSendStatus>
      break;
 8012b62:	e059      	b.n	8012c18 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8012b64:	4b2f      	ldr	r3, [pc, #188]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012b66:	781b      	ldrb	r3, [r3, #0]
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d112      	bne.n	8012b92 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	2202      	movs	r2, #2
 8012b70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8012b74:	4b2b      	ldr	r3, [pc, #172]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012b76:	781b      	ldrb	r3, [r3, #0]
 8012b78:	461a      	mov	r2, r3
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012b7e:	4b29      	ldr	r3, [pc, #164]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012b80:	781b      	ldrb	r3, [r3, #0]
 8012b82:	4619      	mov	r1, r3
 8012b84:	6878      	ldr	r0, [r7, #4]
 8012b86:	f7ff f985 	bl	8011e94 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8012b8a:	6878      	ldr	r0, [r7, #4]
 8012b8c:	f000 f9f1 	bl	8012f72 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012b90:	e042      	b.n	8012c18 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8012b92:	4b24      	ldr	r3, [pc, #144]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012b94:	781b      	ldrb	r3, [r3, #0]
 8012b96:	461a      	mov	r2, r3
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	685b      	ldr	r3, [r3, #4]
 8012b9c:	429a      	cmp	r2, r3
 8012b9e:	d02a      	beq.n	8012bf6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	685b      	ldr	r3, [r3, #4]
 8012ba4:	b2db      	uxtb	r3, r3
 8012ba6:	4619      	mov	r1, r3
 8012ba8:	6878      	ldr	r0, [r7, #4]
 8012baa:	f7ff f973 	bl	8011e94 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012bae:	4b1d      	ldr	r3, [pc, #116]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012bb0:	781b      	ldrb	r3, [r3, #0]
 8012bb2:	461a      	mov	r2, r3
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012bba:	781b      	ldrb	r3, [r3, #0]
 8012bbc:	4619      	mov	r1, r3
 8012bbe:	6878      	ldr	r0, [r7, #4]
 8012bc0:	f7ff f94c 	bl	8011e5c <USBD_SetClassConfig>
 8012bc4:	4603      	mov	r3, r0
 8012bc6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012bc8:	7bfb      	ldrb	r3, [r7, #15]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d00f      	beq.n	8012bee <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8012bce:	6839      	ldr	r1, [r7, #0]
 8012bd0:	6878      	ldr	r0, [r7, #4]
 8012bd2:	f000 f903 	bl	8012ddc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	685b      	ldr	r3, [r3, #4]
 8012bda:	b2db      	uxtb	r3, r3
 8012bdc:	4619      	mov	r1, r3
 8012bde:	6878      	ldr	r0, [r7, #4]
 8012be0:	f7ff f958 	bl	8011e94 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	2202      	movs	r2, #2
 8012be8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8012bec:	e014      	b.n	8012c18 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012bee:	6878      	ldr	r0, [r7, #4]
 8012bf0:	f000 f9bf 	bl	8012f72 <USBD_CtlSendStatus>
      break;
 8012bf4:	e010      	b.n	8012c18 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012bf6:	6878      	ldr	r0, [r7, #4]
 8012bf8:	f000 f9bb 	bl	8012f72 <USBD_CtlSendStatus>
      break;
 8012bfc:	e00c      	b.n	8012c18 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8012bfe:	6839      	ldr	r1, [r7, #0]
 8012c00:	6878      	ldr	r0, [r7, #4]
 8012c02:	f000 f8eb 	bl	8012ddc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012c06:	4b07      	ldr	r3, [pc, #28]	@ (8012c24 <USBD_SetConfig+0x148>)
 8012c08:	781b      	ldrb	r3, [r3, #0]
 8012c0a:	4619      	mov	r1, r3
 8012c0c:	6878      	ldr	r0, [r7, #4]
 8012c0e:	f7ff f941 	bl	8011e94 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8012c12:	2303      	movs	r3, #3
 8012c14:	73fb      	strb	r3, [r7, #15]
      break;
 8012c16:	bf00      	nop
  }

  return ret;
 8012c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c1a:	4618      	mov	r0, r3
 8012c1c:	3710      	adds	r7, #16
 8012c1e:	46bd      	mov	sp, r7
 8012c20:	bd80      	pop	{r7, pc}
 8012c22:	bf00      	nop
 8012c24:	20003cc0 	.word	0x20003cc0

08012c28 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012c28:	b580      	push	{r7, lr}
 8012c2a:	b082      	sub	sp, #8
 8012c2c:	af00      	add	r7, sp, #0
 8012c2e:	6078      	str	r0, [r7, #4]
 8012c30:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8012c32:	683b      	ldr	r3, [r7, #0]
 8012c34:	88db      	ldrh	r3, [r3, #6]
 8012c36:	2b01      	cmp	r3, #1
 8012c38:	d004      	beq.n	8012c44 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012c3a:	6839      	ldr	r1, [r7, #0]
 8012c3c:	6878      	ldr	r0, [r7, #4]
 8012c3e:	f000 f8cd 	bl	8012ddc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8012c42:	e023      	b.n	8012c8c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c4a:	b2db      	uxtb	r3, r3
 8012c4c:	2b02      	cmp	r3, #2
 8012c4e:	dc02      	bgt.n	8012c56 <USBD_GetConfig+0x2e>
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	dc03      	bgt.n	8012c5c <USBD_GetConfig+0x34>
 8012c54:	e015      	b.n	8012c82 <USBD_GetConfig+0x5a>
 8012c56:	2b03      	cmp	r3, #3
 8012c58:	d00b      	beq.n	8012c72 <USBD_GetConfig+0x4a>
 8012c5a:	e012      	b.n	8012c82 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	2200      	movs	r2, #0
 8012c60:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012c62:	687b      	ldr	r3, [r7, #4]
 8012c64:	3308      	adds	r3, #8
 8012c66:	2201      	movs	r2, #1
 8012c68:	4619      	mov	r1, r3
 8012c6a:	6878      	ldr	r0, [r7, #4]
 8012c6c:	f000 f927 	bl	8012ebe <USBD_CtlSendData>
        break;
 8012c70:	e00c      	b.n	8012c8c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	3304      	adds	r3, #4
 8012c76:	2201      	movs	r2, #1
 8012c78:	4619      	mov	r1, r3
 8012c7a:	6878      	ldr	r0, [r7, #4]
 8012c7c:	f000 f91f 	bl	8012ebe <USBD_CtlSendData>
        break;
 8012c80:	e004      	b.n	8012c8c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012c82:	6839      	ldr	r1, [r7, #0]
 8012c84:	6878      	ldr	r0, [r7, #4]
 8012c86:	f000 f8a9 	bl	8012ddc <USBD_CtlError>
        break;
 8012c8a:	bf00      	nop
}
 8012c8c:	bf00      	nop
 8012c8e:	3708      	adds	r7, #8
 8012c90:	46bd      	mov	sp, r7
 8012c92:	bd80      	pop	{r7, pc}

08012c94 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012c94:	b580      	push	{r7, lr}
 8012c96:	b082      	sub	sp, #8
 8012c98:	af00      	add	r7, sp, #0
 8012c9a:	6078      	str	r0, [r7, #4]
 8012c9c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ca4:	b2db      	uxtb	r3, r3
 8012ca6:	3b01      	subs	r3, #1
 8012ca8:	2b02      	cmp	r3, #2
 8012caa:	d81e      	bhi.n	8012cea <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012cac:	683b      	ldr	r3, [r7, #0]
 8012cae:	88db      	ldrh	r3, [r3, #6]
 8012cb0:	2b02      	cmp	r3, #2
 8012cb2:	d004      	beq.n	8012cbe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012cb4:	6839      	ldr	r1, [r7, #0]
 8012cb6:	6878      	ldr	r0, [r7, #4]
 8012cb8:	f000 f890 	bl	8012ddc <USBD_CtlError>
        break;
 8012cbc:	e01a      	b.n	8012cf4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	2201      	movs	r2, #1
 8012cc2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d005      	beq.n	8012cda <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	68db      	ldr	r3, [r3, #12]
 8012cd2:	f043 0202 	orr.w	r2, r3, #2
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	330c      	adds	r3, #12
 8012cde:	2202      	movs	r2, #2
 8012ce0:	4619      	mov	r1, r3
 8012ce2:	6878      	ldr	r0, [r7, #4]
 8012ce4:	f000 f8eb 	bl	8012ebe <USBD_CtlSendData>
      break;
 8012ce8:	e004      	b.n	8012cf4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012cea:	6839      	ldr	r1, [r7, #0]
 8012cec:	6878      	ldr	r0, [r7, #4]
 8012cee:	f000 f875 	bl	8012ddc <USBD_CtlError>
      break;
 8012cf2:	bf00      	nop
  }
}
 8012cf4:	bf00      	nop
 8012cf6:	3708      	adds	r7, #8
 8012cf8:	46bd      	mov	sp, r7
 8012cfa:	bd80      	pop	{r7, pc}

08012cfc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012cfc:	b580      	push	{r7, lr}
 8012cfe:	b082      	sub	sp, #8
 8012d00:	af00      	add	r7, sp, #0
 8012d02:	6078      	str	r0, [r7, #4]
 8012d04:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012d06:	683b      	ldr	r3, [r7, #0]
 8012d08:	885b      	ldrh	r3, [r3, #2]
 8012d0a:	2b01      	cmp	r3, #1
 8012d0c:	d106      	bne.n	8012d1c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	2201      	movs	r2, #1
 8012d12:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012d16:	6878      	ldr	r0, [r7, #4]
 8012d18:	f000 f92b 	bl	8012f72 <USBD_CtlSendStatus>
  }
}
 8012d1c:	bf00      	nop
 8012d1e:	3708      	adds	r7, #8
 8012d20:	46bd      	mov	sp, r7
 8012d22:	bd80      	pop	{r7, pc}

08012d24 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012d24:	b580      	push	{r7, lr}
 8012d26:	b082      	sub	sp, #8
 8012d28:	af00      	add	r7, sp, #0
 8012d2a:	6078      	str	r0, [r7, #4]
 8012d2c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012d34:	b2db      	uxtb	r3, r3
 8012d36:	3b01      	subs	r3, #1
 8012d38:	2b02      	cmp	r3, #2
 8012d3a:	d80b      	bhi.n	8012d54 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012d3c:	683b      	ldr	r3, [r7, #0]
 8012d3e:	885b      	ldrh	r3, [r3, #2]
 8012d40:	2b01      	cmp	r3, #1
 8012d42:	d10c      	bne.n	8012d5e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	2200      	movs	r2, #0
 8012d48:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012d4c:	6878      	ldr	r0, [r7, #4]
 8012d4e:	f000 f910 	bl	8012f72 <USBD_CtlSendStatus>
      }
      break;
 8012d52:	e004      	b.n	8012d5e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8012d54:	6839      	ldr	r1, [r7, #0]
 8012d56:	6878      	ldr	r0, [r7, #4]
 8012d58:	f000 f840 	bl	8012ddc <USBD_CtlError>
      break;
 8012d5c:	e000      	b.n	8012d60 <USBD_ClrFeature+0x3c>
      break;
 8012d5e:	bf00      	nop
  }
}
 8012d60:	bf00      	nop
 8012d62:	3708      	adds	r7, #8
 8012d64:	46bd      	mov	sp, r7
 8012d66:	bd80      	pop	{r7, pc}

08012d68 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012d68:	b580      	push	{r7, lr}
 8012d6a:	b084      	sub	sp, #16
 8012d6c:	af00      	add	r7, sp, #0
 8012d6e:	6078      	str	r0, [r7, #4]
 8012d70:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012d72:	683b      	ldr	r3, [r7, #0]
 8012d74:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	781a      	ldrb	r2, [r3, #0]
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	3301      	adds	r3, #1
 8012d82:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012d84:	68fb      	ldr	r3, [r7, #12]
 8012d86:	781a      	ldrb	r2, [r3, #0]
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	3301      	adds	r3, #1
 8012d90:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012d92:	68f8      	ldr	r0, [r7, #12]
 8012d94:	f7ff fa92 	bl	80122bc <SWAPBYTE>
 8012d98:	4603      	mov	r3, r0
 8012d9a:	461a      	mov	r2, r3
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	3301      	adds	r3, #1
 8012da4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	3301      	adds	r3, #1
 8012daa:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012dac:	68f8      	ldr	r0, [r7, #12]
 8012dae:	f7ff fa85 	bl	80122bc <SWAPBYTE>
 8012db2:	4603      	mov	r3, r0
 8012db4:	461a      	mov	r2, r3
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	3301      	adds	r3, #1
 8012dbe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012dc0:	68fb      	ldr	r3, [r7, #12]
 8012dc2:	3301      	adds	r3, #1
 8012dc4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012dc6:	68f8      	ldr	r0, [r7, #12]
 8012dc8:	f7ff fa78 	bl	80122bc <SWAPBYTE>
 8012dcc:	4603      	mov	r3, r0
 8012dce:	461a      	mov	r2, r3
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	80da      	strh	r2, [r3, #6]
}
 8012dd4:	bf00      	nop
 8012dd6:	3710      	adds	r7, #16
 8012dd8:	46bd      	mov	sp, r7
 8012dda:	bd80      	pop	{r7, pc}

08012ddc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ddc:	b580      	push	{r7, lr}
 8012dde:	b082      	sub	sp, #8
 8012de0:	af00      	add	r7, sp, #0
 8012de2:	6078      	str	r0, [r7, #4]
 8012de4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012de6:	2180      	movs	r1, #128	@ 0x80
 8012de8:	6878      	ldr	r0, [r7, #4]
 8012dea:	f000 fc6f 	bl	80136cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012dee:	2100      	movs	r1, #0
 8012df0:	6878      	ldr	r0, [r7, #4]
 8012df2:	f000 fc6b 	bl	80136cc <USBD_LL_StallEP>
}
 8012df6:	bf00      	nop
 8012df8:	3708      	adds	r7, #8
 8012dfa:	46bd      	mov	sp, r7
 8012dfc:	bd80      	pop	{r7, pc}

08012dfe <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012dfe:	b580      	push	{r7, lr}
 8012e00:	b086      	sub	sp, #24
 8012e02:	af00      	add	r7, sp, #0
 8012e04:	60f8      	str	r0, [r7, #12]
 8012e06:	60b9      	str	r1, [r7, #8]
 8012e08:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012e0a:	2300      	movs	r3, #0
 8012e0c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012e0e:	68fb      	ldr	r3, [r7, #12]
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d036      	beq.n	8012e82 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8012e18:	6938      	ldr	r0, [r7, #16]
 8012e1a:	f000 f836 	bl	8012e8a <USBD_GetLen>
 8012e1e:	4603      	mov	r3, r0
 8012e20:	3301      	adds	r3, #1
 8012e22:	b29b      	uxth	r3, r3
 8012e24:	005b      	lsls	r3, r3, #1
 8012e26:	b29a      	uxth	r2, r3
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012e2c:	7dfb      	ldrb	r3, [r7, #23]
 8012e2e:	68ba      	ldr	r2, [r7, #8]
 8012e30:	4413      	add	r3, r2
 8012e32:	687a      	ldr	r2, [r7, #4]
 8012e34:	7812      	ldrb	r2, [r2, #0]
 8012e36:	701a      	strb	r2, [r3, #0]
  idx++;
 8012e38:	7dfb      	ldrb	r3, [r7, #23]
 8012e3a:	3301      	adds	r3, #1
 8012e3c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012e3e:	7dfb      	ldrb	r3, [r7, #23]
 8012e40:	68ba      	ldr	r2, [r7, #8]
 8012e42:	4413      	add	r3, r2
 8012e44:	2203      	movs	r2, #3
 8012e46:	701a      	strb	r2, [r3, #0]
  idx++;
 8012e48:	7dfb      	ldrb	r3, [r7, #23]
 8012e4a:	3301      	adds	r3, #1
 8012e4c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012e4e:	e013      	b.n	8012e78 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8012e50:	7dfb      	ldrb	r3, [r7, #23]
 8012e52:	68ba      	ldr	r2, [r7, #8]
 8012e54:	4413      	add	r3, r2
 8012e56:	693a      	ldr	r2, [r7, #16]
 8012e58:	7812      	ldrb	r2, [r2, #0]
 8012e5a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012e5c:	693b      	ldr	r3, [r7, #16]
 8012e5e:	3301      	adds	r3, #1
 8012e60:	613b      	str	r3, [r7, #16]
    idx++;
 8012e62:	7dfb      	ldrb	r3, [r7, #23]
 8012e64:	3301      	adds	r3, #1
 8012e66:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012e68:	7dfb      	ldrb	r3, [r7, #23]
 8012e6a:	68ba      	ldr	r2, [r7, #8]
 8012e6c:	4413      	add	r3, r2
 8012e6e:	2200      	movs	r2, #0
 8012e70:	701a      	strb	r2, [r3, #0]
    idx++;
 8012e72:	7dfb      	ldrb	r3, [r7, #23]
 8012e74:	3301      	adds	r3, #1
 8012e76:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012e78:	693b      	ldr	r3, [r7, #16]
 8012e7a:	781b      	ldrb	r3, [r3, #0]
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	d1e7      	bne.n	8012e50 <USBD_GetString+0x52>
 8012e80:	e000      	b.n	8012e84 <USBD_GetString+0x86>
    return;
 8012e82:	bf00      	nop
  }
}
 8012e84:	3718      	adds	r7, #24
 8012e86:	46bd      	mov	sp, r7
 8012e88:	bd80      	pop	{r7, pc}

08012e8a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012e8a:	b480      	push	{r7}
 8012e8c:	b085      	sub	sp, #20
 8012e8e:	af00      	add	r7, sp, #0
 8012e90:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012e92:	2300      	movs	r3, #0
 8012e94:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012e9a:	e005      	b.n	8012ea8 <USBD_GetLen+0x1e>
  {
    len++;
 8012e9c:	7bfb      	ldrb	r3, [r7, #15]
 8012e9e:	3301      	adds	r3, #1
 8012ea0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012ea2:	68bb      	ldr	r3, [r7, #8]
 8012ea4:	3301      	adds	r3, #1
 8012ea6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012ea8:	68bb      	ldr	r3, [r7, #8]
 8012eaa:	781b      	ldrb	r3, [r3, #0]
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	d1f5      	bne.n	8012e9c <USBD_GetLen+0x12>
  }

  return len;
 8012eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8012eb2:	4618      	mov	r0, r3
 8012eb4:	3714      	adds	r7, #20
 8012eb6:	46bd      	mov	sp, r7
 8012eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ebc:	4770      	bx	lr

08012ebe <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012ebe:	b580      	push	{r7, lr}
 8012ec0:	b084      	sub	sp, #16
 8012ec2:	af00      	add	r7, sp, #0
 8012ec4:	60f8      	str	r0, [r7, #12]
 8012ec6:	60b9      	str	r1, [r7, #8]
 8012ec8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	2202      	movs	r2, #2
 8012ece:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8012ed2:	68fb      	ldr	r3, [r7, #12]
 8012ed4:	687a      	ldr	r2, [r7, #4]
 8012ed6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012ed8:	68fb      	ldr	r3, [r7, #12]
 8012eda:	687a      	ldr	r2, [r7, #4]
 8012edc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	68ba      	ldr	r2, [r7, #8]
 8012ee2:	2100      	movs	r1, #0
 8012ee4:	68f8      	ldr	r0, [r7, #12]
 8012ee6:	f000 fc7a 	bl	80137de <USBD_LL_Transmit>

  return USBD_OK;
 8012eea:	2300      	movs	r3, #0
}
 8012eec:	4618      	mov	r0, r3
 8012eee:	3710      	adds	r7, #16
 8012ef0:	46bd      	mov	sp, r7
 8012ef2:	bd80      	pop	{r7, pc}

08012ef4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012ef4:	b580      	push	{r7, lr}
 8012ef6:	b084      	sub	sp, #16
 8012ef8:	af00      	add	r7, sp, #0
 8012efa:	60f8      	str	r0, [r7, #12]
 8012efc:	60b9      	str	r1, [r7, #8]
 8012efe:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	68ba      	ldr	r2, [r7, #8]
 8012f04:	2100      	movs	r1, #0
 8012f06:	68f8      	ldr	r0, [r7, #12]
 8012f08:	f000 fc69 	bl	80137de <USBD_LL_Transmit>

  return USBD_OK;
 8012f0c:	2300      	movs	r3, #0
}
 8012f0e:	4618      	mov	r0, r3
 8012f10:	3710      	adds	r7, #16
 8012f12:	46bd      	mov	sp, r7
 8012f14:	bd80      	pop	{r7, pc}

08012f16 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012f16:	b580      	push	{r7, lr}
 8012f18:	b084      	sub	sp, #16
 8012f1a:	af00      	add	r7, sp, #0
 8012f1c:	60f8      	str	r0, [r7, #12]
 8012f1e:	60b9      	str	r1, [r7, #8]
 8012f20:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	2203      	movs	r2, #3
 8012f26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8012f2a:	68fb      	ldr	r3, [r7, #12]
 8012f2c:	687a      	ldr	r2, [r7, #4]
 8012f2e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	687a      	ldr	r2, [r7, #4]
 8012f36:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	68ba      	ldr	r2, [r7, #8]
 8012f3e:	2100      	movs	r1, #0
 8012f40:	68f8      	ldr	r0, [r7, #12]
 8012f42:	f000 fc6d 	bl	8013820 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012f46:	2300      	movs	r3, #0
}
 8012f48:	4618      	mov	r0, r3
 8012f4a:	3710      	adds	r7, #16
 8012f4c:	46bd      	mov	sp, r7
 8012f4e:	bd80      	pop	{r7, pc}

08012f50 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012f50:	b580      	push	{r7, lr}
 8012f52:	b084      	sub	sp, #16
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	60f8      	str	r0, [r7, #12]
 8012f58:	60b9      	str	r1, [r7, #8]
 8012f5a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	68ba      	ldr	r2, [r7, #8]
 8012f60:	2100      	movs	r1, #0
 8012f62:	68f8      	ldr	r0, [r7, #12]
 8012f64:	f000 fc5c 	bl	8013820 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012f68:	2300      	movs	r3, #0
}
 8012f6a:	4618      	mov	r0, r3
 8012f6c:	3710      	adds	r7, #16
 8012f6e:	46bd      	mov	sp, r7
 8012f70:	bd80      	pop	{r7, pc}

08012f72 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012f72:	b580      	push	{r7, lr}
 8012f74:	b082      	sub	sp, #8
 8012f76:	af00      	add	r7, sp, #0
 8012f78:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	2204      	movs	r2, #4
 8012f7e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012f82:	2300      	movs	r3, #0
 8012f84:	2200      	movs	r2, #0
 8012f86:	2100      	movs	r1, #0
 8012f88:	6878      	ldr	r0, [r7, #4]
 8012f8a:	f000 fc28 	bl	80137de <USBD_LL_Transmit>

  return USBD_OK;
 8012f8e:	2300      	movs	r3, #0
}
 8012f90:	4618      	mov	r0, r3
 8012f92:	3708      	adds	r7, #8
 8012f94:	46bd      	mov	sp, r7
 8012f96:	bd80      	pop	{r7, pc}

08012f98 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012f98:	b580      	push	{r7, lr}
 8012f9a:	b082      	sub	sp, #8
 8012f9c:	af00      	add	r7, sp, #0
 8012f9e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	2205      	movs	r2, #5
 8012fa4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012fa8:	2300      	movs	r3, #0
 8012faa:	2200      	movs	r2, #0
 8012fac:	2100      	movs	r1, #0
 8012fae:	6878      	ldr	r0, [r7, #4]
 8012fb0:	f000 fc36 	bl	8013820 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012fb4:	2300      	movs	r3, #0
}
 8012fb6:	4618      	mov	r0, r3
 8012fb8:	3708      	adds	r7, #8
 8012fba:	46bd      	mov	sp, r7
 8012fbc:	bd80      	pop	{r7, pc}
	...

08012fc0 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8012fc0:	b580      	push	{r7, lr}
 8012fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8012fc4:	2200      	movs	r2, #0
 8012fc6:	4912      	ldr	r1, [pc, #72]	@ (8013010 <MX_USB_Device_Init+0x50>)
 8012fc8:	4812      	ldr	r0, [pc, #72]	@ (8013014 <MX_USB_Device_Init+0x54>)
 8012fca:	f7fe fed9 	bl	8011d80 <USBD_Init>
 8012fce:	4603      	mov	r3, r0
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d001      	beq.n	8012fd8 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8012fd4:	f7ef fe52 	bl	8002c7c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8012fd8:	490f      	ldr	r1, [pc, #60]	@ (8013018 <MX_USB_Device_Init+0x58>)
 8012fda:	480e      	ldr	r0, [pc, #56]	@ (8013014 <MX_USB_Device_Init+0x54>)
 8012fdc:	f7fe ff00 	bl	8011de0 <USBD_RegisterClass>
 8012fe0:	4603      	mov	r3, r0
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	d001      	beq.n	8012fea <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8012fe6:	f7ef fe49 	bl	8002c7c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8012fea:	490c      	ldr	r1, [pc, #48]	@ (801301c <MX_USB_Device_Init+0x5c>)
 8012fec:	4809      	ldr	r0, [pc, #36]	@ (8013014 <MX_USB_Device_Init+0x54>)
 8012fee:	f7fe fe51 	bl	8011c94 <USBD_CDC_RegisterInterface>
 8012ff2:	4603      	mov	r3, r0
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	d001      	beq.n	8012ffc <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8012ff8:	f7ef fe40 	bl	8002c7c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8012ffc:	4805      	ldr	r0, [pc, #20]	@ (8013014 <MX_USB_Device_Init+0x54>)
 8012ffe:	f7fe ff16 	bl	8011e2e <USBD_Start>
 8013002:	4603      	mov	r3, r0
 8013004:	2b00      	cmp	r3, #0
 8013006:	d001      	beq.n	801300c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8013008:	f7ef fe38 	bl	8002c7c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 801300c:	bf00      	nop
 801300e:	bd80      	pop	{r7, pc}
 8013010:	20000174 	.word	0x20000174
 8013014:	20003cc4 	.word	0x20003cc4
 8013018:	2000005c 	.word	0x2000005c
 801301c:	20000160 	.word	0x20000160

08013020 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8013020:	b580      	push	{r7, lr}
 8013022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8013024:	2200      	movs	r2, #0
 8013026:	4905      	ldr	r1, [pc, #20]	@ (801303c <CDC_Init_FS+0x1c>)
 8013028:	4805      	ldr	r0, [pc, #20]	@ (8013040 <CDC_Init_FS+0x20>)
 801302a:	f7fe fe48 	bl	8011cbe <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801302e:	4905      	ldr	r1, [pc, #20]	@ (8013044 <CDC_Init_FS+0x24>)
 8013030:	4803      	ldr	r0, [pc, #12]	@ (8013040 <CDC_Init_FS+0x20>)
 8013032:	f7fe fe62 	bl	8011cfa <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8013036:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8013038:	4618      	mov	r0, r3
 801303a:	bd80      	pop	{r7, pc}
 801303c:	20004394 	.word	0x20004394
 8013040:	20003cc4 	.word	0x20003cc4
 8013044:	20003f94 	.word	0x20003f94

08013048 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8013048:	b480      	push	{r7}
 801304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801304c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801304e:	4618      	mov	r0, r3
 8013050:	46bd      	mov	sp, r7
 8013052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013056:	4770      	bx	lr

08013058 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8013058:	b480      	push	{r7}
 801305a:	b083      	sub	sp, #12
 801305c:	af00      	add	r7, sp, #0
 801305e:	4603      	mov	r3, r0
 8013060:	6039      	str	r1, [r7, #0]
 8013062:	71fb      	strb	r3, [r7, #7]
 8013064:	4613      	mov	r3, r2
 8013066:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8013068:	79fb      	ldrb	r3, [r7, #7]
 801306a:	2b23      	cmp	r3, #35	@ 0x23
 801306c:	d84a      	bhi.n	8013104 <CDC_Control_FS+0xac>
 801306e:	a201      	add	r2, pc, #4	@ (adr r2, 8013074 <CDC_Control_FS+0x1c>)
 8013070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013074:	08013105 	.word	0x08013105
 8013078:	08013105 	.word	0x08013105
 801307c:	08013105 	.word	0x08013105
 8013080:	08013105 	.word	0x08013105
 8013084:	08013105 	.word	0x08013105
 8013088:	08013105 	.word	0x08013105
 801308c:	08013105 	.word	0x08013105
 8013090:	08013105 	.word	0x08013105
 8013094:	08013105 	.word	0x08013105
 8013098:	08013105 	.word	0x08013105
 801309c:	08013105 	.word	0x08013105
 80130a0:	08013105 	.word	0x08013105
 80130a4:	08013105 	.word	0x08013105
 80130a8:	08013105 	.word	0x08013105
 80130ac:	08013105 	.word	0x08013105
 80130b0:	08013105 	.word	0x08013105
 80130b4:	08013105 	.word	0x08013105
 80130b8:	08013105 	.word	0x08013105
 80130bc:	08013105 	.word	0x08013105
 80130c0:	08013105 	.word	0x08013105
 80130c4:	08013105 	.word	0x08013105
 80130c8:	08013105 	.word	0x08013105
 80130cc:	08013105 	.word	0x08013105
 80130d0:	08013105 	.word	0x08013105
 80130d4:	08013105 	.word	0x08013105
 80130d8:	08013105 	.word	0x08013105
 80130dc:	08013105 	.word	0x08013105
 80130e0:	08013105 	.word	0x08013105
 80130e4:	08013105 	.word	0x08013105
 80130e8:	08013105 	.word	0x08013105
 80130ec:	08013105 	.word	0x08013105
 80130f0:	08013105 	.word	0x08013105
 80130f4:	08013105 	.word	0x08013105
 80130f8:	08013105 	.word	0x08013105
 80130fc:	08013105 	.word	0x08013105
 8013100:	08013105 	.word	0x08013105
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8013104:	bf00      	nop
  }

  return (USBD_OK);
 8013106:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013108:	4618      	mov	r0, r3
 801310a:	370c      	adds	r7, #12
 801310c:	46bd      	mov	sp, r7
 801310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013112:	4770      	bx	lr

08013114 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8013114:	b580      	push	{r7, lr}
 8013116:	b082      	sub	sp, #8
 8013118:	af00      	add	r7, sp, #0
 801311a:	6078      	str	r0, [r7, #4]
 801311c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801311e:	6879      	ldr	r1, [r7, #4]
 8013120:	4805      	ldr	r0, [pc, #20]	@ (8013138 <CDC_Receive_FS+0x24>)
 8013122:	f7fe fdea 	bl	8011cfa <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013126:	4804      	ldr	r0, [pc, #16]	@ (8013138 <CDC_Receive_FS+0x24>)
 8013128:	f7fe fe00 	bl	8011d2c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801312c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801312e:	4618      	mov	r0, r3
 8013130:	3708      	adds	r7, #8
 8013132:	46bd      	mov	sp, r7
 8013134:	bd80      	pop	{r7, pc}
 8013136:	bf00      	nop
 8013138:	20003cc4 	.word	0x20003cc4

0801313c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801313c:	b480      	push	{r7}
 801313e:	b087      	sub	sp, #28
 8013140:	af00      	add	r7, sp, #0
 8013142:	60f8      	str	r0, [r7, #12]
 8013144:	60b9      	str	r1, [r7, #8]
 8013146:	4613      	mov	r3, r2
 8013148:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801314a:	2300      	movs	r3, #0
 801314c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801314e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013152:	4618      	mov	r0, r3
 8013154:	371c      	adds	r7, #28
 8013156:	46bd      	mov	sp, r7
 8013158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801315c:	4770      	bx	lr
	...

08013160 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013160:	b480      	push	{r7}
 8013162:	b083      	sub	sp, #12
 8013164:	af00      	add	r7, sp, #0
 8013166:	4603      	mov	r3, r0
 8013168:	6039      	str	r1, [r7, #0]
 801316a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 801316c:	683b      	ldr	r3, [r7, #0]
 801316e:	2212      	movs	r2, #18
 8013170:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8013172:	4b03      	ldr	r3, [pc, #12]	@ (8013180 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8013174:	4618      	mov	r0, r3
 8013176:	370c      	adds	r7, #12
 8013178:	46bd      	mov	sp, r7
 801317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801317e:	4770      	bx	lr
 8013180:	20000194 	.word	0x20000194

08013184 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013184:	b480      	push	{r7}
 8013186:	b083      	sub	sp, #12
 8013188:	af00      	add	r7, sp, #0
 801318a:	4603      	mov	r3, r0
 801318c:	6039      	str	r1, [r7, #0]
 801318e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013190:	683b      	ldr	r3, [r7, #0]
 8013192:	2204      	movs	r2, #4
 8013194:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013196:	4b03      	ldr	r3, [pc, #12]	@ (80131a4 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8013198:	4618      	mov	r0, r3
 801319a:	370c      	adds	r7, #12
 801319c:	46bd      	mov	sp, r7
 801319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a2:	4770      	bx	lr
 80131a4:	200001a8 	.word	0x200001a8

080131a8 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80131a8:	b580      	push	{r7, lr}
 80131aa:	b082      	sub	sp, #8
 80131ac:	af00      	add	r7, sp, #0
 80131ae:	4603      	mov	r3, r0
 80131b0:	6039      	str	r1, [r7, #0]
 80131b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80131b4:	79fb      	ldrb	r3, [r7, #7]
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d105      	bne.n	80131c6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80131ba:	683a      	ldr	r2, [r7, #0]
 80131bc:	4907      	ldr	r1, [pc, #28]	@ (80131dc <USBD_CDC_ProductStrDescriptor+0x34>)
 80131be:	4808      	ldr	r0, [pc, #32]	@ (80131e0 <USBD_CDC_ProductStrDescriptor+0x38>)
 80131c0:	f7ff fe1d 	bl	8012dfe <USBD_GetString>
 80131c4:	e004      	b.n	80131d0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80131c6:	683a      	ldr	r2, [r7, #0]
 80131c8:	4904      	ldr	r1, [pc, #16]	@ (80131dc <USBD_CDC_ProductStrDescriptor+0x34>)
 80131ca:	4805      	ldr	r0, [pc, #20]	@ (80131e0 <USBD_CDC_ProductStrDescriptor+0x38>)
 80131cc:	f7ff fe17 	bl	8012dfe <USBD_GetString>
  }
  return USBD_StrDesc;
 80131d0:	4b02      	ldr	r3, [pc, #8]	@ (80131dc <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80131d2:	4618      	mov	r0, r3
 80131d4:	3708      	adds	r7, #8
 80131d6:	46bd      	mov	sp, r7
 80131d8:	bd80      	pop	{r7, pc}
 80131da:	bf00      	nop
 80131dc:	20004794 	.word	0x20004794
 80131e0:	080181b8 	.word	0x080181b8

080131e4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80131e4:	b580      	push	{r7, lr}
 80131e6:	b082      	sub	sp, #8
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	4603      	mov	r3, r0
 80131ec:	6039      	str	r1, [r7, #0]
 80131ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80131f0:	683a      	ldr	r2, [r7, #0]
 80131f2:	4904      	ldr	r1, [pc, #16]	@ (8013204 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80131f4:	4804      	ldr	r0, [pc, #16]	@ (8013208 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80131f6:	f7ff fe02 	bl	8012dfe <USBD_GetString>
  return USBD_StrDesc;
 80131fa:	4b02      	ldr	r3, [pc, #8]	@ (8013204 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80131fc:	4618      	mov	r0, r3
 80131fe:	3708      	adds	r7, #8
 8013200:	46bd      	mov	sp, r7
 8013202:	bd80      	pop	{r7, pc}
 8013204:	20004794 	.word	0x20004794
 8013208:	080181d0 	.word	0x080181d0

0801320c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801320c:	b580      	push	{r7, lr}
 801320e:	b082      	sub	sp, #8
 8013210:	af00      	add	r7, sp, #0
 8013212:	4603      	mov	r3, r0
 8013214:	6039      	str	r1, [r7, #0]
 8013216:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013218:	683b      	ldr	r3, [r7, #0]
 801321a:	221a      	movs	r2, #26
 801321c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801321e:	f000 f843 	bl	80132a8 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8013222:	4b02      	ldr	r3, [pc, #8]	@ (801322c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8013224:	4618      	mov	r0, r3
 8013226:	3708      	adds	r7, #8
 8013228:	46bd      	mov	sp, r7
 801322a:	bd80      	pop	{r7, pc}
 801322c:	200001ac 	.word	0x200001ac

08013230 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013230:	b580      	push	{r7, lr}
 8013232:	b082      	sub	sp, #8
 8013234:	af00      	add	r7, sp, #0
 8013236:	4603      	mov	r3, r0
 8013238:	6039      	str	r1, [r7, #0]
 801323a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801323c:	79fb      	ldrb	r3, [r7, #7]
 801323e:	2b00      	cmp	r3, #0
 8013240:	d105      	bne.n	801324e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8013242:	683a      	ldr	r2, [r7, #0]
 8013244:	4907      	ldr	r1, [pc, #28]	@ (8013264 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8013246:	4808      	ldr	r0, [pc, #32]	@ (8013268 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8013248:	f7ff fdd9 	bl	8012dfe <USBD_GetString>
 801324c:	e004      	b.n	8013258 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801324e:	683a      	ldr	r2, [r7, #0]
 8013250:	4904      	ldr	r1, [pc, #16]	@ (8013264 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8013252:	4805      	ldr	r0, [pc, #20]	@ (8013268 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8013254:	f7ff fdd3 	bl	8012dfe <USBD_GetString>
  }
  return USBD_StrDesc;
 8013258:	4b02      	ldr	r3, [pc, #8]	@ (8013264 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801325a:	4618      	mov	r0, r3
 801325c:	3708      	adds	r7, #8
 801325e:	46bd      	mov	sp, r7
 8013260:	bd80      	pop	{r7, pc}
 8013262:	bf00      	nop
 8013264:	20004794 	.word	0x20004794
 8013268:	080181e4 	.word	0x080181e4

0801326c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801326c:	b580      	push	{r7, lr}
 801326e:	b082      	sub	sp, #8
 8013270:	af00      	add	r7, sp, #0
 8013272:	4603      	mov	r3, r0
 8013274:	6039      	str	r1, [r7, #0]
 8013276:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013278:	79fb      	ldrb	r3, [r7, #7]
 801327a:	2b00      	cmp	r3, #0
 801327c:	d105      	bne.n	801328a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801327e:	683a      	ldr	r2, [r7, #0]
 8013280:	4907      	ldr	r1, [pc, #28]	@ (80132a0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8013282:	4808      	ldr	r0, [pc, #32]	@ (80132a4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8013284:	f7ff fdbb 	bl	8012dfe <USBD_GetString>
 8013288:	e004      	b.n	8013294 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801328a:	683a      	ldr	r2, [r7, #0]
 801328c:	4904      	ldr	r1, [pc, #16]	@ (80132a0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801328e:	4805      	ldr	r0, [pc, #20]	@ (80132a4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8013290:	f7ff fdb5 	bl	8012dfe <USBD_GetString>
  }
  return USBD_StrDesc;
 8013294:	4b02      	ldr	r3, [pc, #8]	@ (80132a0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8013296:	4618      	mov	r0, r3
 8013298:	3708      	adds	r7, #8
 801329a:	46bd      	mov	sp, r7
 801329c:	bd80      	pop	{r7, pc}
 801329e:	bf00      	nop
 80132a0:	20004794 	.word	0x20004794
 80132a4:	080181f0 	.word	0x080181f0

080132a8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80132a8:	b580      	push	{r7, lr}
 80132aa:	b084      	sub	sp, #16
 80132ac:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80132ae:	4b0f      	ldr	r3, [pc, #60]	@ (80132ec <Get_SerialNum+0x44>)
 80132b0:	681b      	ldr	r3, [r3, #0]
 80132b2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80132b4:	4b0e      	ldr	r3, [pc, #56]	@ (80132f0 <Get_SerialNum+0x48>)
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80132ba:	4b0e      	ldr	r3, [pc, #56]	@ (80132f4 <Get_SerialNum+0x4c>)
 80132bc:	681b      	ldr	r3, [r3, #0]
 80132be:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80132c0:	68fa      	ldr	r2, [r7, #12]
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	4413      	add	r3, r2
 80132c6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80132c8:	68fb      	ldr	r3, [r7, #12]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d009      	beq.n	80132e2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80132ce:	2208      	movs	r2, #8
 80132d0:	4909      	ldr	r1, [pc, #36]	@ (80132f8 <Get_SerialNum+0x50>)
 80132d2:	68f8      	ldr	r0, [r7, #12]
 80132d4:	f000 f814 	bl	8013300 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80132d8:	2204      	movs	r2, #4
 80132da:	4908      	ldr	r1, [pc, #32]	@ (80132fc <Get_SerialNum+0x54>)
 80132dc:	68b8      	ldr	r0, [r7, #8]
 80132de:	f000 f80f 	bl	8013300 <IntToUnicode>
  }
}
 80132e2:	bf00      	nop
 80132e4:	3710      	adds	r7, #16
 80132e6:	46bd      	mov	sp, r7
 80132e8:	bd80      	pop	{r7, pc}
 80132ea:	bf00      	nop
 80132ec:	1fff7590 	.word	0x1fff7590
 80132f0:	1fff7594 	.word	0x1fff7594
 80132f4:	1fff7598 	.word	0x1fff7598
 80132f8:	200001ae 	.word	0x200001ae
 80132fc:	200001be 	.word	0x200001be

08013300 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013300:	b480      	push	{r7}
 8013302:	b087      	sub	sp, #28
 8013304:	af00      	add	r7, sp, #0
 8013306:	60f8      	str	r0, [r7, #12]
 8013308:	60b9      	str	r1, [r7, #8]
 801330a:	4613      	mov	r3, r2
 801330c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801330e:	2300      	movs	r3, #0
 8013310:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8013312:	2300      	movs	r3, #0
 8013314:	75fb      	strb	r3, [r7, #23]
 8013316:	e027      	b.n	8013368 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013318:	68fb      	ldr	r3, [r7, #12]
 801331a:	0f1b      	lsrs	r3, r3, #28
 801331c:	2b09      	cmp	r3, #9
 801331e:	d80b      	bhi.n	8013338 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	0f1b      	lsrs	r3, r3, #28
 8013324:	b2da      	uxtb	r2, r3
 8013326:	7dfb      	ldrb	r3, [r7, #23]
 8013328:	005b      	lsls	r3, r3, #1
 801332a:	4619      	mov	r1, r3
 801332c:	68bb      	ldr	r3, [r7, #8]
 801332e:	440b      	add	r3, r1
 8013330:	3230      	adds	r2, #48	@ 0x30
 8013332:	b2d2      	uxtb	r2, r2
 8013334:	701a      	strb	r2, [r3, #0]
 8013336:	e00a      	b.n	801334e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8013338:	68fb      	ldr	r3, [r7, #12]
 801333a:	0f1b      	lsrs	r3, r3, #28
 801333c:	b2da      	uxtb	r2, r3
 801333e:	7dfb      	ldrb	r3, [r7, #23]
 8013340:	005b      	lsls	r3, r3, #1
 8013342:	4619      	mov	r1, r3
 8013344:	68bb      	ldr	r3, [r7, #8]
 8013346:	440b      	add	r3, r1
 8013348:	3237      	adds	r2, #55	@ 0x37
 801334a:	b2d2      	uxtb	r2, r2
 801334c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	011b      	lsls	r3, r3, #4
 8013352:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8013354:	7dfb      	ldrb	r3, [r7, #23]
 8013356:	005b      	lsls	r3, r3, #1
 8013358:	3301      	adds	r3, #1
 801335a:	68ba      	ldr	r2, [r7, #8]
 801335c:	4413      	add	r3, r2
 801335e:	2200      	movs	r2, #0
 8013360:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8013362:	7dfb      	ldrb	r3, [r7, #23]
 8013364:	3301      	adds	r3, #1
 8013366:	75fb      	strb	r3, [r7, #23]
 8013368:	7dfa      	ldrb	r2, [r7, #23]
 801336a:	79fb      	ldrb	r3, [r7, #7]
 801336c:	429a      	cmp	r2, r3
 801336e:	d3d3      	bcc.n	8013318 <IntToUnicode+0x18>
  }
}
 8013370:	bf00      	nop
 8013372:	bf00      	nop
 8013374:	371c      	adds	r7, #28
 8013376:	46bd      	mov	sp, r7
 8013378:	f85d 7b04 	ldr.w	r7, [sp], #4
 801337c:	4770      	bx	lr
	...

08013380 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013380:	b580      	push	{r7, lr}
 8013382:	b098      	sub	sp, #96	@ 0x60
 8013384:	af00      	add	r7, sp, #0
 8013386:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8013388:	f107 030c 	add.w	r3, r7, #12
 801338c:	2254      	movs	r2, #84	@ 0x54
 801338e:	2100      	movs	r1, #0
 8013390:	4618      	mov	r0, r3
 8013392:	f001 fa9c 	bl	80148ce <memset>
  if(pcdHandle->Instance==USB)
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	4a15      	ldr	r2, [pc, #84]	@ (80133f0 <HAL_PCD_MspInit+0x70>)
 801339c:	4293      	cmp	r3, r2
 801339e:	d122      	bne.n	80133e6 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80133a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80133a4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80133a6:	2300      	movs	r3, #0
 80133a8:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80133aa:	f107 030c 	add.w	r3, r7, #12
 80133ae:	4618      	mov	r0, r3
 80133b0:	f7f8 fe7e 	bl	800c0b0 <HAL_RCCEx_PeriphCLKConfig>
 80133b4:	4603      	mov	r3, r0
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d001      	beq.n	80133be <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 80133ba:	f7ef fc5f 	bl	8002c7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80133be:	4b0d      	ldr	r3, [pc, #52]	@ (80133f4 <HAL_PCD_MspInit+0x74>)
 80133c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80133c2:	4a0c      	ldr	r2, [pc, #48]	@ (80133f4 <HAL_PCD_MspInit+0x74>)
 80133c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80133c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80133ca:	4b0a      	ldr	r3, [pc, #40]	@ (80133f4 <HAL_PCD_MspInit+0x74>)
 80133cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80133ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80133d2:	60bb      	str	r3, [r7, #8]
 80133d4:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80133d6:	2200      	movs	r2, #0
 80133d8:	2100      	movs	r1, #0
 80133da:	2014      	movs	r0, #20
 80133dc:	f7f3 fe6d 	bl	80070ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80133e0:	2014      	movs	r0, #20
 80133e2:	f7f3 fe84 	bl	80070ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80133e6:	bf00      	nop
 80133e8:	3760      	adds	r7, #96	@ 0x60
 80133ea:	46bd      	mov	sp, r7
 80133ec:	bd80      	pop	{r7, pc}
 80133ee:	bf00      	nop
 80133f0:	40005c00 	.word	0x40005c00
 80133f4:	40021000 	.word	0x40021000

080133f8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80133f8:	b580      	push	{r7, lr}
 80133fa:	b082      	sub	sp, #8
 80133fc:	af00      	add	r7, sp, #0
 80133fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 801340c:	4619      	mov	r1, r3
 801340e:	4610      	mov	r0, r2
 8013410:	f7fe fd58 	bl	8011ec4 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8013414:	bf00      	nop
 8013416:	3708      	adds	r7, #8
 8013418:	46bd      	mov	sp, r7
 801341a:	bd80      	pop	{r7, pc}

0801341c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801341c:	b580      	push	{r7, lr}
 801341e:	b082      	sub	sp, #8
 8013420:	af00      	add	r7, sp, #0
 8013422:	6078      	str	r0, [r7, #4]
 8013424:	460b      	mov	r3, r1
 8013426:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801342e:	78fa      	ldrb	r2, [r7, #3]
 8013430:	6879      	ldr	r1, [r7, #4]
 8013432:	4613      	mov	r3, r2
 8013434:	009b      	lsls	r3, r3, #2
 8013436:	4413      	add	r3, r2
 8013438:	00db      	lsls	r3, r3, #3
 801343a:	440b      	add	r3, r1
 801343c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013440:	681a      	ldr	r2, [r3, #0]
 8013442:	78fb      	ldrb	r3, [r7, #3]
 8013444:	4619      	mov	r1, r3
 8013446:	f7fe fd92 	bl	8011f6e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801344a:	bf00      	nop
 801344c:	3708      	adds	r7, #8
 801344e:	46bd      	mov	sp, r7
 8013450:	bd80      	pop	{r7, pc}

08013452 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013452:	b580      	push	{r7, lr}
 8013454:	b082      	sub	sp, #8
 8013456:	af00      	add	r7, sp, #0
 8013458:	6078      	str	r0, [r7, #4]
 801345a:	460b      	mov	r3, r1
 801345c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8013464:	78fa      	ldrb	r2, [r7, #3]
 8013466:	6879      	ldr	r1, [r7, #4]
 8013468:	4613      	mov	r3, r2
 801346a:	009b      	lsls	r3, r3, #2
 801346c:	4413      	add	r3, r2
 801346e:	00db      	lsls	r3, r3, #3
 8013470:	440b      	add	r3, r1
 8013472:	3324      	adds	r3, #36	@ 0x24
 8013474:	681a      	ldr	r2, [r3, #0]
 8013476:	78fb      	ldrb	r3, [r7, #3]
 8013478:	4619      	mov	r1, r3
 801347a:	f7fe fddb 	bl	8012034 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 801347e:	bf00      	nop
 8013480:	3708      	adds	r7, #8
 8013482:	46bd      	mov	sp, r7
 8013484:	bd80      	pop	{r7, pc}

08013486 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013486:	b580      	push	{r7, lr}
 8013488:	b082      	sub	sp, #8
 801348a:	af00      	add	r7, sp, #0
 801348c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8013494:	4618      	mov	r0, r3
 8013496:	f7fe feef 	bl	8012278 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801349a:	bf00      	nop
 801349c:	3708      	adds	r7, #8
 801349e:	46bd      	mov	sp, r7
 80134a0:	bd80      	pop	{r7, pc}

080134a2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80134a2:	b580      	push	{r7, lr}
 80134a4:	b084      	sub	sp, #16
 80134a6:	af00      	add	r7, sp, #0
 80134a8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80134aa:	2301      	movs	r3, #1
 80134ac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	795b      	ldrb	r3, [r3, #5]
 80134b2:	2b02      	cmp	r3, #2
 80134b4:	d001      	beq.n	80134ba <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80134b6:	f7ef fbe1 	bl	8002c7c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80134c0:	7bfa      	ldrb	r2, [r7, #15]
 80134c2:	4611      	mov	r1, r2
 80134c4:	4618      	mov	r0, r3
 80134c6:	f7fe fe99 	bl	80121fc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80134d0:	4618      	mov	r0, r3
 80134d2:	f7fe fe45 	bl	8012160 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80134d6:	bf00      	nop
 80134d8:	3710      	adds	r7, #16
 80134da:	46bd      	mov	sp, r7
 80134dc:	bd80      	pop	{r7, pc}
	...

080134e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80134e0:	b580      	push	{r7, lr}
 80134e2:	b082      	sub	sp, #8
 80134e4:	af00      	add	r7, sp, #0
 80134e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80134ee:	4618      	mov	r0, r3
 80134f0:	f7fe fe94 	bl	801221c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	7a5b      	ldrb	r3, [r3, #9]
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d005      	beq.n	8013508 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80134fc:	4b04      	ldr	r3, [pc, #16]	@ (8013510 <HAL_PCD_SuspendCallback+0x30>)
 80134fe:	691b      	ldr	r3, [r3, #16]
 8013500:	4a03      	ldr	r2, [pc, #12]	@ (8013510 <HAL_PCD_SuspendCallback+0x30>)
 8013502:	f043 0306 	orr.w	r3, r3, #6
 8013506:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8013508:	bf00      	nop
 801350a:	3708      	adds	r7, #8
 801350c:	46bd      	mov	sp, r7
 801350e:	bd80      	pop	{r7, pc}
 8013510:	e000ed00 	.word	0xe000ed00

08013514 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013514:	b580      	push	{r7, lr}
 8013516:	b082      	sub	sp, #8
 8013518:	af00      	add	r7, sp, #0
 801351a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	7a5b      	ldrb	r3, [r3, #9]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d007      	beq.n	8013534 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013524:	4b08      	ldr	r3, [pc, #32]	@ (8013548 <HAL_PCD_ResumeCallback+0x34>)
 8013526:	691b      	ldr	r3, [r3, #16]
 8013528:	4a07      	ldr	r2, [pc, #28]	@ (8013548 <HAL_PCD_ResumeCallback+0x34>)
 801352a:	f023 0306 	bic.w	r3, r3, #6
 801352e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8013530:	f000 f9f8 	bl	8013924 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801353a:	4618      	mov	r0, r3
 801353c:	f7fe fe84 	bl	8012248 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8013540:	bf00      	nop
 8013542:	3708      	adds	r7, #8
 8013544:	46bd      	mov	sp, r7
 8013546:	bd80      	pop	{r7, pc}
 8013548:	e000ed00 	.word	0xe000ed00

0801354c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801354c:	b580      	push	{r7, lr}
 801354e:	b082      	sub	sp, #8
 8013550:	af00      	add	r7, sp, #0
 8013552:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8013554:	4a2b      	ldr	r2, [pc, #172]	@ (8013604 <USBD_LL_Init+0xb8>)
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	4a29      	ldr	r2, [pc, #164]	@ (8013604 <USBD_LL_Init+0xb8>)
 8013560:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8013564:	4b27      	ldr	r3, [pc, #156]	@ (8013604 <USBD_LL_Init+0xb8>)
 8013566:	4a28      	ldr	r2, [pc, #160]	@ (8013608 <USBD_LL_Init+0xbc>)
 8013568:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801356a:	4b26      	ldr	r3, [pc, #152]	@ (8013604 <USBD_LL_Init+0xb8>)
 801356c:	2208      	movs	r2, #8
 801356e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8013570:	4b24      	ldr	r3, [pc, #144]	@ (8013604 <USBD_LL_Init+0xb8>)
 8013572:	2202      	movs	r2, #2
 8013574:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8013576:	4b23      	ldr	r3, [pc, #140]	@ (8013604 <USBD_LL_Init+0xb8>)
 8013578:	2202      	movs	r2, #2
 801357a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 801357c:	4b21      	ldr	r3, [pc, #132]	@ (8013604 <USBD_LL_Init+0xb8>)
 801357e:	2200      	movs	r2, #0
 8013580:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8013582:	4b20      	ldr	r3, [pc, #128]	@ (8013604 <USBD_LL_Init+0xb8>)
 8013584:	2200      	movs	r2, #0
 8013586:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8013588:	4b1e      	ldr	r3, [pc, #120]	@ (8013604 <USBD_LL_Init+0xb8>)
 801358a:	2200      	movs	r2, #0
 801358c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 801358e:	4b1d      	ldr	r3, [pc, #116]	@ (8013604 <USBD_LL_Init+0xb8>)
 8013590:	2200      	movs	r2, #0
 8013592:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8013594:	481b      	ldr	r0, [pc, #108]	@ (8013604 <USBD_LL_Init+0xb8>)
 8013596:	f7f6 fa7b 	bl	8009a90 <HAL_PCD_Init>
 801359a:	4603      	mov	r3, r0
 801359c:	2b00      	cmp	r3, #0
 801359e:	d001      	beq.n	80135a4 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80135a0:	f7ef fb6c 	bl	8002c7c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80135aa:	2318      	movs	r3, #24
 80135ac:	2200      	movs	r2, #0
 80135ae:	2100      	movs	r1, #0
 80135b0:	f7f7 ff02 	bl	800b3b8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80135ba:	2358      	movs	r3, #88	@ 0x58
 80135bc:	2200      	movs	r2, #0
 80135be:	2180      	movs	r1, #128	@ 0x80
 80135c0:	f7f7 fefa 	bl	800b3b8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80135ca:	23c0      	movs	r3, #192	@ 0xc0
 80135cc:	2200      	movs	r2, #0
 80135ce:	2181      	movs	r1, #129	@ 0x81
 80135d0:	f7f7 fef2 	bl	800b3b8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80135da:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80135de:	2200      	movs	r2, #0
 80135e0:	2101      	movs	r1, #1
 80135e2:	f7f7 fee9 	bl	800b3b8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80135ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80135f0:	2200      	movs	r2, #0
 80135f2:	2182      	movs	r1, #130	@ 0x82
 80135f4:	f7f7 fee0 	bl	800b3b8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80135f8:	2300      	movs	r3, #0
}
 80135fa:	4618      	mov	r0, r3
 80135fc:	3708      	adds	r7, #8
 80135fe:	46bd      	mov	sp, r7
 8013600:	bd80      	pop	{r7, pc}
 8013602:	bf00      	nop
 8013604:	20004994 	.word	0x20004994
 8013608:	40005c00 	.word	0x40005c00

0801360c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801360c:	b580      	push	{r7, lr}
 801360e:	b084      	sub	sp, #16
 8013610:	af00      	add	r7, sp, #0
 8013612:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013614:	2300      	movs	r3, #0
 8013616:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013618:	2300      	movs	r3, #0
 801361a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8013622:	4618      	mov	r0, r3
 8013624:	f7f6 fb02 	bl	8009c2c <HAL_PCD_Start>
 8013628:	4603      	mov	r3, r0
 801362a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801362c:	7bfb      	ldrb	r3, [r7, #15]
 801362e:	4618      	mov	r0, r3
 8013630:	f000 f97e 	bl	8013930 <USBD_Get_USB_Status>
 8013634:	4603      	mov	r3, r0
 8013636:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013638:	7bbb      	ldrb	r3, [r7, #14]
}
 801363a:	4618      	mov	r0, r3
 801363c:	3710      	adds	r7, #16
 801363e:	46bd      	mov	sp, r7
 8013640:	bd80      	pop	{r7, pc}

08013642 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8013642:	b580      	push	{r7, lr}
 8013644:	b084      	sub	sp, #16
 8013646:	af00      	add	r7, sp, #0
 8013648:	6078      	str	r0, [r7, #4]
 801364a:	4608      	mov	r0, r1
 801364c:	4611      	mov	r1, r2
 801364e:	461a      	mov	r2, r3
 8013650:	4603      	mov	r3, r0
 8013652:	70fb      	strb	r3, [r7, #3]
 8013654:	460b      	mov	r3, r1
 8013656:	70bb      	strb	r3, [r7, #2]
 8013658:	4613      	mov	r3, r2
 801365a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801365c:	2300      	movs	r3, #0
 801365e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013660:	2300      	movs	r3, #0
 8013662:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801366a:	78bb      	ldrb	r3, [r7, #2]
 801366c:	883a      	ldrh	r2, [r7, #0]
 801366e:	78f9      	ldrb	r1, [r7, #3]
 8013670:	f7f6 fc49 	bl	8009f06 <HAL_PCD_EP_Open>
 8013674:	4603      	mov	r3, r0
 8013676:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013678:	7bfb      	ldrb	r3, [r7, #15]
 801367a:	4618      	mov	r0, r3
 801367c:	f000 f958 	bl	8013930 <USBD_Get_USB_Status>
 8013680:	4603      	mov	r3, r0
 8013682:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013684:	7bbb      	ldrb	r3, [r7, #14]
}
 8013686:	4618      	mov	r0, r3
 8013688:	3710      	adds	r7, #16
 801368a:	46bd      	mov	sp, r7
 801368c:	bd80      	pop	{r7, pc}

0801368e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801368e:	b580      	push	{r7, lr}
 8013690:	b084      	sub	sp, #16
 8013692:	af00      	add	r7, sp, #0
 8013694:	6078      	str	r0, [r7, #4]
 8013696:	460b      	mov	r3, r1
 8013698:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801369a:	2300      	movs	r3, #0
 801369c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801369e:	2300      	movs	r3, #0
 80136a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80136a8:	78fa      	ldrb	r2, [r7, #3]
 80136aa:	4611      	mov	r1, r2
 80136ac:	4618      	mov	r0, r3
 80136ae:	f7f6 fc89 	bl	8009fc4 <HAL_PCD_EP_Close>
 80136b2:	4603      	mov	r3, r0
 80136b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80136b6:	7bfb      	ldrb	r3, [r7, #15]
 80136b8:	4618      	mov	r0, r3
 80136ba:	f000 f939 	bl	8013930 <USBD_Get_USB_Status>
 80136be:	4603      	mov	r3, r0
 80136c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80136c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80136c4:	4618      	mov	r0, r3
 80136c6:	3710      	adds	r7, #16
 80136c8:	46bd      	mov	sp, r7
 80136ca:	bd80      	pop	{r7, pc}

080136cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b084      	sub	sp, #16
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
 80136d4:	460b      	mov	r3, r1
 80136d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80136d8:	2300      	movs	r3, #0
 80136da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80136dc:	2300      	movs	r3, #0
 80136de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80136e6:	78fa      	ldrb	r2, [r7, #3]
 80136e8:	4611      	mov	r1, r2
 80136ea:	4618      	mov	r0, r3
 80136ec:	f7f6 fd32 	bl	800a154 <HAL_PCD_EP_SetStall>
 80136f0:	4603      	mov	r3, r0
 80136f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80136f4:	7bfb      	ldrb	r3, [r7, #15]
 80136f6:	4618      	mov	r0, r3
 80136f8:	f000 f91a 	bl	8013930 <USBD_Get_USB_Status>
 80136fc:	4603      	mov	r3, r0
 80136fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013700:	7bbb      	ldrb	r3, [r7, #14]
}
 8013702:	4618      	mov	r0, r3
 8013704:	3710      	adds	r7, #16
 8013706:	46bd      	mov	sp, r7
 8013708:	bd80      	pop	{r7, pc}

0801370a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801370a:	b580      	push	{r7, lr}
 801370c:	b084      	sub	sp, #16
 801370e:	af00      	add	r7, sp, #0
 8013710:	6078      	str	r0, [r7, #4]
 8013712:	460b      	mov	r3, r1
 8013714:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013716:	2300      	movs	r3, #0
 8013718:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801371a:	2300      	movs	r3, #0
 801371c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8013724:	78fa      	ldrb	r2, [r7, #3]
 8013726:	4611      	mov	r1, r2
 8013728:	4618      	mov	r0, r3
 801372a:	f7f6 fd65 	bl	800a1f8 <HAL_PCD_EP_ClrStall>
 801372e:	4603      	mov	r3, r0
 8013730:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013732:	7bfb      	ldrb	r3, [r7, #15]
 8013734:	4618      	mov	r0, r3
 8013736:	f000 f8fb 	bl	8013930 <USBD_Get_USB_Status>
 801373a:	4603      	mov	r3, r0
 801373c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801373e:	7bbb      	ldrb	r3, [r7, #14]
}
 8013740:	4618      	mov	r0, r3
 8013742:	3710      	adds	r7, #16
 8013744:	46bd      	mov	sp, r7
 8013746:	bd80      	pop	{r7, pc}

08013748 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013748:	b480      	push	{r7}
 801374a:	b085      	sub	sp, #20
 801374c:	af00      	add	r7, sp, #0
 801374e:	6078      	str	r0, [r7, #4]
 8013750:	460b      	mov	r3, r1
 8013752:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801375a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801375c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013760:	2b00      	cmp	r3, #0
 8013762:	da0b      	bge.n	801377c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013764:	78fb      	ldrb	r3, [r7, #3]
 8013766:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801376a:	68f9      	ldr	r1, [r7, #12]
 801376c:	4613      	mov	r3, r2
 801376e:	009b      	lsls	r3, r3, #2
 8013770:	4413      	add	r3, r2
 8013772:	00db      	lsls	r3, r3, #3
 8013774:	440b      	add	r3, r1
 8013776:	3312      	adds	r3, #18
 8013778:	781b      	ldrb	r3, [r3, #0]
 801377a:	e00b      	b.n	8013794 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801377c:	78fb      	ldrb	r3, [r7, #3]
 801377e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013782:	68f9      	ldr	r1, [r7, #12]
 8013784:	4613      	mov	r3, r2
 8013786:	009b      	lsls	r3, r3, #2
 8013788:	4413      	add	r3, r2
 801378a:	00db      	lsls	r3, r3, #3
 801378c:	440b      	add	r3, r1
 801378e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8013792:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013794:	4618      	mov	r0, r3
 8013796:	3714      	adds	r7, #20
 8013798:	46bd      	mov	sp, r7
 801379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801379e:	4770      	bx	lr

080137a0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80137a0:	b580      	push	{r7, lr}
 80137a2:	b084      	sub	sp, #16
 80137a4:	af00      	add	r7, sp, #0
 80137a6:	6078      	str	r0, [r7, #4]
 80137a8:	460b      	mov	r3, r1
 80137aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80137ac:	2300      	movs	r3, #0
 80137ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80137b0:	2300      	movs	r3, #0
 80137b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80137ba:	78fa      	ldrb	r2, [r7, #3]
 80137bc:	4611      	mov	r1, r2
 80137be:	4618      	mov	r0, r3
 80137c0:	f7f6 fb7d 	bl	8009ebe <HAL_PCD_SetAddress>
 80137c4:	4603      	mov	r3, r0
 80137c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80137c8:	7bfb      	ldrb	r3, [r7, #15]
 80137ca:	4618      	mov	r0, r3
 80137cc:	f000 f8b0 	bl	8013930 <USBD_Get_USB_Status>
 80137d0:	4603      	mov	r3, r0
 80137d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80137d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80137d6:	4618      	mov	r0, r3
 80137d8:	3710      	adds	r7, #16
 80137da:	46bd      	mov	sp, r7
 80137dc:	bd80      	pop	{r7, pc}

080137de <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80137de:	b580      	push	{r7, lr}
 80137e0:	b086      	sub	sp, #24
 80137e2:	af00      	add	r7, sp, #0
 80137e4:	60f8      	str	r0, [r7, #12]
 80137e6:	607a      	str	r2, [r7, #4]
 80137e8:	603b      	str	r3, [r7, #0]
 80137ea:	460b      	mov	r3, r1
 80137ec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80137ee:	2300      	movs	r3, #0
 80137f0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80137f2:	2300      	movs	r3, #0
 80137f4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80137fc:	7af9      	ldrb	r1, [r7, #11]
 80137fe:	683b      	ldr	r3, [r7, #0]
 8013800:	687a      	ldr	r2, [r7, #4]
 8013802:	f7f6 fc70 	bl	800a0e6 <HAL_PCD_EP_Transmit>
 8013806:	4603      	mov	r3, r0
 8013808:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801380a:	7dfb      	ldrb	r3, [r7, #23]
 801380c:	4618      	mov	r0, r3
 801380e:	f000 f88f 	bl	8013930 <USBD_Get_USB_Status>
 8013812:	4603      	mov	r3, r0
 8013814:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8013816:	7dbb      	ldrb	r3, [r7, #22]
}
 8013818:	4618      	mov	r0, r3
 801381a:	3718      	adds	r7, #24
 801381c:	46bd      	mov	sp, r7
 801381e:	bd80      	pop	{r7, pc}

08013820 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013820:	b580      	push	{r7, lr}
 8013822:	b086      	sub	sp, #24
 8013824:	af00      	add	r7, sp, #0
 8013826:	60f8      	str	r0, [r7, #12]
 8013828:	607a      	str	r2, [r7, #4]
 801382a:	603b      	str	r3, [r7, #0]
 801382c:	460b      	mov	r3, r1
 801382e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013830:	2300      	movs	r3, #0
 8013832:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013834:	2300      	movs	r3, #0
 8013836:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013838:	68fb      	ldr	r3, [r7, #12]
 801383a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801383e:	7af9      	ldrb	r1, [r7, #11]
 8013840:	683b      	ldr	r3, [r7, #0]
 8013842:	687a      	ldr	r2, [r7, #4]
 8013844:	f7f6 fc06 	bl	800a054 <HAL_PCD_EP_Receive>
 8013848:	4603      	mov	r3, r0
 801384a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801384c:	7dfb      	ldrb	r3, [r7, #23]
 801384e:	4618      	mov	r0, r3
 8013850:	f000 f86e 	bl	8013930 <USBD_Get_USB_Status>
 8013854:	4603      	mov	r3, r0
 8013856:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8013858:	7dbb      	ldrb	r3, [r7, #22]
}
 801385a:	4618      	mov	r0, r3
 801385c:	3718      	adds	r7, #24
 801385e:	46bd      	mov	sp, r7
 8013860:	bd80      	pop	{r7, pc}

08013862 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013862:	b580      	push	{r7, lr}
 8013864:	b082      	sub	sp, #8
 8013866:	af00      	add	r7, sp, #0
 8013868:	6078      	str	r0, [r7, #4]
 801386a:	460b      	mov	r3, r1
 801386c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8013874:	78fa      	ldrb	r2, [r7, #3]
 8013876:	4611      	mov	r1, r2
 8013878:	4618      	mov	r0, r3
 801387a:	f7f6 fc1c 	bl	800a0b6 <HAL_PCD_EP_GetRxCount>
 801387e:	4603      	mov	r3, r0
}
 8013880:	4618      	mov	r0, r3
 8013882:	3708      	adds	r7, #8
 8013884:	46bd      	mov	sp, r7
 8013886:	bd80      	pop	{r7, pc}

08013888 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013888:	b580      	push	{r7, lr}
 801388a:	b082      	sub	sp, #8
 801388c:	af00      	add	r7, sp, #0
 801388e:	6078      	str	r0, [r7, #4]
 8013890:	460b      	mov	r3, r1
 8013892:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8013894:	78fb      	ldrb	r3, [r7, #3]
 8013896:	2b00      	cmp	r3, #0
 8013898:	d002      	beq.n	80138a0 <HAL_PCDEx_LPM_Callback+0x18>
 801389a:	2b01      	cmp	r3, #1
 801389c:	d013      	beq.n	80138c6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 801389e:	e023      	b.n	80138e8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	7a5b      	ldrb	r3, [r3, #9]
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d007      	beq.n	80138b8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80138a8:	f000 f83c 	bl	8013924 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80138ac:	4b10      	ldr	r3, [pc, #64]	@ (80138f0 <HAL_PCDEx_LPM_Callback+0x68>)
 80138ae:	691b      	ldr	r3, [r3, #16]
 80138b0:	4a0f      	ldr	r2, [pc, #60]	@ (80138f0 <HAL_PCDEx_LPM_Callback+0x68>)
 80138b2:	f023 0306 	bic.w	r3, r3, #6
 80138b6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80138be:	4618      	mov	r0, r3
 80138c0:	f7fe fcc2 	bl	8012248 <USBD_LL_Resume>
    break;
 80138c4:	e010      	b.n	80138e8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80138cc:	4618      	mov	r0, r3
 80138ce:	f7fe fca5 	bl	801221c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	7a5b      	ldrb	r3, [r3, #9]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d005      	beq.n	80138e6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80138da:	4b05      	ldr	r3, [pc, #20]	@ (80138f0 <HAL_PCDEx_LPM_Callback+0x68>)
 80138dc:	691b      	ldr	r3, [r3, #16]
 80138de:	4a04      	ldr	r2, [pc, #16]	@ (80138f0 <HAL_PCDEx_LPM_Callback+0x68>)
 80138e0:	f043 0306 	orr.w	r3, r3, #6
 80138e4:	6113      	str	r3, [r2, #16]
    break;
 80138e6:	bf00      	nop
}
 80138e8:	bf00      	nop
 80138ea:	3708      	adds	r7, #8
 80138ec:	46bd      	mov	sp, r7
 80138ee:	bd80      	pop	{r7, pc}
 80138f0:	e000ed00 	.word	0xe000ed00

080138f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80138f4:	b480      	push	{r7}
 80138f6:	b083      	sub	sp, #12
 80138f8:	af00      	add	r7, sp, #0
 80138fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80138fc:	4b03      	ldr	r3, [pc, #12]	@ (801390c <USBD_static_malloc+0x18>)
}
 80138fe:	4618      	mov	r0, r3
 8013900:	370c      	adds	r7, #12
 8013902:	46bd      	mov	sp, r7
 8013904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013908:	4770      	bx	lr
 801390a:	bf00      	nop
 801390c:	20004c70 	.word	0x20004c70

08013910 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8013910:	b480      	push	{r7}
 8013912:	b083      	sub	sp, #12
 8013914:	af00      	add	r7, sp, #0
 8013916:	6078      	str	r0, [r7, #4]

}
 8013918:	bf00      	nop
 801391a:	370c      	adds	r7, #12
 801391c:	46bd      	mov	sp, r7
 801391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013922:	4770      	bx	lr

08013924 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8013924:	b580      	push	{r7, lr}
 8013926:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8013928:	f7ed ff84 	bl	8001834 <SystemClock_Config>
}
 801392c:	bf00      	nop
 801392e:	bd80      	pop	{r7, pc}

08013930 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8013930:	b480      	push	{r7}
 8013932:	b085      	sub	sp, #20
 8013934:	af00      	add	r7, sp, #0
 8013936:	4603      	mov	r3, r0
 8013938:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801393a:	2300      	movs	r3, #0
 801393c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801393e:	79fb      	ldrb	r3, [r7, #7]
 8013940:	2b03      	cmp	r3, #3
 8013942:	d817      	bhi.n	8013974 <USBD_Get_USB_Status+0x44>
 8013944:	a201      	add	r2, pc, #4	@ (adr r2, 801394c <USBD_Get_USB_Status+0x1c>)
 8013946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801394a:	bf00      	nop
 801394c:	0801395d 	.word	0x0801395d
 8013950:	08013963 	.word	0x08013963
 8013954:	08013969 	.word	0x08013969
 8013958:	0801396f 	.word	0x0801396f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801395c:	2300      	movs	r3, #0
 801395e:	73fb      	strb	r3, [r7, #15]
    break;
 8013960:	e00b      	b.n	801397a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013962:	2303      	movs	r3, #3
 8013964:	73fb      	strb	r3, [r7, #15]
    break;
 8013966:	e008      	b.n	801397a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013968:	2301      	movs	r3, #1
 801396a:	73fb      	strb	r3, [r7, #15]
    break;
 801396c:	e005      	b.n	801397a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801396e:	2303      	movs	r3, #3
 8013970:	73fb      	strb	r3, [r7, #15]
    break;
 8013972:	e002      	b.n	801397a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8013974:	2303      	movs	r3, #3
 8013976:	73fb      	strb	r3, [r7, #15]
    break;
 8013978:	bf00      	nop
  }
  return usb_status;
 801397a:	7bfb      	ldrb	r3, [r7, #15]
}
 801397c:	4618      	mov	r0, r3
 801397e:	3714      	adds	r7, #20
 8013980:	46bd      	mov	sp, r7
 8013982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013986:	4770      	bx	lr

08013988 <__cvt>:
 8013988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801398c:	ec57 6b10 	vmov	r6, r7, d0
 8013990:	2f00      	cmp	r7, #0
 8013992:	460c      	mov	r4, r1
 8013994:	4619      	mov	r1, r3
 8013996:	463b      	mov	r3, r7
 8013998:	bfbb      	ittet	lt
 801399a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801399e:	461f      	movlt	r7, r3
 80139a0:	2300      	movge	r3, #0
 80139a2:	232d      	movlt	r3, #45	@ 0x2d
 80139a4:	700b      	strb	r3, [r1, #0]
 80139a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80139a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80139ac:	4691      	mov	r9, r2
 80139ae:	f023 0820 	bic.w	r8, r3, #32
 80139b2:	bfbc      	itt	lt
 80139b4:	4632      	movlt	r2, r6
 80139b6:	4616      	movlt	r6, r2
 80139b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80139bc:	d005      	beq.n	80139ca <__cvt+0x42>
 80139be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80139c2:	d100      	bne.n	80139c6 <__cvt+0x3e>
 80139c4:	3401      	adds	r4, #1
 80139c6:	2102      	movs	r1, #2
 80139c8:	e000      	b.n	80139cc <__cvt+0x44>
 80139ca:	2103      	movs	r1, #3
 80139cc:	ab03      	add	r3, sp, #12
 80139ce:	9301      	str	r3, [sp, #4]
 80139d0:	ab02      	add	r3, sp, #8
 80139d2:	9300      	str	r3, [sp, #0]
 80139d4:	ec47 6b10 	vmov	d0, r6, r7
 80139d8:	4653      	mov	r3, sl
 80139da:	4622      	mov	r2, r4
 80139dc:	f001 f888 	bl	8014af0 <_dtoa_r>
 80139e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80139e4:	4605      	mov	r5, r0
 80139e6:	d119      	bne.n	8013a1c <__cvt+0x94>
 80139e8:	f019 0f01 	tst.w	r9, #1
 80139ec:	d00e      	beq.n	8013a0c <__cvt+0x84>
 80139ee:	eb00 0904 	add.w	r9, r0, r4
 80139f2:	2200      	movs	r2, #0
 80139f4:	2300      	movs	r3, #0
 80139f6:	4630      	mov	r0, r6
 80139f8:	4639      	mov	r1, r7
 80139fa:	f7ed f88d 	bl	8000b18 <__aeabi_dcmpeq>
 80139fe:	b108      	cbz	r0, 8013a04 <__cvt+0x7c>
 8013a00:	f8cd 900c 	str.w	r9, [sp, #12]
 8013a04:	2230      	movs	r2, #48	@ 0x30
 8013a06:	9b03      	ldr	r3, [sp, #12]
 8013a08:	454b      	cmp	r3, r9
 8013a0a:	d31e      	bcc.n	8013a4a <__cvt+0xc2>
 8013a0c:	9b03      	ldr	r3, [sp, #12]
 8013a0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013a10:	1b5b      	subs	r3, r3, r5
 8013a12:	4628      	mov	r0, r5
 8013a14:	6013      	str	r3, [r2, #0]
 8013a16:	b004      	add	sp, #16
 8013a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013a20:	eb00 0904 	add.w	r9, r0, r4
 8013a24:	d1e5      	bne.n	80139f2 <__cvt+0x6a>
 8013a26:	7803      	ldrb	r3, [r0, #0]
 8013a28:	2b30      	cmp	r3, #48	@ 0x30
 8013a2a:	d10a      	bne.n	8013a42 <__cvt+0xba>
 8013a2c:	2200      	movs	r2, #0
 8013a2e:	2300      	movs	r3, #0
 8013a30:	4630      	mov	r0, r6
 8013a32:	4639      	mov	r1, r7
 8013a34:	f7ed f870 	bl	8000b18 <__aeabi_dcmpeq>
 8013a38:	b918      	cbnz	r0, 8013a42 <__cvt+0xba>
 8013a3a:	f1c4 0401 	rsb	r4, r4, #1
 8013a3e:	f8ca 4000 	str.w	r4, [sl]
 8013a42:	f8da 3000 	ldr.w	r3, [sl]
 8013a46:	4499      	add	r9, r3
 8013a48:	e7d3      	b.n	80139f2 <__cvt+0x6a>
 8013a4a:	1c59      	adds	r1, r3, #1
 8013a4c:	9103      	str	r1, [sp, #12]
 8013a4e:	701a      	strb	r2, [r3, #0]
 8013a50:	e7d9      	b.n	8013a06 <__cvt+0x7e>

08013a52 <__exponent>:
 8013a52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013a54:	2900      	cmp	r1, #0
 8013a56:	bfba      	itte	lt
 8013a58:	4249      	neglt	r1, r1
 8013a5a:	232d      	movlt	r3, #45	@ 0x2d
 8013a5c:	232b      	movge	r3, #43	@ 0x2b
 8013a5e:	2909      	cmp	r1, #9
 8013a60:	7002      	strb	r2, [r0, #0]
 8013a62:	7043      	strb	r3, [r0, #1]
 8013a64:	dd29      	ble.n	8013aba <__exponent+0x68>
 8013a66:	f10d 0307 	add.w	r3, sp, #7
 8013a6a:	461d      	mov	r5, r3
 8013a6c:	270a      	movs	r7, #10
 8013a6e:	461a      	mov	r2, r3
 8013a70:	fbb1 f6f7 	udiv	r6, r1, r7
 8013a74:	fb07 1416 	mls	r4, r7, r6, r1
 8013a78:	3430      	adds	r4, #48	@ 0x30
 8013a7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8013a7e:	460c      	mov	r4, r1
 8013a80:	2c63      	cmp	r4, #99	@ 0x63
 8013a82:	f103 33ff 	add.w	r3, r3, #4294967295
 8013a86:	4631      	mov	r1, r6
 8013a88:	dcf1      	bgt.n	8013a6e <__exponent+0x1c>
 8013a8a:	3130      	adds	r1, #48	@ 0x30
 8013a8c:	1e94      	subs	r4, r2, #2
 8013a8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013a92:	1c41      	adds	r1, r0, #1
 8013a94:	4623      	mov	r3, r4
 8013a96:	42ab      	cmp	r3, r5
 8013a98:	d30a      	bcc.n	8013ab0 <__exponent+0x5e>
 8013a9a:	f10d 0309 	add.w	r3, sp, #9
 8013a9e:	1a9b      	subs	r3, r3, r2
 8013aa0:	42ac      	cmp	r4, r5
 8013aa2:	bf88      	it	hi
 8013aa4:	2300      	movhi	r3, #0
 8013aa6:	3302      	adds	r3, #2
 8013aa8:	4403      	add	r3, r0
 8013aaa:	1a18      	subs	r0, r3, r0
 8013aac:	b003      	add	sp, #12
 8013aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013ab0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013ab4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013ab8:	e7ed      	b.n	8013a96 <__exponent+0x44>
 8013aba:	2330      	movs	r3, #48	@ 0x30
 8013abc:	3130      	adds	r1, #48	@ 0x30
 8013abe:	7083      	strb	r3, [r0, #2]
 8013ac0:	70c1      	strb	r1, [r0, #3]
 8013ac2:	1d03      	adds	r3, r0, #4
 8013ac4:	e7f1      	b.n	8013aaa <__exponent+0x58>
	...

08013ac8 <_printf_float>:
 8013ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013acc:	b08d      	sub	sp, #52	@ 0x34
 8013ace:	460c      	mov	r4, r1
 8013ad0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013ad4:	4616      	mov	r6, r2
 8013ad6:	461f      	mov	r7, r3
 8013ad8:	4605      	mov	r5, r0
 8013ada:	f000 ff01 	bl	80148e0 <_localeconv_r>
 8013ade:	6803      	ldr	r3, [r0, #0]
 8013ae0:	9304      	str	r3, [sp, #16]
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	f7ec fbec 	bl	80002c0 <strlen>
 8013ae8:	2300      	movs	r3, #0
 8013aea:	930a      	str	r3, [sp, #40]	@ 0x28
 8013aec:	f8d8 3000 	ldr.w	r3, [r8]
 8013af0:	9005      	str	r0, [sp, #20]
 8013af2:	3307      	adds	r3, #7
 8013af4:	f023 0307 	bic.w	r3, r3, #7
 8013af8:	f103 0208 	add.w	r2, r3, #8
 8013afc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013b00:	f8d4 b000 	ldr.w	fp, [r4]
 8013b04:	f8c8 2000 	str.w	r2, [r8]
 8013b08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013b0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8013b10:	9307      	str	r3, [sp, #28]
 8013b12:	f8cd 8018 	str.w	r8, [sp, #24]
 8013b16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8013b1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013b1e:	4b9c      	ldr	r3, [pc, #624]	@ (8013d90 <_printf_float+0x2c8>)
 8013b20:	f04f 32ff 	mov.w	r2, #4294967295
 8013b24:	f7ed f82a 	bl	8000b7c <__aeabi_dcmpun>
 8013b28:	bb70      	cbnz	r0, 8013b88 <_printf_float+0xc0>
 8013b2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013b2e:	4b98      	ldr	r3, [pc, #608]	@ (8013d90 <_printf_float+0x2c8>)
 8013b30:	f04f 32ff 	mov.w	r2, #4294967295
 8013b34:	f7ed f804 	bl	8000b40 <__aeabi_dcmple>
 8013b38:	bb30      	cbnz	r0, 8013b88 <_printf_float+0xc0>
 8013b3a:	2200      	movs	r2, #0
 8013b3c:	2300      	movs	r3, #0
 8013b3e:	4640      	mov	r0, r8
 8013b40:	4649      	mov	r1, r9
 8013b42:	f7ec fff3 	bl	8000b2c <__aeabi_dcmplt>
 8013b46:	b110      	cbz	r0, 8013b4e <_printf_float+0x86>
 8013b48:	232d      	movs	r3, #45	@ 0x2d
 8013b4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013b4e:	4a91      	ldr	r2, [pc, #580]	@ (8013d94 <_printf_float+0x2cc>)
 8013b50:	4b91      	ldr	r3, [pc, #580]	@ (8013d98 <_printf_float+0x2d0>)
 8013b52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8013b56:	bf94      	ite	ls
 8013b58:	4690      	movls	r8, r2
 8013b5a:	4698      	movhi	r8, r3
 8013b5c:	2303      	movs	r3, #3
 8013b5e:	6123      	str	r3, [r4, #16]
 8013b60:	f02b 0304 	bic.w	r3, fp, #4
 8013b64:	6023      	str	r3, [r4, #0]
 8013b66:	f04f 0900 	mov.w	r9, #0
 8013b6a:	9700      	str	r7, [sp, #0]
 8013b6c:	4633      	mov	r3, r6
 8013b6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8013b70:	4621      	mov	r1, r4
 8013b72:	4628      	mov	r0, r5
 8013b74:	f000 f9d2 	bl	8013f1c <_printf_common>
 8013b78:	3001      	adds	r0, #1
 8013b7a:	f040 808d 	bne.w	8013c98 <_printf_float+0x1d0>
 8013b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8013b82:	b00d      	add	sp, #52	@ 0x34
 8013b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b88:	4642      	mov	r2, r8
 8013b8a:	464b      	mov	r3, r9
 8013b8c:	4640      	mov	r0, r8
 8013b8e:	4649      	mov	r1, r9
 8013b90:	f7ec fff4 	bl	8000b7c <__aeabi_dcmpun>
 8013b94:	b140      	cbz	r0, 8013ba8 <_printf_float+0xe0>
 8013b96:	464b      	mov	r3, r9
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	bfbc      	itt	lt
 8013b9c:	232d      	movlt	r3, #45	@ 0x2d
 8013b9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013ba2:	4a7e      	ldr	r2, [pc, #504]	@ (8013d9c <_printf_float+0x2d4>)
 8013ba4:	4b7e      	ldr	r3, [pc, #504]	@ (8013da0 <_printf_float+0x2d8>)
 8013ba6:	e7d4      	b.n	8013b52 <_printf_float+0x8a>
 8013ba8:	6863      	ldr	r3, [r4, #4]
 8013baa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8013bae:	9206      	str	r2, [sp, #24]
 8013bb0:	1c5a      	adds	r2, r3, #1
 8013bb2:	d13b      	bne.n	8013c2c <_printf_float+0x164>
 8013bb4:	2306      	movs	r3, #6
 8013bb6:	6063      	str	r3, [r4, #4]
 8013bb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8013bbc:	2300      	movs	r3, #0
 8013bbe:	6022      	str	r2, [r4, #0]
 8013bc0:	9303      	str	r3, [sp, #12]
 8013bc2:	ab0a      	add	r3, sp, #40	@ 0x28
 8013bc4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013bc8:	ab09      	add	r3, sp, #36	@ 0x24
 8013bca:	9300      	str	r3, [sp, #0]
 8013bcc:	6861      	ldr	r1, [r4, #4]
 8013bce:	ec49 8b10 	vmov	d0, r8, r9
 8013bd2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013bd6:	4628      	mov	r0, r5
 8013bd8:	f7ff fed6 	bl	8013988 <__cvt>
 8013bdc:	9b06      	ldr	r3, [sp, #24]
 8013bde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013be0:	2b47      	cmp	r3, #71	@ 0x47
 8013be2:	4680      	mov	r8, r0
 8013be4:	d129      	bne.n	8013c3a <_printf_float+0x172>
 8013be6:	1cc8      	adds	r0, r1, #3
 8013be8:	db02      	blt.n	8013bf0 <_printf_float+0x128>
 8013bea:	6863      	ldr	r3, [r4, #4]
 8013bec:	4299      	cmp	r1, r3
 8013bee:	dd41      	ble.n	8013c74 <_printf_float+0x1ac>
 8013bf0:	f1aa 0a02 	sub.w	sl, sl, #2
 8013bf4:	fa5f fa8a 	uxtb.w	sl, sl
 8013bf8:	3901      	subs	r1, #1
 8013bfa:	4652      	mov	r2, sl
 8013bfc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013c00:	9109      	str	r1, [sp, #36]	@ 0x24
 8013c02:	f7ff ff26 	bl	8013a52 <__exponent>
 8013c06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013c08:	1813      	adds	r3, r2, r0
 8013c0a:	2a01      	cmp	r2, #1
 8013c0c:	4681      	mov	r9, r0
 8013c0e:	6123      	str	r3, [r4, #16]
 8013c10:	dc02      	bgt.n	8013c18 <_printf_float+0x150>
 8013c12:	6822      	ldr	r2, [r4, #0]
 8013c14:	07d2      	lsls	r2, r2, #31
 8013c16:	d501      	bpl.n	8013c1c <_printf_float+0x154>
 8013c18:	3301      	adds	r3, #1
 8013c1a:	6123      	str	r3, [r4, #16]
 8013c1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d0a2      	beq.n	8013b6a <_printf_float+0xa2>
 8013c24:	232d      	movs	r3, #45	@ 0x2d
 8013c26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013c2a:	e79e      	b.n	8013b6a <_printf_float+0xa2>
 8013c2c:	9a06      	ldr	r2, [sp, #24]
 8013c2e:	2a47      	cmp	r2, #71	@ 0x47
 8013c30:	d1c2      	bne.n	8013bb8 <_printf_float+0xf0>
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	d1c0      	bne.n	8013bb8 <_printf_float+0xf0>
 8013c36:	2301      	movs	r3, #1
 8013c38:	e7bd      	b.n	8013bb6 <_printf_float+0xee>
 8013c3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013c3e:	d9db      	bls.n	8013bf8 <_printf_float+0x130>
 8013c40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8013c44:	d118      	bne.n	8013c78 <_printf_float+0x1b0>
 8013c46:	2900      	cmp	r1, #0
 8013c48:	6863      	ldr	r3, [r4, #4]
 8013c4a:	dd0b      	ble.n	8013c64 <_printf_float+0x19c>
 8013c4c:	6121      	str	r1, [r4, #16]
 8013c4e:	b913      	cbnz	r3, 8013c56 <_printf_float+0x18e>
 8013c50:	6822      	ldr	r2, [r4, #0]
 8013c52:	07d0      	lsls	r0, r2, #31
 8013c54:	d502      	bpl.n	8013c5c <_printf_float+0x194>
 8013c56:	3301      	adds	r3, #1
 8013c58:	440b      	add	r3, r1
 8013c5a:	6123      	str	r3, [r4, #16]
 8013c5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013c5e:	f04f 0900 	mov.w	r9, #0
 8013c62:	e7db      	b.n	8013c1c <_printf_float+0x154>
 8013c64:	b913      	cbnz	r3, 8013c6c <_printf_float+0x1a4>
 8013c66:	6822      	ldr	r2, [r4, #0]
 8013c68:	07d2      	lsls	r2, r2, #31
 8013c6a:	d501      	bpl.n	8013c70 <_printf_float+0x1a8>
 8013c6c:	3302      	adds	r3, #2
 8013c6e:	e7f4      	b.n	8013c5a <_printf_float+0x192>
 8013c70:	2301      	movs	r3, #1
 8013c72:	e7f2      	b.n	8013c5a <_printf_float+0x192>
 8013c74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8013c78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013c7a:	4299      	cmp	r1, r3
 8013c7c:	db05      	blt.n	8013c8a <_printf_float+0x1c2>
 8013c7e:	6823      	ldr	r3, [r4, #0]
 8013c80:	6121      	str	r1, [r4, #16]
 8013c82:	07d8      	lsls	r0, r3, #31
 8013c84:	d5ea      	bpl.n	8013c5c <_printf_float+0x194>
 8013c86:	1c4b      	adds	r3, r1, #1
 8013c88:	e7e7      	b.n	8013c5a <_printf_float+0x192>
 8013c8a:	2900      	cmp	r1, #0
 8013c8c:	bfd4      	ite	le
 8013c8e:	f1c1 0202 	rsble	r2, r1, #2
 8013c92:	2201      	movgt	r2, #1
 8013c94:	4413      	add	r3, r2
 8013c96:	e7e0      	b.n	8013c5a <_printf_float+0x192>
 8013c98:	6823      	ldr	r3, [r4, #0]
 8013c9a:	055a      	lsls	r2, r3, #21
 8013c9c:	d407      	bmi.n	8013cae <_printf_float+0x1e6>
 8013c9e:	6923      	ldr	r3, [r4, #16]
 8013ca0:	4642      	mov	r2, r8
 8013ca2:	4631      	mov	r1, r6
 8013ca4:	4628      	mov	r0, r5
 8013ca6:	47b8      	blx	r7
 8013ca8:	3001      	adds	r0, #1
 8013caa:	d12b      	bne.n	8013d04 <_printf_float+0x23c>
 8013cac:	e767      	b.n	8013b7e <_printf_float+0xb6>
 8013cae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013cb2:	f240 80dd 	bls.w	8013e70 <_printf_float+0x3a8>
 8013cb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013cba:	2200      	movs	r2, #0
 8013cbc:	2300      	movs	r3, #0
 8013cbe:	f7ec ff2b 	bl	8000b18 <__aeabi_dcmpeq>
 8013cc2:	2800      	cmp	r0, #0
 8013cc4:	d033      	beq.n	8013d2e <_printf_float+0x266>
 8013cc6:	4a37      	ldr	r2, [pc, #220]	@ (8013da4 <_printf_float+0x2dc>)
 8013cc8:	2301      	movs	r3, #1
 8013cca:	4631      	mov	r1, r6
 8013ccc:	4628      	mov	r0, r5
 8013cce:	47b8      	blx	r7
 8013cd0:	3001      	adds	r0, #1
 8013cd2:	f43f af54 	beq.w	8013b7e <_printf_float+0xb6>
 8013cd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013cda:	4543      	cmp	r3, r8
 8013cdc:	db02      	blt.n	8013ce4 <_printf_float+0x21c>
 8013cde:	6823      	ldr	r3, [r4, #0]
 8013ce0:	07d8      	lsls	r0, r3, #31
 8013ce2:	d50f      	bpl.n	8013d04 <_printf_float+0x23c>
 8013ce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013ce8:	4631      	mov	r1, r6
 8013cea:	4628      	mov	r0, r5
 8013cec:	47b8      	blx	r7
 8013cee:	3001      	adds	r0, #1
 8013cf0:	f43f af45 	beq.w	8013b7e <_printf_float+0xb6>
 8013cf4:	f04f 0900 	mov.w	r9, #0
 8013cf8:	f108 38ff 	add.w	r8, r8, #4294967295
 8013cfc:	f104 0a1a 	add.w	sl, r4, #26
 8013d00:	45c8      	cmp	r8, r9
 8013d02:	dc09      	bgt.n	8013d18 <_printf_float+0x250>
 8013d04:	6823      	ldr	r3, [r4, #0]
 8013d06:	079b      	lsls	r3, r3, #30
 8013d08:	f100 8103 	bmi.w	8013f12 <_printf_float+0x44a>
 8013d0c:	68e0      	ldr	r0, [r4, #12]
 8013d0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013d10:	4298      	cmp	r0, r3
 8013d12:	bfb8      	it	lt
 8013d14:	4618      	movlt	r0, r3
 8013d16:	e734      	b.n	8013b82 <_printf_float+0xba>
 8013d18:	2301      	movs	r3, #1
 8013d1a:	4652      	mov	r2, sl
 8013d1c:	4631      	mov	r1, r6
 8013d1e:	4628      	mov	r0, r5
 8013d20:	47b8      	blx	r7
 8013d22:	3001      	adds	r0, #1
 8013d24:	f43f af2b 	beq.w	8013b7e <_printf_float+0xb6>
 8013d28:	f109 0901 	add.w	r9, r9, #1
 8013d2c:	e7e8      	b.n	8013d00 <_printf_float+0x238>
 8013d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	dc39      	bgt.n	8013da8 <_printf_float+0x2e0>
 8013d34:	4a1b      	ldr	r2, [pc, #108]	@ (8013da4 <_printf_float+0x2dc>)
 8013d36:	2301      	movs	r3, #1
 8013d38:	4631      	mov	r1, r6
 8013d3a:	4628      	mov	r0, r5
 8013d3c:	47b8      	blx	r7
 8013d3e:	3001      	adds	r0, #1
 8013d40:	f43f af1d 	beq.w	8013b7e <_printf_float+0xb6>
 8013d44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013d48:	ea59 0303 	orrs.w	r3, r9, r3
 8013d4c:	d102      	bne.n	8013d54 <_printf_float+0x28c>
 8013d4e:	6823      	ldr	r3, [r4, #0]
 8013d50:	07d9      	lsls	r1, r3, #31
 8013d52:	d5d7      	bpl.n	8013d04 <_printf_float+0x23c>
 8013d54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013d58:	4631      	mov	r1, r6
 8013d5a:	4628      	mov	r0, r5
 8013d5c:	47b8      	blx	r7
 8013d5e:	3001      	adds	r0, #1
 8013d60:	f43f af0d 	beq.w	8013b7e <_printf_float+0xb6>
 8013d64:	f04f 0a00 	mov.w	sl, #0
 8013d68:	f104 0b1a 	add.w	fp, r4, #26
 8013d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d6e:	425b      	negs	r3, r3
 8013d70:	4553      	cmp	r3, sl
 8013d72:	dc01      	bgt.n	8013d78 <_printf_float+0x2b0>
 8013d74:	464b      	mov	r3, r9
 8013d76:	e793      	b.n	8013ca0 <_printf_float+0x1d8>
 8013d78:	2301      	movs	r3, #1
 8013d7a:	465a      	mov	r2, fp
 8013d7c:	4631      	mov	r1, r6
 8013d7e:	4628      	mov	r0, r5
 8013d80:	47b8      	blx	r7
 8013d82:	3001      	adds	r0, #1
 8013d84:	f43f aefb 	beq.w	8013b7e <_printf_float+0xb6>
 8013d88:	f10a 0a01 	add.w	sl, sl, #1
 8013d8c:	e7ee      	b.n	8013d6c <_printf_float+0x2a4>
 8013d8e:	bf00      	nop
 8013d90:	7fefffff 	.word	0x7fefffff
 8013d94:	0802600c 	.word	0x0802600c
 8013d98:	08026010 	.word	0x08026010
 8013d9c:	08026014 	.word	0x08026014
 8013da0:	08026018 	.word	0x08026018
 8013da4:	0802601c 	.word	0x0802601c
 8013da8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013daa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013dae:	4553      	cmp	r3, sl
 8013db0:	bfa8      	it	ge
 8013db2:	4653      	movge	r3, sl
 8013db4:	2b00      	cmp	r3, #0
 8013db6:	4699      	mov	r9, r3
 8013db8:	dc36      	bgt.n	8013e28 <_printf_float+0x360>
 8013dba:	f04f 0b00 	mov.w	fp, #0
 8013dbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013dc2:	f104 021a 	add.w	r2, r4, #26
 8013dc6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013dc8:	9306      	str	r3, [sp, #24]
 8013dca:	eba3 0309 	sub.w	r3, r3, r9
 8013dce:	455b      	cmp	r3, fp
 8013dd0:	dc31      	bgt.n	8013e36 <_printf_float+0x36e>
 8013dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013dd4:	459a      	cmp	sl, r3
 8013dd6:	dc3a      	bgt.n	8013e4e <_printf_float+0x386>
 8013dd8:	6823      	ldr	r3, [r4, #0]
 8013dda:	07da      	lsls	r2, r3, #31
 8013ddc:	d437      	bmi.n	8013e4e <_printf_float+0x386>
 8013dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013de0:	ebaa 0903 	sub.w	r9, sl, r3
 8013de4:	9b06      	ldr	r3, [sp, #24]
 8013de6:	ebaa 0303 	sub.w	r3, sl, r3
 8013dea:	4599      	cmp	r9, r3
 8013dec:	bfa8      	it	ge
 8013dee:	4699      	movge	r9, r3
 8013df0:	f1b9 0f00 	cmp.w	r9, #0
 8013df4:	dc33      	bgt.n	8013e5e <_printf_float+0x396>
 8013df6:	f04f 0800 	mov.w	r8, #0
 8013dfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013dfe:	f104 0b1a 	add.w	fp, r4, #26
 8013e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e04:	ebaa 0303 	sub.w	r3, sl, r3
 8013e08:	eba3 0309 	sub.w	r3, r3, r9
 8013e0c:	4543      	cmp	r3, r8
 8013e0e:	f77f af79 	ble.w	8013d04 <_printf_float+0x23c>
 8013e12:	2301      	movs	r3, #1
 8013e14:	465a      	mov	r2, fp
 8013e16:	4631      	mov	r1, r6
 8013e18:	4628      	mov	r0, r5
 8013e1a:	47b8      	blx	r7
 8013e1c:	3001      	adds	r0, #1
 8013e1e:	f43f aeae 	beq.w	8013b7e <_printf_float+0xb6>
 8013e22:	f108 0801 	add.w	r8, r8, #1
 8013e26:	e7ec      	b.n	8013e02 <_printf_float+0x33a>
 8013e28:	4642      	mov	r2, r8
 8013e2a:	4631      	mov	r1, r6
 8013e2c:	4628      	mov	r0, r5
 8013e2e:	47b8      	blx	r7
 8013e30:	3001      	adds	r0, #1
 8013e32:	d1c2      	bne.n	8013dba <_printf_float+0x2f2>
 8013e34:	e6a3      	b.n	8013b7e <_printf_float+0xb6>
 8013e36:	2301      	movs	r3, #1
 8013e38:	4631      	mov	r1, r6
 8013e3a:	4628      	mov	r0, r5
 8013e3c:	9206      	str	r2, [sp, #24]
 8013e3e:	47b8      	blx	r7
 8013e40:	3001      	adds	r0, #1
 8013e42:	f43f ae9c 	beq.w	8013b7e <_printf_float+0xb6>
 8013e46:	9a06      	ldr	r2, [sp, #24]
 8013e48:	f10b 0b01 	add.w	fp, fp, #1
 8013e4c:	e7bb      	b.n	8013dc6 <_printf_float+0x2fe>
 8013e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013e52:	4631      	mov	r1, r6
 8013e54:	4628      	mov	r0, r5
 8013e56:	47b8      	blx	r7
 8013e58:	3001      	adds	r0, #1
 8013e5a:	d1c0      	bne.n	8013dde <_printf_float+0x316>
 8013e5c:	e68f      	b.n	8013b7e <_printf_float+0xb6>
 8013e5e:	9a06      	ldr	r2, [sp, #24]
 8013e60:	464b      	mov	r3, r9
 8013e62:	4442      	add	r2, r8
 8013e64:	4631      	mov	r1, r6
 8013e66:	4628      	mov	r0, r5
 8013e68:	47b8      	blx	r7
 8013e6a:	3001      	adds	r0, #1
 8013e6c:	d1c3      	bne.n	8013df6 <_printf_float+0x32e>
 8013e6e:	e686      	b.n	8013b7e <_printf_float+0xb6>
 8013e70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013e74:	f1ba 0f01 	cmp.w	sl, #1
 8013e78:	dc01      	bgt.n	8013e7e <_printf_float+0x3b6>
 8013e7a:	07db      	lsls	r3, r3, #31
 8013e7c:	d536      	bpl.n	8013eec <_printf_float+0x424>
 8013e7e:	2301      	movs	r3, #1
 8013e80:	4642      	mov	r2, r8
 8013e82:	4631      	mov	r1, r6
 8013e84:	4628      	mov	r0, r5
 8013e86:	47b8      	blx	r7
 8013e88:	3001      	adds	r0, #1
 8013e8a:	f43f ae78 	beq.w	8013b7e <_printf_float+0xb6>
 8013e8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013e92:	4631      	mov	r1, r6
 8013e94:	4628      	mov	r0, r5
 8013e96:	47b8      	blx	r7
 8013e98:	3001      	adds	r0, #1
 8013e9a:	f43f ae70 	beq.w	8013b7e <_printf_float+0xb6>
 8013e9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013ea2:	2200      	movs	r2, #0
 8013ea4:	2300      	movs	r3, #0
 8013ea6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013eaa:	f7ec fe35 	bl	8000b18 <__aeabi_dcmpeq>
 8013eae:	b9c0      	cbnz	r0, 8013ee2 <_printf_float+0x41a>
 8013eb0:	4653      	mov	r3, sl
 8013eb2:	f108 0201 	add.w	r2, r8, #1
 8013eb6:	4631      	mov	r1, r6
 8013eb8:	4628      	mov	r0, r5
 8013eba:	47b8      	blx	r7
 8013ebc:	3001      	adds	r0, #1
 8013ebe:	d10c      	bne.n	8013eda <_printf_float+0x412>
 8013ec0:	e65d      	b.n	8013b7e <_printf_float+0xb6>
 8013ec2:	2301      	movs	r3, #1
 8013ec4:	465a      	mov	r2, fp
 8013ec6:	4631      	mov	r1, r6
 8013ec8:	4628      	mov	r0, r5
 8013eca:	47b8      	blx	r7
 8013ecc:	3001      	adds	r0, #1
 8013ece:	f43f ae56 	beq.w	8013b7e <_printf_float+0xb6>
 8013ed2:	f108 0801 	add.w	r8, r8, #1
 8013ed6:	45d0      	cmp	r8, sl
 8013ed8:	dbf3      	blt.n	8013ec2 <_printf_float+0x3fa>
 8013eda:	464b      	mov	r3, r9
 8013edc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013ee0:	e6df      	b.n	8013ca2 <_printf_float+0x1da>
 8013ee2:	f04f 0800 	mov.w	r8, #0
 8013ee6:	f104 0b1a 	add.w	fp, r4, #26
 8013eea:	e7f4      	b.n	8013ed6 <_printf_float+0x40e>
 8013eec:	2301      	movs	r3, #1
 8013eee:	4642      	mov	r2, r8
 8013ef0:	e7e1      	b.n	8013eb6 <_printf_float+0x3ee>
 8013ef2:	2301      	movs	r3, #1
 8013ef4:	464a      	mov	r2, r9
 8013ef6:	4631      	mov	r1, r6
 8013ef8:	4628      	mov	r0, r5
 8013efa:	47b8      	blx	r7
 8013efc:	3001      	adds	r0, #1
 8013efe:	f43f ae3e 	beq.w	8013b7e <_printf_float+0xb6>
 8013f02:	f108 0801 	add.w	r8, r8, #1
 8013f06:	68e3      	ldr	r3, [r4, #12]
 8013f08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013f0a:	1a5b      	subs	r3, r3, r1
 8013f0c:	4543      	cmp	r3, r8
 8013f0e:	dcf0      	bgt.n	8013ef2 <_printf_float+0x42a>
 8013f10:	e6fc      	b.n	8013d0c <_printf_float+0x244>
 8013f12:	f04f 0800 	mov.w	r8, #0
 8013f16:	f104 0919 	add.w	r9, r4, #25
 8013f1a:	e7f4      	b.n	8013f06 <_printf_float+0x43e>

08013f1c <_printf_common>:
 8013f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f20:	4616      	mov	r6, r2
 8013f22:	4698      	mov	r8, r3
 8013f24:	688a      	ldr	r2, [r1, #8]
 8013f26:	690b      	ldr	r3, [r1, #16]
 8013f28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013f2c:	4293      	cmp	r3, r2
 8013f2e:	bfb8      	it	lt
 8013f30:	4613      	movlt	r3, r2
 8013f32:	6033      	str	r3, [r6, #0]
 8013f34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013f38:	4607      	mov	r7, r0
 8013f3a:	460c      	mov	r4, r1
 8013f3c:	b10a      	cbz	r2, 8013f42 <_printf_common+0x26>
 8013f3e:	3301      	adds	r3, #1
 8013f40:	6033      	str	r3, [r6, #0]
 8013f42:	6823      	ldr	r3, [r4, #0]
 8013f44:	0699      	lsls	r1, r3, #26
 8013f46:	bf42      	ittt	mi
 8013f48:	6833      	ldrmi	r3, [r6, #0]
 8013f4a:	3302      	addmi	r3, #2
 8013f4c:	6033      	strmi	r3, [r6, #0]
 8013f4e:	6825      	ldr	r5, [r4, #0]
 8013f50:	f015 0506 	ands.w	r5, r5, #6
 8013f54:	d106      	bne.n	8013f64 <_printf_common+0x48>
 8013f56:	f104 0a19 	add.w	sl, r4, #25
 8013f5a:	68e3      	ldr	r3, [r4, #12]
 8013f5c:	6832      	ldr	r2, [r6, #0]
 8013f5e:	1a9b      	subs	r3, r3, r2
 8013f60:	42ab      	cmp	r3, r5
 8013f62:	dc26      	bgt.n	8013fb2 <_printf_common+0x96>
 8013f64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013f68:	6822      	ldr	r2, [r4, #0]
 8013f6a:	3b00      	subs	r3, #0
 8013f6c:	bf18      	it	ne
 8013f6e:	2301      	movne	r3, #1
 8013f70:	0692      	lsls	r2, r2, #26
 8013f72:	d42b      	bmi.n	8013fcc <_printf_common+0xb0>
 8013f74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013f78:	4641      	mov	r1, r8
 8013f7a:	4638      	mov	r0, r7
 8013f7c:	47c8      	blx	r9
 8013f7e:	3001      	adds	r0, #1
 8013f80:	d01e      	beq.n	8013fc0 <_printf_common+0xa4>
 8013f82:	6823      	ldr	r3, [r4, #0]
 8013f84:	6922      	ldr	r2, [r4, #16]
 8013f86:	f003 0306 	and.w	r3, r3, #6
 8013f8a:	2b04      	cmp	r3, #4
 8013f8c:	bf02      	ittt	eq
 8013f8e:	68e5      	ldreq	r5, [r4, #12]
 8013f90:	6833      	ldreq	r3, [r6, #0]
 8013f92:	1aed      	subeq	r5, r5, r3
 8013f94:	68a3      	ldr	r3, [r4, #8]
 8013f96:	bf0c      	ite	eq
 8013f98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013f9c:	2500      	movne	r5, #0
 8013f9e:	4293      	cmp	r3, r2
 8013fa0:	bfc4      	itt	gt
 8013fa2:	1a9b      	subgt	r3, r3, r2
 8013fa4:	18ed      	addgt	r5, r5, r3
 8013fa6:	2600      	movs	r6, #0
 8013fa8:	341a      	adds	r4, #26
 8013faa:	42b5      	cmp	r5, r6
 8013fac:	d11a      	bne.n	8013fe4 <_printf_common+0xc8>
 8013fae:	2000      	movs	r0, #0
 8013fb0:	e008      	b.n	8013fc4 <_printf_common+0xa8>
 8013fb2:	2301      	movs	r3, #1
 8013fb4:	4652      	mov	r2, sl
 8013fb6:	4641      	mov	r1, r8
 8013fb8:	4638      	mov	r0, r7
 8013fba:	47c8      	blx	r9
 8013fbc:	3001      	adds	r0, #1
 8013fbe:	d103      	bne.n	8013fc8 <_printf_common+0xac>
 8013fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8013fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013fc8:	3501      	adds	r5, #1
 8013fca:	e7c6      	b.n	8013f5a <_printf_common+0x3e>
 8013fcc:	18e1      	adds	r1, r4, r3
 8013fce:	1c5a      	adds	r2, r3, #1
 8013fd0:	2030      	movs	r0, #48	@ 0x30
 8013fd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013fd6:	4422      	add	r2, r4
 8013fd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013fdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013fe0:	3302      	adds	r3, #2
 8013fe2:	e7c7      	b.n	8013f74 <_printf_common+0x58>
 8013fe4:	2301      	movs	r3, #1
 8013fe6:	4622      	mov	r2, r4
 8013fe8:	4641      	mov	r1, r8
 8013fea:	4638      	mov	r0, r7
 8013fec:	47c8      	blx	r9
 8013fee:	3001      	adds	r0, #1
 8013ff0:	d0e6      	beq.n	8013fc0 <_printf_common+0xa4>
 8013ff2:	3601      	adds	r6, #1
 8013ff4:	e7d9      	b.n	8013faa <_printf_common+0x8e>
	...

08013ff8 <_printf_i>:
 8013ff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013ffc:	7e0f      	ldrb	r7, [r1, #24]
 8013ffe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014000:	2f78      	cmp	r7, #120	@ 0x78
 8014002:	4691      	mov	r9, r2
 8014004:	4680      	mov	r8, r0
 8014006:	460c      	mov	r4, r1
 8014008:	469a      	mov	sl, r3
 801400a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801400e:	d807      	bhi.n	8014020 <_printf_i+0x28>
 8014010:	2f62      	cmp	r7, #98	@ 0x62
 8014012:	d80a      	bhi.n	801402a <_printf_i+0x32>
 8014014:	2f00      	cmp	r7, #0
 8014016:	f000 80d2 	beq.w	80141be <_printf_i+0x1c6>
 801401a:	2f58      	cmp	r7, #88	@ 0x58
 801401c:	f000 80b9 	beq.w	8014192 <_printf_i+0x19a>
 8014020:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014024:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014028:	e03a      	b.n	80140a0 <_printf_i+0xa8>
 801402a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801402e:	2b15      	cmp	r3, #21
 8014030:	d8f6      	bhi.n	8014020 <_printf_i+0x28>
 8014032:	a101      	add	r1, pc, #4	@ (adr r1, 8014038 <_printf_i+0x40>)
 8014034:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014038:	08014091 	.word	0x08014091
 801403c:	080140a5 	.word	0x080140a5
 8014040:	08014021 	.word	0x08014021
 8014044:	08014021 	.word	0x08014021
 8014048:	08014021 	.word	0x08014021
 801404c:	08014021 	.word	0x08014021
 8014050:	080140a5 	.word	0x080140a5
 8014054:	08014021 	.word	0x08014021
 8014058:	08014021 	.word	0x08014021
 801405c:	08014021 	.word	0x08014021
 8014060:	08014021 	.word	0x08014021
 8014064:	080141a5 	.word	0x080141a5
 8014068:	080140cf 	.word	0x080140cf
 801406c:	0801415f 	.word	0x0801415f
 8014070:	08014021 	.word	0x08014021
 8014074:	08014021 	.word	0x08014021
 8014078:	080141c7 	.word	0x080141c7
 801407c:	08014021 	.word	0x08014021
 8014080:	080140cf 	.word	0x080140cf
 8014084:	08014021 	.word	0x08014021
 8014088:	08014021 	.word	0x08014021
 801408c:	08014167 	.word	0x08014167
 8014090:	6833      	ldr	r3, [r6, #0]
 8014092:	1d1a      	adds	r2, r3, #4
 8014094:	681b      	ldr	r3, [r3, #0]
 8014096:	6032      	str	r2, [r6, #0]
 8014098:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801409c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80140a0:	2301      	movs	r3, #1
 80140a2:	e09d      	b.n	80141e0 <_printf_i+0x1e8>
 80140a4:	6833      	ldr	r3, [r6, #0]
 80140a6:	6820      	ldr	r0, [r4, #0]
 80140a8:	1d19      	adds	r1, r3, #4
 80140aa:	6031      	str	r1, [r6, #0]
 80140ac:	0606      	lsls	r6, r0, #24
 80140ae:	d501      	bpl.n	80140b4 <_printf_i+0xbc>
 80140b0:	681d      	ldr	r5, [r3, #0]
 80140b2:	e003      	b.n	80140bc <_printf_i+0xc4>
 80140b4:	0645      	lsls	r5, r0, #25
 80140b6:	d5fb      	bpl.n	80140b0 <_printf_i+0xb8>
 80140b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80140bc:	2d00      	cmp	r5, #0
 80140be:	da03      	bge.n	80140c8 <_printf_i+0xd0>
 80140c0:	232d      	movs	r3, #45	@ 0x2d
 80140c2:	426d      	negs	r5, r5
 80140c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80140c8:	4859      	ldr	r0, [pc, #356]	@ (8014230 <_printf_i+0x238>)
 80140ca:	230a      	movs	r3, #10
 80140cc:	e011      	b.n	80140f2 <_printf_i+0xfa>
 80140ce:	6821      	ldr	r1, [r4, #0]
 80140d0:	6833      	ldr	r3, [r6, #0]
 80140d2:	0608      	lsls	r0, r1, #24
 80140d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80140d8:	d402      	bmi.n	80140e0 <_printf_i+0xe8>
 80140da:	0649      	lsls	r1, r1, #25
 80140dc:	bf48      	it	mi
 80140de:	b2ad      	uxthmi	r5, r5
 80140e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80140e2:	4853      	ldr	r0, [pc, #332]	@ (8014230 <_printf_i+0x238>)
 80140e4:	6033      	str	r3, [r6, #0]
 80140e6:	bf14      	ite	ne
 80140e8:	230a      	movne	r3, #10
 80140ea:	2308      	moveq	r3, #8
 80140ec:	2100      	movs	r1, #0
 80140ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80140f2:	6866      	ldr	r6, [r4, #4]
 80140f4:	60a6      	str	r6, [r4, #8]
 80140f6:	2e00      	cmp	r6, #0
 80140f8:	bfa2      	ittt	ge
 80140fa:	6821      	ldrge	r1, [r4, #0]
 80140fc:	f021 0104 	bicge.w	r1, r1, #4
 8014100:	6021      	strge	r1, [r4, #0]
 8014102:	b90d      	cbnz	r5, 8014108 <_printf_i+0x110>
 8014104:	2e00      	cmp	r6, #0
 8014106:	d04b      	beq.n	80141a0 <_printf_i+0x1a8>
 8014108:	4616      	mov	r6, r2
 801410a:	fbb5 f1f3 	udiv	r1, r5, r3
 801410e:	fb03 5711 	mls	r7, r3, r1, r5
 8014112:	5dc7      	ldrb	r7, [r0, r7]
 8014114:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014118:	462f      	mov	r7, r5
 801411a:	42bb      	cmp	r3, r7
 801411c:	460d      	mov	r5, r1
 801411e:	d9f4      	bls.n	801410a <_printf_i+0x112>
 8014120:	2b08      	cmp	r3, #8
 8014122:	d10b      	bne.n	801413c <_printf_i+0x144>
 8014124:	6823      	ldr	r3, [r4, #0]
 8014126:	07df      	lsls	r7, r3, #31
 8014128:	d508      	bpl.n	801413c <_printf_i+0x144>
 801412a:	6923      	ldr	r3, [r4, #16]
 801412c:	6861      	ldr	r1, [r4, #4]
 801412e:	4299      	cmp	r1, r3
 8014130:	bfde      	ittt	le
 8014132:	2330      	movle	r3, #48	@ 0x30
 8014134:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014138:	f106 36ff 	addle.w	r6, r6, #4294967295
 801413c:	1b92      	subs	r2, r2, r6
 801413e:	6122      	str	r2, [r4, #16]
 8014140:	f8cd a000 	str.w	sl, [sp]
 8014144:	464b      	mov	r3, r9
 8014146:	aa03      	add	r2, sp, #12
 8014148:	4621      	mov	r1, r4
 801414a:	4640      	mov	r0, r8
 801414c:	f7ff fee6 	bl	8013f1c <_printf_common>
 8014150:	3001      	adds	r0, #1
 8014152:	d14a      	bne.n	80141ea <_printf_i+0x1f2>
 8014154:	f04f 30ff 	mov.w	r0, #4294967295
 8014158:	b004      	add	sp, #16
 801415a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801415e:	6823      	ldr	r3, [r4, #0]
 8014160:	f043 0320 	orr.w	r3, r3, #32
 8014164:	6023      	str	r3, [r4, #0]
 8014166:	4833      	ldr	r0, [pc, #204]	@ (8014234 <_printf_i+0x23c>)
 8014168:	2778      	movs	r7, #120	@ 0x78
 801416a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801416e:	6823      	ldr	r3, [r4, #0]
 8014170:	6831      	ldr	r1, [r6, #0]
 8014172:	061f      	lsls	r7, r3, #24
 8014174:	f851 5b04 	ldr.w	r5, [r1], #4
 8014178:	d402      	bmi.n	8014180 <_printf_i+0x188>
 801417a:	065f      	lsls	r7, r3, #25
 801417c:	bf48      	it	mi
 801417e:	b2ad      	uxthmi	r5, r5
 8014180:	6031      	str	r1, [r6, #0]
 8014182:	07d9      	lsls	r1, r3, #31
 8014184:	bf44      	itt	mi
 8014186:	f043 0320 	orrmi.w	r3, r3, #32
 801418a:	6023      	strmi	r3, [r4, #0]
 801418c:	b11d      	cbz	r5, 8014196 <_printf_i+0x19e>
 801418e:	2310      	movs	r3, #16
 8014190:	e7ac      	b.n	80140ec <_printf_i+0xf4>
 8014192:	4827      	ldr	r0, [pc, #156]	@ (8014230 <_printf_i+0x238>)
 8014194:	e7e9      	b.n	801416a <_printf_i+0x172>
 8014196:	6823      	ldr	r3, [r4, #0]
 8014198:	f023 0320 	bic.w	r3, r3, #32
 801419c:	6023      	str	r3, [r4, #0]
 801419e:	e7f6      	b.n	801418e <_printf_i+0x196>
 80141a0:	4616      	mov	r6, r2
 80141a2:	e7bd      	b.n	8014120 <_printf_i+0x128>
 80141a4:	6833      	ldr	r3, [r6, #0]
 80141a6:	6825      	ldr	r5, [r4, #0]
 80141a8:	6961      	ldr	r1, [r4, #20]
 80141aa:	1d18      	adds	r0, r3, #4
 80141ac:	6030      	str	r0, [r6, #0]
 80141ae:	062e      	lsls	r6, r5, #24
 80141b0:	681b      	ldr	r3, [r3, #0]
 80141b2:	d501      	bpl.n	80141b8 <_printf_i+0x1c0>
 80141b4:	6019      	str	r1, [r3, #0]
 80141b6:	e002      	b.n	80141be <_printf_i+0x1c6>
 80141b8:	0668      	lsls	r0, r5, #25
 80141ba:	d5fb      	bpl.n	80141b4 <_printf_i+0x1bc>
 80141bc:	8019      	strh	r1, [r3, #0]
 80141be:	2300      	movs	r3, #0
 80141c0:	6123      	str	r3, [r4, #16]
 80141c2:	4616      	mov	r6, r2
 80141c4:	e7bc      	b.n	8014140 <_printf_i+0x148>
 80141c6:	6833      	ldr	r3, [r6, #0]
 80141c8:	1d1a      	adds	r2, r3, #4
 80141ca:	6032      	str	r2, [r6, #0]
 80141cc:	681e      	ldr	r6, [r3, #0]
 80141ce:	6862      	ldr	r2, [r4, #4]
 80141d0:	2100      	movs	r1, #0
 80141d2:	4630      	mov	r0, r6
 80141d4:	f7ec f824 	bl	8000220 <memchr>
 80141d8:	b108      	cbz	r0, 80141de <_printf_i+0x1e6>
 80141da:	1b80      	subs	r0, r0, r6
 80141dc:	6060      	str	r0, [r4, #4]
 80141de:	6863      	ldr	r3, [r4, #4]
 80141e0:	6123      	str	r3, [r4, #16]
 80141e2:	2300      	movs	r3, #0
 80141e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80141e8:	e7aa      	b.n	8014140 <_printf_i+0x148>
 80141ea:	6923      	ldr	r3, [r4, #16]
 80141ec:	4632      	mov	r2, r6
 80141ee:	4649      	mov	r1, r9
 80141f0:	4640      	mov	r0, r8
 80141f2:	47d0      	blx	sl
 80141f4:	3001      	adds	r0, #1
 80141f6:	d0ad      	beq.n	8014154 <_printf_i+0x15c>
 80141f8:	6823      	ldr	r3, [r4, #0]
 80141fa:	079b      	lsls	r3, r3, #30
 80141fc:	d413      	bmi.n	8014226 <_printf_i+0x22e>
 80141fe:	68e0      	ldr	r0, [r4, #12]
 8014200:	9b03      	ldr	r3, [sp, #12]
 8014202:	4298      	cmp	r0, r3
 8014204:	bfb8      	it	lt
 8014206:	4618      	movlt	r0, r3
 8014208:	e7a6      	b.n	8014158 <_printf_i+0x160>
 801420a:	2301      	movs	r3, #1
 801420c:	4632      	mov	r2, r6
 801420e:	4649      	mov	r1, r9
 8014210:	4640      	mov	r0, r8
 8014212:	47d0      	blx	sl
 8014214:	3001      	adds	r0, #1
 8014216:	d09d      	beq.n	8014154 <_printf_i+0x15c>
 8014218:	3501      	adds	r5, #1
 801421a:	68e3      	ldr	r3, [r4, #12]
 801421c:	9903      	ldr	r1, [sp, #12]
 801421e:	1a5b      	subs	r3, r3, r1
 8014220:	42ab      	cmp	r3, r5
 8014222:	dcf2      	bgt.n	801420a <_printf_i+0x212>
 8014224:	e7eb      	b.n	80141fe <_printf_i+0x206>
 8014226:	2500      	movs	r5, #0
 8014228:	f104 0619 	add.w	r6, r4, #25
 801422c:	e7f5      	b.n	801421a <_printf_i+0x222>
 801422e:	bf00      	nop
 8014230:	0802601e 	.word	0x0802601e
 8014234:	0802602f 	.word	0x0802602f

08014238 <_scanf_float>:
 8014238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801423c:	b087      	sub	sp, #28
 801423e:	4617      	mov	r7, r2
 8014240:	9303      	str	r3, [sp, #12]
 8014242:	688b      	ldr	r3, [r1, #8]
 8014244:	1e5a      	subs	r2, r3, #1
 8014246:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801424a:	bf81      	itttt	hi
 801424c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014250:	eb03 0b05 	addhi.w	fp, r3, r5
 8014254:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014258:	608b      	strhi	r3, [r1, #8]
 801425a:	680b      	ldr	r3, [r1, #0]
 801425c:	460a      	mov	r2, r1
 801425e:	f04f 0500 	mov.w	r5, #0
 8014262:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8014266:	f842 3b1c 	str.w	r3, [r2], #28
 801426a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801426e:	4680      	mov	r8, r0
 8014270:	460c      	mov	r4, r1
 8014272:	bf98      	it	ls
 8014274:	f04f 0b00 	movls.w	fp, #0
 8014278:	9201      	str	r2, [sp, #4]
 801427a:	4616      	mov	r6, r2
 801427c:	46aa      	mov	sl, r5
 801427e:	46a9      	mov	r9, r5
 8014280:	9502      	str	r5, [sp, #8]
 8014282:	68a2      	ldr	r2, [r4, #8]
 8014284:	b152      	cbz	r2, 801429c <_scanf_float+0x64>
 8014286:	683b      	ldr	r3, [r7, #0]
 8014288:	781b      	ldrb	r3, [r3, #0]
 801428a:	2b4e      	cmp	r3, #78	@ 0x4e
 801428c:	d864      	bhi.n	8014358 <_scanf_float+0x120>
 801428e:	2b40      	cmp	r3, #64	@ 0x40
 8014290:	d83c      	bhi.n	801430c <_scanf_float+0xd4>
 8014292:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8014296:	b2c8      	uxtb	r0, r1
 8014298:	280e      	cmp	r0, #14
 801429a:	d93a      	bls.n	8014312 <_scanf_float+0xda>
 801429c:	f1b9 0f00 	cmp.w	r9, #0
 80142a0:	d003      	beq.n	80142aa <_scanf_float+0x72>
 80142a2:	6823      	ldr	r3, [r4, #0]
 80142a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80142a8:	6023      	str	r3, [r4, #0]
 80142aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80142ae:	f1ba 0f01 	cmp.w	sl, #1
 80142b2:	f200 8117 	bhi.w	80144e4 <_scanf_float+0x2ac>
 80142b6:	9b01      	ldr	r3, [sp, #4]
 80142b8:	429e      	cmp	r6, r3
 80142ba:	f200 8108 	bhi.w	80144ce <_scanf_float+0x296>
 80142be:	2001      	movs	r0, #1
 80142c0:	b007      	add	sp, #28
 80142c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142c6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80142ca:	2a0d      	cmp	r2, #13
 80142cc:	d8e6      	bhi.n	801429c <_scanf_float+0x64>
 80142ce:	a101      	add	r1, pc, #4	@ (adr r1, 80142d4 <_scanf_float+0x9c>)
 80142d0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80142d4:	0801441b 	.word	0x0801441b
 80142d8:	0801429d 	.word	0x0801429d
 80142dc:	0801429d 	.word	0x0801429d
 80142e0:	0801429d 	.word	0x0801429d
 80142e4:	0801447b 	.word	0x0801447b
 80142e8:	08014453 	.word	0x08014453
 80142ec:	0801429d 	.word	0x0801429d
 80142f0:	0801429d 	.word	0x0801429d
 80142f4:	08014429 	.word	0x08014429
 80142f8:	0801429d 	.word	0x0801429d
 80142fc:	0801429d 	.word	0x0801429d
 8014300:	0801429d 	.word	0x0801429d
 8014304:	0801429d 	.word	0x0801429d
 8014308:	080143e1 	.word	0x080143e1
 801430c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8014310:	e7db      	b.n	80142ca <_scanf_float+0x92>
 8014312:	290e      	cmp	r1, #14
 8014314:	d8c2      	bhi.n	801429c <_scanf_float+0x64>
 8014316:	a001      	add	r0, pc, #4	@ (adr r0, 801431c <_scanf_float+0xe4>)
 8014318:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801431c:	080143d1 	.word	0x080143d1
 8014320:	0801429d 	.word	0x0801429d
 8014324:	080143d1 	.word	0x080143d1
 8014328:	08014467 	.word	0x08014467
 801432c:	0801429d 	.word	0x0801429d
 8014330:	08014379 	.word	0x08014379
 8014334:	080143b7 	.word	0x080143b7
 8014338:	080143b7 	.word	0x080143b7
 801433c:	080143b7 	.word	0x080143b7
 8014340:	080143b7 	.word	0x080143b7
 8014344:	080143b7 	.word	0x080143b7
 8014348:	080143b7 	.word	0x080143b7
 801434c:	080143b7 	.word	0x080143b7
 8014350:	080143b7 	.word	0x080143b7
 8014354:	080143b7 	.word	0x080143b7
 8014358:	2b6e      	cmp	r3, #110	@ 0x6e
 801435a:	d809      	bhi.n	8014370 <_scanf_float+0x138>
 801435c:	2b60      	cmp	r3, #96	@ 0x60
 801435e:	d8b2      	bhi.n	80142c6 <_scanf_float+0x8e>
 8014360:	2b54      	cmp	r3, #84	@ 0x54
 8014362:	d07b      	beq.n	801445c <_scanf_float+0x224>
 8014364:	2b59      	cmp	r3, #89	@ 0x59
 8014366:	d199      	bne.n	801429c <_scanf_float+0x64>
 8014368:	2d07      	cmp	r5, #7
 801436a:	d197      	bne.n	801429c <_scanf_float+0x64>
 801436c:	2508      	movs	r5, #8
 801436e:	e02c      	b.n	80143ca <_scanf_float+0x192>
 8014370:	2b74      	cmp	r3, #116	@ 0x74
 8014372:	d073      	beq.n	801445c <_scanf_float+0x224>
 8014374:	2b79      	cmp	r3, #121	@ 0x79
 8014376:	e7f6      	b.n	8014366 <_scanf_float+0x12e>
 8014378:	6821      	ldr	r1, [r4, #0]
 801437a:	05c8      	lsls	r0, r1, #23
 801437c:	d51b      	bpl.n	80143b6 <_scanf_float+0x17e>
 801437e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8014382:	6021      	str	r1, [r4, #0]
 8014384:	f109 0901 	add.w	r9, r9, #1
 8014388:	f1bb 0f00 	cmp.w	fp, #0
 801438c:	d003      	beq.n	8014396 <_scanf_float+0x15e>
 801438e:	3201      	adds	r2, #1
 8014390:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014394:	60a2      	str	r2, [r4, #8]
 8014396:	68a3      	ldr	r3, [r4, #8]
 8014398:	3b01      	subs	r3, #1
 801439a:	60a3      	str	r3, [r4, #8]
 801439c:	6923      	ldr	r3, [r4, #16]
 801439e:	3301      	adds	r3, #1
 80143a0:	6123      	str	r3, [r4, #16]
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	3b01      	subs	r3, #1
 80143a6:	2b00      	cmp	r3, #0
 80143a8:	607b      	str	r3, [r7, #4]
 80143aa:	f340 8087 	ble.w	80144bc <_scanf_float+0x284>
 80143ae:	683b      	ldr	r3, [r7, #0]
 80143b0:	3301      	adds	r3, #1
 80143b2:	603b      	str	r3, [r7, #0]
 80143b4:	e765      	b.n	8014282 <_scanf_float+0x4a>
 80143b6:	eb1a 0105 	adds.w	r1, sl, r5
 80143ba:	f47f af6f 	bne.w	801429c <_scanf_float+0x64>
 80143be:	6822      	ldr	r2, [r4, #0]
 80143c0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80143c4:	6022      	str	r2, [r4, #0]
 80143c6:	460d      	mov	r5, r1
 80143c8:	468a      	mov	sl, r1
 80143ca:	f806 3b01 	strb.w	r3, [r6], #1
 80143ce:	e7e2      	b.n	8014396 <_scanf_float+0x15e>
 80143d0:	6822      	ldr	r2, [r4, #0]
 80143d2:	0610      	lsls	r0, r2, #24
 80143d4:	f57f af62 	bpl.w	801429c <_scanf_float+0x64>
 80143d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80143dc:	6022      	str	r2, [r4, #0]
 80143de:	e7f4      	b.n	80143ca <_scanf_float+0x192>
 80143e0:	f1ba 0f00 	cmp.w	sl, #0
 80143e4:	d10e      	bne.n	8014404 <_scanf_float+0x1cc>
 80143e6:	f1b9 0f00 	cmp.w	r9, #0
 80143ea:	d10e      	bne.n	801440a <_scanf_float+0x1d2>
 80143ec:	6822      	ldr	r2, [r4, #0]
 80143ee:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80143f2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80143f6:	d108      	bne.n	801440a <_scanf_float+0x1d2>
 80143f8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80143fc:	6022      	str	r2, [r4, #0]
 80143fe:	f04f 0a01 	mov.w	sl, #1
 8014402:	e7e2      	b.n	80143ca <_scanf_float+0x192>
 8014404:	f1ba 0f02 	cmp.w	sl, #2
 8014408:	d055      	beq.n	80144b6 <_scanf_float+0x27e>
 801440a:	2d01      	cmp	r5, #1
 801440c:	d002      	beq.n	8014414 <_scanf_float+0x1dc>
 801440e:	2d04      	cmp	r5, #4
 8014410:	f47f af44 	bne.w	801429c <_scanf_float+0x64>
 8014414:	3501      	adds	r5, #1
 8014416:	b2ed      	uxtb	r5, r5
 8014418:	e7d7      	b.n	80143ca <_scanf_float+0x192>
 801441a:	f1ba 0f01 	cmp.w	sl, #1
 801441e:	f47f af3d 	bne.w	801429c <_scanf_float+0x64>
 8014422:	f04f 0a02 	mov.w	sl, #2
 8014426:	e7d0      	b.n	80143ca <_scanf_float+0x192>
 8014428:	b97d      	cbnz	r5, 801444a <_scanf_float+0x212>
 801442a:	f1b9 0f00 	cmp.w	r9, #0
 801442e:	f47f af38 	bne.w	80142a2 <_scanf_float+0x6a>
 8014432:	6822      	ldr	r2, [r4, #0]
 8014434:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014438:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801443c:	f040 8108 	bne.w	8014650 <_scanf_float+0x418>
 8014440:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014444:	6022      	str	r2, [r4, #0]
 8014446:	2501      	movs	r5, #1
 8014448:	e7bf      	b.n	80143ca <_scanf_float+0x192>
 801444a:	2d03      	cmp	r5, #3
 801444c:	d0e2      	beq.n	8014414 <_scanf_float+0x1dc>
 801444e:	2d05      	cmp	r5, #5
 8014450:	e7de      	b.n	8014410 <_scanf_float+0x1d8>
 8014452:	2d02      	cmp	r5, #2
 8014454:	f47f af22 	bne.w	801429c <_scanf_float+0x64>
 8014458:	2503      	movs	r5, #3
 801445a:	e7b6      	b.n	80143ca <_scanf_float+0x192>
 801445c:	2d06      	cmp	r5, #6
 801445e:	f47f af1d 	bne.w	801429c <_scanf_float+0x64>
 8014462:	2507      	movs	r5, #7
 8014464:	e7b1      	b.n	80143ca <_scanf_float+0x192>
 8014466:	6822      	ldr	r2, [r4, #0]
 8014468:	0591      	lsls	r1, r2, #22
 801446a:	f57f af17 	bpl.w	801429c <_scanf_float+0x64>
 801446e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8014472:	6022      	str	r2, [r4, #0]
 8014474:	f8cd 9008 	str.w	r9, [sp, #8]
 8014478:	e7a7      	b.n	80143ca <_scanf_float+0x192>
 801447a:	6822      	ldr	r2, [r4, #0]
 801447c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8014480:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8014484:	d006      	beq.n	8014494 <_scanf_float+0x25c>
 8014486:	0550      	lsls	r0, r2, #21
 8014488:	f57f af08 	bpl.w	801429c <_scanf_float+0x64>
 801448c:	f1b9 0f00 	cmp.w	r9, #0
 8014490:	f000 80de 	beq.w	8014650 <_scanf_float+0x418>
 8014494:	0591      	lsls	r1, r2, #22
 8014496:	bf58      	it	pl
 8014498:	9902      	ldrpl	r1, [sp, #8]
 801449a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801449e:	bf58      	it	pl
 80144a0:	eba9 0101 	subpl.w	r1, r9, r1
 80144a4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80144a8:	bf58      	it	pl
 80144aa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80144ae:	6022      	str	r2, [r4, #0]
 80144b0:	f04f 0900 	mov.w	r9, #0
 80144b4:	e789      	b.n	80143ca <_scanf_float+0x192>
 80144b6:	f04f 0a03 	mov.w	sl, #3
 80144ba:	e786      	b.n	80143ca <_scanf_float+0x192>
 80144bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80144c0:	4639      	mov	r1, r7
 80144c2:	4640      	mov	r0, r8
 80144c4:	4798      	blx	r3
 80144c6:	2800      	cmp	r0, #0
 80144c8:	f43f aedb 	beq.w	8014282 <_scanf_float+0x4a>
 80144cc:	e6e6      	b.n	801429c <_scanf_float+0x64>
 80144ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80144d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80144d6:	463a      	mov	r2, r7
 80144d8:	4640      	mov	r0, r8
 80144da:	4798      	blx	r3
 80144dc:	6923      	ldr	r3, [r4, #16]
 80144de:	3b01      	subs	r3, #1
 80144e0:	6123      	str	r3, [r4, #16]
 80144e2:	e6e8      	b.n	80142b6 <_scanf_float+0x7e>
 80144e4:	1e6b      	subs	r3, r5, #1
 80144e6:	2b06      	cmp	r3, #6
 80144e8:	d824      	bhi.n	8014534 <_scanf_float+0x2fc>
 80144ea:	2d02      	cmp	r5, #2
 80144ec:	d836      	bhi.n	801455c <_scanf_float+0x324>
 80144ee:	9b01      	ldr	r3, [sp, #4]
 80144f0:	429e      	cmp	r6, r3
 80144f2:	f67f aee4 	bls.w	80142be <_scanf_float+0x86>
 80144f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80144fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80144fe:	463a      	mov	r2, r7
 8014500:	4640      	mov	r0, r8
 8014502:	4798      	blx	r3
 8014504:	6923      	ldr	r3, [r4, #16]
 8014506:	3b01      	subs	r3, #1
 8014508:	6123      	str	r3, [r4, #16]
 801450a:	e7f0      	b.n	80144ee <_scanf_float+0x2b6>
 801450c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014510:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014514:	463a      	mov	r2, r7
 8014516:	4640      	mov	r0, r8
 8014518:	4798      	blx	r3
 801451a:	6923      	ldr	r3, [r4, #16]
 801451c:	3b01      	subs	r3, #1
 801451e:	6123      	str	r3, [r4, #16]
 8014520:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014524:	fa5f fa8a 	uxtb.w	sl, sl
 8014528:	f1ba 0f02 	cmp.w	sl, #2
 801452c:	d1ee      	bne.n	801450c <_scanf_float+0x2d4>
 801452e:	3d03      	subs	r5, #3
 8014530:	b2ed      	uxtb	r5, r5
 8014532:	1b76      	subs	r6, r6, r5
 8014534:	6823      	ldr	r3, [r4, #0]
 8014536:	05da      	lsls	r2, r3, #23
 8014538:	d530      	bpl.n	801459c <_scanf_float+0x364>
 801453a:	055b      	lsls	r3, r3, #21
 801453c:	d511      	bpl.n	8014562 <_scanf_float+0x32a>
 801453e:	9b01      	ldr	r3, [sp, #4]
 8014540:	429e      	cmp	r6, r3
 8014542:	f67f aebc 	bls.w	80142be <_scanf_float+0x86>
 8014546:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801454a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801454e:	463a      	mov	r2, r7
 8014550:	4640      	mov	r0, r8
 8014552:	4798      	blx	r3
 8014554:	6923      	ldr	r3, [r4, #16]
 8014556:	3b01      	subs	r3, #1
 8014558:	6123      	str	r3, [r4, #16]
 801455a:	e7f0      	b.n	801453e <_scanf_float+0x306>
 801455c:	46aa      	mov	sl, r5
 801455e:	46b3      	mov	fp, r6
 8014560:	e7de      	b.n	8014520 <_scanf_float+0x2e8>
 8014562:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014566:	6923      	ldr	r3, [r4, #16]
 8014568:	2965      	cmp	r1, #101	@ 0x65
 801456a:	f103 33ff 	add.w	r3, r3, #4294967295
 801456e:	f106 35ff 	add.w	r5, r6, #4294967295
 8014572:	6123      	str	r3, [r4, #16]
 8014574:	d00c      	beq.n	8014590 <_scanf_float+0x358>
 8014576:	2945      	cmp	r1, #69	@ 0x45
 8014578:	d00a      	beq.n	8014590 <_scanf_float+0x358>
 801457a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801457e:	463a      	mov	r2, r7
 8014580:	4640      	mov	r0, r8
 8014582:	4798      	blx	r3
 8014584:	6923      	ldr	r3, [r4, #16]
 8014586:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801458a:	3b01      	subs	r3, #1
 801458c:	1eb5      	subs	r5, r6, #2
 801458e:	6123      	str	r3, [r4, #16]
 8014590:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014594:	463a      	mov	r2, r7
 8014596:	4640      	mov	r0, r8
 8014598:	4798      	blx	r3
 801459a:	462e      	mov	r6, r5
 801459c:	6822      	ldr	r2, [r4, #0]
 801459e:	f012 0210 	ands.w	r2, r2, #16
 80145a2:	d001      	beq.n	80145a8 <_scanf_float+0x370>
 80145a4:	2000      	movs	r0, #0
 80145a6:	e68b      	b.n	80142c0 <_scanf_float+0x88>
 80145a8:	7032      	strb	r2, [r6, #0]
 80145aa:	6823      	ldr	r3, [r4, #0]
 80145ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80145b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80145b4:	d11c      	bne.n	80145f0 <_scanf_float+0x3b8>
 80145b6:	9b02      	ldr	r3, [sp, #8]
 80145b8:	454b      	cmp	r3, r9
 80145ba:	eba3 0209 	sub.w	r2, r3, r9
 80145be:	d123      	bne.n	8014608 <_scanf_float+0x3d0>
 80145c0:	9901      	ldr	r1, [sp, #4]
 80145c2:	2200      	movs	r2, #0
 80145c4:	4640      	mov	r0, r8
 80145c6:	f002 fc0b 	bl	8016de0 <_strtod_r>
 80145ca:	9b03      	ldr	r3, [sp, #12]
 80145cc:	6821      	ldr	r1, [r4, #0]
 80145ce:	681b      	ldr	r3, [r3, #0]
 80145d0:	f011 0f02 	tst.w	r1, #2
 80145d4:	ec57 6b10 	vmov	r6, r7, d0
 80145d8:	f103 0204 	add.w	r2, r3, #4
 80145dc:	d01f      	beq.n	801461e <_scanf_float+0x3e6>
 80145de:	9903      	ldr	r1, [sp, #12]
 80145e0:	600a      	str	r2, [r1, #0]
 80145e2:	681b      	ldr	r3, [r3, #0]
 80145e4:	e9c3 6700 	strd	r6, r7, [r3]
 80145e8:	68e3      	ldr	r3, [r4, #12]
 80145ea:	3301      	adds	r3, #1
 80145ec:	60e3      	str	r3, [r4, #12]
 80145ee:	e7d9      	b.n	80145a4 <_scanf_float+0x36c>
 80145f0:	9b04      	ldr	r3, [sp, #16]
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	d0e4      	beq.n	80145c0 <_scanf_float+0x388>
 80145f6:	9905      	ldr	r1, [sp, #20]
 80145f8:	230a      	movs	r3, #10
 80145fa:	3101      	adds	r1, #1
 80145fc:	4640      	mov	r0, r8
 80145fe:	f002 fc6f 	bl	8016ee0 <_strtol_r>
 8014602:	9b04      	ldr	r3, [sp, #16]
 8014604:	9e05      	ldr	r6, [sp, #20]
 8014606:	1ac2      	subs	r2, r0, r3
 8014608:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801460c:	429e      	cmp	r6, r3
 801460e:	bf28      	it	cs
 8014610:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8014614:	4910      	ldr	r1, [pc, #64]	@ (8014658 <_scanf_float+0x420>)
 8014616:	4630      	mov	r0, r6
 8014618:	f000 f8f6 	bl	8014808 <siprintf>
 801461c:	e7d0      	b.n	80145c0 <_scanf_float+0x388>
 801461e:	f011 0f04 	tst.w	r1, #4
 8014622:	9903      	ldr	r1, [sp, #12]
 8014624:	600a      	str	r2, [r1, #0]
 8014626:	d1dc      	bne.n	80145e2 <_scanf_float+0x3aa>
 8014628:	681d      	ldr	r5, [r3, #0]
 801462a:	4632      	mov	r2, r6
 801462c:	463b      	mov	r3, r7
 801462e:	4630      	mov	r0, r6
 8014630:	4639      	mov	r1, r7
 8014632:	f7ec faa3 	bl	8000b7c <__aeabi_dcmpun>
 8014636:	b128      	cbz	r0, 8014644 <_scanf_float+0x40c>
 8014638:	4808      	ldr	r0, [pc, #32]	@ (801465c <_scanf_float+0x424>)
 801463a:	f000 f9c9 	bl	80149d0 <nanf>
 801463e:	ed85 0a00 	vstr	s0, [r5]
 8014642:	e7d1      	b.n	80145e8 <_scanf_float+0x3b0>
 8014644:	4630      	mov	r0, r6
 8014646:	4639      	mov	r1, r7
 8014648:	f7ec faf6 	bl	8000c38 <__aeabi_d2f>
 801464c:	6028      	str	r0, [r5, #0]
 801464e:	e7cb      	b.n	80145e8 <_scanf_float+0x3b0>
 8014650:	f04f 0900 	mov.w	r9, #0
 8014654:	e629      	b.n	80142aa <_scanf_float+0x72>
 8014656:	bf00      	nop
 8014658:	08026040 	.word	0x08026040
 801465c:	080263d5 	.word	0x080263d5

08014660 <std>:
 8014660:	2300      	movs	r3, #0
 8014662:	b510      	push	{r4, lr}
 8014664:	4604      	mov	r4, r0
 8014666:	e9c0 3300 	strd	r3, r3, [r0]
 801466a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801466e:	6083      	str	r3, [r0, #8]
 8014670:	8181      	strh	r1, [r0, #12]
 8014672:	6643      	str	r3, [r0, #100]	@ 0x64
 8014674:	81c2      	strh	r2, [r0, #14]
 8014676:	6183      	str	r3, [r0, #24]
 8014678:	4619      	mov	r1, r3
 801467a:	2208      	movs	r2, #8
 801467c:	305c      	adds	r0, #92	@ 0x5c
 801467e:	f000 f926 	bl	80148ce <memset>
 8014682:	4b0d      	ldr	r3, [pc, #52]	@ (80146b8 <std+0x58>)
 8014684:	6263      	str	r3, [r4, #36]	@ 0x24
 8014686:	4b0d      	ldr	r3, [pc, #52]	@ (80146bc <std+0x5c>)
 8014688:	62a3      	str	r3, [r4, #40]	@ 0x28
 801468a:	4b0d      	ldr	r3, [pc, #52]	@ (80146c0 <std+0x60>)
 801468c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801468e:	4b0d      	ldr	r3, [pc, #52]	@ (80146c4 <std+0x64>)
 8014690:	6323      	str	r3, [r4, #48]	@ 0x30
 8014692:	4b0d      	ldr	r3, [pc, #52]	@ (80146c8 <std+0x68>)
 8014694:	6224      	str	r4, [r4, #32]
 8014696:	429c      	cmp	r4, r3
 8014698:	d006      	beq.n	80146a8 <std+0x48>
 801469a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801469e:	4294      	cmp	r4, r2
 80146a0:	d002      	beq.n	80146a8 <std+0x48>
 80146a2:	33d0      	adds	r3, #208	@ 0xd0
 80146a4:	429c      	cmp	r4, r3
 80146a6:	d105      	bne.n	80146b4 <std+0x54>
 80146a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80146ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80146b0:	f000 b98a 	b.w	80149c8 <__retarget_lock_init_recursive>
 80146b4:	bd10      	pop	{r4, pc}
 80146b6:	bf00      	nop
 80146b8:	08014849 	.word	0x08014849
 80146bc:	0801486b 	.word	0x0801486b
 80146c0:	080148a3 	.word	0x080148a3
 80146c4:	080148c7 	.word	0x080148c7
 80146c8:	20004e90 	.word	0x20004e90

080146cc <stdio_exit_handler>:
 80146cc:	4a02      	ldr	r2, [pc, #8]	@ (80146d8 <stdio_exit_handler+0xc>)
 80146ce:	4903      	ldr	r1, [pc, #12]	@ (80146dc <stdio_exit_handler+0x10>)
 80146d0:	4803      	ldr	r0, [pc, #12]	@ (80146e0 <stdio_exit_handler+0x14>)
 80146d2:	f000 b869 	b.w	80147a8 <_fwalk_sglue>
 80146d6:	bf00      	nop
 80146d8:	200001c8 	.word	0x200001c8
 80146dc:	08017521 	.word	0x08017521
 80146e0:	200001d8 	.word	0x200001d8

080146e4 <cleanup_stdio>:
 80146e4:	6841      	ldr	r1, [r0, #4]
 80146e6:	4b0c      	ldr	r3, [pc, #48]	@ (8014718 <cleanup_stdio+0x34>)
 80146e8:	4299      	cmp	r1, r3
 80146ea:	b510      	push	{r4, lr}
 80146ec:	4604      	mov	r4, r0
 80146ee:	d001      	beq.n	80146f4 <cleanup_stdio+0x10>
 80146f0:	f002 ff16 	bl	8017520 <_fflush_r>
 80146f4:	68a1      	ldr	r1, [r4, #8]
 80146f6:	4b09      	ldr	r3, [pc, #36]	@ (801471c <cleanup_stdio+0x38>)
 80146f8:	4299      	cmp	r1, r3
 80146fa:	d002      	beq.n	8014702 <cleanup_stdio+0x1e>
 80146fc:	4620      	mov	r0, r4
 80146fe:	f002 ff0f 	bl	8017520 <_fflush_r>
 8014702:	68e1      	ldr	r1, [r4, #12]
 8014704:	4b06      	ldr	r3, [pc, #24]	@ (8014720 <cleanup_stdio+0x3c>)
 8014706:	4299      	cmp	r1, r3
 8014708:	d004      	beq.n	8014714 <cleanup_stdio+0x30>
 801470a:	4620      	mov	r0, r4
 801470c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014710:	f002 bf06 	b.w	8017520 <_fflush_r>
 8014714:	bd10      	pop	{r4, pc}
 8014716:	bf00      	nop
 8014718:	20004e90 	.word	0x20004e90
 801471c:	20004ef8 	.word	0x20004ef8
 8014720:	20004f60 	.word	0x20004f60

08014724 <global_stdio_init.part.0>:
 8014724:	b510      	push	{r4, lr}
 8014726:	4b0b      	ldr	r3, [pc, #44]	@ (8014754 <global_stdio_init.part.0+0x30>)
 8014728:	4c0b      	ldr	r4, [pc, #44]	@ (8014758 <global_stdio_init.part.0+0x34>)
 801472a:	4a0c      	ldr	r2, [pc, #48]	@ (801475c <global_stdio_init.part.0+0x38>)
 801472c:	601a      	str	r2, [r3, #0]
 801472e:	4620      	mov	r0, r4
 8014730:	2200      	movs	r2, #0
 8014732:	2104      	movs	r1, #4
 8014734:	f7ff ff94 	bl	8014660 <std>
 8014738:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801473c:	2201      	movs	r2, #1
 801473e:	2109      	movs	r1, #9
 8014740:	f7ff ff8e 	bl	8014660 <std>
 8014744:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014748:	2202      	movs	r2, #2
 801474a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801474e:	2112      	movs	r1, #18
 8014750:	f7ff bf86 	b.w	8014660 <std>
 8014754:	20004fc8 	.word	0x20004fc8
 8014758:	20004e90 	.word	0x20004e90
 801475c:	080146cd 	.word	0x080146cd

08014760 <__sfp_lock_acquire>:
 8014760:	4801      	ldr	r0, [pc, #4]	@ (8014768 <__sfp_lock_acquire+0x8>)
 8014762:	f000 b932 	b.w	80149ca <__retarget_lock_acquire_recursive>
 8014766:	bf00      	nop
 8014768:	20004fd1 	.word	0x20004fd1

0801476c <__sfp_lock_release>:
 801476c:	4801      	ldr	r0, [pc, #4]	@ (8014774 <__sfp_lock_release+0x8>)
 801476e:	f000 b92d 	b.w	80149cc <__retarget_lock_release_recursive>
 8014772:	bf00      	nop
 8014774:	20004fd1 	.word	0x20004fd1

08014778 <__sinit>:
 8014778:	b510      	push	{r4, lr}
 801477a:	4604      	mov	r4, r0
 801477c:	f7ff fff0 	bl	8014760 <__sfp_lock_acquire>
 8014780:	6a23      	ldr	r3, [r4, #32]
 8014782:	b11b      	cbz	r3, 801478c <__sinit+0x14>
 8014784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014788:	f7ff bff0 	b.w	801476c <__sfp_lock_release>
 801478c:	4b04      	ldr	r3, [pc, #16]	@ (80147a0 <__sinit+0x28>)
 801478e:	6223      	str	r3, [r4, #32]
 8014790:	4b04      	ldr	r3, [pc, #16]	@ (80147a4 <__sinit+0x2c>)
 8014792:	681b      	ldr	r3, [r3, #0]
 8014794:	2b00      	cmp	r3, #0
 8014796:	d1f5      	bne.n	8014784 <__sinit+0xc>
 8014798:	f7ff ffc4 	bl	8014724 <global_stdio_init.part.0>
 801479c:	e7f2      	b.n	8014784 <__sinit+0xc>
 801479e:	bf00      	nop
 80147a0:	080146e5 	.word	0x080146e5
 80147a4:	20004fc8 	.word	0x20004fc8

080147a8 <_fwalk_sglue>:
 80147a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80147ac:	4607      	mov	r7, r0
 80147ae:	4688      	mov	r8, r1
 80147b0:	4614      	mov	r4, r2
 80147b2:	2600      	movs	r6, #0
 80147b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80147b8:	f1b9 0901 	subs.w	r9, r9, #1
 80147bc:	d505      	bpl.n	80147ca <_fwalk_sglue+0x22>
 80147be:	6824      	ldr	r4, [r4, #0]
 80147c0:	2c00      	cmp	r4, #0
 80147c2:	d1f7      	bne.n	80147b4 <_fwalk_sglue+0xc>
 80147c4:	4630      	mov	r0, r6
 80147c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80147ca:	89ab      	ldrh	r3, [r5, #12]
 80147cc:	2b01      	cmp	r3, #1
 80147ce:	d907      	bls.n	80147e0 <_fwalk_sglue+0x38>
 80147d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80147d4:	3301      	adds	r3, #1
 80147d6:	d003      	beq.n	80147e0 <_fwalk_sglue+0x38>
 80147d8:	4629      	mov	r1, r5
 80147da:	4638      	mov	r0, r7
 80147dc:	47c0      	blx	r8
 80147de:	4306      	orrs	r6, r0
 80147e0:	3568      	adds	r5, #104	@ 0x68
 80147e2:	e7e9      	b.n	80147b8 <_fwalk_sglue+0x10>

080147e4 <iprintf>:
 80147e4:	b40f      	push	{r0, r1, r2, r3}
 80147e6:	b507      	push	{r0, r1, r2, lr}
 80147e8:	4906      	ldr	r1, [pc, #24]	@ (8014804 <iprintf+0x20>)
 80147ea:	ab04      	add	r3, sp, #16
 80147ec:	6808      	ldr	r0, [r1, #0]
 80147ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80147f2:	6881      	ldr	r1, [r0, #8]
 80147f4:	9301      	str	r3, [sp, #4]
 80147f6:	f002 fcf7 	bl	80171e8 <_vfiprintf_r>
 80147fa:	b003      	add	sp, #12
 80147fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8014800:	b004      	add	sp, #16
 8014802:	4770      	bx	lr
 8014804:	200001d4 	.word	0x200001d4

08014808 <siprintf>:
 8014808:	b40e      	push	{r1, r2, r3}
 801480a:	b500      	push	{lr}
 801480c:	b09c      	sub	sp, #112	@ 0x70
 801480e:	ab1d      	add	r3, sp, #116	@ 0x74
 8014810:	9002      	str	r0, [sp, #8]
 8014812:	9006      	str	r0, [sp, #24]
 8014814:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014818:	4809      	ldr	r0, [pc, #36]	@ (8014840 <siprintf+0x38>)
 801481a:	9107      	str	r1, [sp, #28]
 801481c:	9104      	str	r1, [sp, #16]
 801481e:	4909      	ldr	r1, [pc, #36]	@ (8014844 <siprintf+0x3c>)
 8014820:	f853 2b04 	ldr.w	r2, [r3], #4
 8014824:	9105      	str	r1, [sp, #20]
 8014826:	6800      	ldr	r0, [r0, #0]
 8014828:	9301      	str	r3, [sp, #4]
 801482a:	a902      	add	r1, sp, #8
 801482c:	f002 fbb6 	bl	8016f9c <_svfiprintf_r>
 8014830:	9b02      	ldr	r3, [sp, #8]
 8014832:	2200      	movs	r2, #0
 8014834:	701a      	strb	r2, [r3, #0]
 8014836:	b01c      	add	sp, #112	@ 0x70
 8014838:	f85d eb04 	ldr.w	lr, [sp], #4
 801483c:	b003      	add	sp, #12
 801483e:	4770      	bx	lr
 8014840:	200001d4 	.word	0x200001d4
 8014844:	ffff0208 	.word	0xffff0208

08014848 <__sread>:
 8014848:	b510      	push	{r4, lr}
 801484a:	460c      	mov	r4, r1
 801484c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014850:	f000 f86c 	bl	801492c <_read_r>
 8014854:	2800      	cmp	r0, #0
 8014856:	bfab      	itete	ge
 8014858:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801485a:	89a3      	ldrhlt	r3, [r4, #12]
 801485c:	181b      	addge	r3, r3, r0
 801485e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014862:	bfac      	ite	ge
 8014864:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014866:	81a3      	strhlt	r3, [r4, #12]
 8014868:	bd10      	pop	{r4, pc}

0801486a <__swrite>:
 801486a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801486e:	461f      	mov	r7, r3
 8014870:	898b      	ldrh	r3, [r1, #12]
 8014872:	05db      	lsls	r3, r3, #23
 8014874:	4605      	mov	r5, r0
 8014876:	460c      	mov	r4, r1
 8014878:	4616      	mov	r6, r2
 801487a:	d505      	bpl.n	8014888 <__swrite+0x1e>
 801487c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014880:	2302      	movs	r3, #2
 8014882:	2200      	movs	r2, #0
 8014884:	f000 f840 	bl	8014908 <_lseek_r>
 8014888:	89a3      	ldrh	r3, [r4, #12]
 801488a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801488e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014892:	81a3      	strh	r3, [r4, #12]
 8014894:	4632      	mov	r2, r6
 8014896:	463b      	mov	r3, r7
 8014898:	4628      	mov	r0, r5
 801489a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801489e:	f000 b857 	b.w	8014950 <_write_r>

080148a2 <__sseek>:
 80148a2:	b510      	push	{r4, lr}
 80148a4:	460c      	mov	r4, r1
 80148a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80148aa:	f000 f82d 	bl	8014908 <_lseek_r>
 80148ae:	1c43      	adds	r3, r0, #1
 80148b0:	89a3      	ldrh	r3, [r4, #12]
 80148b2:	bf15      	itete	ne
 80148b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80148b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80148ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80148be:	81a3      	strheq	r3, [r4, #12]
 80148c0:	bf18      	it	ne
 80148c2:	81a3      	strhne	r3, [r4, #12]
 80148c4:	bd10      	pop	{r4, pc}

080148c6 <__sclose>:
 80148c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80148ca:	f000 b80d 	b.w	80148e8 <_close_r>

080148ce <memset>:
 80148ce:	4402      	add	r2, r0
 80148d0:	4603      	mov	r3, r0
 80148d2:	4293      	cmp	r3, r2
 80148d4:	d100      	bne.n	80148d8 <memset+0xa>
 80148d6:	4770      	bx	lr
 80148d8:	f803 1b01 	strb.w	r1, [r3], #1
 80148dc:	e7f9      	b.n	80148d2 <memset+0x4>
	...

080148e0 <_localeconv_r>:
 80148e0:	4800      	ldr	r0, [pc, #0]	@ (80148e4 <_localeconv_r+0x4>)
 80148e2:	4770      	bx	lr
 80148e4:	20000314 	.word	0x20000314

080148e8 <_close_r>:
 80148e8:	b538      	push	{r3, r4, r5, lr}
 80148ea:	4d06      	ldr	r5, [pc, #24]	@ (8014904 <_close_r+0x1c>)
 80148ec:	2300      	movs	r3, #0
 80148ee:	4604      	mov	r4, r0
 80148f0:	4608      	mov	r0, r1
 80148f2:	602b      	str	r3, [r5, #0]
 80148f4:	f7ef fd0c 	bl	8004310 <_close>
 80148f8:	1c43      	adds	r3, r0, #1
 80148fa:	d102      	bne.n	8014902 <_close_r+0x1a>
 80148fc:	682b      	ldr	r3, [r5, #0]
 80148fe:	b103      	cbz	r3, 8014902 <_close_r+0x1a>
 8014900:	6023      	str	r3, [r4, #0]
 8014902:	bd38      	pop	{r3, r4, r5, pc}
 8014904:	20004fcc 	.word	0x20004fcc

08014908 <_lseek_r>:
 8014908:	b538      	push	{r3, r4, r5, lr}
 801490a:	4d07      	ldr	r5, [pc, #28]	@ (8014928 <_lseek_r+0x20>)
 801490c:	4604      	mov	r4, r0
 801490e:	4608      	mov	r0, r1
 8014910:	4611      	mov	r1, r2
 8014912:	2200      	movs	r2, #0
 8014914:	602a      	str	r2, [r5, #0]
 8014916:	461a      	mov	r2, r3
 8014918:	f7ef fd21 	bl	800435e <_lseek>
 801491c:	1c43      	adds	r3, r0, #1
 801491e:	d102      	bne.n	8014926 <_lseek_r+0x1e>
 8014920:	682b      	ldr	r3, [r5, #0]
 8014922:	b103      	cbz	r3, 8014926 <_lseek_r+0x1e>
 8014924:	6023      	str	r3, [r4, #0]
 8014926:	bd38      	pop	{r3, r4, r5, pc}
 8014928:	20004fcc 	.word	0x20004fcc

0801492c <_read_r>:
 801492c:	b538      	push	{r3, r4, r5, lr}
 801492e:	4d07      	ldr	r5, [pc, #28]	@ (801494c <_read_r+0x20>)
 8014930:	4604      	mov	r4, r0
 8014932:	4608      	mov	r0, r1
 8014934:	4611      	mov	r1, r2
 8014936:	2200      	movs	r2, #0
 8014938:	602a      	str	r2, [r5, #0]
 801493a:	461a      	mov	r2, r3
 801493c:	f7ef fcaf 	bl	800429e <_read>
 8014940:	1c43      	adds	r3, r0, #1
 8014942:	d102      	bne.n	801494a <_read_r+0x1e>
 8014944:	682b      	ldr	r3, [r5, #0]
 8014946:	b103      	cbz	r3, 801494a <_read_r+0x1e>
 8014948:	6023      	str	r3, [r4, #0]
 801494a:	bd38      	pop	{r3, r4, r5, pc}
 801494c:	20004fcc 	.word	0x20004fcc

08014950 <_write_r>:
 8014950:	b538      	push	{r3, r4, r5, lr}
 8014952:	4d07      	ldr	r5, [pc, #28]	@ (8014970 <_write_r+0x20>)
 8014954:	4604      	mov	r4, r0
 8014956:	4608      	mov	r0, r1
 8014958:	4611      	mov	r1, r2
 801495a:	2200      	movs	r2, #0
 801495c:	602a      	str	r2, [r5, #0]
 801495e:	461a      	mov	r2, r3
 8014960:	f7ef fcba 	bl	80042d8 <_write>
 8014964:	1c43      	adds	r3, r0, #1
 8014966:	d102      	bne.n	801496e <_write_r+0x1e>
 8014968:	682b      	ldr	r3, [r5, #0]
 801496a:	b103      	cbz	r3, 801496e <_write_r+0x1e>
 801496c:	6023      	str	r3, [r4, #0]
 801496e:	bd38      	pop	{r3, r4, r5, pc}
 8014970:	20004fcc 	.word	0x20004fcc

08014974 <__errno>:
 8014974:	4b01      	ldr	r3, [pc, #4]	@ (801497c <__errno+0x8>)
 8014976:	6818      	ldr	r0, [r3, #0]
 8014978:	4770      	bx	lr
 801497a:	bf00      	nop
 801497c:	200001d4 	.word	0x200001d4

08014980 <__libc_init_array>:
 8014980:	b570      	push	{r4, r5, r6, lr}
 8014982:	4d0d      	ldr	r5, [pc, #52]	@ (80149b8 <__libc_init_array+0x38>)
 8014984:	4c0d      	ldr	r4, [pc, #52]	@ (80149bc <__libc_init_array+0x3c>)
 8014986:	1b64      	subs	r4, r4, r5
 8014988:	10a4      	asrs	r4, r4, #2
 801498a:	2600      	movs	r6, #0
 801498c:	42a6      	cmp	r6, r4
 801498e:	d109      	bne.n	80149a4 <__libc_init_array+0x24>
 8014990:	4d0b      	ldr	r5, [pc, #44]	@ (80149c0 <__libc_init_array+0x40>)
 8014992:	4c0c      	ldr	r4, [pc, #48]	@ (80149c4 <__libc_init_array+0x44>)
 8014994:	f003 fb76 	bl	8018084 <_init>
 8014998:	1b64      	subs	r4, r4, r5
 801499a:	10a4      	asrs	r4, r4, #2
 801499c:	2600      	movs	r6, #0
 801499e:	42a6      	cmp	r6, r4
 80149a0:	d105      	bne.n	80149ae <__libc_init_array+0x2e>
 80149a2:	bd70      	pop	{r4, r5, r6, pc}
 80149a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80149a8:	4798      	blx	r3
 80149aa:	3601      	adds	r6, #1
 80149ac:	e7ee      	b.n	801498c <__libc_init_array+0xc>
 80149ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80149b2:	4798      	blx	r3
 80149b4:	3601      	adds	r6, #1
 80149b6:	e7f2      	b.n	801499e <__libc_init_array+0x1e>
 80149b8:	08026440 	.word	0x08026440
 80149bc:	08026440 	.word	0x08026440
 80149c0:	08026440 	.word	0x08026440
 80149c4:	08026444 	.word	0x08026444

080149c8 <__retarget_lock_init_recursive>:
 80149c8:	4770      	bx	lr

080149ca <__retarget_lock_acquire_recursive>:
 80149ca:	4770      	bx	lr

080149cc <__retarget_lock_release_recursive>:
 80149cc:	4770      	bx	lr
	...

080149d0 <nanf>:
 80149d0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80149d8 <nanf+0x8>
 80149d4:	4770      	bx	lr
 80149d6:	bf00      	nop
 80149d8:	7fc00000 	.word	0x7fc00000

080149dc <quorem>:
 80149dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149e0:	6903      	ldr	r3, [r0, #16]
 80149e2:	690c      	ldr	r4, [r1, #16]
 80149e4:	42a3      	cmp	r3, r4
 80149e6:	4607      	mov	r7, r0
 80149e8:	db7e      	blt.n	8014ae8 <quorem+0x10c>
 80149ea:	3c01      	subs	r4, #1
 80149ec:	f101 0814 	add.w	r8, r1, #20
 80149f0:	00a3      	lsls	r3, r4, #2
 80149f2:	f100 0514 	add.w	r5, r0, #20
 80149f6:	9300      	str	r3, [sp, #0]
 80149f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80149fc:	9301      	str	r3, [sp, #4]
 80149fe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014a02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014a06:	3301      	adds	r3, #1
 8014a08:	429a      	cmp	r2, r3
 8014a0a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014a0e:	fbb2 f6f3 	udiv	r6, r2, r3
 8014a12:	d32e      	bcc.n	8014a72 <quorem+0x96>
 8014a14:	f04f 0a00 	mov.w	sl, #0
 8014a18:	46c4      	mov	ip, r8
 8014a1a:	46ae      	mov	lr, r5
 8014a1c:	46d3      	mov	fp, sl
 8014a1e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014a22:	b298      	uxth	r0, r3
 8014a24:	fb06 a000 	mla	r0, r6, r0, sl
 8014a28:	0c02      	lsrs	r2, r0, #16
 8014a2a:	0c1b      	lsrs	r3, r3, #16
 8014a2c:	fb06 2303 	mla	r3, r6, r3, r2
 8014a30:	f8de 2000 	ldr.w	r2, [lr]
 8014a34:	b280      	uxth	r0, r0
 8014a36:	b292      	uxth	r2, r2
 8014a38:	1a12      	subs	r2, r2, r0
 8014a3a:	445a      	add	r2, fp
 8014a3c:	f8de 0000 	ldr.w	r0, [lr]
 8014a40:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014a44:	b29b      	uxth	r3, r3
 8014a46:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014a4a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014a4e:	b292      	uxth	r2, r2
 8014a50:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014a54:	45e1      	cmp	r9, ip
 8014a56:	f84e 2b04 	str.w	r2, [lr], #4
 8014a5a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014a5e:	d2de      	bcs.n	8014a1e <quorem+0x42>
 8014a60:	9b00      	ldr	r3, [sp, #0]
 8014a62:	58eb      	ldr	r3, [r5, r3]
 8014a64:	b92b      	cbnz	r3, 8014a72 <quorem+0x96>
 8014a66:	9b01      	ldr	r3, [sp, #4]
 8014a68:	3b04      	subs	r3, #4
 8014a6a:	429d      	cmp	r5, r3
 8014a6c:	461a      	mov	r2, r3
 8014a6e:	d32f      	bcc.n	8014ad0 <quorem+0xf4>
 8014a70:	613c      	str	r4, [r7, #16]
 8014a72:	4638      	mov	r0, r7
 8014a74:	f001 f9c4 	bl	8015e00 <__mcmp>
 8014a78:	2800      	cmp	r0, #0
 8014a7a:	db25      	blt.n	8014ac8 <quorem+0xec>
 8014a7c:	4629      	mov	r1, r5
 8014a7e:	2000      	movs	r0, #0
 8014a80:	f858 2b04 	ldr.w	r2, [r8], #4
 8014a84:	f8d1 c000 	ldr.w	ip, [r1]
 8014a88:	fa1f fe82 	uxth.w	lr, r2
 8014a8c:	fa1f f38c 	uxth.w	r3, ip
 8014a90:	eba3 030e 	sub.w	r3, r3, lr
 8014a94:	4403      	add	r3, r0
 8014a96:	0c12      	lsrs	r2, r2, #16
 8014a98:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014a9c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014aa0:	b29b      	uxth	r3, r3
 8014aa2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014aa6:	45c1      	cmp	r9, r8
 8014aa8:	f841 3b04 	str.w	r3, [r1], #4
 8014aac:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014ab0:	d2e6      	bcs.n	8014a80 <quorem+0xa4>
 8014ab2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014ab6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014aba:	b922      	cbnz	r2, 8014ac6 <quorem+0xea>
 8014abc:	3b04      	subs	r3, #4
 8014abe:	429d      	cmp	r5, r3
 8014ac0:	461a      	mov	r2, r3
 8014ac2:	d30b      	bcc.n	8014adc <quorem+0x100>
 8014ac4:	613c      	str	r4, [r7, #16]
 8014ac6:	3601      	adds	r6, #1
 8014ac8:	4630      	mov	r0, r6
 8014aca:	b003      	add	sp, #12
 8014acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ad0:	6812      	ldr	r2, [r2, #0]
 8014ad2:	3b04      	subs	r3, #4
 8014ad4:	2a00      	cmp	r2, #0
 8014ad6:	d1cb      	bne.n	8014a70 <quorem+0x94>
 8014ad8:	3c01      	subs	r4, #1
 8014ada:	e7c6      	b.n	8014a6a <quorem+0x8e>
 8014adc:	6812      	ldr	r2, [r2, #0]
 8014ade:	3b04      	subs	r3, #4
 8014ae0:	2a00      	cmp	r2, #0
 8014ae2:	d1ef      	bne.n	8014ac4 <quorem+0xe8>
 8014ae4:	3c01      	subs	r4, #1
 8014ae6:	e7ea      	b.n	8014abe <quorem+0xe2>
 8014ae8:	2000      	movs	r0, #0
 8014aea:	e7ee      	b.n	8014aca <quorem+0xee>
 8014aec:	0000      	movs	r0, r0
	...

08014af0 <_dtoa_r>:
 8014af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014af4:	69c7      	ldr	r7, [r0, #28]
 8014af6:	b099      	sub	sp, #100	@ 0x64
 8014af8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014afc:	ec55 4b10 	vmov	r4, r5, d0
 8014b00:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8014b02:	9109      	str	r1, [sp, #36]	@ 0x24
 8014b04:	4683      	mov	fp, r0
 8014b06:	920e      	str	r2, [sp, #56]	@ 0x38
 8014b08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014b0a:	b97f      	cbnz	r7, 8014b2c <_dtoa_r+0x3c>
 8014b0c:	2010      	movs	r0, #16
 8014b0e:	f000 fdfd 	bl	801570c <malloc>
 8014b12:	4602      	mov	r2, r0
 8014b14:	f8cb 001c 	str.w	r0, [fp, #28]
 8014b18:	b920      	cbnz	r0, 8014b24 <_dtoa_r+0x34>
 8014b1a:	4ba7      	ldr	r3, [pc, #668]	@ (8014db8 <_dtoa_r+0x2c8>)
 8014b1c:	21ef      	movs	r1, #239	@ 0xef
 8014b1e:	48a7      	ldr	r0, [pc, #668]	@ (8014dbc <_dtoa_r+0x2cc>)
 8014b20:	f002 fe0e 	bl	8017740 <__assert_func>
 8014b24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014b28:	6007      	str	r7, [r0, #0]
 8014b2a:	60c7      	str	r7, [r0, #12]
 8014b2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014b30:	6819      	ldr	r1, [r3, #0]
 8014b32:	b159      	cbz	r1, 8014b4c <_dtoa_r+0x5c>
 8014b34:	685a      	ldr	r2, [r3, #4]
 8014b36:	604a      	str	r2, [r1, #4]
 8014b38:	2301      	movs	r3, #1
 8014b3a:	4093      	lsls	r3, r2
 8014b3c:	608b      	str	r3, [r1, #8]
 8014b3e:	4658      	mov	r0, fp
 8014b40:	f000 feda 	bl	80158f8 <_Bfree>
 8014b44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014b48:	2200      	movs	r2, #0
 8014b4a:	601a      	str	r2, [r3, #0]
 8014b4c:	1e2b      	subs	r3, r5, #0
 8014b4e:	bfb9      	ittee	lt
 8014b50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014b54:	9303      	strlt	r3, [sp, #12]
 8014b56:	2300      	movge	r3, #0
 8014b58:	6033      	strge	r3, [r6, #0]
 8014b5a:	9f03      	ldr	r7, [sp, #12]
 8014b5c:	4b98      	ldr	r3, [pc, #608]	@ (8014dc0 <_dtoa_r+0x2d0>)
 8014b5e:	bfbc      	itt	lt
 8014b60:	2201      	movlt	r2, #1
 8014b62:	6032      	strlt	r2, [r6, #0]
 8014b64:	43bb      	bics	r3, r7
 8014b66:	d112      	bne.n	8014b8e <_dtoa_r+0x9e>
 8014b68:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014b6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014b6e:	6013      	str	r3, [r2, #0]
 8014b70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014b74:	4323      	orrs	r3, r4
 8014b76:	f000 854d 	beq.w	8015614 <_dtoa_r+0xb24>
 8014b7a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014b7c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8014dd4 <_dtoa_r+0x2e4>
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	f000 854f 	beq.w	8015624 <_dtoa_r+0xb34>
 8014b86:	f10a 0303 	add.w	r3, sl, #3
 8014b8a:	f000 bd49 	b.w	8015620 <_dtoa_r+0xb30>
 8014b8e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014b92:	2200      	movs	r2, #0
 8014b94:	ec51 0b17 	vmov	r0, r1, d7
 8014b98:	2300      	movs	r3, #0
 8014b9a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8014b9e:	f7eb ffbb 	bl	8000b18 <__aeabi_dcmpeq>
 8014ba2:	4680      	mov	r8, r0
 8014ba4:	b158      	cbz	r0, 8014bbe <_dtoa_r+0xce>
 8014ba6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014ba8:	2301      	movs	r3, #1
 8014baa:	6013      	str	r3, [r2, #0]
 8014bac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014bae:	b113      	cbz	r3, 8014bb6 <_dtoa_r+0xc6>
 8014bb0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014bb2:	4b84      	ldr	r3, [pc, #528]	@ (8014dc4 <_dtoa_r+0x2d4>)
 8014bb4:	6013      	str	r3, [r2, #0]
 8014bb6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8014dd8 <_dtoa_r+0x2e8>
 8014bba:	f000 bd33 	b.w	8015624 <_dtoa_r+0xb34>
 8014bbe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014bc2:	aa16      	add	r2, sp, #88	@ 0x58
 8014bc4:	a917      	add	r1, sp, #92	@ 0x5c
 8014bc6:	4658      	mov	r0, fp
 8014bc8:	f001 fa3a 	bl	8016040 <__d2b>
 8014bcc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014bd0:	4681      	mov	r9, r0
 8014bd2:	2e00      	cmp	r6, #0
 8014bd4:	d077      	beq.n	8014cc6 <_dtoa_r+0x1d6>
 8014bd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014bd8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8014bdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014be0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014be4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014be8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014bec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014bf0:	4619      	mov	r1, r3
 8014bf2:	2200      	movs	r2, #0
 8014bf4:	4b74      	ldr	r3, [pc, #464]	@ (8014dc8 <_dtoa_r+0x2d8>)
 8014bf6:	f7eb fb6f 	bl	80002d8 <__aeabi_dsub>
 8014bfa:	a369      	add	r3, pc, #420	@ (adr r3, 8014da0 <_dtoa_r+0x2b0>)
 8014bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c00:	f7eb fd22 	bl	8000648 <__aeabi_dmul>
 8014c04:	a368      	add	r3, pc, #416	@ (adr r3, 8014da8 <_dtoa_r+0x2b8>)
 8014c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c0a:	f7eb fb67 	bl	80002dc <__adddf3>
 8014c0e:	4604      	mov	r4, r0
 8014c10:	4630      	mov	r0, r6
 8014c12:	460d      	mov	r5, r1
 8014c14:	f7eb fcae 	bl	8000574 <__aeabi_i2d>
 8014c18:	a365      	add	r3, pc, #404	@ (adr r3, 8014db0 <_dtoa_r+0x2c0>)
 8014c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c1e:	f7eb fd13 	bl	8000648 <__aeabi_dmul>
 8014c22:	4602      	mov	r2, r0
 8014c24:	460b      	mov	r3, r1
 8014c26:	4620      	mov	r0, r4
 8014c28:	4629      	mov	r1, r5
 8014c2a:	f7eb fb57 	bl	80002dc <__adddf3>
 8014c2e:	4604      	mov	r4, r0
 8014c30:	460d      	mov	r5, r1
 8014c32:	f7eb ffb9 	bl	8000ba8 <__aeabi_d2iz>
 8014c36:	2200      	movs	r2, #0
 8014c38:	4607      	mov	r7, r0
 8014c3a:	2300      	movs	r3, #0
 8014c3c:	4620      	mov	r0, r4
 8014c3e:	4629      	mov	r1, r5
 8014c40:	f7eb ff74 	bl	8000b2c <__aeabi_dcmplt>
 8014c44:	b140      	cbz	r0, 8014c58 <_dtoa_r+0x168>
 8014c46:	4638      	mov	r0, r7
 8014c48:	f7eb fc94 	bl	8000574 <__aeabi_i2d>
 8014c4c:	4622      	mov	r2, r4
 8014c4e:	462b      	mov	r3, r5
 8014c50:	f7eb ff62 	bl	8000b18 <__aeabi_dcmpeq>
 8014c54:	b900      	cbnz	r0, 8014c58 <_dtoa_r+0x168>
 8014c56:	3f01      	subs	r7, #1
 8014c58:	2f16      	cmp	r7, #22
 8014c5a:	d851      	bhi.n	8014d00 <_dtoa_r+0x210>
 8014c5c:	4b5b      	ldr	r3, [pc, #364]	@ (8014dcc <_dtoa_r+0x2dc>)
 8014c5e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014c6a:	f7eb ff5f 	bl	8000b2c <__aeabi_dcmplt>
 8014c6e:	2800      	cmp	r0, #0
 8014c70:	d048      	beq.n	8014d04 <_dtoa_r+0x214>
 8014c72:	3f01      	subs	r7, #1
 8014c74:	2300      	movs	r3, #0
 8014c76:	9312      	str	r3, [sp, #72]	@ 0x48
 8014c78:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014c7a:	1b9b      	subs	r3, r3, r6
 8014c7c:	1e5a      	subs	r2, r3, #1
 8014c7e:	bf44      	itt	mi
 8014c80:	f1c3 0801 	rsbmi	r8, r3, #1
 8014c84:	2300      	movmi	r3, #0
 8014c86:	9208      	str	r2, [sp, #32]
 8014c88:	bf54      	ite	pl
 8014c8a:	f04f 0800 	movpl.w	r8, #0
 8014c8e:	9308      	strmi	r3, [sp, #32]
 8014c90:	2f00      	cmp	r7, #0
 8014c92:	db39      	blt.n	8014d08 <_dtoa_r+0x218>
 8014c94:	9b08      	ldr	r3, [sp, #32]
 8014c96:	970f      	str	r7, [sp, #60]	@ 0x3c
 8014c98:	443b      	add	r3, r7
 8014c9a:	9308      	str	r3, [sp, #32]
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014ca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ca2:	2b09      	cmp	r3, #9
 8014ca4:	d864      	bhi.n	8014d70 <_dtoa_r+0x280>
 8014ca6:	2b05      	cmp	r3, #5
 8014ca8:	bfc4      	itt	gt
 8014caa:	3b04      	subgt	r3, #4
 8014cac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8014cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014cb0:	f1a3 0302 	sub.w	r3, r3, #2
 8014cb4:	bfcc      	ite	gt
 8014cb6:	2400      	movgt	r4, #0
 8014cb8:	2401      	movle	r4, #1
 8014cba:	2b03      	cmp	r3, #3
 8014cbc:	d863      	bhi.n	8014d86 <_dtoa_r+0x296>
 8014cbe:	e8df f003 	tbb	[pc, r3]
 8014cc2:	372a      	.short	0x372a
 8014cc4:	5535      	.short	0x5535
 8014cc6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8014cca:	441e      	add	r6, r3
 8014ccc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014cd0:	2b20      	cmp	r3, #32
 8014cd2:	bfc1      	itttt	gt
 8014cd4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014cd8:	409f      	lslgt	r7, r3
 8014cda:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014cde:	fa24 f303 	lsrgt.w	r3, r4, r3
 8014ce2:	bfd6      	itet	le
 8014ce4:	f1c3 0320 	rsble	r3, r3, #32
 8014ce8:	ea47 0003 	orrgt.w	r0, r7, r3
 8014cec:	fa04 f003 	lslle.w	r0, r4, r3
 8014cf0:	f7eb fc30 	bl	8000554 <__aeabi_ui2d>
 8014cf4:	2201      	movs	r2, #1
 8014cf6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014cfa:	3e01      	subs	r6, #1
 8014cfc:	9214      	str	r2, [sp, #80]	@ 0x50
 8014cfe:	e777      	b.n	8014bf0 <_dtoa_r+0x100>
 8014d00:	2301      	movs	r3, #1
 8014d02:	e7b8      	b.n	8014c76 <_dtoa_r+0x186>
 8014d04:	9012      	str	r0, [sp, #72]	@ 0x48
 8014d06:	e7b7      	b.n	8014c78 <_dtoa_r+0x188>
 8014d08:	427b      	negs	r3, r7
 8014d0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8014d0c:	2300      	movs	r3, #0
 8014d0e:	eba8 0807 	sub.w	r8, r8, r7
 8014d12:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014d14:	e7c4      	b.n	8014ca0 <_dtoa_r+0x1b0>
 8014d16:	2300      	movs	r3, #0
 8014d18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014d1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	dc35      	bgt.n	8014d8c <_dtoa_r+0x29c>
 8014d20:	2301      	movs	r3, #1
 8014d22:	9300      	str	r3, [sp, #0]
 8014d24:	9307      	str	r3, [sp, #28]
 8014d26:	461a      	mov	r2, r3
 8014d28:	920e      	str	r2, [sp, #56]	@ 0x38
 8014d2a:	e00b      	b.n	8014d44 <_dtoa_r+0x254>
 8014d2c:	2301      	movs	r3, #1
 8014d2e:	e7f3      	b.n	8014d18 <_dtoa_r+0x228>
 8014d30:	2300      	movs	r3, #0
 8014d32:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014d34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d36:	18fb      	adds	r3, r7, r3
 8014d38:	9300      	str	r3, [sp, #0]
 8014d3a:	3301      	adds	r3, #1
 8014d3c:	2b01      	cmp	r3, #1
 8014d3e:	9307      	str	r3, [sp, #28]
 8014d40:	bfb8      	it	lt
 8014d42:	2301      	movlt	r3, #1
 8014d44:	f8db 001c 	ldr.w	r0, [fp, #28]
 8014d48:	2100      	movs	r1, #0
 8014d4a:	2204      	movs	r2, #4
 8014d4c:	f102 0514 	add.w	r5, r2, #20
 8014d50:	429d      	cmp	r5, r3
 8014d52:	d91f      	bls.n	8014d94 <_dtoa_r+0x2a4>
 8014d54:	6041      	str	r1, [r0, #4]
 8014d56:	4658      	mov	r0, fp
 8014d58:	f000 fd8e 	bl	8015878 <_Balloc>
 8014d5c:	4682      	mov	sl, r0
 8014d5e:	2800      	cmp	r0, #0
 8014d60:	d13c      	bne.n	8014ddc <_dtoa_r+0x2ec>
 8014d62:	4b1b      	ldr	r3, [pc, #108]	@ (8014dd0 <_dtoa_r+0x2e0>)
 8014d64:	4602      	mov	r2, r0
 8014d66:	f240 11af 	movw	r1, #431	@ 0x1af
 8014d6a:	e6d8      	b.n	8014b1e <_dtoa_r+0x2e>
 8014d6c:	2301      	movs	r3, #1
 8014d6e:	e7e0      	b.n	8014d32 <_dtoa_r+0x242>
 8014d70:	2401      	movs	r4, #1
 8014d72:	2300      	movs	r3, #0
 8014d74:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d76:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014d78:	f04f 33ff 	mov.w	r3, #4294967295
 8014d7c:	9300      	str	r3, [sp, #0]
 8014d7e:	9307      	str	r3, [sp, #28]
 8014d80:	2200      	movs	r2, #0
 8014d82:	2312      	movs	r3, #18
 8014d84:	e7d0      	b.n	8014d28 <_dtoa_r+0x238>
 8014d86:	2301      	movs	r3, #1
 8014d88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014d8a:	e7f5      	b.n	8014d78 <_dtoa_r+0x288>
 8014d8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014d8e:	9300      	str	r3, [sp, #0]
 8014d90:	9307      	str	r3, [sp, #28]
 8014d92:	e7d7      	b.n	8014d44 <_dtoa_r+0x254>
 8014d94:	3101      	adds	r1, #1
 8014d96:	0052      	lsls	r2, r2, #1
 8014d98:	e7d8      	b.n	8014d4c <_dtoa_r+0x25c>
 8014d9a:	bf00      	nop
 8014d9c:	f3af 8000 	nop.w
 8014da0:	636f4361 	.word	0x636f4361
 8014da4:	3fd287a7 	.word	0x3fd287a7
 8014da8:	8b60c8b3 	.word	0x8b60c8b3
 8014dac:	3fc68a28 	.word	0x3fc68a28
 8014db0:	509f79fb 	.word	0x509f79fb
 8014db4:	3fd34413 	.word	0x3fd34413
 8014db8:	08026052 	.word	0x08026052
 8014dbc:	08026069 	.word	0x08026069
 8014dc0:	7ff00000 	.word	0x7ff00000
 8014dc4:	0802601d 	.word	0x0802601d
 8014dc8:	3ff80000 	.word	0x3ff80000
 8014dcc:	08026160 	.word	0x08026160
 8014dd0:	080260c1 	.word	0x080260c1
 8014dd4:	0802604e 	.word	0x0802604e
 8014dd8:	0802601c 	.word	0x0802601c
 8014ddc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014de0:	6018      	str	r0, [r3, #0]
 8014de2:	9b07      	ldr	r3, [sp, #28]
 8014de4:	2b0e      	cmp	r3, #14
 8014de6:	f200 80a4 	bhi.w	8014f32 <_dtoa_r+0x442>
 8014dea:	2c00      	cmp	r4, #0
 8014dec:	f000 80a1 	beq.w	8014f32 <_dtoa_r+0x442>
 8014df0:	2f00      	cmp	r7, #0
 8014df2:	dd33      	ble.n	8014e5c <_dtoa_r+0x36c>
 8014df4:	4bad      	ldr	r3, [pc, #692]	@ (80150ac <_dtoa_r+0x5bc>)
 8014df6:	f007 020f 	and.w	r2, r7, #15
 8014dfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014dfe:	ed93 7b00 	vldr	d7, [r3]
 8014e02:	05f8      	lsls	r0, r7, #23
 8014e04:	ed8d 7b04 	vstr	d7, [sp, #16]
 8014e08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8014e0c:	d516      	bpl.n	8014e3c <_dtoa_r+0x34c>
 8014e0e:	4ba8      	ldr	r3, [pc, #672]	@ (80150b0 <_dtoa_r+0x5c0>)
 8014e10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014e14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014e18:	f7eb fd40 	bl	800089c <__aeabi_ddiv>
 8014e1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014e20:	f004 040f 	and.w	r4, r4, #15
 8014e24:	2603      	movs	r6, #3
 8014e26:	4da2      	ldr	r5, [pc, #648]	@ (80150b0 <_dtoa_r+0x5c0>)
 8014e28:	b954      	cbnz	r4, 8014e40 <_dtoa_r+0x350>
 8014e2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014e2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e32:	f7eb fd33 	bl	800089c <__aeabi_ddiv>
 8014e36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014e3a:	e028      	b.n	8014e8e <_dtoa_r+0x39e>
 8014e3c:	2602      	movs	r6, #2
 8014e3e:	e7f2      	b.n	8014e26 <_dtoa_r+0x336>
 8014e40:	07e1      	lsls	r1, r4, #31
 8014e42:	d508      	bpl.n	8014e56 <_dtoa_r+0x366>
 8014e44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014e48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014e4c:	f7eb fbfc 	bl	8000648 <__aeabi_dmul>
 8014e50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014e54:	3601      	adds	r6, #1
 8014e56:	1064      	asrs	r4, r4, #1
 8014e58:	3508      	adds	r5, #8
 8014e5a:	e7e5      	b.n	8014e28 <_dtoa_r+0x338>
 8014e5c:	f000 80d2 	beq.w	8015004 <_dtoa_r+0x514>
 8014e60:	427c      	negs	r4, r7
 8014e62:	4b92      	ldr	r3, [pc, #584]	@ (80150ac <_dtoa_r+0x5bc>)
 8014e64:	4d92      	ldr	r5, [pc, #584]	@ (80150b0 <_dtoa_r+0x5c0>)
 8014e66:	f004 020f 	and.w	r2, r4, #15
 8014e6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014e76:	f7eb fbe7 	bl	8000648 <__aeabi_dmul>
 8014e7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014e7e:	1124      	asrs	r4, r4, #4
 8014e80:	2300      	movs	r3, #0
 8014e82:	2602      	movs	r6, #2
 8014e84:	2c00      	cmp	r4, #0
 8014e86:	f040 80b2 	bne.w	8014fee <_dtoa_r+0x4fe>
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	d1d3      	bne.n	8014e36 <_dtoa_r+0x346>
 8014e8e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014e90:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	f000 80b7 	beq.w	8015008 <_dtoa_r+0x518>
 8014e9a:	4b86      	ldr	r3, [pc, #536]	@ (80150b4 <_dtoa_r+0x5c4>)
 8014e9c:	2200      	movs	r2, #0
 8014e9e:	4620      	mov	r0, r4
 8014ea0:	4629      	mov	r1, r5
 8014ea2:	f7eb fe43 	bl	8000b2c <__aeabi_dcmplt>
 8014ea6:	2800      	cmp	r0, #0
 8014ea8:	f000 80ae 	beq.w	8015008 <_dtoa_r+0x518>
 8014eac:	9b07      	ldr	r3, [sp, #28]
 8014eae:	2b00      	cmp	r3, #0
 8014eb0:	f000 80aa 	beq.w	8015008 <_dtoa_r+0x518>
 8014eb4:	9b00      	ldr	r3, [sp, #0]
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	dd37      	ble.n	8014f2a <_dtoa_r+0x43a>
 8014eba:	1e7b      	subs	r3, r7, #1
 8014ebc:	9304      	str	r3, [sp, #16]
 8014ebe:	4620      	mov	r0, r4
 8014ec0:	4b7d      	ldr	r3, [pc, #500]	@ (80150b8 <_dtoa_r+0x5c8>)
 8014ec2:	2200      	movs	r2, #0
 8014ec4:	4629      	mov	r1, r5
 8014ec6:	f7eb fbbf 	bl	8000648 <__aeabi_dmul>
 8014eca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014ece:	9c00      	ldr	r4, [sp, #0]
 8014ed0:	3601      	adds	r6, #1
 8014ed2:	4630      	mov	r0, r6
 8014ed4:	f7eb fb4e 	bl	8000574 <__aeabi_i2d>
 8014ed8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014edc:	f7eb fbb4 	bl	8000648 <__aeabi_dmul>
 8014ee0:	4b76      	ldr	r3, [pc, #472]	@ (80150bc <_dtoa_r+0x5cc>)
 8014ee2:	2200      	movs	r2, #0
 8014ee4:	f7eb f9fa 	bl	80002dc <__adddf3>
 8014ee8:	4605      	mov	r5, r0
 8014eea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8014eee:	2c00      	cmp	r4, #0
 8014ef0:	f040 808d 	bne.w	801500e <_dtoa_r+0x51e>
 8014ef4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ef8:	4b71      	ldr	r3, [pc, #452]	@ (80150c0 <_dtoa_r+0x5d0>)
 8014efa:	2200      	movs	r2, #0
 8014efc:	f7eb f9ec 	bl	80002d8 <__aeabi_dsub>
 8014f00:	4602      	mov	r2, r0
 8014f02:	460b      	mov	r3, r1
 8014f04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014f08:	462a      	mov	r2, r5
 8014f0a:	4633      	mov	r3, r6
 8014f0c:	f7eb fe2c 	bl	8000b68 <__aeabi_dcmpgt>
 8014f10:	2800      	cmp	r0, #0
 8014f12:	f040 828b 	bne.w	801542c <_dtoa_r+0x93c>
 8014f16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f1a:	462a      	mov	r2, r5
 8014f1c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8014f20:	f7eb fe04 	bl	8000b2c <__aeabi_dcmplt>
 8014f24:	2800      	cmp	r0, #0
 8014f26:	f040 8128 	bne.w	801517a <_dtoa_r+0x68a>
 8014f2a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8014f2e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8014f32:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	f2c0 815a 	blt.w	80151ee <_dtoa_r+0x6fe>
 8014f3a:	2f0e      	cmp	r7, #14
 8014f3c:	f300 8157 	bgt.w	80151ee <_dtoa_r+0x6fe>
 8014f40:	4b5a      	ldr	r3, [pc, #360]	@ (80150ac <_dtoa_r+0x5bc>)
 8014f42:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014f46:	ed93 7b00 	vldr	d7, [r3]
 8014f4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	ed8d 7b00 	vstr	d7, [sp]
 8014f52:	da03      	bge.n	8014f5c <_dtoa_r+0x46c>
 8014f54:	9b07      	ldr	r3, [sp, #28]
 8014f56:	2b00      	cmp	r3, #0
 8014f58:	f340 8101 	ble.w	801515e <_dtoa_r+0x66e>
 8014f5c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8014f60:	4656      	mov	r6, sl
 8014f62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014f66:	4620      	mov	r0, r4
 8014f68:	4629      	mov	r1, r5
 8014f6a:	f7eb fc97 	bl	800089c <__aeabi_ddiv>
 8014f6e:	f7eb fe1b 	bl	8000ba8 <__aeabi_d2iz>
 8014f72:	4680      	mov	r8, r0
 8014f74:	f7eb fafe 	bl	8000574 <__aeabi_i2d>
 8014f78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014f7c:	f7eb fb64 	bl	8000648 <__aeabi_dmul>
 8014f80:	4602      	mov	r2, r0
 8014f82:	460b      	mov	r3, r1
 8014f84:	4620      	mov	r0, r4
 8014f86:	4629      	mov	r1, r5
 8014f88:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8014f8c:	f7eb f9a4 	bl	80002d8 <__aeabi_dsub>
 8014f90:	f806 4b01 	strb.w	r4, [r6], #1
 8014f94:	9d07      	ldr	r5, [sp, #28]
 8014f96:	eba6 040a 	sub.w	r4, r6, sl
 8014f9a:	42a5      	cmp	r5, r4
 8014f9c:	4602      	mov	r2, r0
 8014f9e:	460b      	mov	r3, r1
 8014fa0:	f040 8117 	bne.w	80151d2 <_dtoa_r+0x6e2>
 8014fa4:	f7eb f99a 	bl	80002dc <__adddf3>
 8014fa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014fac:	4604      	mov	r4, r0
 8014fae:	460d      	mov	r5, r1
 8014fb0:	f7eb fdda 	bl	8000b68 <__aeabi_dcmpgt>
 8014fb4:	2800      	cmp	r0, #0
 8014fb6:	f040 80f9 	bne.w	80151ac <_dtoa_r+0x6bc>
 8014fba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014fbe:	4620      	mov	r0, r4
 8014fc0:	4629      	mov	r1, r5
 8014fc2:	f7eb fda9 	bl	8000b18 <__aeabi_dcmpeq>
 8014fc6:	b118      	cbz	r0, 8014fd0 <_dtoa_r+0x4e0>
 8014fc8:	f018 0f01 	tst.w	r8, #1
 8014fcc:	f040 80ee 	bne.w	80151ac <_dtoa_r+0x6bc>
 8014fd0:	4649      	mov	r1, r9
 8014fd2:	4658      	mov	r0, fp
 8014fd4:	f000 fc90 	bl	80158f8 <_Bfree>
 8014fd8:	2300      	movs	r3, #0
 8014fda:	7033      	strb	r3, [r6, #0]
 8014fdc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014fde:	3701      	adds	r7, #1
 8014fe0:	601f      	str	r7, [r3, #0]
 8014fe2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014fe4:	2b00      	cmp	r3, #0
 8014fe6:	f000 831d 	beq.w	8015624 <_dtoa_r+0xb34>
 8014fea:	601e      	str	r6, [r3, #0]
 8014fec:	e31a      	b.n	8015624 <_dtoa_r+0xb34>
 8014fee:	07e2      	lsls	r2, r4, #31
 8014ff0:	d505      	bpl.n	8014ffe <_dtoa_r+0x50e>
 8014ff2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014ff6:	f7eb fb27 	bl	8000648 <__aeabi_dmul>
 8014ffa:	3601      	adds	r6, #1
 8014ffc:	2301      	movs	r3, #1
 8014ffe:	1064      	asrs	r4, r4, #1
 8015000:	3508      	adds	r5, #8
 8015002:	e73f      	b.n	8014e84 <_dtoa_r+0x394>
 8015004:	2602      	movs	r6, #2
 8015006:	e742      	b.n	8014e8e <_dtoa_r+0x39e>
 8015008:	9c07      	ldr	r4, [sp, #28]
 801500a:	9704      	str	r7, [sp, #16]
 801500c:	e761      	b.n	8014ed2 <_dtoa_r+0x3e2>
 801500e:	4b27      	ldr	r3, [pc, #156]	@ (80150ac <_dtoa_r+0x5bc>)
 8015010:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015012:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015016:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801501a:	4454      	add	r4, sl
 801501c:	2900      	cmp	r1, #0
 801501e:	d053      	beq.n	80150c8 <_dtoa_r+0x5d8>
 8015020:	4928      	ldr	r1, [pc, #160]	@ (80150c4 <_dtoa_r+0x5d4>)
 8015022:	2000      	movs	r0, #0
 8015024:	f7eb fc3a 	bl	800089c <__aeabi_ddiv>
 8015028:	4633      	mov	r3, r6
 801502a:	462a      	mov	r2, r5
 801502c:	f7eb f954 	bl	80002d8 <__aeabi_dsub>
 8015030:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8015034:	4656      	mov	r6, sl
 8015036:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801503a:	f7eb fdb5 	bl	8000ba8 <__aeabi_d2iz>
 801503e:	4605      	mov	r5, r0
 8015040:	f7eb fa98 	bl	8000574 <__aeabi_i2d>
 8015044:	4602      	mov	r2, r0
 8015046:	460b      	mov	r3, r1
 8015048:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801504c:	f7eb f944 	bl	80002d8 <__aeabi_dsub>
 8015050:	3530      	adds	r5, #48	@ 0x30
 8015052:	4602      	mov	r2, r0
 8015054:	460b      	mov	r3, r1
 8015056:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801505a:	f806 5b01 	strb.w	r5, [r6], #1
 801505e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8015062:	f7eb fd63 	bl	8000b2c <__aeabi_dcmplt>
 8015066:	2800      	cmp	r0, #0
 8015068:	d171      	bne.n	801514e <_dtoa_r+0x65e>
 801506a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801506e:	4911      	ldr	r1, [pc, #68]	@ (80150b4 <_dtoa_r+0x5c4>)
 8015070:	2000      	movs	r0, #0
 8015072:	f7eb f931 	bl	80002d8 <__aeabi_dsub>
 8015076:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801507a:	f7eb fd57 	bl	8000b2c <__aeabi_dcmplt>
 801507e:	2800      	cmp	r0, #0
 8015080:	f040 8095 	bne.w	80151ae <_dtoa_r+0x6be>
 8015084:	42a6      	cmp	r6, r4
 8015086:	f43f af50 	beq.w	8014f2a <_dtoa_r+0x43a>
 801508a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801508e:	4b0a      	ldr	r3, [pc, #40]	@ (80150b8 <_dtoa_r+0x5c8>)
 8015090:	2200      	movs	r2, #0
 8015092:	f7eb fad9 	bl	8000648 <__aeabi_dmul>
 8015096:	4b08      	ldr	r3, [pc, #32]	@ (80150b8 <_dtoa_r+0x5c8>)
 8015098:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801509c:	2200      	movs	r2, #0
 801509e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80150a2:	f7eb fad1 	bl	8000648 <__aeabi_dmul>
 80150a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80150aa:	e7c4      	b.n	8015036 <_dtoa_r+0x546>
 80150ac:	08026160 	.word	0x08026160
 80150b0:	08026138 	.word	0x08026138
 80150b4:	3ff00000 	.word	0x3ff00000
 80150b8:	40240000 	.word	0x40240000
 80150bc:	401c0000 	.word	0x401c0000
 80150c0:	40140000 	.word	0x40140000
 80150c4:	3fe00000 	.word	0x3fe00000
 80150c8:	4631      	mov	r1, r6
 80150ca:	4628      	mov	r0, r5
 80150cc:	f7eb fabc 	bl	8000648 <__aeabi_dmul>
 80150d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80150d4:	9415      	str	r4, [sp, #84]	@ 0x54
 80150d6:	4656      	mov	r6, sl
 80150d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80150dc:	f7eb fd64 	bl	8000ba8 <__aeabi_d2iz>
 80150e0:	4605      	mov	r5, r0
 80150e2:	f7eb fa47 	bl	8000574 <__aeabi_i2d>
 80150e6:	4602      	mov	r2, r0
 80150e8:	460b      	mov	r3, r1
 80150ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80150ee:	f7eb f8f3 	bl	80002d8 <__aeabi_dsub>
 80150f2:	3530      	adds	r5, #48	@ 0x30
 80150f4:	f806 5b01 	strb.w	r5, [r6], #1
 80150f8:	4602      	mov	r2, r0
 80150fa:	460b      	mov	r3, r1
 80150fc:	42a6      	cmp	r6, r4
 80150fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015102:	f04f 0200 	mov.w	r2, #0
 8015106:	d124      	bne.n	8015152 <_dtoa_r+0x662>
 8015108:	4bac      	ldr	r3, [pc, #688]	@ (80153bc <_dtoa_r+0x8cc>)
 801510a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801510e:	f7eb f8e5 	bl	80002dc <__adddf3>
 8015112:	4602      	mov	r2, r0
 8015114:	460b      	mov	r3, r1
 8015116:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801511a:	f7eb fd25 	bl	8000b68 <__aeabi_dcmpgt>
 801511e:	2800      	cmp	r0, #0
 8015120:	d145      	bne.n	80151ae <_dtoa_r+0x6be>
 8015122:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8015126:	49a5      	ldr	r1, [pc, #660]	@ (80153bc <_dtoa_r+0x8cc>)
 8015128:	2000      	movs	r0, #0
 801512a:	f7eb f8d5 	bl	80002d8 <__aeabi_dsub>
 801512e:	4602      	mov	r2, r0
 8015130:	460b      	mov	r3, r1
 8015132:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015136:	f7eb fcf9 	bl	8000b2c <__aeabi_dcmplt>
 801513a:	2800      	cmp	r0, #0
 801513c:	f43f aef5 	beq.w	8014f2a <_dtoa_r+0x43a>
 8015140:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8015142:	1e73      	subs	r3, r6, #1
 8015144:	9315      	str	r3, [sp, #84]	@ 0x54
 8015146:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801514a:	2b30      	cmp	r3, #48	@ 0x30
 801514c:	d0f8      	beq.n	8015140 <_dtoa_r+0x650>
 801514e:	9f04      	ldr	r7, [sp, #16]
 8015150:	e73e      	b.n	8014fd0 <_dtoa_r+0x4e0>
 8015152:	4b9b      	ldr	r3, [pc, #620]	@ (80153c0 <_dtoa_r+0x8d0>)
 8015154:	f7eb fa78 	bl	8000648 <__aeabi_dmul>
 8015158:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801515c:	e7bc      	b.n	80150d8 <_dtoa_r+0x5e8>
 801515e:	d10c      	bne.n	801517a <_dtoa_r+0x68a>
 8015160:	4b98      	ldr	r3, [pc, #608]	@ (80153c4 <_dtoa_r+0x8d4>)
 8015162:	2200      	movs	r2, #0
 8015164:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015168:	f7eb fa6e 	bl	8000648 <__aeabi_dmul>
 801516c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015170:	f7eb fcf0 	bl	8000b54 <__aeabi_dcmpge>
 8015174:	2800      	cmp	r0, #0
 8015176:	f000 8157 	beq.w	8015428 <_dtoa_r+0x938>
 801517a:	2400      	movs	r4, #0
 801517c:	4625      	mov	r5, r4
 801517e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015180:	43db      	mvns	r3, r3
 8015182:	9304      	str	r3, [sp, #16]
 8015184:	4656      	mov	r6, sl
 8015186:	2700      	movs	r7, #0
 8015188:	4621      	mov	r1, r4
 801518a:	4658      	mov	r0, fp
 801518c:	f000 fbb4 	bl	80158f8 <_Bfree>
 8015190:	2d00      	cmp	r5, #0
 8015192:	d0dc      	beq.n	801514e <_dtoa_r+0x65e>
 8015194:	b12f      	cbz	r7, 80151a2 <_dtoa_r+0x6b2>
 8015196:	42af      	cmp	r7, r5
 8015198:	d003      	beq.n	80151a2 <_dtoa_r+0x6b2>
 801519a:	4639      	mov	r1, r7
 801519c:	4658      	mov	r0, fp
 801519e:	f000 fbab 	bl	80158f8 <_Bfree>
 80151a2:	4629      	mov	r1, r5
 80151a4:	4658      	mov	r0, fp
 80151a6:	f000 fba7 	bl	80158f8 <_Bfree>
 80151aa:	e7d0      	b.n	801514e <_dtoa_r+0x65e>
 80151ac:	9704      	str	r7, [sp, #16]
 80151ae:	4633      	mov	r3, r6
 80151b0:	461e      	mov	r6, r3
 80151b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80151b6:	2a39      	cmp	r2, #57	@ 0x39
 80151b8:	d107      	bne.n	80151ca <_dtoa_r+0x6da>
 80151ba:	459a      	cmp	sl, r3
 80151bc:	d1f8      	bne.n	80151b0 <_dtoa_r+0x6c0>
 80151be:	9a04      	ldr	r2, [sp, #16]
 80151c0:	3201      	adds	r2, #1
 80151c2:	9204      	str	r2, [sp, #16]
 80151c4:	2230      	movs	r2, #48	@ 0x30
 80151c6:	f88a 2000 	strb.w	r2, [sl]
 80151ca:	781a      	ldrb	r2, [r3, #0]
 80151cc:	3201      	adds	r2, #1
 80151ce:	701a      	strb	r2, [r3, #0]
 80151d0:	e7bd      	b.n	801514e <_dtoa_r+0x65e>
 80151d2:	4b7b      	ldr	r3, [pc, #492]	@ (80153c0 <_dtoa_r+0x8d0>)
 80151d4:	2200      	movs	r2, #0
 80151d6:	f7eb fa37 	bl	8000648 <__aeabi_dmul>
 80151da:	2200      	movs	r2, #0
 80151dc:	2300      	movs	r3, #0
 80151de:	4604      	mov	r4, r0
 80151e0:	460d      	mov	r5, r1
 80151e2:	f7eb fc99 	bl	8000b18 <__aeabi_dcmpeq>
 80151e6:	2800      	cmp	r0, #0
 80151e8:	f43f aebb 	beq.w	8014f62 <_dtoa_r+0x472>
 80151ec:	e6f0      	b.n	8014fd0 <_dtoa_r+0x4e0>
 80151ee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80151f0:	2a00      	cmp	r2, #0
 80151f2:	f000 80db 	beq.w	80153ac <_dtoa_r+0x8bc>
 80151f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80151f8:	2a01      	cmp	r2, #1
 80151fa:	f300 80bf 	bgt.w	801537c <_dtoa_r+0x88c>
 80151fe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8015200:	2a00      	cmp	r2, #0
 8015202:	f000 80b7 	beq.w	8015374 <_dtoa_r+0x884>
 8015206:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801520a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801520c:	4646      	mov	r6, r8
 801520e:	9a08      	ldr	r2, [sp, #32]
 8015210:	2101      	movs	r1, #1
 8015212:	441a      	add	r2, r3
 8015214:	4658      	mov	r0, fp
 8015216:	4498      	add	r8, r3
 8015218:	9208      	str	r2, [sp, #32]
 801521a:	f000 fc6b 	bl	8015af4 <__i2b>
 801521e:	4605      	mov	r5, r0
 8015220:	b15e      	cbz	r6, 801523a <_dtoa_r+0x74a>
 8015222:	9b08      	ldr	r3, [sp, #32]
 8015224:	2b00      	cmp	r3, #0
 8015226:	dd08      	ble.n	801523a <_dtoa_r+0x74a>
 8015228:	42b3      	cmp	r3, r6
 801522a:	9a08      	ldr	r2, [sp, #32]
 801522c:	bfa8      	it	ge
 801522e:	4633      	movge	r3, r6
 8015230:	eba8 0803 	sub.w	r8, r8, r3
 8015234:	1af6      	subs	r6, r6, r3
 8015236:	1ad3      	subs	r3, r2, r3
 8015238:	9308      	str	r3, [sp, #32]
 801523a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801523c:	b1f3      	cbz	r3, 801527c <_dtoa_r+0x78c>
 801523e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015240:	2b00      	cmp	r3, #0
 8015242:	f000 80b7 	beq.w	80153b4 <_dtoa_r+0x8c4>
 8015246:	b18c      	cbz	r4, 801526c <_dtoa_r+0x77c>
 8015248:	4629      	mov	r1, r5
 801524a:	4622      	mov	r2, r4
 801524c:	4658      	mov	r0, fp
 801524e:	f000 fd11 	bl	8015c74 <__pow5mult>
 8015252:	464a      	mov	r2, r9
 8015254:	4601      	mov	r1, r0
 8015256:	4605      	mov	r5, r0
 8015258:	4658      	mov	r0, fp
 801525a:	f000 fc61 	bl	8015b20 <__multiply>
 801525e:	4649      	mov	r1, r9
 8015260:	9004      	str	r0, [sp, #16]
 8015262:	4658      	mov	r0, fp
 8015264:	f000 fb48 	bl	80158f8 <_Bfree>
 8015268:	9b04      	ldr	r3, [sp, #16]
 801526a:	4699      	mov	r9, r3
 801526c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801526e:	1b1a      	subs	r2, r3, r4
 8015270:	d004      	beq.n	801527c <_dtoa_r+0x78c>
 8015272:	4649      	mov	r1, r9
 8015274:	4658      	mov	r0, fp
 8015276:	f000 fcfd 	bl	8015c74 <__pow5mult>
 801527a:	4681      	mov	r9, r0
 801527c:	2101      	movs	r1, #1
 801527e:	4658      	mov	r0, fp
 8015280:	f000 fc38 	bl	8015af4 <__i2b>
 8015284:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015286:	4604      	mov	r4, r0
 8015288:	2b00      	cmp	r3, #0
 801528a:	f000 81cf 	beq.w	801562c <_dtoa_r+0xb3c>
 801528e:	461a      	mov	r2, r3
 8015290:	4601      	mov	r1, r0
 8015292:	4658      	mov	r0, fp
 8015294:	f000 fcee 	bl	8015c74 <__pow5mult>
 8015298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801529a:	2b01      	cmp	r3, #1
 801529c:	4604      	mov	r4, r0
 801529e:	f300 8095 	bgt.w	80153cc <_dtoa_r+0x8dc>
 80152a2:	9b02      	ldr	r3, [sp, #8]
 80152a4:	2b00      	cmp	r3, #0
 80152a6:	f040 8087 	bne.w	80153b8 <_dtoa_r+0x8c8>
 80152aa:	9b03      	ldr	r3, [sp, #12]
 80152ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	f040 8089 	bne.w	80153c8 <_dtoa_r+0x8d8>
 80152b6:	9b03      	ldr	r3, [sp, #12]
 80152b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80152bc:	0d1b      	lsrs	r3, r3, #20
 80152be:	051b      	lsls	r3, r3, #20
 80152c0:	b12b      	cbz	r3, 80152ce <_dtoa_r+0x7de>
 80152c2:	9b08      	ldr	r3, [sp, #32]
 80152c4:	3301      	adds	r3, #1
 80152c6:	9308      	str	r3, [sp, #32]
 80152c8:	f108 0801 	add.w	r8, r8, #1
 80152cc:	2301      	movs	r3, #1
 80152ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80152d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	f000 81b0 	beq.w	8015638 <_dtoa_r+0xb48>
 80152d8:	6923      	ldr	r3, [r4, #16]
 80152da:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80152de:	6918      	ldr	r0, [r3, #16]
 80152e0:	f000 fbbc 	bl	8015a5c <__hi0bits>
 80152e4:	f1c0 0020 	rsb	r0, r0, #32
 80152e8:	9b08      	ldr	r3, [sp, #32]
 80152ea:	4418      	add	r0, r3
 80152ec:	f010 001f 	ands.w	r0, r0, #31
 80152f0:	d077      	beq.n	80153e2 <_dtoa_r+0x8f2>
 80152f2:	f1c0 0320 	rsb	r3, r0, #32
 80152f6:	2b04      	cmp	r3, #4
 80152f8:	dd6b      	ble.n	80153d2 <_dtoa_r+0x8e2>
 80152fa:	9b08      	ldr	r3, [sp, #32]
 80152fc:	f1c0 001c 	rsb	r0, r0, #28
 8015300:	4403      	add	r3, r0
 8015302:	4480      	add	r8, r0
 8015304:	4406      	add	r6, r0
 8015306:	9308      	str	r3, [sp, #32]
 8015308:	f1b8 0f00 	cmp.w	r8, #0
 801530c:	dd05      	ble.n	801531a <_dtoa_r+0x82a>
 801530e:	4649      	mov	r1, r9
 8015310:	4642      	mov	r2, r8
 8015312:	4658      	mov	r0, fp
 8015314:	f000 fd08 	bl	8015d28 <__lshift>
 8015318:	4681      	mov	r9, r0
 801531a:	9b08      	ldr	r3, [sp, #32]
 801531c:	2b00      	cmp	r3, #0
 801531e:	dd05      	ble.n	801532c <_dtoa_r+0x83c>
 8015320:	4621      	mov	r1, r4
 8015322:	461a      	mov	r2, r3
 8015324:	4658      	mov	r0, fp
 8015326:	f000 fcff 	bl	8015d28 <__lshift>
 801532a:	4604      	mov	r4, r0
 801532c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801532e:	2b00      	cmp	r3, #0
 8015330:	d059      	beq.n	80153e6 <_dtoa_r+0x8f6>
 8015332:	4621      	mov	r1, r4
 8015334:	4648      	mov	r0, r9
 8015336:	f000 fd63 	bl	8015e00 <__mcmp>
 801533a:	2800      	cmp	r0, #0
 801533c:	da53      	bge.n	80153e6 <_dtoa_r+0x8f6>
 801533e:	1e7b      	subs	r3, r7, #1
 8015340:	9304      	str	r3, [sp, #16]
 8015342:	4649      	mov	r1, r9
 8015344:	2300      	movs	r3, #0
 8015346:	220a      	movs	r2, #10
 8015348:	4658      	mov	r0, fp
 801534a:	f000 faf7 	bl	801593c <__multadd>
 801534e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015350:	4681      	mov	r9, r0
 8015352:	2b00      	cmp	r3, #0
 8015354:	f000 8172 	beq.w	801563c <_dtoa_r+0xb4c>
 8015358:	2300      	movs	r3, #0
 801535a:	4629      	mov	r1, r5
 801535c:	220a      	movs	r2, #10
 801535e:	4658      	mov	r0, fp
 8015360:	f000 faec 	bl	801593c <__multadd>
 8015364:	9b00      	ldr	r3, [sp, #0]
 8015366:	2b00      	cmp	r3, #0
 8015368:	4605      	mov	r5, r0
 801536a:	dc67      	bgt.n	801543c <_dtoa_r+0x94c>
 801536c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801536e:	2b02      	cmp	r3, #2
 8015370:	dc41      	bgt.n	80153f6 <_dtoa_r+0x906>
 8015372:	e063      	b.n	801543c <_dtoa_r+0x94c>
 8015374:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8015376:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801537a:	e746      	b.n	801520a <_dtoa_r+0x71a>
 801537c:	9b07      	ldr	r3, [sp, #28]
 801537e:	1e5c      	subs	r4, r3, #1
 8015380:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015382:	42a3      	cmp	r3, r4
 8015384:	bfbf      	itttt	lt
 8015386:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8015388:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801538a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801538c:	1ae3      	sublt	r3, r4, r3
 801538e:	bfb4      	ite	lt
 8015390:	18d2      	addlt	r2, r2, r3
 8015392:	1b1c      	subge	r4, r3, r4
 8015394:	9b07      	ldr	r3, [sp, #28]
 8015396:	bfbc      	itt	lt
 8015398:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801539a:	2400      	movlt	r4, #0
 801539c:	2b00      	cmp	r3, #0
 801539e:	bfb5      	itete	lt
 80153a0:	eba8 0603 	sublt.w	r6, r8, r3
 80153a4:	9b07      	ldrge	r3, [sp, #28]
 80153a6:	2300      	movlt	r3, #0
 80153a8:	4646      	movge	r6, r8
 80153aa:	e730      	b.n	801520e <_dtoa_r+0x71e>
 80153ac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80153ae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80153b0:	4646      	mov	r6, r8
 80153b2:	e735      	b.n	8015220 <_dtoa_r+0x730>
 80153b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80153b6:	e75c      	b.n	8015272 <_dtoa_r+0x782>
 80153b8:	2300      	movs	r3, #0
 80153ba:	e788      	b.n	80152ce <_dtoa_r+0x7de>
 80153bc:	3fe00000 	.word	0x3fe00000
 80153c0:	40240000 	.word	0x40240000
 80153c4:	40140000 	.word	0x40140000
 80153c8:	9b02      	ldr	r3, [sp, #8]
 80153ca:	e780      	b.n	80152ce <_dtoa_r+0x7de>
 80153cc:	2300      	movs	r3, #0
 80153ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80153d0:	e782      	b.n	80152d8 <_dtoa_r+0x7e8>
 80153d2:	d099      	beq.n	8015308 <_dtoa_r+0x818>
 80153d4:	9a08      	ldr	r2, [sp, #32]
 80153d6:	331c      	adds	r3, #28
 80153d8:	441a      	add	r2, r3
 80153da:	4498      	add	r8, r3
 80153dc:	441e      	add	r6, r3
 80153de:	9208      	str	r2, [sp, #32]
 80153e0:	e792      	b.n	8015308 <_dtoa_r+0x818>
 80153e2:	4603      	mov	r3, r0
 80153e4:	e7f6      	b.n	80153d4 <_dtoa_r+0x8e4>
 80153e6:	9b07      	ldr	r3, [sp, #28]
 80153e8:	9704      	str	r7, [sp, #16]
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	dc20      	bgt.n	8015430 <_dtoa_r+0x940>
 80153ee:	9300      	str	r3, [sp, #0]
 80153f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80153f2:	2b02      	cmp	r3, #2
 80153f4:	dd1e      	ble.n	8015434 <_dtoa_r+0x944>
 80153f6:	9b00      	ldr	r3, [sp, #0]
 80153f8:	2b00      	cmp	r3, #0
 80153fa:	f47f aec0 	bne.w	801517e <_dtoa_r+0x68e>
 80153fe:	4621      	mov	r1, r4
 8015400:	2205      	movs	r2, #5
 8015402:	4658      	mov	r0, fp
 8015404:	f000 fa9a 	bl	801593c <__multadd>
 8015408:	4601      	mov	r1, r0
 801540a:	4604      	mov	r4, r0
 801540c:	4648      	mov	r0, r9
 801540e:	f000 fcf7 	bl	8015e00 <__mcmp>
 8015412:	2800      	cmp	r0, #0
 8015414:	f77f aeb3 	ble.w	801517e <_dtoa_r+0x68e>
 8015418:	4656      	mov	r6, sl
 801541a:	2331      	movs	r3, #49	@ 0x31
 801541c:	f806 3b01 	strb.w	r3, [r6], #1
 8015420:	9b04      	ldr	r3, [sp, #16]
 8015422:	3301      	adds	r3, #1
 8015424:	9304      	str	r3, [sp, #16]
 8015426:	e6ae      	b.n	8015186 <_dtoa_r+0x696>
 8015428:	9c07      	ldr	r4, [sp, #28]
 801542a:	9704      	str	r7, [sp, #16]
 801542c:	4625      	mov	r5, r4
 801542e:	e7f3      	b.n	8015418 <_dtoa_r+0x928>
 8015430:	9b07      	ldr	r3, [sp, #28]
 8015432:	9300      	str	r3, [sp, #0]
 8015434:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015436:	2b00      	cmp	r3, #0
 8015438:	f000 8104 	beq.w	8015644 <_dtoa_r+0xb54>
 801543c:	2e00      	cmp	r6, #0
 801543e:	dd05      	ble.n	801544c <_dtoa_r+0x95c>
 8015440:	4629      	mov	r1, r5
 8015442:	4632      	mov	r2, r6
 8015444:	4658      	mov	r0, fp
 8015446:	f000 fc6f 	bl	8015d28 <__lshift>
 801544a:	4605      	mov	r5, r0
 801544c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801544e:	2b00      	cmp	r3, #0
 8015450:	d05a      	beq.n	8015508 <_dtoa_r+0xa18>
 8015452:	6869      	ldr	r1, [r5, #4]
 8015454:	4658      	mov	r0, fp
 8015456:	f000 fa0f 	bl	8015878 <_Balloc>
 801545a:	4606      	mov	r6, r0
 801545c:	b928      	cbnz	r0, 801546a <_dtoa_r+0x97a>
 801545e:	4b84      	ldr	r3, [pc, #528]	@ (8015670 <_dtoa_r+0xb80>)
 8015460:	4602      	mov	r2, r0
 8015462:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8015466:	f7ff bb5a 	b.w	8014b1e <_dtoa_r+0x2e>
 801546a:	692a      	ldr	r2, [r5, #16]
 801546c:	3202      	adds	r2, #2
 801546e:	0092      	lsls	r2, r2, #2
 8015470:	f105 010c 	add.w	r1, r5, #12
 8015474:	300c      	adds	r0, #12
 8015476:	f002 f94b 	bl	8017710 <memcpy>
 801547a:	2201      	movs	r2, #1
 801547c:	4631      	mov	r1, r6
 801547e:	4658      	mov	r0, fp
 8015480:	f000 fc52 	bl	8015d28 <__lshift>
 8015484:	f10a 0301 	add.w	r3, sl, #1
 8015488:	9307      	str	r3, [sp, #28]
 801548a:	9b00      	ldr	r3, [sp, #0]
 801548c:	4453      	add	r3, sl
 801548e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015490:	9b02      	ldr	r3, [sp, #8]
 8015492:	f003 0301 	and.w	r3, r3, #1
 8015496:	462f      	mov	r7, r5
 8015498:	930a      	str	r3, [sp, #40]	@ 0x28
 801549a:	4605      	mov	r5, r0
 801549c:	9b07      	ldr	r3, [sp, #28]
 801549e:	4621      	mov	r1, r4
 80154a0:	3b01      	subs	r3, #1
 80154a2:	4648      	mov	r0, r9
 80154a4:	9300      	str	r3, [sp, #0]
 80154a6:	f7ff fa99 	bl	80149dc <quorem>
 80154aa:	4639      	mov	r1, r7
 80154ac:	9002      	str	r0, [sp, #8]
 80154ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80154b2:	4648      	mov	r0, r9
 80154b4:	f000 fca4 	bl	8015e00 <__mcmp>
 80154b8:	462a      	mov	r2, r5
 80154ba:	9008      	str	r0, [sp, #32]
 80154bc:	4621      	mov	r1, r4
 80154be:	4658      	mov	r0, fp
 80154c0:	f000 fcba 	bl	8015e38 <__mdiff>
 80154c4:	68c2      	ldr	r2, [r0, #12]
 80154c6:	4606      	mov	r6, r0
 80154c8:	bb02      	cbnz	r2, 801550c <_dtoa_r+0xa1c>
 80154ca:	4601      	mov	r1, r0
 80154cc:	4648      	mov	r0, r9
 80154ce:	f000 fc97 	bl	8015e00 <__mcmp>
 80154d2:	4602      	mov	r2, r0
 80154d4:	4631      	mov	r1, r6
 80154d6:	4658      	mov	r0, fp
 80154d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80154da:	f000 fa0d 	bl	80158f8 <_Bfree>
 80154de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80154e2:	9e07      	ldr	r6, [sp, #28]
 80154e4:	ea43 0102 	orr.w	r1, r3, r2
 80154e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80154ea:	4319      	orrs	r1, r3
 80154ec:	d110      	bne.n	8015510 <_dtoa_r+0xa20>
 80154ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80154f2:	d029      	beq.n	8015548 <_dtoa_r+0xa58>
 80154f4:	9b08      	ldr	r3, [sp, #32]
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	dd02      	ble.n	8015500 <_dtoa_r+0xa10>
 80154fa:	9b02      	ldr	r3, [sp, #8]
 80154fc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8015500:	9b00      	ldr	r3, [sp, #0]
 8015502:	f883 8000 	strb.w	r8, [r3]
 8015506:	e63f      	b.n	8015188 <_dtoa_r+0x698>
 8015508:	4628      	mov	r0, r5
 801550a:	e7bb      	b.n	8015484 <_dtoa_r+0x994>
 801550c:	2201      	movs	r2, #1
 801550e:	e7e1      	b.n	80154d4 <_dtoa_r+0x9e4>
 8015510:	9b08      	ldr	r3, [sp, #32]
 8015512:	2b00      	cmp	r3, #0
 8015514:	db04      	blt.n	8015520 <_dtoa_r+0xa30>
 8015516:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015518:	430b      	orrs	r3, r1
 801551a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801551c:	430b      	orrs	r3, r1
 801551e:	d120      	bne.n	8015562 <_dtoa_r+0xa72>
 8015520:	2a00      	cmp	r2, #0
 8015522:	dded      	ble.n	8015500 <_dtoa_r+0xa10>
 8015524:	4649      	mov	r1, r9
 8015526:	2201      	movs	r2, #1
 8015528:	4658      	mov	r0, fp
 801552a:	f000 fbfd 	bl	8015d28 <__lshift>
 801552e:	4621      	mov	r1, r4
 8015530:	4681      	mov	r9, r0
 8015532:	f000 fc65 	bl	8015e00 <__mcmp>
 8015536:	2800      	cmp	r0, #0
 8015538:	dc03      	bgt.n	8015542 <_dtoa_r+0xa52>
 801553a:	d1e1      	bne.n	8015500 <_dtoa_r+0xa10>
 801553c:	f018 0f01 	tst.w	r8, #1
 8015540:	d0de      	beq.n	8015500 <_dtoa_r+0xa10>
 8015542:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8015546:	d1d8      	bne.n	80154fa <_dtoa_r+0xa0a>
 8015548:	9a00      	ldr	r2, [sp, #0]
 801554a:	2339      	movs	r3, #57	@ 0x39
 801554c:	7013      	strb	r3, [r2, #0]
 801554e:	4633      	mov	r3, r6
 8015550:	461e      	mov	r6, r3
 8015552:	3b01      	subs	r3, #1
 8015554:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015558:	2a39      	cmp	r2, #57	@ 0x39
 801555a:	d052      	beq.n	8015602 <_dtoa_r+0xb12>
 801555c:	3201      	adds	r2, #1
 801555e:	701a      	strb	r2, [r3, #0]
 8015560:	e612      	b.n	8015188 <_dtoa_r+0x698>
 8015562:	2a00      	cmp	r2, #0
 8015564:	dd07      	ble.n	8015576 <_dtoa_r+0xa86>
 8015566:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801556a:	d0ed      	beq.n	8015548 <_dtoa_r+0xa58>
 801556c:	9a00      	ldr	r2, [sp, #0]
 801556e:	f108 0301 	add.w	r3, r8, #1
 8015572:	7013      	strb	r3, [r2, #0]
 8015574:	e608      	b.n	8015188 <_dtoa_r+0x698>
 8015576:	9b07      	ldr	r3, [sp, #28]
 8015578:	9a07      	ldr	r2, [sp, #28]
 801557a:	f803 8c01 	strb.w	r8, [r3, #-1]
 801557e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015580:	4293      	cmp	r3, r2
 8015582:	d028      	beq.n	80155d6 <_dtoa_r+0xae6>
 8015584:	4649      	mov	r1, r9
 8015586:	2300      	movs	r3, #0
 8015588:	220a      	movs	r2, #10
 801558a:	4658      	mov	r0, fp
 801558c:	f000 f9d6 	bl	801593c <__multadd>
 8015590:	42af      	cmp	r7, r5
 8015592:	4681      	mov	r9, r0
 8015594:	f04f 0300 	mov.w	r3, #0
 8015598:	f04f 020a 	mov.w	r2, #10
 801559c:	4639      	mov	r1, r7
 801559e:	4658      	mov	r0, fp
 80155a0:	d107      	bne.n	80155b2 <_dtoa_r+0xac2>
 80155a2:	f000 f9cb 	bl	801593c <__multadd>
 80155a6:	4607      	mov	r7, r0
 80155a8:	4605      	mov	r5, r0
 80155aa:	9b07      	ldr	r3, [sp, #28]
 80155ac:	3301      	adds	r3, #1
 80155ae:	9307      	str	r3, [sp, #28]
 80155b0:	e774      	b.n	801549c <_dtoa_r+0x9ac>
 80155b2:	f000 f9c3 	bl	801593c <__multadd>
 80155b6:	4629      	mov	r1, r5
 80155b8:	4607      	mov	r7, r0
 80155ba:	2300      	movs	r3, #0
 80155bc:	220a      	movs	r2, #10
 80155be:	4658      	mov	r0, fp
 80155c0:	f000 f9bc 	bl	801593c <__multadd>
 80155c4:	4605      	mov	r5, r0
 80155c6:	e7f0      	b.n	80155aa <_dtoa_r+0xaba>
 80155c8:	9b00      	ldr	r3, [sp, #0]
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	bfcc      	ite	gt
 80155ce:	461e      	movgt	r6, r3
 80155d0:	2601      	movle	r6, #1
 80155d2:	4456      	add	r6, sl
 80155d4:	2700      	movs	r7, #0
 80155d6:	4649      	mov	r1, r9
 80155d8:	2201      	movs	r2, #1
 80155da:	4658      	mov	r0, fp
 80155dc:	f000 fba4 	bl	8015d28 <__lshift>
 80155e0:	4621      	mov	r1, r4
 80155e2:	4681      	mov	r9, r0
 80155e4:	f000 fc0c 	bl	8015e00 <__mcmp>
 80155e8:	2800      	cmp	r0, #0
 80155ea:	dcb0      	bgt.n	801554e <_dtoa_r+0xa5e>
 80155ec:	d102      	bne.n	80155f4 <_dtoa_r+0xb04>
 80155ee:	f018 0f01 	tst.w	r8, #1
 80155f2:	d1ac      	bne.n	801554e <_dtoa_r+0xa5e>
 80155f4:	4633      	mov	r3, r6
 80155f6:	461e      	mov	r6, r3
 80155f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80155fc:	2a30      	cmp	r2, #48	@ 0x30
 80155fe:	d0fa      	beq.n	80155f6 <_dtoa_r+0xb06>
 8015600:	e5c2      	b.n	8015188 <_dtoa_r+0x698>
 8015602:	459a      	cmp	sl, r3
 8015604:	d1a4      	bne.n	8015550 <_dtoa_r+0xa60>
 8015606:	9b04      	ldr	r3, [sp, #16]
 8015608:	3301      	adds	r3, #1
 801560a:	9304      	str	r3, [sp, #16]
 801560c:	2331      	movs	r3, #49	@ 0x31
 801560e:	f88a 3000 	strb.w	r3, [sl]
 8015612:	e5b9      	b.n	8015188 <_dtoa_r+0x698>
 8015614:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8015616:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8015674 <_dtoa_r+0xb84>
 801561a:	b11b      	cbz	r3, 8015624 <_dtoa_r+0xb34>
 801561c:	f10a 0308 	add.w	r3, sl, #8
 8015620:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8015622:	6013      	str	r3, [r2, #0]
 8015624:	4650      	mov	r0, sl
 8015626:	b019      	add	sp, #100	@ 0x64
 8015628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801562c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801562e:	2b01      	cmp	r3, #1
 8015630:	f77f ae37 	ble.w	80152a2 <_dtoa_r+0x7b2>
 8015634:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015636:	930a      	str	r3, [sp, #40]	@ 0x28
 8015638:	2001      	movs	r0, #1
 801563a:	e655      	b.n	80152e8 <_dtoa_r+0x7f8>
 801563c:	9b00      	ldr	r3, [sp, #0]
 801563e:	2b00      	cmp	r3, #0
 8015640:	f77f aed6 	ble.w	80153f0 <_dtoa_r+0x900>
 8015644:	4656      	mov	r6, sl
 8015646:	4621      	mov	r1, r4
 8015648:	4648      	mov	r0, r9
 801564a:	f7ff f9c7 	bl	80149dc <quorem>
 801564e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8015652:	f806 8b01 	strb.w	r8, [r6], #1
 8015656:	9b00      	ldr	r3, [sp, #0]
 8015658:	eba6 020a 	sub.w	r2, r6, sl
 801565c:	4293      	cmp	r3, r2
 801565e:	ddb3      	ble.n	80155c8 <_dtoa_r+0xad8>
 8015660:	4649      	mov	r1, r9
 8015662:	2300      	movs	r3, #0
 8015664:	220a      	movs	r2, #10
 8015666:	4658      	mov	r0, fp
 8015668:	f000 f968 	bl	801593c <__multadd>
 801566c:	4681      	mov	r9, r0
 801566e:	e7ea      	b.n	8015646 <_dtoa_r+0xb56>
 8015670:	080260c1 	.word	0x080260c1
 8015674:	08026045 	.word	0x08026045

08015678 <_free_r>:
 8015678:	b538      	push	{r3, r4, r5, lr}
 801567a:	4605      	mov	r5, r0
 801567c:	2900      	cmp	r1, #0
 801567e:	d041      	beq.n	8015704 <_free_r+0x8c>
 8015680:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015684:	1f0c      	subs	r4, r1, #4
 8015686:	2b00      	cmp	r3, #0
 8015688:	bfb8      	it	lt
 801568a:	18e4      	addlt	r4, r4, r3
 801568c:	f000 f8e8 	bl	8015860 <__malloc_lock>
 8015690:	4a1d      	ldr	r2, [pc, #116]	@ (8015708 <_free_r+0x90>)
 8015692:	6813      	ldr	r3, [r2, #0]
 8015694:	b933      	cbnz	r3, 80156a4 <_free_r+0x2c>
 8015696:	6063      	str	r3, [r4, #4]
 8015698:	6014      	str	r4, [r2, #0]
 801569a:	4628      	mov	r0, r5
 801569c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80156a0:	f000 b8e4 	b.w	801586c <__malloc_unlock>
 80156a4:	42a3      	cmp	r3, r4
 80156a6:	d908      	bls.n	80156ba <_free_r+0x42>
 80156a8:	6820      	ldr	r0, [r4, #0]
 80156aa:	1821      	adds	r1, r4, r0
 80156ac:	428b      	cmp	r3, r1
 80156ae:	bf01      	itttt	eq
 80156b0:	6819      	ldreq	r1, [r3, #0]
 80156b2:	685b      	ldreq	r3, [r3, #4]
 80156b4:	1809      	addeq	r1, r1, r0
 80156b6:	6021      	streq	r1, [r4, #0]
 80156b8:	e7ed      	b.n	8015696 <_free_r+0x1e>
 80156ba:	461a      	mov	r2, r3
 80156bc:	685b      	ldr	r3, [r3, #4]
 80156be:	b10b      	cbz	r3, 80156c4 <_free_r+0x4c>
 80156c0:	42a3      	cmp	r3, r4
 80156c2:	d9fa      	bls.n	80156ba <_free_r+0x42>
 80156c4:	6811      	ldr	r1, [r2, #0]
 80156c6:	1850      	adds	r0, r2, r1
 80156c8:	42a0      	cmp	r0, r4
 80156ca:	d10b      	bne.n	80156e4 <_free_r+0x6c>
 80156cc:	6820      	ldr	r0, [r4, #0]
 80156ce:	4401      	add	r1, r0
 80156d0:	1850      	adds	r0, r2, r1
 80156d2:	4283      	cmp	r3, r0
 80156d4:	6011      	str	r1, [r2, #0]
 80156d6:	d1e0      	bne.n	801569a <_free_r+0x22>
 80156d8:	6818      	ldr	r0, [r3, #0]
 80156da:	685b      	ldr	r3, [r3, #4]
 80156dc:	6053      	str	r3, [r2, #4]
 80156de:	4408      	add	r0, r1
 80156e0:	6010      	str	r0, [r2, #0]
 80156e2:	e7da      	b.n	801569a <_free_r+0x22>
 80156e4:	d902      	bls.n	80156ec <_free_r+0x74>
 80156e6:	230c      	movs	r3, #12
 80156e8:	602b      	str	r3, [r5, #0]
 80156ea:	e7d6      	b.n	801569a <_free_r+0x22>
 80156ec:	6820      	ldr	r0, [r4, #0]
 80156ee:	1821      	adds	r1, r4, r0
 80156f0:	428b      	cmp	r3, r1
 80156f2:	bf04      	itt	eq
 80156f4:	6819      	ldreq	r1, [r3, #0]
 80156f6:	685b      	ldreq	r3, [r3, #4]
 80156f8:	6063      	str	r3, [r4, #4]
 80156fa:	bf04      	itt	eq
 80156fc:	1809      	addeq	r1, r1, r0
 80156fe:	6021      	streq	r1, [r4, #0]
 8015700:	6054      	str	r4, [r2, #4]
 8015702:	e7ca      	b.n	801569a <_free_r+0x22>
 8015704:	bd38      	pop	{r3, r4, r5, pc}
 8015706:	bf00      	nop
 8015708:	20004fd8 	.word	0x20004fd8

0801570c <malloc>:
 801570c:	4b02      	ldr	r3, [pc, #8]	@ (8015718 <malloc+0xc>)
 801570e:	4601      	mov	r1, r0
 8015710:	6818      	ldr	r0, [r3, #0]
 8015712:	f000 b825 	b.w	8015760 <_malloc_r>
 8015716:	bf00      	nop
 8015718:	200001d4 	.word	0x200001d4

0801571c <sbrk_aligned>:
 801571c:	b570      	push	{r4, r5, r6, lr}
 801571e:	4e0f      	ldr	r6, [pc, #60]	@ (801575c <sbrk_aligned+0x40>)
 8015720:	460c      	mov	r4, r1
 8015722:	6831      	ldr	r1, [r6, #0]
 8015724:	4605      	mov	r5, r0
 8015726:	b911      	cbnz	r1, 801572e <sbrk_aligned+0x12>
 8015728:	f001 ffe2 	bl	80176f0 <_sbrk_r>
 801572c:	6030      	str	r0, [r6, #0]
 801572e:	4621      	mov	r1, r4
 8015730:	4628      	mov	r0, r5
 8015732:	f001 ffdd 	bl	80176f0 <_sbrk_r>
 8015736:	1c43      	adds	r3, r0, #1
 8015738:	d103      	bne.n	8015742 <sbrk_aligned+0x26>
 801573a:	f04f 34ff 	mov.w	r4, #4294967295
 801573e:	4620      	mov	r0, r4
 8015740:	bd70      	pop	{r4, r5, r6, pc}
 8015742:	1cc4      	adds	r4, r0, #3
 8015744:	f024 0403 	bic.w	r4, r4, #3
 8015748:	42a0      	cmp	r0, r4
 801574a:	d0f8      	beq.n	801573e <sbrk_aligned+0x22>
 801574c:	1a21      	subs	r1, r4, r0
 801574e:	4628      	mov	r0, r5
 8015750:	f001 ffce 	bl	80176f0 <_sbrk_r>
 8015754:	3001      	adds	r0, #1
 8015756:	d1f2      	bne.n	801573e <sbrk_aligned+0x22>
 8015758:	e7ef      	b.n	801573a <sbrk_aligned+0x1e>
 801575a:	bf00      	nop
 801575c:	20004fd4 	.word	0x20004fd4

08015760 <_malloc_r>:
 8015760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015764:	1ccd      	adds	r5, r1, #3
 8015766:	f025 0503 	bic.w	r5, r5, #3
 801576a:	3508      	adds	r5, #8
 801576c:	2d0c      	cmp	r5, #12
 801576e:	bf38      	it	cc
 8015770:	250c      	movcc	r5, #12
 8015772:	2d00      	cmp	r5, #0
 8015774:	4606      	mov	r6, r0
 8015776:	db01      	blt.n	801577c <_malloc_r+0x1c>
 8015778:	42a9      	cmp	r1, r5
 801577a:	d904      	bls.n	8015786 <_malloc_r+0x26>
 801577c:	230c      	movs	r3, #12
 801577e:	6033      	str	r3, [r6, #0]
 8015780:	2000      	movs	r0, #0
 8015782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015786:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801585c <_malloc_r+0xfc>
 801578a:	f000 f869 	bl	8015860 <__malloc_lock>
 801578e:	f8d8 3000 	ldr.w	r3, [r8]
 8015792:	461c      	mov	r4, r3
 8015794:	bb44      	cbnz	r4, 80157e8 <_malloc_r+0x88>
 8015796:	4629      	mov	r1, r5
 8015798:	4630      	mov	r0, r6
 801579a:	f7ff ffbf 	bl	801571c <sbrk_aligned>
 801579e:	1c43      	adds	r3, r0, #1
 80157a0:	4604      	mov	r4, r0
 80157a2:	d158      	bne.n	8015856 <_malloc_r+0xf6>
 80157a4:	f8d8 4000 	ldr.w	r4, [r8]
 80157a8:	4627      	mov	r7, r4
 80157aa:	2f00      	cmp	r7, #0
 80157ac:	d143      	bne.n	8015836 <_malloc_r+0xd6>
 80157ae:	2c00      	cmp	r4, #0
 80157b0:	d04b      	beq.n	801584a <_malloc_r+0xea>
 80157b2:	6823      	ldr	r3, [r4, #0]
 80157b4:	4639      	mov	r1, r7
 80157b6:	4630      	mov	r0, r6
 80157b8:	eb04 0903 	add.w	r9, r4, r3
 80157bc:	f001 ff98 	bl	80176f0 <_sbrk_r>
 80157c0:	4581      	cmp	r9, r0
 80157c2:	d142      	bne.n	801584a <_malloc_r+0xea>
 80157c4:	6821      	ldr	r1, [r4, #0]
 80157c6:	1a6d      	subs	r5, r5, r1
 80157c8:	4629      	mov	r1, r5
 80157ca:	4630      	mov	r0, r6
 80157cc:	f7ff ffa6 	bl	801571c <sbrk_aligned>
 80157d0:	3001      	adds	r0, #1
 80157d2:	d03a      	beq.n	801584a <_malloc_r+0xea>
 80157d4:	6823      	ldr	r3, [r4, #0]
 80157d6:	442b      	add	r3, r5
 80157d8:	6023      	str	r3, [r4, #0]
 80157da:	f8d8 3000 	ldr.w	r3, [r8]
 80157de:	685a      	ldr	r2, [r3, #4]
 80157e0:	bb62      	cbnz	r2, 801583c <_malloc_r+0xdc>
 80157e2:	f8c8 7000 	str.w	r7, [r8]
 80157e6:	e00f      	b.n	8015808 <_malloc_r+0xa8>
 80157e8:	6822      	ldr	r2, [r4, #0]
 80157ea:	1b52      	subs	r2, r2, r5
 80157ec:	d420      	bmi.n	8015830 <_malloc_r+0xd0>
 80157ee:	2a0b      	cmp	r2, #11
 80157f0:	d917      	bls.n	8015822 <_malloc_r+0xc2>
 80157f2:	1961      	adds	r1, r4, r5
 80157f4:	42a3      	cmp	r3, r4
 80157f6:	6025      	str	r5, [r4, #0]
 80157f8:	bf18      	it	ne
 80157fa:	6059      	strne	r1, [r3, #4]
 80157fc:	6863      	ldr	r3, [r4, #4]
 80157fe:	bf08      	it	eq
 8015800:	f8c8 1000 	streq.w	r1, [r8]
 8015804:	5162      	str	r2, [r4, r5]
 8015806:	604b      	str	r3, [r1, #4]
 8015808:	4630      	mov	r0, r6
 801580a:	f000 f82f 	bl	801586c <__malloc_unlock>
 801580e:	f104 000b 	add.w	r0, r4, #11
 8015812:	1d23      	adds	r3, r4, #4
 8015814:	f020 0007 	bic.w	r0, r0, #7
 8015818:	1ac2      	subs	r2, r0, r3
 801581a:	bf1c      	itt	ne
 801581c:	1a1b      	subne	r3, r3, r0
 801581e:	50a3      	strne	r3, [r4, r2]
 8015820:	e7af      	b.n	8015782 <_malloc_r+0x22>
 8015822:	6862      	ldr	r2, [r4, #4]
 8015824:	42a3      	cmp	r3, r4
 8015826:	bf0c      	ite	eq
 8015828:	f8c8 2000 	streq.w	r2, [r8]
 801582c:	605a      	strne	r2, [r3, #4]
 801582e:	e7eb      	b.n	8015808 <_malloc_r+0xa8>
 8015830:	4623      	mov	r3, r4
 8015832:	6864      	ldr	r4, [r4, #4]
 8015834:	e7ae      	b.n	8015794 <_malloc_r+0x34>
 8015836:	463c      	mov	r4, r7
 8015838:	687f      	ldr	r7, [r7, #4]
 801583a:	e7b6      	b.n	80157aa <_malloc_r+0x4a>
 801583c:	461a      	mov	r2, r3
 801583e:	685b      	ldr	r3, [r3, #4]
 8015840:	42a3      	cmp	r3, r4
 8015842:	d1fb      	bne.n	801583c <_malloc_r+0xdc>
 8015844:	2300      	movs	r3, #0
 8015846:	6053      	str	r3, [r2, #4]
 8015848:	e7de      	b.n	8015808 <_malloc_r+0xa8>
 801584a:	230c      	movs	r3, #12
 801584c:	6033      	str	r3, [r6, #0]
 801584e:	4630      	mov	r0, r6
 8015850:	f000 f80c 	bl	801586c <__malloc_unlock>
 8015854:	e794      	b.n	8015780 <_malloc_r+0x20>
 8015856:	6005      	str	r5, [r0, #0]
 8015858:	e7d6      	b.n	8015808 <_malloc_r+0xa8>
 801585a:	bf00      	nop
 801585c:	20004fd8 	.word	0x20004fd8

08015860 <__malloc_lock>:
 8015860:	4801      	ldr	r0, [pc, #4]	@ (8015868 <__malloc_lock+0x8>)
 8015862:	f7ff b8b2 	b.w	80149ca <__retarget_lock_acquire_recursive>
 8015866:	bf00      	nop
 8015868:	20004fd0 	.word	0x20004fd0

0801586c <__malloc_unlock>:
 801586c:	4801      	ldr	r0, [pc, #4]	@ (8015874 <__malloc_unlock+0x8>)
 801586e:	f7ff b8ad 	b.w	80149cc <__retarget_lock_release_recursive>
 8015872:	bf00      	nop
 8015874:	20004fd0 	.word	0x20004fd0

08015878 <_Balloc>:
 8015878:	b570      	push	{r4, r5, r6, lr}
 801587a:	69c6      	ldr	r6, [r0, #28]
 801587c:	4604      	mov	r4, r0
 801587e:	460d      	mov	r5, r1
 8015880:	b976      	cbnz	r6, 80158a0 <_Balloc+0x28>
 8015882:	2010      	movs	r0, #16
 8015884:	f7ff ff42 	bl	801570c <malloc>
 8015888:	4602      	mov	r2, r0
 801588a:	61e0      	str	r0, [r4, #28]
 801588c:	b920      	cbnz	r0, 8015898 <_Balloc+0x20>
 801588e:	4b18      	ldr	r3, [pc, #96]	@ (80158f0 <_Balloc+0x78>)
 8015890:	4818      	ldr	r0, [pc, #96]	@ (80158f4 <_Balloc+0x7c>)
 8015892:	216b      	movs	r1, #107	@ 0x6b
 8015894:	f001 ff54 	bl	8017740 <__assert_func>
 8015898:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801589c:	6006      	str	r6, [r0, #0]
 801589e:	60c6      	str	r6, [r0, #12]
 80158a0:	69e6      	ldr	r6, [r4, #28]
 80158a2:	68f3      	ldr	r3, [r6, #12]
 80158a4:	b183      	cbz	r3, 80158c8 <_Balloc+0x50>
 80158a6:	69e3      	ldr	r3, [r4, #28]
 80158a8:	68db      	ldr	r3, [r3, #12]
 80158aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80158ae:	b9b8      	cbnz	r0, 80158e0 <_Balloc+0x68>
 80158b0:	2101      	movs	r1, #1
 80158b2:	fa01 f605 	lsl.w	r6, r1, r5
 80158b6:	1d72      	adds	r2, r6, #5
 80158b8:	0092      	lsls	r2, r2, #2
 80158ba:	4620      	mov	r0, r4
 80158bc:	f001 ff5e 	bl	801777c <_calloc_r>
 80158c0:	b160      	cbz	r0, 80158dc <_Balloc+0x64>
 80158c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80158c6:	e00e      	b.n	80158e6 <_Balloc+0x6e>
 80158c8:	2221      	movs	r2, #33	@ 0x21
 80158ca:	2104      	movs	r1, #4
 80158cc:	4620      	mov	r0, r4
 80158ce:	f001 ff55 	bl	801777c <_calloc_r>
 80158d2:	69e3      	ldr	r3, [r4, #28]
 80158d4:	60f0      	str	r0, [r6, #12]
 80158d6:	68db      	ldr	r3, [r3, #12]
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d1e4      	bne.n	80158a6 <_Balloc+0x2e>
 80158dc:	2000      	movs	r0, #0
 80158de:	bd70      	pop	{r4, r5, r6, pc}
 80158e0:	6802      	ldr	r2, [r0, #0]
 80158e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80158e6:	2300      	movs	r3, #0
 80158e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80158ec:	e7f7      	b.n	80158de <_Balloc+0x66>
 80158ee:	bf00      	nop
 80158f0:	08026052 	.word	0x08026052
 80158f4:	080260d2 	.word	0x080260d2

080158f8 <_Bfree>:
 80158f8:	b570      	push	{r4, r5, r6, lr}
 80158fa:	69c6      	ldr	r6, [r0, #28]
 80158fc:	4605      	mov	r5, r0
 80158fe:	460c      	mov	r4, r1
 8015900:	b976      	cbnz	r6, 8015920 <_Bfree+0x28>
 8015902:	2010      	movs	r0, #16
 8015904:	f7ff ff02 	bl	801570c <malloc>
 8015908:	4602      	mov	r2, r0
 801590a:	61e8      	str	r0, [r5, #28]
 801590c:	b920      	cbnz	r0, 8015918 <_Bfree+0x20>
 801590e:	4b09      	ldr	r3, [pc, #36]	@ (8015934 <_Bfree+0x3c>)
 8015910:	4809      	ldr	r0, [pc, #36]	@ (8015938 <_Bfree+0x40>)
 8015912:	218f      	movs	r1, #143	@ 0x8f
 8015914:	f001 ff14 	bl	8017740 <__assert_func>
 8015918:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801591c:	6006      	str	r6, [r0, #0]
 801591e:	60c6      	str	r6, [r0, #12]
 8015920:	b13c      	cbz	r4, 8015932 <_Bfree+0x3a>
 8015922:	69eb      	ldr	r3, [r5, #28]
 8015924:	6862      	ldr	r2, [r4, #4]
 8015926:	68db      	ldr	r3, [r3, #12]
 8015928:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801592c:	6021      	str	r1, [r4, #0]
 801592e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015932:	bd70      	pop	{r4, r5, r6, pc}
 8015934:	08026052 	.word	0x08026052
 8015938:	080260d2 	.word	0x080260d2

0801593c <__multadd>:
 801593c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015940:	690d      	ldr	r5, [r1, #16]
 8015942:	4607      	mov	r7, r0
 8015944:	460c      	mov	r4, r1
 8015946:	461e      	mov	r6, r3
 8015948:	f101 0c14 	add.w	ip, r1, #20
 801594c:	2000      	movs	r0, #0
 801594e:	f8dc 3000 	ldr.w	r3, [ip]
 8015952:	b299      	uxth	r1, r3
 8015954:	fb02 6101 	mla	r1, r2, r1, r6
 8015958:	0c1e      	lsrs	r6, r3, #16
 801595a:	0c0b      	lsrs	r3, r1, #16
 801595c:	fb02 3306 	mla	r3, r2, r6, r3
 8015960:	b289      	uxth	r1, r1
 8015962:	3001      	adds	r0, #1
 8015964:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015968:	4285      	cmp	r5, r0
 801596a:	f84c 1b04 	str.w	r1, [ip], #4
 801596e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015972:	dcec      	bgt.n	801594e <__multadd+0x12>
 8015974:	b30e      	cbz	r6, 80159ba <__multadd+0x7e>
 8015976:	68a3      	ldr	r3, [r4, #8]
 8015978:	42ab      	cmp	r3, r5
 801597a:	dc19      	bgt.n	80159b0 <__multadd+0x74>
 801597c:	6861      	ldr	r1, [r4, #4]
 801597e:	4638      	mov	r0, r7
 8015980:	3101      	adds	r1, #1
 8015982:	f7ff ff79 	bl	8015878 <_Balloc>
 8015986:	4680      	mov	r8, r0
 8015988:	b928      	cbnz	r0, 8015996 <__multadd+0x5a>
 801598a:	4602      	mov	r2, r0
 801598c:	4b0c      	ldr	r3, [pc, #48]	@ (80159c0 <__multadd+0x84>)
 801598e:	480d      	ldr	r0, [pc, #52]	@ (80159c4 <__multadd+0x88>)
 8015990:	21ba      	movs	r1, #186	@ 0xba
 8015992:	f001 fed5 	bl	8017740 <__assert_func>
 8015996:	6922      	ldr	r2, [r4, #16]
 8015998:	3202      	adds	r2, #2
 801599a:	f104 010c 	add.w	r1, r4, #12
 801599e:	0092      	lsls	r2, r2, #2
 80159a0:	300c      	adds	r0, #12
 80159a2:	f001 feb5 	bl	8017710 <memcpy>
 80159a6:	4621      	mov	r1, r4
 80159a8:	4638      	mov	r0, r7
 80159aa:	f7ff ffa5 	bl	80158f8 <_Bfree>
 80159ae:	4644      	mov	r4, r8
 80159b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80159b4:	3501      	adds	r5, #1
 80159b6:	615e      	str	r6, [r3, #20]
 80159b8:	6125      	str	r5, [r4, #16]
 80159ba:	4620      	mov	r0, r4
 80159bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80159c0:	080260c1 	.word	0x080260c1
 80159c4:	080260d2 	.word	0x080260d2

080159c8 <__s2b>:
 80159c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159cc:	460c      	mov	r4, r1
 80159ce:	4615      	mov	r5, r2
 80159d0:	461f      	mov	r7, r3
 80159d2:	2209      	movs	r2, #9
 80159d4:	3308      	adds	r3, #8
 80159d6:	4606      	mov	r6, r0
 80159d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80159dc:	2100      	movs	r1, #0
 80159de:	2201      	movs	r2, #1
 80159e0:	429a      	cmp	r2, r3
 80159e2:	db09      	blt.n	80159f8 <__s2b+0x30>
 80159e4:	4630      	mov	r0, r6
 80159e6:	f7ff ff47 	bl	8015878 <_Balloc>
 80159ea:	b940      	cbnz	r0, 80159fe <__s2b+0x36>
 80159ec:	4602      	mov	r2, r0
 80159ee:	4b19      	ldr	r3, [pc, #100]	@ (8015a54 <__s2b+0x8c>)
 80159f0:	4819      	ldr	r0, [pc, #100]	@ (8015a58 <__s2b+0x90>)
 80159f2:	21d3      	movs	r1, #211	@ 0xd3
 80159f4:	f001 fea4 	bl	8017740 <__assert_func>
 80159f8:	0052      	lsls	r2, r2, #1
 80159fa:	3101      	adds	r1, #1
 80159fc:	e7f0      	b.n	80159e0 <__s2b+0x18>
 80159fe:	9b08      	ldr	r3, [sp, #32]
 8015a00:	6143      	str	r3, [r0, #20]
 8015a02:	2d09      	cmp	r5, #9
 8015a04:	f04f 0301 	mov.w	r3, #1
 8015a08:	6103      	str	r3, [r0, #16]
 8015a0a:	dd16      	ble.n	8015a3a <__s2b+0x72>
 8015a0c:	f104 0909 	add.w	r9, r4, #9
 8015a10:	46c8      	mov	r8, r9
 8015a12:	442c      	add	r4, r5
 8015a14:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015a18:	4601      	mov	r1, r0
 8015a1a:	3b30      	subs	r3, #48	@ 0x30
 8015a1c:	220a      	movs	r2, #10
 8015a1e:	4630      	mov	r0, r6
 8015a20:	f7ff ff8c 	bl	801593c <__multadd>
 8015a24:	45a0      	cmp	r8, r4
 8015a26:	d1f5      	bne.n	8015a14 <__s2b+0x4c>
 8015a28:	f1a5 0408 	sub.w	r4, r5, #8
 8015a2c:	444c      	add	r4, r9
 8015a2e:	1b2d      	subs	r5, r5, r4
 8015a30:	1963      	adds	r3, r4, r5
 8015a32:	42bb      	cmp	r3, r7
 8015a34:	db04      	blt.n	8015a40 <__s2b+0x78>
 8015a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a3a:	340a      	adds	r4, #10
 8015a3c:	2509      	movs	r5, #9
 8015a3e:	e7f6      	b.n	8015a2e <__s2b+0x66>
 8015a40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015a44:	4601      	mov	r1, r0
 8015a46:	3b30      	subs	r3, #48	@ 0x30
 8015a48:	220a      	movs	r2, #10
 8015a4a:	4630      	mov	r0, r6
 8015a4c:	f7ff ff76 	bl	801593c <__multadd>
 8015a50:	e7ee      	b.n	8015a30 <__s2b+0x68>
 8015a52:	bf00      	nop
 8015a54:	080260c1 	.word	0x080260c1
 8015a58:	080260d2 	.word	0x080260d2

08015a5c <__hi0bits>:
 8015a5c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015a60:	4603      	mov	r3, r0
 8015a62:	bf36      	itet	cc
 8015a64:	0403      	lslcc	r3, r0, #16
 8015a66:	2000      	movcs	r0, #0
 8015a68:	2010      	movcc	r0, #16
 8015a6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015a6e:	bf3c      	itt	cc
 8015a70:	021b      	lslcc	r3, r3, #8
 8015a72:	3008      	addcc	r0, #8
 8015a74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015a78:	bf3c      	itt	cc
 8015a7a:	011b      	lslcc	r3, r3, #4
 8015a7c:	3004      	addcc	r0, #4
 8015a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015a82:	bf3c      	itt	cc
 8015a84:	009b      	lslcc	r3, r3, #2
 8015a86:	3002      	addcc	r0, #2
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	db05      	blt.n	8015a98 <__hi0bits+0x3c>
 8015a8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015a90:	f100 0001 	add.w	r0, r0, #1
 8015a94:	bf08      	it	eq
 8015a96:	2020      	moveq	r0, #32
 8015a98:	4770      	bx	lr

08015a9a <__lo0bits>:
 8015a9a:	6803      	ldr	r3, [r0, #0]
 8015a9c:	4602      	mov	r2, r0
 8015a9e:	f013 0007 	ands.w	r0, r3, #7
 8015aa2:	d00b      	beq.n	8015abc <__lo0bits+0x22>
 8015aa4:	07d9      	lsls	r1, r3, #31
 8015aa6:	d421      	bmi.n	8015aec <__lo0bits+0x52>
 8015aa8:	0798      	lsls	r0, r3, #30
 8015aaa:	bf49      	itett	mi
 8015aac:	085b      	lsrmi	r3, r3, #1
 8015aae:	089b      	lsrpl	r3, r3, #2
 8015ab0:	2001      	movmi	r0, #1
 8015ab2:	6013      	strmi	r3, [r2, #0]
 8015ab4:	bf5c      	itt	pl
 8015ab6:	6013      	strpl	r3, [r2, #0]
 8015ab8:	2002      	movpl	r0, #2
 8015aba:	4770      	bx	lr
 8015abc:	b299      	uxth	r1, r3
 8015abe:	b909      	cbnz	r1, 8015ac4 <__lo0bits+0x2a>
 8015ac0:	0c1b      	lsrs	r3, r3, #16
 8015ac2:	2010      	movs	r0, #16
 8015ac4:	b2d9      	uxtb	r1, r3
 8015ac6:	b909      	cbnz	r1, 8015acc <__lo0bits+0x32>
 8015ac8:	3008      	adds	r0, #8
 8015aca:	0a1b      	lsrs	r3, r3, #8
 8015acc:	0719      	lsls	r1, r3, #28
 8015ace:	bf04      	itt	eq
 8015ad0:	091b      	lsreq	r3, r3, #4
 8015ad2:	3004      	addeq	r0, #4
 8015ad4:	0799      	lsls	r1, r3, #30
 8015ad6:	bf04      	itt	eq
 8015ad8:	089b      	lsreq	r3, r3, #2
 8015ada:	3002      	addeq	r0, #2
 8015adc:	07d9      	lsls	r1, r3, #31
 8015ade:	d403      	bmi.n	8015ae8 <__lo0bits+0x4e>
 8015ae0:	085b      	lsrs	r3, r3, #1
 8015ae2:	f100 0001 	add.w	r0, r0, #1
 8015ae6:	d003      	beq.n	8015af0 <__lo0bits+0x56>
 8015ae8:	6013      	str	r3, [r2, #0]
 8015aea:	4770      	bx	lr
 8015aec:	2000      	movs	r0, #0
 8015aee:	4770      	bx	lr
 8015af0:	2020      	movs	r0, #32
 8015af2:	4770      	bx	lr

08015af4 <__i2b>:
 8015af4:	b510      	push	{r4, lr}
 8015af6:	460c      	mov	r4, r1
 8015af8:	2101      	movs	r1, #1
 8015afa:	f7ff febd 	bl	8015878 <_Balloc>
 8015afe:	4602      	mov	r2, r0
 8015b00:	b928      	cbnz	r0, 8015b0e <__i2b+0x1a>
 8015b02:	4b05      	ldr	r3, [pc, #20]	@ (8015b18 <__i2b+0x24>)
 8015b04:	4805      	ldr	r0, [pc, #20]	@ (8015b1c <__i2b+0x28>)
 8015b06:	f240 1145 	movw	r1, #325	@ 0x145
 8015b0a:	f001 fe19 	bl	8017740 <__assert_func>
 8015b0e:	2301      	movs	r3, #1
 8015b10:	6144      	str	r4, [r0, #20]
 8015b12:	6103      	str	r3, [r0, #16]
 8015b14:	bd10      	pop	{r4, pc}
 8015b16:	bf00      	nop
 8015b18:	080260c1 	.word	0x080260c1
 8015b1c:	080260d2 	.word	0x080260d2

08015b20 <__multiply>:
 8015b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b24:	4614      	mov	r4, r2
 8015b26:	690a      	ldr	r2, [r1, #16]
 8015b28:	6923      	ldr	r3, [r4, #16]
 8015b2a:	429a      	cmp	r2, r3
 8015b2c:	bfa8      	it	ge
 8015b2e:	4623      	movge	r3, r4
 8015b30:	460f      	mov	r7, r1
 8015b32:	bfa4      	itt	ge
 8015b34:	460c      	movge	r4, r1
 8015b36:	461f      	movge	r7, r3
 8015b38:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8015b3c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8015b40:	68a3      	ldr	r3, [r4, #8]
 8015b42:	6861      	ldr	r1, [r4, #4]
 8015b44:	eb0a 0609 	add.w	r6, sl, r9
 8015b48:	42b3      	cmp	r3, r6
 8015b4a:	b085      	sub	sp, #20
 8015b4c:	bfb8      	it	lt
 8015b4e:	3101      	addlt	r1, #1
 8015b50:	f7ff fe92 	bl	8015878 <_Balloc>
 8015b54:	b930      	cbnz	r0, 8015b64 <__multiply+0x44>
 8015b56:	4602      	mov	r2, r0
 8015b58:	4b44      	ldr	r3, [pc, #272]	@ (8015c6c <__multiply+0x14c>)
 8015b5a:	4845      	ldr	r0, [pc, #276]	@ (8015c70 <__multiply+0x150>)
 8015b5c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015b60:	f001 fdee 	bl	8017740 <__assert_func>
 8015b64:	f100 0514 	add.w	r5, r0, #20
 8015b68:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015b6c:	462b      	mov	r3, r5
 8015b6e:	2200      	movs	r2, #0
 8015b70:	4543      	cmp	r3, r8
 8015b72:	d321      	bcc.n	8015bb8 <__multiply+0x98>
 8015b74:	f107 0114 	add.w	r1, r7, #20
 8015b78:	f104 0214 	add.w	r2, r4, #20
 8015b7c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8015b80:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8015b84:	9302      	str	r3, [sp, #8]
 8015b86:	1b13      	subs	r3, r2, r4
 8015b88:	3b15      	subs	r3, #21
 8015b8a:	f023 0303 	bic.w	r3, r3, #3
 8015b8e:	3304      	adds	r3, #4
 8015b90:	f104 0715 	add.w	r7, r4, #21
 8015b94:	42ba      	cmp	r2, r7
 8015b96:	bf38      	it	cc
 8015b98:	2304      	movcc	r3, #4
 8015b9a:	9301      	str	r3, [sp, #4]
 8015b9c:	9b02      	ldr	r3, [sp, #8]
 8015b9e:	9103      	str	r1, [sp, #12]
 8015ba0:	428b      	cmp	r3, r1
 8015ba2:	d80c      	bhi.n	8015bbe <__multiply+0x9e>
 8015ba4:	2e00      	cmp	r6, #0
 8015ba6:	dd03      	ble.n	8015bb0 <__multiply+0x90>
 8015ba8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015bac:	2b00      	cmp	r3, #0
 8015bae:	d05b      	beq.n	8015c68 <__multiply+0x148>
 8015bb0:	6106      	str	r6, [r0, #16]
 8015bb2:	b005      	add	sp, #20
 8015bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bb8:	f843 2b04 	str.w	r2, [r3], #4
 8015bbc:	e7d8      	b.n	8015b70 <__multiply+0x50>
 8015bbe:	f8b1 a000 	ldrh.w	sl, [r1]
 8015bc2:	f1ba 0f00 	cmp.w	sl, #0
 8015bc6:	d024      	beq.n	8015c12 <__multiply+0xf2>
 8015bc8:	f104 0e14 	add.w	lr, r4, #20
 8015bcc:	46a9      	mov	r9, r5
 8015bce:	f04f 0c00 	mov.w	ip, #0
 8015bd2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015bd6:	f8d9 3000 	ldr.w	r3, [r9]
 8015bda:	fa1f fb87 	uxth.w	fp, r7
 8015bde:	b29b      	uxth	r3, r3
 8015be0:	fb0a 330b 	mla	r3, sl, fp, r3
 8015be4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8015be8:	f8d9 7000 	ldr.w	r7, [r9]
 8015bec:	4463      	add	r3, ip
 8015bee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015bf2:	fb0a c70b 	mla	r7, sl, fp, ip
 8015bf6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8015bfa:	b29b      	uxth	r3, r3
 8015bfc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015c00:	4572      	cmp	r2, lr
 8015c02:	f849 3b04 	str.w	r3, [r9], #4
 8015c06:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015c0a:	d8e2      	bhi.n	8015bd2 <__multiply+0xb2>
 8015c0c:	9b01      	ldr	r3, [sp, #4]
 8015c0e:	f845 c003 	str.w	ip, [r5, r3]
 8015c12:	9b03      	ldr	r3, [sp, #12]
 8015c14:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015c18:	3104      	adds	r1, #4
 8015c1a:	f1b9 0f00 	cmp.w	r9, #0
 8015c1e:	d021      	beq.n	8015c64 <__multiply+0x144>
 8015c20:	682b      	ldr	r3, [r5, #0]
 8015c22:	f104 0c14 	add.w	ip, r4, #20
 8015c26:	46ae      	mov	lr, r5
 8015c28:	f04f 0a00 	mov.w	sl, #0
 8015c2c:	f8bc b000 	ldrh.w	fp, [ip]
 8015c30:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8015c34:	fb09 770b 	mla	r7, r9, fp, r7
 8015c38:	4457      	add	r7, sl
 8015c3a:	b29b      	uxth	r3, r3
 8015c3c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015c40:	f84e 3b04 	str.w	r3, [lr], #4
 8015c44:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015c48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015c4c:	f8be 3000 	ldrh.w	r3, [lr]
 8015c50:	fb09 330a 	mla	r3, r9, sl, r3
 8015c54:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8015c58:	4562      	cmp	r2, ip
 8015c5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015c5e:	d8e5      	bhi.n	8015c2c <__multiply+0x10c>
 8015c60:	9f01      	ldr	r7, [sp, #4]
 8015c62:	51eb      	str	r3, [r5, r7]
 8015c64:	3504      	adds	r5, #4
 8015c66:	e799      	b.n	8015b9c <__multiply+0x7c>
 8015c68:	3e01      	subs	r6, #1
 8015c6a:	e79b      	b.n	8015ba4 <__multiply+0x84>
 8015c6c:	080260c1 	.word	0x080260c1
 8015c70:	080260d2 	.word	0x080260d2

08015c74 <__pow5mult>:
 8015c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015c78:	4615      	mov	r5, r2
 8015c7a:	f012 0203 	ands.w	r2, r2, #3
 8015c7e:	4607      	mov	r7, r0
 8015c80:	460e      	mov	r6, r1
 8015c82:	d007      	beq.n	8015c94 <__pow5mult+0x20>
 8015c84:	4c25      	ldr	r4, [pc, #148]	@ (8015d1c <__pow5mult+0xa8>)
 8015c86:	3a01      	subs	r2, #1
 8015c88:	2300      	movs	r3, #0
 8015c8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015c8e:	f7ff fe55 	bl	801593c <__multadd>
 8015c92:	4606      	mov	r6, r0
 8015c94:	10ad      	asrs	r5, r5, #2
 8015c96:	d03d      	beq.n	8015d14 <__pow5mult+0xa0>
 8015c98:	69fc      	ldr	r4, [r7, #28]
 8015c9a:	b97c      	cbnz	r4, 8015cbc <__pow5mult+0x48>
 8015c9c:	2010      	movs	r0, #16
 8015c9e:	f7ff fd35 	bl	801570c <malloc>
 8015ca2:	4602      	mov	r2, r0
 8015ca4:	61f8      	str	r0, [r7, #28]
 8015ca6:	b928      	cbnz	r0, 8015cb4 <__pow5mult+0x40>
 8015ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8015d20 <__pow5mult+0xac>)
 8015caa:	481e      	ldr	r0, [pc, #120]	@ (8015d24 <__pow5mult+0xb0>)
 8015cac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015cb0:	f001 fd46 	bl	8017740 <__assert_func>
 8015cb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015cb8:	6004      	str	r4, [r0, #0]
 8015cba:	60c4      	str	r4, [r0, #12]
 8015cbc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015cc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015cc4:	b94c      	cbnz	r4, 8015cda <__pow5mult+0x66>
 8015cc6:	f240 2171 	movw	r1, #625	@ 0x271
 8015cca:	4638      	mov	r0, r7
 8015ccc:	f7ff ff12 	bl	8015af4 <__i2b>
 8015cd0:	2300      	movs	r3, #0
 8015cd2:	f8c8 0008 	str.w	r0, [r8, #8]
 8015cd6:	4604      	mov	r4, r0
 8015cd8:	6003      	str	r3, [r0, #0]
 8015cda:	f04f 0900 	mov.w	r9, #0
 8015cde:	07eb      	lsls	r3, r5, #31
 8015ce0:	d50a      	bpl.n	8015cf8 <__pow5mult+0x84>
 8015ce2:	4631      	mov	r1, r6
 8015ce4:	4622      	mov	r2, r4
 8015ce6:	4638      	mov	r0, r7
 8015ce8:	f7ff ff1a 	bl	8015b20 <__multiply>
 8015cec:	4631      	mov	r1, r6
 8015cee:	4680      	mov	r8, r0
 8015cf0:	4638      	mov	r0, r7
 8015cf2:	f7ff fe01 	bl	80158f8 <_Bfree>
 8015cf6:	4646      	mov	r6, r8
 8015cf8:	106d      	asrs	r5, r5, #1
 8015cfa:	d00b      	beq.n	8015d14 <__pow5mult+0xa0>
 8015cfc:	6820      	ldr	r0, [r4, #0]
 8015cfe:	b938      	cbnz	r0, 8015d10 <__pow5mult+0x9c>
 8015d00:	4622      	mov	r2, r4
 8015d02:	4621      	mov	r1, r4
 8015d04:	4638      	mov	r0, r7
 8015d06:	f7ff ff0b 	bl	8015b20 <__multiply>
 8015d0a:	6020      	str	r0, [r4, #0]
 8015d0c:	f8c0 9000 	str.w	r9, [r0]
 8015d10:	4604      	mov	r4, r0
 8015d12:	e7e4      	b.n	8015cde <__pow5mult+0x6a>
 8015d14:	4630      	mov	r0, r6
 8015d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015d1a:	bf00      	nop
 8015d1c:	0802612c 	.word	0x0802612c
 8015d20:	08026052 	.word	0x08026052
 8015d24:	080260d2 	.word	0x080260d2

08015d28 <__lshift>:
 8015d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d2c:	460c      	mov	r4, r1
 8015d2e:	6849      	ldr	r1, [r1, #4]
 8015d30:	6923      	ldr	r3, [r4, #16]
 8015d32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015d36:	68a3      	ldr	r3, [r4, #8]
 8015d38:	4607      	mov	r7, r0
 8015d3a:	4691      	mov	r9, r2
 8015d3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015d40:	f108 0601 	add.w	r6, r8, #1
 8015d44:	42b3      	cmp	r3, r6
 8015d46:	db0b      	blt.n	8015d60 <__lshift+0x38>
 8015d48:	4638      	mov	r0, r7
 8015d4a:	f7ff fd95 	bl	8015878 <_Balloc>
 8015d4e:	4605      	mov	r5, r0
 8015d50:	b948      	cbnz	r0, 8015d66 <__lshift+0x3e>
 8015d52:	4602      	mov	r2, r0
 8015d54:	4b28      	ldr	r3, [pc, #160]	@ (8015df8 <__lshift+0xd0>)
 8015d56:	4829      	ldr	r0, [pc, #164]	@ (8015dfc <__lshift+0xd4>)
 8015d58:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015d5c:	f001 fcf0 	bl	8017740 <__assert_func>
 8015d60:	3101      	adds	r1, #1
 8015d62:	005b      	lsls	r3, r3, #1
 8015d64:	e7ee      	b.n	8015d44 <__lshift+0x1c>
 8015d66:	2300      	movs	r3, #0
 8015d68:	f100 0114 	add.w	r1, r0, #20
 8015d6c:	f100 0210 	add.w	r2, r0, #16
 8015d70:	4618      	mov	r0, r3
 8015d72:	4553      	cmp	r3, sl
 8015d74:	db33      	blt.n	8015dde <__lshift+0xb6>
 8015d76:	6920      	ldr	r0, [r4, #16]
 8015d78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015d7c:	f104 0314 	add.w	r3, r4, #20
 8015d80:	f019 091f 	ands.w	r9, r9, #31
 8015d84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015d88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015d8c:	d02b      	beq.n	8015de6 <__lshift+0xbe>
 8015d8e:	f1c9 0e20 	rsb	lr, r9, #32
 8015d92:	468a      	mov	sl, r1
 8015d94:	2200      	movs	r2, #0
 8015d96:	6818      	ldr	r0, [r3, #0]
 8015d98:	fa00 f009 	lsl.w	r0, r0, r9
 8015d9c:	4310      	orrs	r0, r2
 8015d9e:	f84a 0b04 	str.w	r0, [sl], #4
 8015da2:	f853 2b04 	ldr.w	r2, [r3], #4
 8015da6:	459c      	cmp	ip, r3
 8015da8:	fa22 f20e 	lsr.w	r2, r2, lr
 8015dac:	d8f3      	bhi.n	8015d96 <__lshift+0x6e>
 8015dae:	ebac 0304 	sub.w	r3, ip, r4
 8015db2:	3b15      	subs	r3, #21
 8015db4:	f023 0303 	bic.w	r3, r3, #3
 8015db8:	3304      	adds	r3, #4
 8015dba:	f104 0015 	add.w	r0, r4, #21
 8015dbe:	4584      	cmp	ip, r0
 8015dc0:	bf38      	it	cc
 8015dc2:	2304      	movcc	r3, #4
 8015dc4:	50ca      	str	r2, [r1, r3]
 8015dc6:	b10a      	cbz	r2, 8015dcc <__lshift+0xa4>
 8015dc8:	f108 0602 	add.w	r6, r8, #2
 8015dcc:	3e01      	subs	r6, #1
 8015dce:	4638      	mov	r0, r7
 8015dd0:	612e      	str	r6, [r5, #16]
 8015dd2:	4621      	mov	r1, r4
 8015dd4:	f7ff fd90 	bl	80158f8 <_Bfree>
 8015dd8:	4628      	mov	r0, r5
 8015dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015dde:	f842 0f04 	str.w	r0, [r2, #4]!
 8015de2:	3301      	adds	r3, #1
 8015de4:	e7c5      	b.n	8015d72 <__lshift+0x4a>
 8015de6:	3904      	subs	r1, #4
 8015de8:	f853 2b04 	ldr.w	r2, [r3], #4
 8015dec:	f841 2f04 	str.w	r2, [r1, #4]!
 8015df0:	459c      	cmp	ip, r3
 8015df2:	d8f9      	bhi.n	8015de8 <__lshift+0xc0>
 8015df4:	e7ea      	b.n	8015dcc <__lshift+0xa4>
 8015df6:	bf00      	nop
 8015df8:	080260c1 	.word	0x080260c1
 8015dfc:	080260d2 	.word	0x080260d2

08015e00 <__mcmp>:
 8015e00:	690a      	ldr	r2, [r1, #16]
 8015e02:	4603      	mov	r3, r0
 8015e04:	6900      	ldr	r0, [r0, #16]
 8015e06:	1a80      	subs	r0, r0, r2
 8015e08:	b530      	push	{r4, r5, lr}
 8015e0a:	d10e      	bne.n	8015e2a <__mcmp+0x2a>
 8015e0c:	3314      	adds	r3, #20
 8015e0e:	3114      	adds	r1, #20
 8015e10:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015e14:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015e18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015e1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015e20:	4295      	cmp	r5, r2
 8015e22:	d003      	beq.n	8015e2c <__mcmp+0x2c>
 8015e24:	d205      	bcs.n	8015e32 <__mcmp+0x32>
 8015e26:	f04f 30ff 	mov.w	r0, #4294967295
 8015e2a:	bd30      	pop	{r4, r5, pc}
 8015e2c:	42a3      	cmp	r3, r4
 8015e2e:	d3f3      	bcc.n	8015e18 <__mcmp+0x18>
 8015e30:	e7fb      	b.n	8015e2a <__mcmp+0x2a>
 8015e32:	2001      	movs	r0, #1
 8015e34:	e7f9      	b.n	8015e2a <__mcmp+0x2a>
	...

08015e38 <__mdiff>:
 8015e38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e3c:	4689      	mov	r9, r1
 8015e3e:	4606      	mov	r6, r0
 8015e40:	4611      	mov	r1, r2
 8015e42:	4648      	mov	r0, r9
 8015e44:	4614      	mov	r4, r2
 8015e46:	f7ff ffdb 	bl	8015e00 <__mcmp>
 8015e4a:	1e05      	subs	r5, r0, #0
 8015e4c:	d112      	bne.n	8015e74 <__mdiff+0x3c>
 8015e4e:	4629      	mov	r1, r5
 8015e50:	4630      	mov	r0, r6
 8015e52:	f7ff fd11 	bl	8015878 <_Balloc>
 8015e56:	4602      	mov	r2, r0
 8015e58:	b928      	cbnz	r0, 8015e66 <__mdiff+0x2e>
 8015e5a:	4b3f      	ldr	r3, [pc, #252]	@ (8015f58 <__mdiff+0x120>)
 8015e5c:	f240 2137 	movw	r1, #567	@ 0x237
 8015e60:	483e      	ldr	r0, [pc, #248]	@ (8015f5c <__mdiff+0x124>)
 8015e62:	f001 fc6d 	bl	8017740 <__assert_func>
 8015e66:	2301      	movs	r3, #1
 8015e68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015e6c:	4610      	mov	r0, r2
 8015e6e:	b003      	add	sp, #12
 8015e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e74:	bfbc      	itt	lt
 8015e76:	464b      	movlt	r3, r9
 8015e78:	46a1      	movlt	r9, r4
 8015e7a:	4630      	mov	r0, r6
 8015e7c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015e80:	bfba      	itte	lt
 8015e82:	461c      	movlt	r4, r3
 8015e84:	2501      	movlt	r5, #1
 8015e86:	2500      	movge	r5, #0
 8015e88:	f7ff fcf6 	bl	8015878 <_Balloc>
 8015e8c:	4602      	mov	r2, r0
 8015e8e:	b918      	cbnz	r0, 8015e98 <__mdiff+0x60>
 8015e90:	4b31      	ldr	r3, [pc, #196]	@ (8015f58 <__mdiff+0x120>)
 8015e92:	f240 2145 	movw	r1, #581	@ 0x245
 8015e96:	e7e3      	b.n	8015e60 <__mdiff+0x28>
 8015e98:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015e9c:	6926      	ldr	r6, [r4, #16]
 8015e9e:	60c5      	str	r5, [r0, #12]
 8015ea0:	f109 0310 	add.w	r3, r9, #16
 8015ea4:	f109 0514 	add.w	r5, r9, #20
 8015ea8:	f104 0e14 	add.w	lr, r4, #20
 8015eac:	f100 0b14 	add.w	fp, r0, #20
 8015eb0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015eb4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015eb8:	9301      	str	r3, [sp, #4]
 8015eba:	46d9      	mov	r9, fp
 8015ebc:	f04f 0c00 	mov.w	ip, #0
 8015ec0:	9b01      	ldr	r3, [sp, #4]
 8015ec2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015ec6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015eca:	9301      	str	r3, [sp, #4]
 8015ecc:	fa1f f38a 	uxth.w	r3, sl
 8015ed0:	4619      	mov	r1, r3
 8015ed2:	b283      	uxth	r3, r0
 8015ed4:	1acb      	subs	r3, r1, r3
 8015ed6:	0c00      	lsrs	r0, r0, #16
 8015ed8:	4463      	add	r3, ip
 8015eda:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015ede:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015ee2:	b29b      	uxth	r3, r3
 8015ee4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015ee8:	4576      	cmp	r6, lr
 8015eea:	f849 3b04 	str.w	r3, [r9], #4
 8015eee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015ef2:	d8e5      	bhi.n	8015ec0 <__mdiff+0x88>
 8015ef4:	1b33      	subs	r3, r6, r4
 8015ef6:	3b15      	subs	r3, #21
 8015ef8:	f023 0303 	bic.w	r3, r3, #3
 8015efc:	3415      	adds	r4, #21
 8015efe:	3304      	adds	r3, #4
 8015f00:	42a6      	cmp	r6, r4
 8015f02:	bf38      	it	cc
 8015f04:	2304      	movcc	r3, #4
 8015f06:	441d      	add	r5, r3
 8015f08:	445b      	add	r3, fp
 8015f0a:	461e      	mov	r6, r3
 8015f0c:	462c      	mov	r4, r5
 8015f0e:	4544      	cmp	r4, r8
 8015f10:	d30e      	bcc.n	8015f30 <__mdiff+0xf8>
 8015f12:	f108 0103 	add.w	r1, r8, #3
 8015f16:	1b49      	subs	r1, r1, r5
 8015f18:	f021 0103 	bic.w	r1, r1, #3
 8015f1c:	3d03      	subs	r5, #3
 8015f1e:	45a8      	cmp	r8, r5
 8015f20:	bf38      	it	cc
 8015f22:	2100      	movcc	r1, #0
 8015f24:	440b      	add	r3, r1
 8015f26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015f2a:	b191      	cbz	r1, 8015f52 <__mdiff+0x11a>
 8015f2c:	6117      	str	r7, [r2, #16]
 8015f2e:	e79d      	b.n	8015e6c <__mdiff+0x34>
 8015f30:	f854 1b04 	ldr.w	r1, [r4], #4
 8015f34:	46e6      	mov	lr, ip
 8015f36:	0c08      	lsrs	r0, r1, #16
 8015f38:	fa1c fc81 	uxtah	ip, ip, r1
 8015f3c:	4471      	add	r1, lr
 8015f3e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015f42:	b289      	uxth	r1, r1
 8015f44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015f48:	f846 1b04 	str.w	r1, [r6], #4
 8015f4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015f50:	e7dd      	b.n	8015f0e <__mdiff+0xd6>
 8015f52:	3f01      	subs	r7, #1
 8015f54:	e7e7      	b.n	8015f26 <__mdiff+0xee>
 8015f56:	bf00      	nop
 8015f58:	080260c1 	.word	0x080260c1
 8015f5c:	080260d2 	.word	0x080260d2

08015f60 <__ulp>:
 8015f60:	b082      	sub	sp, #8
 8015f62:	ed8d 0b00 	vstr	d0, [sp]
 8015f66:	9a01      	ldr	r2, [sp, #4]
 8015f68:	4b0f      	ldr	r3, [pc, #60]	@ (8015fa8 <__ulp+0x48>)
 8015f6a:	4013      	ands	r3, r2
 8015f6c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	dc08      	bgt.n	8015f86 <__ulp+0x26>
 8015f74:	425b      	negs	r3, r3
 8015f76:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8015f7a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8015f7e:	da04      	bge.n	8015f8a <__ulp+0x2a>
 8015f80:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8015f84:	4113      	asrs	r3, r2
 8015f86:	2200      	movs	r2, #0
 8015f88:	e008      	b.n	8015f9c <__ulp+0x3c>
 8015f8a:	f1a2 0314 	sub.w	r3, r2, #20
 8015f8e:	2b1e      	cmp	r3, #30
 8015f90:	bfda      	itte	le
 8015f92:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8015f96:	40da      	lsrle	r2, r3
 8015f98:	2201      	movgt	r2, #1
 8015f9a:	2300      	movs	r3, #0
 8015f9c:	4619      	mov	r1, r3
 8015f9e:	4610      	mov	r0, r2
 8015fa0:	ec41 0b10 	vmov	d0, r0, r1
 8015fa4:	b002      	add	sp, #8
 8015fa6:	4770      	bx	lr
 8015fa8:	7ff00000 	.word	0x7ff00000

08015fac <__b2d>:
 8015fac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015fb0:	6906      	ldr	r6, [r0, #16]
 8015fb2:	f100 0814 	add.w	r8, r0, #20
 8015fb6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8015fba:	1f37      	subs	r7, r6, #4
 8015fbc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015fc0:	4610      	mov	r0, r2
 8015fc2:	f7ff fd4b 	bl	8015a5c <__hi0bits>
 8015fc6:	f1c0 0320 	rsb	r3, r0, #32
 8015fca:	280a      	cmp	r0, #10
 8015fcc:	600b      	str	r3, [r1, #0]
 8015fce:	491b      	ldr	r1, [pc, #108]	@ (801603c <__b2d+0x90>)
 8015fd0:	dc15      	bgt.n	8015ffe <__b2d+0x52>
 8015fd2:	f1c0 0c0b 	rsb	ip, r0, #11
 8015fd6:	fa22 f30c 	lsr.w	r3, r2, ip
 8015fda:	45b8      	cmp	r8, r7
 8015fdc:	ea43 0501 	orr.w	r5, r3, r1
 8015fe0:	bf34      	ite	cc
 8015fe2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015fe6:	2300      	movcs	r3, #0
 8015fe8:	3015      	adds	r0, #21
 8015fea:	fa02 f000 	lsl.w	r0, r2, r0
 8015fee:	fa23 f30c 	lsr.w	r3, r3, ip
 8015ff2:	4303      	orrs	r3, r0
 8015ff4:	461c      	mov	r4, r3
 8015ff6:	ec45 4b10 	vmov	d0, r4, r5
 8015ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ffe:	45b8      	cmp	r8, r7
 8016000:	bf3a      	itte	cc
 8016002:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8016006:	f1a6 0708 	subcc.w	r7, r6, #8
 801600a:	2300      	movcs	r3, #0
 801600c:	380b      	subs	r0, #11
 801600e:	d012      	beq.n	8016036 <__b2d+0x8a>
 8016010:	f1c0 0120 	rsb	r1, r0, #32
 8016014:	fa23 f401 	lsr.w	r4, r3, r1
 8016018:	4082      	lsls	r2, r0
 801601a:	4322      	orrs	r2, r4
 801601c:	4547      	cmp	r7, r8
 801601e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8016022:	bf8c      	ite	hi
 8016024:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8016028:	2200      	movls	r2, #0
 801602a:	4083      	lsls	r3, r0
 801602c:	40ca      	lsrs	r2, r1
 801602e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8016032:	4313      	orrs	r3, r2
 8016034:	e7de      	b.n	8015ff4 <__b2d+0x48>
 8016036:	ea42 0501 	orr.w	r5, r2, r1
 801603a:	e7db      	b.n	8015ff4 <__b2d+0x48>
 801603c:	3ff00000 	.word	0x3ff00000

08016040 <__d2b>:
 8016040:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016044:	460f      	mov	r7, r1
 8016046:	2101      	movs	r1, #1
 8016048:	ec59 8b10 	vmov	r8, r9, d0
 801604c:	4616      	mov	r6, r2
 801604e:	f7ff fc13 	bl	8015878 <_Balloc>
 8016052:	4604      	mov	r4, r0
 8016054:	b930      	cbnz	r0, 8016064 <__d2b+0x24>
 8016056:	4602      	mov	r2, r0
 8016058:	4b23      	ldr	r3, [pc, #140]	@ (80160e8 <__d2b+0xa8>)
 801605a:	4824      	ldr	r0, [pc, #144]	@ (80160ec <__d2b+0xac>)
 801605c:	f240 310f 	movw	r1, #783	@ 0x30f
 8016060:	f001 fb6e 	bl	8017740 <__assert_func>
 8016064:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016068:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801606c:	b10d      	cbz	r5, 8016072 <__d2b+0x32>
 801606e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016072:	9301      	str	r3, [sp, #4]
 8016074:	f1b8 0300 	subs.w	r3, r8, #0
 8016078:	d023      	beq.n	80160c2 <__d2b+0x82>
 801607a:	4668      	mov	r0, sp
 801607c:	9300      	str	r3, [sp, #0]
 801607e:	f7ff fd0c 	bl	8015a9a <__lo0bits>
 8016082:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016086:	b1d0      	cbz	r0, 80160be <__d2b+0x7e>
 8016088:	f1c0 0320 	rsb	r3, r0, #32
 801608c:	fa02 f303 	lsl.w	r3, r2, r3
 8016090:	430b      	orrs	r3, r1
 8016092:	40c2      	lsrs	r2, r0
 8016094:	6163      	str	r3, [r4, #20]
 8016096:	9201      	str	r2, [sp, #4]
 8016098:	9b01      	ldr	r3, [sp, #4]
 801609a:	61a3      	str	r3, [r4, #24]
 801609c:	2b00      	cmp	r3, #0
 801609e:	bf0c      	ite	eq
 80160a0:	2201      	moveq	r2, #1
 80160a2:	2202      	movne	r2, #2
 80160a4:	6122      	str	r2, [r4, #16]
 80160a6:	b1a5      	cbz	r5, 80160d2 <__d2b+0x92>
 80160a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80160ac:	4405      	add	r5, r0
 80160ae:	603d      	str	r5, [r7, #0]
 80160b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80160b4:	6030      	str	r0, [r6, #0]
 80160b6:	4620      	mov	r0, r4
 80160b8:	b003      	add	sp, #12
 80160ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80160be:	6161      	str	r1, [r4, #20]
 80160c0:	e7ea      	b.n	8016098 <__d2b+0x58>
 80160c2:	a801      	add	r0, sp, #4
 80160c4:	f7ff fce9 	bl	8015a9a <__lo0bits>
 80160c8:	9b01      	ldr	r3, [sp, #4]
 80160ca:	6163      	str	r3, [r4, #20]
 80160cc:	3020      	adds	r0, #32
 80160ce:	2201      	movs	r2, #1
 80160d0:	e7e8      	b.n	80160a4 <__d2b+0x64>
 80160d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80160d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80160da:	6038      	str	r0, [r7, #0]
 80160dc:	6918      	ldr	r0, [r3, #16]
 80160de:	f7ff fcbd 	bl	8015a5c <__hi0bits>
 80160e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80160e6:	e7e5      	b.n	80160b4 <__d2b+0x74>
 80160e8:	080260c1 	.word	0x080260c1
 80160ec:	080260d2 	.word	0x080260d2

080160f0 <__ratio>:
 80160f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160f4:	b085      	sub	sp, #20
 80160f6:	e9cd 1000 	strd	r1, r0, [sp]
 80160fa:	a902      	add	r1, sp, #8
 80160fc:	f7ff ff56 	bl	8015fac <__b2d>
 8016100:	9800      	ldr	r0, [sp, #0]
 8016102:	a903      	add	r1, sp, #12
 8016104:	ec55 4b10 	vmov	r4, r5, d0
 8016108:	f7ff ff50 	bl	8015fac <__b2d>
 801610c:	9b01      	ldr	r3, [sp, #4]
 801610e:	6919      	ldr	r1, [r3, #16]
 8016110:	9b00      	ldr	r3, [sp, #0]
 8016112:	691b      	ldr	r3, [r3, #16]
 8016114:	1ac9      	subs	r1, r1, r3
 8016116:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801611a:	1a9b      	subs	r3, r3, r2
 801611c:	ec5b ab10 	vmov	sl, fp, d0
 8016120:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8016124:	2b00      	cmp	r3, #0
 8016126:	bfce      	itee	gt
 8016128:	462a      	movgt	r2, r5
 801612a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801612e:	465a      	movle	r2, fp
 8016130:	462f      	mov	r7, r5
 8016132:	46d9      	mov	r9, fp
 8016134:	bfcc      	ite	gt
 8016136:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801613a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801613e:	464b      	mov	r3, r9
 8016140:	4652      	mov	r2, sl
 8016142:	4620      	mov	r0, r4
 8016144:	4639      	mov	r1, r7
 8016146:	f7ea fba9 	bl	800089c <__aeabi_ddiv>
 801614a:	ec41 0b10 	vmov	d0, r0, r1
 801614e:	b005      	add	sp, #20
 8016150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016154 <__copybits>:
 8016154:	3901      	subs	r1, #1
 8016156:	b570      	push	{r4, r5, r6, lr}
 8016158:	1149      	asrs	r1, r1, #5
 801615a:	6914      	ldr	r4, [r2, #16]
 801615c:	3101      	adds	r1, #1
 801615e:	f102 0314 	add.w	r3, r2, #20
 8016162:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016166:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801616a:	1f05      	subs	r5, r0, #4
 801616c:	42a3      	cmp	r3, r4
 801616e:	d30c      	bcc.n	801618a <__copybits+0x36>
 8016170:	1aa3      	subs	r3, r4, r2
 8016172:	3b11      	subs	r3, #17
 8016174:	f023 0303 	bic.w	r3, r3, #3
 8016178:	3211      	adds	r2, #17
 801617a:	42a2      	cmp	r2, r4
 801617c:	bf88      	it	hi
 801617e:	2300      	movhi	r3, #0
 8016180:	4418      	add	r0, r3
 8016182:	2300      	movs	r3, #0
 8016184:	4288      	cmp	r0, r1
 8016186:	d305      	bcc.n	8016194 <__copybits+0x40>
 8016188:	bd70      	pop	{r4, r5, r6, pc}
 801618a:	f853 6b04 	ldr.w	r6, [r3], #4
 801618e:	f845 6f04 	str.w	r6, [r5, #4]!
 8016192:	e7eb      	b.n	801616c <__copybits+0x18>
 8016194:	f840 3b04 	str.w	r3, [r0], #4
 8016198:	e7f4      	b.n	8016184 <__copybits+0x30>

0801619a <__any_on>:
 801619a:	f100 0214 	add.w	r2, r0, #20
 801619e:	6900      	ldr	r0, [r0, #16]
 80161a0:	114b      	asrs	r3, r1, #5
 80161a2:	4298      	cmp	r0, r3
 80161a4:	b510      	push	{r4, lr}
 80161a6:	db11      	blt.n	80161cc <__any_on+0x32>
 80161a8:	dd0a      	ble.n	80161c0 <__any_on+0x26>
 80161aa:	f011 011f 	ands.w	r1, r1, #31
 80161ae:	d007      	beq.n	80161c0 <__any_on+0x26>
 80161b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80161b4:	fa24 f001 	lsr.w	r0, r4, r1
 80161b8:	fa00 f101 	lsl.w	r1, r0, r1
 80161bc:	428c      	cmp	r4, r1
 80161be:	d10b      	bne.n	80161d8 <__any_on+0x3e>
 80161c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80161c4:	4293      	cmp	r3, r2
 80161c6:	d803      	bhi.n	80161d0 <__any_on+0x36>
 80161c8:	2000      	movs	r0, #0
 80161ca:	bd10      	pop	{r4, pc}
 80161cc:	4603      	mov	r3, r0
 80161ce:	e7f7      	b.n	80161c0 <__any_on+0x26>
 80161d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80161d4:	2900      	cmp	r1, #0
 80161d6:	d0f5      	beq.n	80161c4 <__any_on+0x2a>
 80161d8:	2001      	movs	r0, #1
 80161da:	e7f6      	b.n	80161ca <__any_on+0x30>

080161dc <sulp>:
 80161dc:	b570      	push	{r4, r5, r6, lr}
 80161de:	4604      	mov	r4, r0
 80161e0:	460d      	mov	r5, r1
 80161e2:	ec45 4b10 	vmov	d0, r4, r5
 80161e6:	4616      	mov	r6, r2
 80161e8:	f7ff feba 	bl	8015f60 <__ulp>
 80161ec:	ec51 0b10 	vmov	r0, r1, d0
 80161f0:	b17e      	cbz	r6, 8016212 <sulp+0x36>
 80161f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80161f6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	dd09      	ble.n	8016212 <sulp+0x36>
 80161fe:	051b      	lsls	r3, r3, #20
 8016200:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8016204:	2400      	movs	r4, #0
 8016206:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801620a:	4622      	mov	r2, r4
 801620c:	462b      	mov	r3, r5
 801620e:	f7ea fa1b 	bl	8000648 <__aeabi_dmul>
 8016212:	ec41 0b10 	vmov	d0, r0, r1
 8016216:	bd70      	pop	{r4, r5, r6, pc}

08016218 <_strtod_l>:
 8016218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801621c:	b09f      	sub	sp, #124	@ 0x7c
 801621e:	460c      	mov	r4, r1
 8016220:	9217      	str	r2, [sp, #92]	@ 0x5c
 8016222:	2200      	movs	r2, #0
 8016224:	921a      	str	r2, [sp, #104]	@ 0x68
 8016226:	9005      	str	r0, [sp, #20]
 8016228:	f04f 0a00 	mov.w	sl, #0
 801622c:	f04f 0b00 	mov.w	fp, #0
 8016230:	460a      	mov	r2, r1
 8016232:	9219      	str	r2, [sp, #100]	@ 0x64
 8016234:	7811      	ldrb	r1, [r2, #0]
 8016236:	292b      	cmp	r1, #43	@ 0x2b
 8016238:	d04a      	beq.n	80162d0 <_strtod_l+0xb8>
 801623a:	d838      	bhi.n	80162ae <_strtod_l+0x96>
 801623c:	290d      	cmp	r1, #13
 801623e:	d832      	bhi.n	80162a6 <_strtod_l+0x8e>
 8016240:	2908      	cmp	r1, #8
 8016242:	d832      	bhi.n	80162aa <_strtod_l+0x92>
 8016244:	2900      	cmp	r1, #0
 8016246:	d03b      	beq.n	80162c0 <_strtod_l+0xa8>
 8016248:	2200      	movs	r2, #0
 801624a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801624c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801624e:	782a      	ldrb	r2, [r5, #0]
 8016250:	2a30      	cmp	r2, #48	@ 0x30
 8016252:	f040 80b3 	bne.w	80163bc <_strtod_l+0x1a4>
 8016256:	786a      	ldrb	r2, [r5, #1]
 8016258:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801625c:	2a58      	cmp	r2, #88	@ 0x58
 801625e:	d16e      	bne.n	801633e <_strtod_l+0x126>
 8016260:	9302      	str	r3, [sp, #8]
 8016262:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016264:	9301      	str	r3, [sp, #4]
 8016266:	ab1a      	add	r3, sp, #104	@ 0x68
 8016268:	9300      	str	r3, [sp, #0]
 801626a:	4a8e      	ldr	r2, [pc, #568]	@ (80164a4 <_strtod_l+0x28c>)
 801626c:	9805      	ldr	r0, [sp, #20]
 801626e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8016270:	a919      	add	r1, sp, #100	@ 0x64
 8016272:	f001 faff 	bl	8017874 <__gethex>
 8016276:	f010 060f 	ands.w	r6, r0, #15
 801627a:	4604      	mov	r4, r0
 801627c:	d005      	beq.n	801628a <_strtod_l+0x72>
 801627e:	2e06      	cmp	r6, #6
 8016280:	d128      	bne.n	80162d4 <_strtod_l+0xbc>
 8016282:	3501      	adds	r5, #1
 8016284:	2300      	movs	r3, #0
 8016286:	9519      	str	r5, [sp, #100]	@ 0x64
 8016288:	930b      	str	r3, [sp, #44]	@ 0x2c
 801628a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801628c:	2b00      	cmp	r3, #0
 801628e:	f040 858e 	bne.w	8016dae <_strtod_l+0xb96>
 8016292:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016294:	b1cb      	cbz	r3, 80162ca <_strtod_l+0xb2>
 8016296:	4652      	mov	r2, sl
 8016298:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801629c:	ec43 2b10 	vmov	d0, r2, r3
 80162a0:	b01f      	add	sp, #124	@ 0x7c
 80162a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80162a6:	2920      	cmp	r1, #32
 80162a8:	d1ce      	bne.n	8016248 <_strtod_l+0x30>
 80162aa:	3201      	adds	r2, #1
 80162ac:	e7c1      	b.n	8016232 <_strtod_l+0x1a>
 80162ae:	292d      	cmp	r1, #45	@ 0x2d
 80162b0:	d1ca      	bne.n	8016248 <_strtod_l+0x30>
 80162b2:	2101      	movs	r1, #1
 80162b4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80162b6:	1c51      	adds	r1, r2, #1
 80162b8:	9119      	str	r1, [sp, #100]	@ 0x64
 80162ba:	7852      	ldrb	r2, [r2, #1]
 80162bc:	2a00      	cmp	r2, #0
 80162be:	d1c5      	bne.n	801624c <_strtod_l+0x34>
 80162c0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80162c2:	9419      	str	r4, [sp, #100]	@ 0x64
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	f040 8570 	bne.w	8016daa <_strtod_l+0xb92>
 80162ca:	4652      	mov	r2, sl
 80162cc:	465b      	mov	r3, fp
 80162ce:	e7e5      	b.n	801629c <_strtod_l+0x84>
 80162d0:	2100      	movs	r1, #0
 80162d2:	e7ef      	b.n	80162b4 <_strtod_l+0x9c>
 80162d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80162d6:	b13a      	cbz	r2, 80162e8 <_strtod_l+0xd0>
 80162d8:	2135      	movs	r1, #53	@ 0x35
 80162da:	a81c      	add	r0, sp, #112	@ 0x70
 80162dc:	f7ff ff3a 	bl	8016154 <__copybits>
 80162e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80162e2:	9805      	ldr	r0, [sp, #20]
 80162e4:	f7ff fb08 	bl	80158f8 <_Bfree>
 80162e8:	3e01      	subs	r6, #1
 80162ea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80162ec:	2e04      	cmp	r6, #4
 80162ee:	d806      	bhi.n	80162fe <_strtod_l+0xe6>
 80162f0:	e8df f006 	tbb	[pc, r6]
 80162f4:	201d0314 	.word	0x201d0314
 80162f8:	14          	.byte	0x14
 80162f9:	00          	.byte	0x00
 80162fa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80162fe:	05e1      	lsls	r1, r4, #23
 8016300:	bf48      	it	mi
 8016302:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8016306:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801630a:	0d1b      	lsrs	r3, r3, #20
 801630c:	051b      	lsls	r3, r3, #20
 801630e:	2b00      	cmp	r3, #0
 8016310:	d1bb      	bne.n	801628a <_strtod_l+0x72>
 8016312:	f7fe fb2f 	bl	8014974 <__errno>
 8016316:	2322      	movs	r3, #34	@ 0x22
 8016318:	6003      	str	r3, [r0, #0]
 801631a:	e7b6      	b.n	801628a <_strtod_l+0x72>
 801631c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8016320:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8016324:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8016328:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801632c:	e7e7      	b.n	80162fe <_strtod_l+0xe6>
 801632e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80164ac <_strtod_l+0x294>
 8016332:	e7e4      	b.n	80162fe <_strtod_l+0xe6>
 8016334:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8016338:	f04f 3aff 	mov.w	sl, #4294967295
 801633c:	e7df      	b.n	80162fe <_strtod_l+0xe6>
 801633e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016340:	1c5a      	adds	r2, r3, #1
 8016342:	9219      	str	r2, [sp, #100]	@ 0x64
 8016344:	785b      	ldrb	r3, [r3, #1]
 8016346:	2b30      	cmp	r3, #48	@ 0x30
 8016348:	d0f9      	beq.n	801633e <_strtod_l+0x126>
 801634a:	2b00      	cmp	r3, #0
 801634c:	d09d      	beq.n	801628a <_strtod_l+0x72>
 801634e:	2301      	movs	r3, #1
 8016350:	9309      	str	r3, [sp, #36]	@ 0x24
 8016352:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016354:	930c      	str	r3, [sp, #48]	@ 0x30
 8016356:	2300      	movs	r3, #0
 8016358:	9308      	str	r3, [sp, #32]
 801635a:	930a      	str	r3, [sp, #40]	@ 0x28
 801635c:	461f      	mov	r7, r3
 801635e:	220a      	movs	r2, #10
 8016360:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8016362:	7805      	ldrb	r5, [r0, #0]
 8016364:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8016368:	b2d9      	uxtb	r1, r3
 801636a:	2909      	cmp	r1, #9
 801636c:	d928      	bls.n	80163c0 <_strtod_l+0x1a8>
 801636e:	494e      	ldr	r1, [pc, #312]	@ (80164a8 <_strtod_l+0x290>)
 8016370:	2201      	movs	r2, #1
 8016372:	f001 f9ab 	bl	80176cc <strncmp>
 8016376:	2800      	cmp	r0, #0
 8016378:	d032      	beq.n	80163e0 <_strtod_l+0x1c8>
 801637a:	2000      	movs	r0, #0
 801637c:	462a      	mov	r2, r5
 801637e:	4681      	mov	r9, r0
 8016380:	463d      	mov	r5, r7
 8016382:	4603      	mov	r3, r0
 8016384:	2a65      	cmp	r2, #101	@ 0x65
 8016386:	d001      	beq.n	801638c <_strtod_l+0x174>
 8016388:	2a45      	cmp	r2, #69	@ 0x45
 801638a:	d114      	bne.n	80163b6 <_strtod_l+0x19e>
 801638c:	b91d      	cbnz	r5, 8016396 <_strtod_l+0x17e>
 801638e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016390:	4302      	orrs	r2, r0
 8016392:	d095      	beq.n	80162c0 <_strtod_l+0xa8>
 8016394:	2500      	movs	r5, #0
 8016396:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8016398:	1c62      	adds	r2, r4, #1
 801639a:	9219      	str	r2, [sp, #100]	@ 0x64
 801639c:	7862      	ldrb	r2, [r4, #1]
 801639e:	2a2b      	cmp	r2, #43	@ 0x2b
 80163a0:	d077      	beq.n	8016492 <_strtod_l+0x27a>
 80163a2:	2a2d      	cmp	r2, #45	@ 0x2d
 80163a4:	d07b      	beq.n	801649e <_strtod_l+0x286>
 80163a6:	f04f 0c00 	mov.w	ip, #0
 80163aa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80163ae:	2909      	cmp	r1, #9
 80163b0:	f240 8082 	bls.w	80164b8 <_strtod_l+0x2a0>
 80163b4:	9419      	str	r4, [sp, #100]	@ 0x64
 80163b6:	f04f 0800 	mov.w	r8, #0
 80163ba:	e0a2      	b.n	8016502 <_strtod_l+0x2ea>
 80163bc:	2300      	movs	r3, #0
 80163be:	e7c7      	b.n	8016350 <_strtod_l+0x138>
 80163c0:	2f08      	cmp	r7, #8
 80163c2:	bfd5      	itete	le
 80163c4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80163c6:	9908      	ldrgt	r1, [sp, #32]
 80163c8:	fb02 3301 	mlale	r3, r2, r1, r3
 80163cc:	fb02 3301 	mlagt	r3, r2, r1, r3
 80163d0:	f100 0001 	add.w	r0, r0, #1
 80163d4:	bfd4      	ite	le
 80163d6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80163d8:	9308      	strgt	r3, [sp, #32]
 80163da:	3701      	adds	r7, #1
 80163dc:	9019      	str	r0, [sp, #100]	@ 0x64
 80163de:	e7bf      	b.n	8016360 <_strtod_l+0x148>
 80163e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80163e2:	1c5a      	adds	r2, r3, #1
 80163e4:	9219      	str	r2, [sp, #100]	@ 0x64
 80163e6:	785a      	ldrb	r2, [r3, #1]
 80163e8:	b37f      	cbz	r7, 801644a <_strtod_l+0x232>
 80163ea:	4681      	mov	r9, r0
 80163ec:	463d      	mov	r5, r7
 80163ee:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80163f2:	2b09      	cmp	r3, #9
 80163f4:	d912      	bls.n	801641c <_strtod_l+0x204>
 80163f6:	2301      	movs	r3, #1
 80163f8:	e7c4      	b.n	8016384 <_strtod_l+0x16c>
 80163fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80163fc:	1c5a      	adds	r2, r3, #1
 80163fe:	9219      	str	r2, [sp, #100]	@ 0x64
 8016400:	785a      	ldrb	r2, [r3, #1]
 8016402:	3001      	adds	r0, #1
 8016404:	2a30      	cmp	r2, #48	@ 0x30
 8016406:	d0f8      	beq.n	80163fa <_strtod_l+0x1e2>
 8016408:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801640c:	2b08      	cmp	r3, #8
 801640e:	f200 84d3 	bhi.w	8016db8 <_strtod_l+0xba0>
 8016412:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016414:	930c      	str	r3, [sp, #48]	@ 0x30
 8016416:	4681      	mov	r9, r0
 8016418:	2000      	movs	r0, #0
 801641a:	4605      	mov	r5, r0
 801641c:	3a30      	subs	r2, #48	@ 0x30
 801641e:	f100 0301 	add.w	r3, r0, #1
 8016422:	d02a      	beq.n	801647a <_strtod_l+0x262>
 8016424:	4499      	add	r9, r3
 8016426:	eb00 0c05 	add.w	ip, r0, r5
 801642a:	462b      	mov	r3, r5
 801642c:	210a      	movs	r1, #10
 801642e:	4563      	cmp	r3, ip
 8016430:	d10d      	bne.n	801644e <_strtod_l+0x236>
 8016432:	1c69      	adds	r1, r5, #1
 8016434:	4401      	add	r1, r0
 8016436:	4428      	add	r0, r5
 8016438:	2808      	cmp	r0, #8
 801643a:	dc16      	bgt.n	801646a <_strtod_l+0x252>
 801643c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801643e:	230a      	movs	r3, #10
 8016440:	fb03 2300 	mla	r3, r3, r0, r2
 8016444:	930a      	str	r3, [sp, #40]	@ 0x28
 8016446:	2300      	movs	r3, #0
 8016448:	e018      	b.n	801647c <_strtod_l+0x264>
 801644a:	4638      	mov	r0, r7
 801644c:	e7da      	b.n	8016404 <_strtod_l+0x1ec>
 801644e:	2b08      	cmp	r3, #8
 8016450:	f103 0301 	add.w	r3, r3, #1
 8016454:	dc03      	bgt.n	801645e <_strtod_l+0x246>
 8016456:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8016458:	434e      	muls	r6, r1
 801645a:	960a      	str	r6, [sp, #40]	@ 0x28
 801645c:	e7e7      	b.n	801642e <_strtod_l+0x216>
 801645e:	2b10      	cmp	r3, #16
 8016460:	bfde      	ittt	le
 8016462:	9e08      	ldrle	r6, [sp, #32]
 8016464:	434e      	mulle	r6, r1
 8016466:	9608      	strle	r6, [sp, #32]
 8016468:	e7e1      	b.n	801642e <_strtod_l+0x216>
 801646a:	280f      	cmp	r0, #15
 801646c:	dceb      	bgt.n	8016446 <_strtod_l+0x22e>
 801646e:	9808      	ldr	r0, [sp, #32]
 8016470:	230a      	movs	r3, #10
 8016472:	fb03 2300 	mla	r3, r3, r0, r2
 8016476:	9308      	str	r3, [sp, #32]
 8016478:	e7e5      	b.n	8016446 <_strtod_l+0x22e>
 801647a:	4629      	mov	r1, r5
 801647c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801647e:	1c50      	adds	r0, r2, #1
 8016480:	9019      	str	r0, [sp, #100]	@ 0x64
 8016482:	7852      	ldrb	r2, [r2, #1]
 8016484:	4618      	mov	r0, r3
 8016486:	460d      	mov	r5, r1
 8016488:	e7b1      	b.n	80163ee <_strtod_l+0x1d6>
 801648a:	f04f 0900 	mov.w	r9, #0
 801648e:	2301      	movs	r3, #1
 8016490:	e77d      	b.n	801638e <_strtod_l+0x176>
 8016492:	f04f 0c00 	mov.w	ip, #0
 8016496:	1ca2      	adds	r2, r4, #2
 8016498:	9219      	str	r2, [sp, #100]	@ 0x64
 801649a:	78a2      	ldrb	r2, [r4, #2]
 801649c:	e785      	b.n	80163aa <_strtod_l+0x192>
 801649e:	f04f 0c01 	mov.w	ip, #1
 80164a2:	e7f8      	b.n	8016496 <_strtod_l+0x27e>
 80164a4:	08026240 	.word	0x08026240
 80164a8:	08026228 	.word	0x08026228
 80164ac:	7ff00000 	.word	0x7ff00000
 80164b0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80164b2:	1c51      	adds	r1, r2, #1
 80164b4:	9119      	str	r1, [sp, #100]	@ 0x64
 80164b6:	7852      	ldrb	r2, [r2, #1]
 80164b8:	2a30      	cmp	r2, #48	@ 0x30
 80164ba:	d0f9      	beq.n	80164b0 <_strtod_l+0x298>
 80164bc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80164c0:	2908      	cmp	r1, #8
 80164c2:	f63f af78 	bhi.w	80163b6 <_strtod_l+0x19e>
 80164c6:	3a30      	subs	r2, #48	@ 0x30
 80164c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80164ca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80164cc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80164ce:	f04f 080a 	mov.w	r8, #10
 80164d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80164d4:	1c56      	adds	r6, r2, #1
 80164d6:	9619      	str	r6, [sp, #100]	@ 0x64
 80164d8:	7852      	ldrb	r2, [r2, #1]
 80164da:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80164de:	f1be 0f09 	cmp.w	lr, #9
 80164e2:	d939      	bls.n	8016558 <_strtod_l+0x340>
 80164e4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80164e6:	1a76      	subs	r6, r6, r1
 80164e8:	2e08      	cmp	r6, #8
 80164ea:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80164ee:	dc03      	bgt.n	80164f8 <_strtod_l+0x2e0>
 80164f0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80164f2:	4588      	cmp	r8, r1
 80164f4:	bfa8      	it	ge
 80164f6:	4688      	movge	r8, r1
 80164f8:	f1bc 0f00 	cmp.w	ip, #0
 80164fc:	d001      	beq.n	8016502 <_strtod_l+0x2ea>
 80164fe:	f1c8 0800 	rsb	r8, r8, #0
 8016502:	2d00      	cmp	r5, #0
 8016504:	d14e      	bne.n	80165a4 <_strtod_l+0x38c>
 8016506:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016508:	4308      	orrs	r0, r1
 801650a:	f47f aebe 	bne.w	801628a <_strtod_l+0x72>
 801650e:	2b00      	cmp	r3, #0
 8016510:	f47f aed6 	bne.w	80162c0 <_strtod_l+0xa8>
 8016514:	2a69      	cmp	r2, #105	@ 0x69
 8016516:	d028      	beq.n	801656a <_strtod_l+0x352>
 8016518:	dc25      	bgt.n	8016566 <_strtod_l+0x34e>
 801651a:	2a49      	cmp	r2, #73	@ 0x49
 801651c:	d025      	beq.n	801656a <_strtod_l+0x352>
 801651e:	2a4e      	cmp	r2, #78	@ 0x4e
 8016520:	f47f aece 	bne.w	80162c0 <_strtod_l+0xa8>
 8016524:	499b      	ldr	r1, [pc, #620]	@ (8016794 <_strtod_l+0x57c>)
 8016526:	a819      	add	r0, sp, #100	@ 0x64
 8016528:	f001 fbc6 	bl	8017cb8 <__match>
 801652c:	2800      	cmp	r0, #0
 801652e:	f43f aec7 	beq.w	80162c0 <_strtod_l+0xa8>
 8016532:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016534:	781b      	ldrb	r3, [r3, #0]
 8016536:	2b28      	cmp	r3, #40	@ 0x28
 8016538:	d12e      	bne.n	8016598 <_strtod_l+0x380>
 801653a:	4997      	ldr	r1, [pc, #604]	@ (8016798 <_strtod_l+0x580>)
 801653c:	aa1c      	add	r2, sp, #112	@ 0x70
 801653e:	a819      	add	r0, sp, #100	@ 0x64
 8016540:	f001 fbce 	bl	8017ce0 <__hexnan>
 8016544:	2805      	cmp	r0, #5
 8016546:	d127      	bne.n	8016598 <_strtod_l+0x380>
 8016548:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801654a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801654e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8016552:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8016556:	e698      	b.n	801628a <_strtod_l+0x72>
 8016558:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801655a:	fb08 2101 	mla	r1, r8, r1, r2
 801655e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8016562:	920e      	str	r2, [sp, #56]	@ 0x38
 8016564:	e7b5      	b.n	80164d2 <_strtod_l+0x2ba>
 8016566:	2a6e      	cmp	r2, #110	@ 0x6e
 8016568:	e7da      	b.n	8016520 <_strtod_l+0x308>
 801656a:	498c      	ldr	r1, [pc, #560]	@ (801679c <_strtod_l+0x584>)
 801656c:	a819      	add	r0, sp, #100	@ 0x64
 801656e:	f001 fba3 	bl	8017cb8 <__match>
 8016572:	2800      	cmp	r0, #0
 8016574:	f43f aea4 	beq.w	80162c0 <_strtod_l+0xa8>
 8016578:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801657a:	4989      	ldr	r1, [pc, #548]	@ (80167a0 <_strtod_l+0x588>)
 801657c:	3b01      	subs	r3, #1
 801657e:	a819      	add	r0, sp, #100	@ 0x64
 8016580:	9319      	str	r3, [sp, #100]	@ 0x64
 8016582:	f001 fb99 	bl	8017cb8 <__match>
 8016586:	b910      	cbnz	r0, 801658e <_strtod_l+0x376>
 8016588:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801658a:	3301      	adds	r3, #1
 801658c:	9319      	str	r3, [sp, #100]	@ 0x64
 801658e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80167b0 <_strtod_l+0x598>
 8016592:	f04f 0a00 	mov.w	sl, #0
 8016596:	e678      	b.n	801628a <_strtod_l+0x72>
 8016598:	4882      	ldr	r0, [pc, #520]	@ (80167a4 <_strtod_l+0x58c>)
 801659a:	f001 f8c9 	bl	8017730 <nan>
 801659e:	ec5b ab10 	vmov	sl, fp, d0
 80165a2:	e672      	b.n	801628a <_strtod_l+0x72>
 80165a4:	eba8 0309 	sub.w	r3, r8, r9
 80165a8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80165aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80165ac:	2f00      	cmp	r7, #0
 80165ae:	bf08      	it	eq
 80165b0:	462f      	moveq	r7, r5
 80165b2:	2d10      	cmp	r5, #16
 80165b4:	462c      	mov	r4, r5
 80165b6:	bfa8      	it	ge
 80165b8:	2410      	movge	r4, #16
 80165ba:	f7e9 ffcb 	bl	8000554 <__aeabi_ui2d>
 80165be:	2d09      	cmp	r5, #9
 80165c0:	4682      	mov	sl, r0
 80165c2:	468b      	mov	fp, r1
 80165c4:	dc13      	bgt.n	80165ee <_strtod_l+0x3d6>
 80165c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	f43f ae5e 	beq.w	801628a <_strtod_l+0x72>
 80165ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80165d0:	dd78      	ble.n	80166c4 <_strtod_l+0x4ac>
 80165d2:	2b16      	cmp	r3, #22
 80165d4:	dc5f      	bgt.n	8016696 <_strtod_l+0x47e>
 80165d6:	4974      	ldr	r1, [pc, #464]	@ (80167a8 <_strtod_l+0x590>)
 80165d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80165dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80165e0:	4652      	mov	r2, sl
 80165e2:	465b      	mov	r3, fp
 80165e4:	f7ea f830 	bl	8000648 <__aeabi_dmul>
 80165e8:	4682      	mov	sl, r0
 80165ea:	468b      	mov	fp, r1
 80165ec:	e64d      	b.n	801628a <_strtod_l+0x72>
 80165ee:	4b6e      	ldr	r3, [pc, #440]	@ (80167a8 <_strtod_l+0x590>)
 80165f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80165f4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80165f8:	f7ea f826 	bl	8000648 <__aeabi_dmul>
 80165fc:	4682      	mov	sl, r0
 80165fe:	9808      	ldr	r0, [sp, #32]
 8016600:	468b      	mov	fp, r1
 8016602:	f7e9 ffa7 	bl	8000554 <__aeabi_ui2d>
 8016606:	4602      	mov	r2, r0
 8016608:	460b      	mov	r3, r1
 801660a:	4650      	mov	r0, sl
 801660c:	4659      	mov	r1, fp
 801660e:	f7e9 fe65 	bl	80002dc <__adddf3>
 8016612:	2d0f      	cmp	r5, #15
 8016614:	4682      	mov	sl, r0
 8016616:	468b      	mov	fp, r1
 8016618:	ddd5      	ble.n	80165c6 <_strtod_l+0x3ae>
 801661a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801661c:	1b2c      	subs	r4, r5, r4
 801661e:	441c      	add	r4, r3
 8016620:	2c00      	cmp	r4, #0
 8016622:	f340 8096 	ble.w	8016752 <_strtod_l+0x53a>
 8016626:	f014 030f 	ands.w	r3, r4, #15
 801662a:	d00a      	beq.n	8016642 <_strtod_l+0x42a>
 801662c:	495e      	ldr	r1, [pc, #376]	@ (80167a8 <_strtod_l+0x590>)
 801662e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016632:	4652      	mov	r2, sl
 8016634:	465b      	mov	r3, fp
 8016636:	e9d1 0100 	ldrd	r0, r1, [r1]
 801663a:	f7ea f805 	bl	8000648 <__aeabi_dmul>
 801663e:	4682      	mov	sl, r0
 8016640:	468b      	mov	fp, r1
 8016642:	f034 040f 	bics.w	r4, r4, #15
 8016646:	d073      	beq.n	8016730 <_strtod_l+0x518>
 8016648:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801664c:	dd48      	ble.n	80166e0 <_strtod_l+0x4c8>
 801664e:	2400      	movs	r4, #0
 8016650:	46a0      	mov	r8, r4
 8016652:	940a      	str	r4, [sp, #40]	@ 0x28
 8016654:	46a1      	mov	r9, r4
 8016656:	9a05      	ldr	r2, [sp, #20]
 8016658:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80167b0 <_strtod_l+0x598>
 801665c:	2322      	movs	r3, #34	@ 0x22
 801665e:	6013      	str	r3, [r2, #0]
 8016660:	f04f 0a00 	mov.w	sl, #0
 8016664:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016666:	2b00      	cmp	r3, #0
 8016668:	f43f ae0f 	beq.w	801628a <_strtod_l+0x72>
 801666c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801666e:	9805      	ldr	r0, [sp, #20]
 8016670:	f7ff f942 	bl	80158f8 <_Bfree>
 8016674:	9805      	ldr	r0, [sp, #20]
 8016676:	4649      	mov	r1, r9
 8016678:	f7ff f93e 	bl	80158f8 <_Bfree>
 801667c:	9805      	ldr	r0, [sp, #20]
 801667e:	4641      	mov	r1, r8
 8016680:	f7ff f93a 	bl	80158f8 <_Bfree>
 8016684:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8016686:	9805      	ldr	r0, [sp, #20]
 8016688:	f7ff f936 	bl	80158f8 <_Bfree>
 801668c:	9805      	ldr	r0, [sp, #20]
 801668e:	4621      	mov	r1, r4
 8016690:	f7ff f932 	bl	80158f8 <_Bfree>
 8016694:	e5f9      	b.n	801628a <_strtod_l+0x72>
 8016696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016698:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801669c:	4293      	cmp	r3, r2
 801669e:	dbbc      	blt.n	801661a <_strtod_l+0x402>
 80166a0:	4c41      	ldr	r4, [pc, #260]	@ (80167a8 <_strtod_l+0x590>)
 80166a2:	f1c5 050f 	rsb	r5, r5, #15
 80166a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80166aa:	4652      	mov	r2, sl
 80166ac:	465b      	mov	r3, fp
 80166ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80166b2:	f7e9 ffc9 	bl	8000648 <__aeabi_dmul>
 80166b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80166b8:	1b5d      	subs	r5, r3, r5
 80166ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80166be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80166c2:	e78f      	b.n	80165e4 <_strtod_l+0x3cc>
 80166c4:	3316      	adds	r3, #22
 80166c6:	dba8      	blt.n	801661a <_strtod_l+0x402>
 80166c8:	4b37      	ldr	r3, [pc, #220]	@ (80167a8 <_strtod_l+0x590>)
 80166ca:	eba9 0808 	sub.w	r8, r9, r8
 80166ce:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80166d2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80166d6:	4650      	mov	r0, sl
 80166d8:	4659      	mov	r1, fp
 80166da:	f7ea f8df 	bl	800089c <__aeabi_ddiv>
 80166de:	e783      	b.n	80165e8 <_strtod_l+0x3d0>
 80166e0:	4b32      	ldr	r3, [pc, #200]	@ (80167ac <_strtod_l+0x594>)
 80166e2:	9308      	str	r3, [sp, #32]
 80166e4:	2300      	movs	r3, #0
 80166e6:	1124      	asrs	r4, r4, #4
 80166e8:	4650      	mov	r0, sl
 80166ea:	4659      	mov	r1, fp
 80166ec:	461e      	mov	r6, r3
 80166ee:	2c01      	cmp	r4, #1
 80166f0:	dc21      	bgt.n	8016736 <_strtod_l+0x51e>
 80166f2:	b10b      	cbz	r3, 80166f8 <_strtod_l+0x4e0>
 80166f4:	4682      	mov	sl, r0
 80166f6:	468b      	mov	fp, r1
 80166f8:	492c      	ldr	r1, [pc, #176]	@ (80167ac <_strtod_l+0x594>)
 80166fa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80166fe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8016702:	4652      	mov	r2, sl
 8016704:	465b      	mov	r3, fp
 8016706:	e9d1 0100 	ldrd	r0, r1, [r1]
 801670a:	f7e9 ff9d 	bl	8000648 <__aeabi_dmul>
 801670e:	4b28      	ldr	r3, [pc, #160]	@ (80167b0 <_strtod_l+0x598>)
 8016710:	460a      	mov	r2, r1
 8016712:	400b      	ands	r3, r1
 8016714:	4927      	ldr	r1, [pc, #156]	@ (80167b4 <_strtod_l+0x59c>)
 8016716:	428b      	cmp	r3, r1
 8016718:	4682      	mov	sl, r0
 801671a:	d898      	bhi.n	801664e <_strtod_l+0x436>
 801671c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8016720:	428b      	cmp	r3, r1
 8016722:	bf86      	itte	hi
 8016724:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80167b8 <_strtod_l+0x5a0>
 8016728:	f04f 3aff 	movhi.w	sl, #4294967295
 801672c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8016730:	2300      	movs	r3, #0
 8016732:	9308      	str	r3, [sp, #32]
 8016734:	e07a      	b.n	801682c <_strtod_l+0x614>
 8016736:	07e2      	lsls	r2, r4, #31
 8016738:	d505      	bpl.n	8016746 <_strtod_l+0x52e>
 801673a:	9b08      	ldr	r3, [sp, #32]
 801673c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016740:	f7e9 ff82 	bl	8000648 <__aeabi_dmul>
 8016744:	2301      	movs	r3, #1
 8016746:	9a08      	ldr	r2, [sp, #32]
 8016748:	3208      	adds	r2, #8
 801674a:	3601      	adds	r6, #1
 801674c:	1064      	asrs	r4, r4, #1
 801674e:	9208      	str	r2, [sp, #32]
 8016750:	e7cd      	b.n	80166ee <_strtod_l+0x4d6>
 8016752:	d0ed      	beq.n	8016730 <_strtod_l+0x518>
 8016754:	4264      	negs	r4, r4
 8016756:	f014 020f 	ands.w	r2, r4, #15
 801675a:	d00a      	beq.n	8016772 <_strtod_l+0x55a>
 801675c:	4b12      	ldr	r3, [pc, #72]	@ (80167a8 <_strtod_l+0x590>)
 801675e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016762:	4650      	mov	r0, sl
 8016764:	4659      	mov	r1, fp
 8016766:	e9d3 2300 	ldrd	r2, r3, [r3]
 801676a:	f7ea f897 	bl	800089c <__aeabi_ddiv>
 801676e:	4682      	mov	sl, r0
 8016770:	468b      	mov	fp, r1
 8016772:	1124      	asrs	r4, r4, #4
 8016774:	d0dc      	beq.n	8016730 <_strtod_l+0x518>
 8016776:	2c1f      	cmp	r4, #31
 8016778:	dd20      	ble.n	80167bc <_strtod_l+0x5a4>
 801677a:	2400      	movs	r4, #0
 801677c:	46a0      	mov	r8, r4
 801677e:	940a      	str	r4, [sp, #40]	@ 0x28
 8016780:	46a1      	mov	r9, r4
 8016782:	9a05      	ldr	r2, [sp, #20]
 8016784:	2322      	movs	r3, #34	@ 0x22
 8016786:	f04f 0a00 	mov.w	sl, #0
 801678a:	f04f 0b00 	mov.w	fp, #0
 801678e:	6013      	str	r3, [r2, #0]
 8016790:	e768      	b.n	8016664 <_strtod_l+0x44c>
 8016792:	bf00      	nop
 8016794:	08026019 	.word	0x08026019
 8016798:	0802622c 	.word	0x0802622c
 801679c:	08026011 	.word	0x08026011
 80167a0:	08026048 	.word	0x08026048
 80167a4:	080263d5 	.word	0x080263d5
 80167a8:	08026160 	.word	0x08026160
 80167ac:	08026138 	.word	0x08026138
 80167b0:	7ff00000 	.word	0x7ff00000
 80167b4:	7ca00000 	.word	0x7ca00000
 80167b8:	7fefffff 	.word	0x7fefffff
 80167bc:	f014 0310 	ands.w	r3, r4, #16
 80167c0:	bf18      	it	ne
 80167c2:	236a      	movne	r3, #106	@ 0x6a
 80167c4:	4ea9      	ldr	r6, [pc, #676]	@ (8016a6c <_strtod_l+0x854>)
 80167c6:	9308      	str	r3, [sp, #32]
 80167c8:	4650      	mov	r0, sl
 80167ca:	4659      	mov	r1, fp
 80167cc:	2300      	movs	r3, #0
 80167ce:	07e2      	lsls	r2, r4, #31
 80167d0:	d504      	bpl.n	80167dc <_strtod_l+0x5c4>
 80167d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80167d6:	f7e9 ff37 	bl	8000648 <__aeabi_dmul>
 80167da:	2301      	movs	r3, #1
 80167dc:	1064      	asrs	r4, r4, #1
 80167de:	f106 0608 	add.w	r6, r6, #8
 80167e2:	d1f4      	bne.n	80167ce <_strtod_l+0x5b6>
 80167e4:	b10b      	cbz	r3, 80167ea <_strtod_l+0x5d2>
 80167e6:	4682      	mov	sl, r0
 80167e8:	468b      	mov	fp, r1
 80167ea:	9b08      	ldr	r3, [sp, #32]
 80167ec:	b1b3      	cbz	r3, 801681c <_strtod_l+0x604>
 80167ee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80167f2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80167f6:	2b00      	cmp	r3, #0
 80167f8:	4659      	mov	r1, fp
 80167fa:	dd0f      	ble.n	801681c <_strtod_l+0x604>
 80167fc:	2b1f      	cmp	r3, #31
 80167fe:	dd55      	ble.n	80168ac <_strtod_l+0x694>
 8016800:	2b34      	cmp	r3, #52	@ 0x34
 8016802:	bfde      	ittt	le
 8016804:	f04f 33ff 	movle.w	r3, #4294967295
 8016808:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801680c:	4093      	lslle	r3, r2
 801680e:	f04f 0a00 	mov.w	sl, #0
 8016812:	bfcc      	ite	gt
 8016814:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8016818:	ea03 0b01 	andle.w	fp, r3, r1
 801681c:	2200      	movs	r2, #0
 801681e:	2300      	movs	r3, #0
 8016820:	4650      	mov	r0, sl
 8016822:	4659      	mov	r1, fp
 8016824:	f7ea f978 	bl	8000b18 <__aeabi_dcmpeq>
 8016828:	2800      	cmp	r0, #0
 801682a:	d1a6      	bne.n	801677a <_strtod_l+0x562>
 801682c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801682e:	9300      	str	r3, [sp, #0]
 8016830:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016832:	9805      	ldr	r0, [sp, #20]
 8016834:	462b      	mov	r3, r5
 8016836:	463a      	mov	r2, r7
 8016838:	f7ff f8c6 	bl	80159c8 <__s2b>
 801683c:	900a      	str	r0, [sp, #40]	@ 0x28
 801683e:	2800      	cmp	r0, #0
 8016840:	f43f af05 	beq.w	801664e <_strtod_l+0x436>
 8016844:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016846:	2a00      	cmp	r2, #0
 8016848:	eba9 0308 	sub.w	r3, r9, r8
 801684c:	bfa8      	it	ge
 801684e:	2300      	movge	r3, #0
 8016850:	9312      	str	r3, [sp, #72]	@ 0x48
 8016852:	2400      	movs	r4, #0
 8016854:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016858:	9316      	str	r3, [sp, #88]	@ 0x58
 801685a:	46a0      	mov	r8, r4
 801685c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801685e:	9805      	ldr	r0, [sp, #20]
 8016860:	6859      	ldr	r1, [r3, #4]
 8016862:	f7ff f809 	bl	8015878 <_Balloc>
 8016866:	4681      	mov	r9, r0
 8016868:	2800      	cmp	r0, #0
 801686a:	f43f aef4 	beq.w	8016656 <_strtod_l+0x43e>
 801686e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016870:	691a      	ldr	r2, [r3, #16]
 8016872:	3202      	adds	r2, #2
 8016874:	f103 010c 	add.w	r1, r3, #12
 8016878:	0092      	lsls	r2, r2, #2
 801687a:	300c      	adds	r0, #12
 801687c:	f000 ff48 	bl	8017710 <memcpy>
 8016880:	ec4b ab10 	vmov	d0, sl, fp
 8016884:	9805      	ldr	r0, [sp, #20]
 8016886:	aa1c      	add	r2, sp, #112	@ 0x70
 8016888:	a91b      	add	r1, sp, #108	@ 0x6c
 801688a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801688e:	f7ff fbd7 	bl	8016040 <__d2b>
 8016892:	901a      	str	r0, [sp, #104]	@ 0x68
 8016894:	2800      	cmp	r0, #0
 8016896:	f43f aede 	beq.w	8016656 <_strtod_l+0x43e>
 801689a:	9805      	ldr	r0, [sp, #20]
 801689c:	2101      	movs	r1, #1
 801689e:	f7ff f929 	bl	8015af4 <__i2b>
 80168a2:	4680      	mov	r8, r0
 80168a4:	b948      	cbnz	r0, 80168ba <_strtod_l+0x6a2>
 80168a6:	f04f 0800 	mov.w	r8, #0
 80168aa:	e6d4      	b.n	8016656 <_strtod_l+0x43e>
 80168ac:	f04f 32ff 	mov.w	r2, #4294967295
 80168b0:	fa02 f303 	lsl.w	r3, r2, r3
 80168b4:	ea03 0a0a 	and.w	sl, r3, sl
 80168b8:	e7b0      	b.n	801681c <_strtod_l+0x604>
 80168ba:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80168bc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80168be:	2d00      	cmp	r5, #0
 80168c0:	bfab      	itete	ge
 80168c2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80168c4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80168c6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80168c8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80168ca:	bfac      	ite	ge
 80168cc:	18ef      	addge	r7, r5, r3
 80168ce:	1b5e      	sublt	r6, r3, r5
 80168d0:	9b08      	ldr	r3, [sp, #32]
 80168d2:	1aed      	subs	r5, r5, r3
 80168d4:	4415      	add	r5, r2
 80168d6:	4b66      	ldr	r3, [pc, #408]	@ (8016a70 <_strtod_l+0x858>)
 80168d8:	3d01      	subs	r5, #1
 80168da:	429d      	cmp	r5, r3
 80168dc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80168e0:	da50      	bge.n	8016984 <_strtod_l+0x76c>
 80168e2:	1b5b      	subs	r3, r3, r5
 80168e4:	2b1f      	cmp	r3, #31
 80168e6:	eba2 0203 	sub.w	r2, r2, r3
 80168ea:	f04f 0101 	mov.w	r1, #1
 80168ee:	dc3d      	bgt.n	801696c <_strtod_l+0x754>
 80168f0:	fa01 f303 	lsl.w	r3, r1, r3
 80168f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80168f6:	2300      	movs	r3, #0
 80168f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80168fa:	18bd      	adds	r5, r7, r2
 80168fc:	9b08      	ldr	r3, [sp, #32]
 80168fe:	42af      	cmp	r7, r5
 8016900:	4416      	add	r6, r2
 8016902:	441e      	add	r6, r3
 8016904:	463b      	mov	r3, r7
 8016906:	bfa8      	it	ge
 8016908:	462b      	movge	r3, r5
 801690a:	42b3      	cmp	r3, r6
 801690c:	bfa8      	it	ge
 801690e:	4633      	movge	r3, r6
 8016910:	2b00      	cmp	r3, #0
 8016912:	bfc2      	ittt	gt
 8016914:	1aed      	subgt	r5, r5, r3
 8016916:	1af6      	subgt	r6, r6, r3
 8016918:	1aff      	subgt	r7, r7, r3
 801691a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801691c:	2b00      	cmp	r3, #0
 801691e:	dd16      	ble.n	801694e <_strtod_l+0x736>
 8016920:	4641      	mov	r1, r8
 8016922:	9805      	ldr	r0, [sp, #20]
 8016924:	461a      	mov	r2, r3
 8016926:	f7ff f9a5 	bl	8015c74 <__pow5mult>
 801692a:	4680      	mov	r8, r0
 801692c:	2800      	cmp	r0, #0
 801692e:	d0ba      	beq.n	80168a6 <_strtod_l+0x68e>
 8016930:	4601      	mov	r1, r0
 8016932:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8016934:	9805      	ldr	r0, [sp, #20]
 8016936:	f7ff f8f3 	bl	8015b20 <__multiply>
 801693a:	900e      	str	r0, [sp, #56]	@ 0x38
 801693c:	2800      	cmp	r0, #0
 801693e:	f43f ae8a 	beq.w	8016656 <_strtod_l+0x43e>
 8016942:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016944:	9805      	ldr	r0, [sp, #20]
 8016946:	f7fe ffd7 	bl	80158f8 <_Bfree>
 801694a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801694c:	931a      	str	r3, [sp, #104]	@ 0x68
 801694e:	2d00      	cmp	r5, #0
 8016950:	dc1d      	bgt.n	801698e <_strtod_l+0x776>
 8016952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016954:	2b00      	cmp	r3, #0
 8016956:	dd23      	ble.n	80169a0 <_strtod_l+0x788>
 8016958:	4649      	mov	r1, r9
 801695a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801695c:	9805      	ldr	r0, [sp, #20]
 801695e:	f7ff f989 	bl	8015c74 <__pow5mult>
 8016962:	4681      	mov	r9, r0
 8016964:	b9e0      	cbnz	r0, 80169a0 <_strtod_l+0x788>
 8016966:	f04f 0900 	mov.w	r9, #0
 801696a:	e674      	b.n	8016656 <_strtod_l+0x43e>
 801696c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8016970:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8016974:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8016978:	35e2      	adds	r5, #226	@ 0xe2
 801697a:	fa01 f305 	lsl.w	r3, r1, r5
 801697e:	9310      	str	r3, [sp, #64]	@ 0x40
 8016980:	9113      	str	r1, [sp, #76]	@ 0x4c
 8016982:	e7ba      	b.n	80168fa <_strtod_l+0x6e2>
 8016984:	2300      	movs	r3, #0
 8016986:	9310      	str	r3, [sp, #64]	@ 0x40
 8016988:	2301      	movs	r3, #1
 801698a:	9313      	str	r3, [sp, #76]	@ 0x4c
 801698c:	e7b5      	b.n	80168fa <_strtod_l+0x6e2>
 801698e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016990:	9805      	ldr	r0, [sp, #20]
 8016992:	462a      	mov	r2, r5
 8016994:	f7ff f9c8 	bl	8015d28 <__lshift>
 8016998:	901a      	str	r0, [sp, #104]	@ 0x68
 801699a:	2800      	cmp	r0, #0
 801699c:	d1d9      	bne.n	8016952 <_strtod_l+0x73a>
 801699e:	e65a      	b.n	8016656 <_strtod_l+0x43e>
 80169a0:	2e00      	cmp	r6, #0
 80169a2:	dd07      	ble.n	80169b4 <_strtod_l+0x79c>
 80169a4:	4649      	mov	r1, r9
 80169a6:	9805      	ldr	r0, [sp, #20]
 80169a8:	4632      	mov	r2, r6
 80169aa:	f7ff f9bd 	bl	8015d28 <__lshift>
 80169ae:	4681      	mov	r9, r0
 80169b0:	2800      	cmp	r0, #0
 80169b2:	d0d8      	beq.n	8016966 <_strtod_l+0x74e>
 80169b4:	2f00      	cmp	r7, #0
 80169b6:	dd08      	ble.n	80169ca <_strtod_l+0x7b2>
 80169b8:	4641      	mov	r1, r8
 80169ba:	9805      	ldr	r0, [sp, #20]
 80169bc:	463a      	mov	r2, r7
 80169be:	f7ff f9b3 	bl	8015d28 <__lshift>
 80169c2:	4680      	mov	r8, r0
 80169c4:	2800      	cmp	r0, #0
 80169c6:	f43f ae46 	beq.w	8016656 <_strtod_l+0x43e>
 80169ca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80169cc:	9805      	ldr	r0, [sp, #20]
 80169ce:	464a      	mov	r2, r9
 80169d0:	f7ff fa32 	bl	8015e38 <__mdiff>
 80169d4:	4604      	mov	r4, r0
 80169d6:	2800      	cmp	r0, #0
 80169d8:	f43f ae3d 	beq.w	8016656 <_strtod_l+0x43e>
 80169dc:	68c3      	ldr	r3, [r0, #12]
 80169de:	930f      	str	r3, [sp, #60]	@ 0x3c
 80169e0:	2300      	movs	r3, #0
 80169e2:	60c3      	str	r3, [r0, #12]
 80169e4:	4641      	mov	r1, r8
 80169e6:	f7ff fa0b 	bl	8015e00 <__mcmp>
 80169ea:	2800      	cmp	r0, #0
 80169ec:	da46      	bge.n	8016a7c <_strtod_l+0x864>
 80169ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80169f0:	ea53 030a 	orrs.w	r3, r3, sl
 80169f4:	d16c      	bne.n	8016ad0 <_strtod_l+0x8b8>
 80169f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80169fa:	2b00      	cmp	r3, #0
 80169fc:	d168      	bne.n	8016ad0 <_strtod_l+0x8b8>
 80169fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016a02:	0d1b      	lsrs	r3, r3, #20
 8016a04:	051b      	lsls	r3, r3, #20
 8016a06:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016a0a:	d961      	bls.n	8016ad0 <_strtod_l+0x8b8>
 8016a0c:	6963      	ldr	r3, [r4, #20]
 8016a0e:	b913      	cbnz	r3, 8016a16 <_strtod_l+0x7fe>
 8016a10:	6923      	ldr	r3, [r4, #16]
 8016a12:	2b01      	cmp	r3, #1
 8016a14:	dd5c      	ble.n	8016ad0 <_strtod_l+0x8b8>
 8016a16:	4621      	mov	r1, r4
 8016a18:	2201      	movs	r2, #1
 8016a1a:	9805      	ldr	r0, [sp, #20]
 8016a1c:	f7ff f984 	bl	8015d28 <__lshift>
 8016a20:	4641      	mov	r1, r8
 8016a22:	4604      	mov	r4, r0
 8016a24:	f7ff f9ec 	bl	8015e00 <__mcmp>
 8016a28:	2800      	cmp	r0, #0
 8016a2a:	dd51      	ble.n	8016ad0 <_strtod_l+0x8b8>
 8016a2c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016a30:	9a08      	ldr	r2, [sp, #32]
 8016a32:	0d1b      	lsrs	r3, r3, #20
 8016a34:	051b      	lsls	r3, r3, #20
 8016a36:	2a00      	cmp	r2, #0
 8016a38:	d06b      	beq.n	8016b12 <_strtod_l+0x8fa>
 8016a3a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016a3e:	d868      	bhi.n	8016b12 <_strtod_l+0x8fa>
 8016a40:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8016a44:	f67f ae9d 	bls.w	8016782 <_strtod_l+0x56a>
 8016a48:	4b0a      	ldr	r3, [pc, #40]	@ (8016a74 <_strtod_l+0x85c>)
 8016a4a:	4650      	mov	r0, sl
 8016a4c:	4659      	mov	r1, fp
 8016a4e:	2200      	movs	r2, #0
 8016a50:	f7e9 fdfa 	bl	8000648 <__aeabi_dmul>
 8016a54:	4b08      	ldr	r3, [pc, #32]	@ (8016a78 <_strtod_l+0x860>)
 8016a56:	400b      	ands	r3, r1
 8016a58:	4682      	mov	sl, r0
 8016a5a:	468b      	mov	fp, r1
 8016a5c:	2b00      	cmp	r3, #0
 8016a5e:	f47f ae05 	bne.w	801666c <_strtod_l+0x454>
 8016a62:	9a05      	ldr	r2, [sp, #20]
 8016a64:	2322      	movs	r3, #34	@ 0x22
 8016a66:	6013      	str	r3, [r2, #0]
 8016a68:	e600      	b.n	801666c <_strtod_l+0x454>
 8016a6a:	bf00      	nop
 8016a6c:	08026258 	.word	0x08026258
 8016a70:	fffffc02 	.word	0xfffffc02
 8016a74:	39500000 	.word	0x39500000
 8016a78:	7ff00000 	.word	0x7ff00000
 8016a7c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8016a80:	d165      	bne.n	8016b4e <_strtod_l+0x936>
 8016a82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8016a84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016a88:	b35a      	cbz	r2, 8016ae2 <_strtod_l+0x8ca>
 8016a8a:	4a9f      	ldr	r2, [pc, #636]	@ (8016d08 <_strtod_l+0xaf0>)
 8016a8c:	4293      	cmp	r3, r2
 8016a8e:	d12b      	bne.n	8016ae8 <_strtod_l+0x8d0>
 8016a90:	9b08      	ldr	r3, [sp, #32]
 8016a92:	4651      	mov	r1, sl
 8016a94:	b303      	cbz	r3, 8016ad8 <_strtod_l+0x8c0>
 8016a96:	4b9d      	ldr	r3, [pc, #628]	@ (8016d0c <_strtod_l+0xaf4>)
 8016a98:	465a      	mov	r2, fp
 8016a9a:	4013      	ands	r3, r2
 8016a9c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8016aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8016aa4:	d81b      	bhi.n	8016ade <_strtod_l+0x8c6>
 8016aa6:	0d1b      	lsrs	r3, r3, #20
 8016aa8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016aac:	fa02 f303 	lsl.w	r3, r2, r3
 8016ab0:	4299      	cmp	r1, r3
 8016ab2:	d119      	bne.n	8016ae8 <_strtod_l+0x8d0>
 8016ab4:	4b96      	ldr	r3, [pc, #600]	@ (8016d10 <_strtod_l+0xaf8>)
 8016ab6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016ab8:	429a      	cmp	r2, r3
 8016aba:	d102      	bne.n	8016ac2 <_strtod_l+0x8aa>
 8016abc:	3101      	adds	r1, #1
 8016abe:	f43f adca 	beq.w	8016656 <_strtod_l+0x43e>
 8016ac2:	4b92      	ldr	r3, [pc, #584]	@ (8016d0c <_strtod_l+0xaf4>)
 8016ac4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016ac6:	401a      	ands	r2, r3
 8016ac8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8016acc:	f04f 0a00 	mov.w	sl, #0
 8016ad0:	9b08      	ldr	r3, [sp, #32]
 8016ad2:	2b00      	cmp	r3, #0
 8016ad4:	d1b8      	bne.n	8016a48 <_strtod_l+0x830>
 8016ad6:	e5c9      	b.n	801666c <_strtod_l+0x454>
 8016ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8016adc:	e7e8      	b.n	8016ab0 <_strtod_l+0x898>
 8016ade:	4613      	mov	r3, r2
 8016ae0:	e7e6      	b.n	8016ab0 <_strtod_l+0x898>
 8016ae2:	ea53 030a 	orrs.w	r3, r3, sl
 8016ae6:	d0a1      	beq.n	8016a2c <_strtod_l+0x814>
 8016ae8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016aea:	b1db      	cbz	r3, 8016b24 <_strtod_l+0x90c>
 8016aec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016aee:	4213      	tst	r3, r2
 8016af0:	d0ee      	beq.n	8016ad0 <_strtod_l+0x8b8>
 8016af2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016af4:	9a08      	ldr	r2, [sp, #32]
 8016af6:	4650      	mov	r0, sl
 8016af8:	4659      	mov	r1, fp
 8016afa:	b1bb      	cbz	r3, 8016b2c <_strtod_l+0x914>
 8016afc:	f7ff fb6e 	bl	80161dc <sulp>
 8016b00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016b04:	ec53 2b10 	vmov	r2, r3, d0
 8016b08:	f7e9 fbe8 	bl	80002dc <__adddf3>
 8016b0c:	4682      	mov	sl, r0
 8016b0e:	468b      	mov	fp, r1
 8016b10:	e7de      	b.n	8016ad0 <_strtod_l+0x8b8>
 8016b12:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8016b16:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016b1a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016b1e:	f04f 3aff 	mov.w	sl, #4294967295
 8016b22:	e7d5      	b.n	8016ad0 <_strtod_l+0x8b8>
 8016b24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016b26:	ea13 0f0a 	tst.w	r3, sl
 8016b2a:	e7e1      	b.n	8016af0 <_strtod_l+0x8d8>
 8016b2c:	f7ff fb56 	bl	80161dc <sulp>
 8016b30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016b34:	ec53 2b10 	vmov	r2, r3, d0
 8016b38:	f7e9 fbce 	bl	80002d8 <__aeabi_dsub>
 8016b3c:	2200      	movs	r2, #0
 8016b3e:	2300      	movs	r3, #0
 8016b40:	4682      	mov	sl, r0
 8016b42:	468b      	mov	fp, r1
 8016b44:	f7e9 ffe8 	bl	8000b18 <__aeabi_dcmpeq>
 8016b48:	2800      	cmp	r0, #0
 8016b4a:	d0c1      	beq.n	8016ad0 <_strtod_l+0x8b8>
 8016b4c:	e619      	b.n	8016782 <_strtod_l+0x56a>
 8016b4e:	4641      	mov	r1, r8
 8016b50:	4620      	mov	r0, r4
 8016b52:	f7ff facd 	bl	80160f0 <__ratio>
 8016b56:	ec57 6b10 	vmov	r6, r7, d0
 8016b5a:	2200      	movs	r2, #0
 8016b5c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8016b60:	4630      	mov	r0, r6
 8016b62:	4639      	mov	r1, r7
 8016b64:	f7e9 ffec 	bl	8000b40 <__aeabi_dcmple>
 8016b68:	2800      	cmp	r0, #0
 8016b6a:	d06f      	beq.n	8016c4c <_strtod_l+0xa34>
 8016b6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d17a      	bne.n	8016c68 <_strtod_l+0xa50>
 8016b72:	f1ba 0f00 	cmp.w	sl, #0
 8016b76:	d158      	bne.n	8016c2a <_strtod_l+0xa12>
 8016b78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016b7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016b7e:	2b00      	cmp	r3, #0
 8016b80:	d15a      	bne.n	8016c38 <_strtod_l+0xa20>
 8016b82:	4b64      	ldr	r3, [pc, #400]	@ (8016d14 <_strtod_l+0xafc>)
 8016b84:	2200      	movs	r2, #0
 8016b86:	4630      	mov	r0, r6
 8016b88:	4639      	mov	r1, r7
 8016b8a:	f7e9 ffcf 	bl	8000b2c <__aeabi_dcmplt>
 8016b8e:	2800      	cmp	r0, #0
 8016b90:	d159      	bne.n	8016c46 <_strtod_l+0xa2e>
 8016b92:	4630      	mov	r0, r6
 8016b94:	4639      	mov	r1, r7
 8016b96:	4b60      	ldr	r3, [pc, #384]	@ (8016d18 <_strtod_l+0xb00>)
 8016b98:	2200      	movs	r2, #0
 8016b9a:	f7e9 fd55 	bl	8000648 <__aeabi_dmul>
 8016b9e:	4606      	mov	r6, r0
 8016ba0:	460f      	mov	r7, r1
 8016ba2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8016ba6:	9606      	str	r6, [sp, #24]
 8016ba8:	9307      	str	r3, [sp, #28]
 8016baa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016bae:	4d57      	ldr	r5, [pc, #348]	@ (8016d0c <_strtod_l+0xaf4>)
 8016bb0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016bb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016bb6:	401d      	ands	r5, r3
 8016bb8:	4b58      	ldr	r3, [pc, #352]	@ (8016d1c <_strtod_l+0xb04>)
 8016bba:	429d      	cmp	r5, r3
 8016bbc:	f040 80b2 	bne.w	8016d24 <_strtod_l+0xb0c>
 8016bc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016bc2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8016bc6:	ec4b ab10 	vmov	d0, sl, fp
 8016bca:	f7ff f9c9 	bl	8015f60 <__ulp>
 8016bce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016bd2:	ec51 0b10 	vmov	r0, r1, d0
 8016bd6:	f7e9 fd37 	bl	8000648 <__aeabi_dmul>
 8016bda:	4652      	mov	r2, sl
 8016bdc:	465b      	mov	r3, fp
 8016bde:	f7e9 fb7d 	bl	80002dc <__adddf3>
 8016be2:	460b      	mov	r3, r1
 8016be4:	4949      	ldr	r1, [pc, #292]	@ (8016d0c <_strtod_l+0xaf4>)
 8016be6:	4a4e      	ldr	r2, [pc, #312]	@ (8016d20 <_strtod_l+0xb08>)
 8016be8:	4019      	ands	r1, r3
 8016bea:	4291      	cmp	r1, r2
 8016bec:	4682      	mov	sl, r0
 8016bee:	d942      	bls.n	8016c76 <_strtod_l+0xa5e>
 8016bf0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016bf2:	4b47      	ldr	r3, [pc, #284]	@ (8016d10 <_strtod_l+0xaf8>)
 8016bf4:	429a      	cmp	r2, r3
 8016bf6:	d103      	bne.n	8016c00 <_strtod_l+0x9e8>
 8016bf8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016bfa:	3301      	adds	r3, #1
 8016bfc:	f43f ad2b 	beq.w	8016656 <_strtod_l+0x43e>
 8016c00:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8016d10 <_strtod_l+0xaf8>
 8016c04:	f04f 3aff 	mov.w	sl, #4294967295
 8016c08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016c0a:	9805      	ldr	r0, [sp, #20]
 8016c0c:	f7fe fe74 	bl	80158f8 <_Bfree>
 8016c10:	9805      	ldr	r0, [sp, #20]
 8016c12:	4649      	mov	r1, r9
 8016c14:	f7fe fe70 	bl	80158f8 <_Bfree>
 8016c18:	9805      	ldr	r0, [sp, #20]
 8016c1a:	4641      	mov	r1, r8
 8016c1c:	f7fe fe6c 	bl	80158f8 <_Bfree>
 8016c20:	9805      	ldr	r0, [sp, #20]
 8016c22:	4621      	mov	r1, r4
 8016c24:	f7fe fe68 	bl	80158f8 <_Bfree>
 8016c28:	e618      	b.n	801685c <_strtod_l+0x644>
 8016c2a:	f1ba 0f01 	cmp.w	sl, #1
 8016c2e:	d103      	bne.n	8016c38 <_strtod_l+0xa20>
 8016c30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016c32:	2b00      	cmp	r3, #0
 8016c34:	f43f ada5 	beq.w	8016782 <_strtod_l+0x56a>
 8016c38:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8016ce8 <_strtod_l+0xad0>
 8016c3c:	4f35      	ldr	r7, [pc, #212]	@ (8016d14 <_strtod_l+0xafc>)
 8016c3e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016c42:	2600      	movs	r6, #0
 8016c44:	e7b1      	b.n	8016baa <_strtod_l+0x992>
 8016c46:	4f34      	ldr	r7, [pc, #208]	@ (8016d18 <_strtod_l+0xb00>)
 8016c48:	2600      	movs	r6, #0
 8016c4a:	e7aa      	b.n	8016ba2 <_strtod_l+0x98a>
 8016c4c:	4b32      	ldr	r3, [pc, #200]	@ (8016d18 <_strtod_l+0xb00>)
 8016c4e:	4630      	mov	r0, r6
 8016c50:	4639      	mov	r1, r7
 8016c52:	2200      	movs	r2, #0
 8016c54:	f7e9 fcf8 	bl	8000648 <__aeabi_dmul>
 8016c58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016c5a:	4606      	mov	r6, r0
 8016c5c:	460f      	mov	r7, r1
 8016c5e:	2b00      	cmp	r3, #0
 8016c60:	d09f      	beq.n	8016ba2 <_strtod_l+0x98a>
 8016c62:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8016c66:	e7a0      	b.n	8016baa <_strtod_l+0x992>
 8016c68:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8016cf0 <_strtod_l+0xad8>
 8016c6c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016c70:	ec57 6b17 	vmov	r6, r7, d7
 8016c74:	e799      	b.n	8016baa <_strtod_l+0x992>
 8016c76:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8016c7a:	9b08      	ldr	r3, [sp, #32]
 8016c7c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d1c1      	bne.n	8016c08 <_strtod_l+0x9f0>
 8016c84:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016c88:	0d1b      	lsrs	r3, r3, #20
 8016c8a:	051b      	lsls	r3, r3, #20
 8016c8c:	429d      	cmp	r5, r3
 8016c8e:	d1bb      	bne.n	8016c08 <_strtod_l+0x9f0>
 8016c90:	4630      	mov	r0, r6
 8016c92:	4639      	mov	r1, r7
 8016c94:	f7ea f838 	bl	8000d08 <__aeabi_d2lz>
 8016c98:	f7e9 fca8 	bl	80005ec <__aeabi_l2d>
 8016c9c:	4602      	mov	r2, r0
 8016c9e:	460b      	mov	r3, r1
 8016ca0:	4630      	mov	r0, r6
 8016ca2:	4639      	mov	r1, r7
 8016ca4:	f7e9 fb18 	bl	80002d8 <__aeabi_dsub>
 8016ca8:	460b      	mov	r3, r1
 8016caa:	4602      	mov	r2, r0
 8016cac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8016cb0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8016cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016cb6:	ea46 060a 	orr.w	r6, r6, sl
 8016cba:	431e      	orrs	r6, r3
 8016cbc:	d06f      	beq.n	8016d9e <_strtod_l+0xb86>
 8016cbe:	a30e      	add	r3, pc, #56	@ (adr r3, 8016cf8 <_strtod_l+0xae0>)
 8016cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016cc4:	f7e9 ff32 	bl	8000b2c <__aeabi_dcmplt>
 8016cc8:	2800      	cmp	r0, #0
 8016cca:	f47f accf 	bne.w	801666c <_strtod_l+0x454>
 8016cce:	a30c      	add	r3, pc, #48	@ (adr r3, 8016d00 <_strtod_l+0xae8>)
 8016cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016cd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016cd8:	f7e9 ff46 	bl	8000b68 <__aeabi_dcmpgt>
 8016cdc:	2800      	cmp	r0, #0
 8016cde:	d093      	beq.n	8016c08 <_strtod_l+0x9f0>
 8016ce0:	e4c4      	b.n	801666c <_strtod_l+0x454>
 8016ce2:	bf00      	nop
 8016ce4:	f3af 8000 	nop.w
 8016ce8:	00000000 	.word	0x00000000
 8016cec:	bff00000 	.word	0xbff00000
 8016cf0:	00000000 	.word	0x00000000
 8016cf4:	3ff00000 	.word	0x3ff00000
 8016cf8:	94a03595 	.word	0x94a03595
 8016cfc:	3fdfffff 	.word	0x3fdfffff
 8016d00:	35afe535 	.word	0x35afe535
 8016d04:	3fe00000 	.word	0x3fe00000
 8016d08:	000fffff 	.word	0x000fffff
 8016d0c:	7ff00000 	.word	0x7ff00000
 8016d10:	7fefffff 	.word	0x7fefffff
 8016d14:	3ff00000 	.word	0x3ff00000
 8016d18:	3fe00000 	.word	0x3fe00000
 8016d1c:	7fe00000 	.word	0x7fe00000
 8016d20:	7c9fffff 	.word	0x7c9fffff
 8016d24:	9b08      	ldr	r3, [sp, #32]
 8016d26:	b323      	cbz	r3, 8016d72 <_strtod_l+0xb5a>
 8016d28:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8016d2c:	d821      	bhi.n	8016d72 <_strtod_l+0xb5a>
 8016d2e:	a328      	add	r3, pc, #160	@ (adr r3, 8016dd0 <_strtod_l+0xbb8>)
 8016d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d34:	4630      	mov	r0, r6
 8016d36:	4639      	mov	r1, r7
 8016d38:	f7e9 ff02 	bl	8000b40 <__aeabi_dcmple>
 8016d3c:	b1a0      	cbz	r0, 8016d68 <_strtod_l+0xb50>
 8016d3e:	4639      	mov	r1, r7
 8016d40:	4630      	mov	r0, r6
 8016d42:	f7e9 ff59 	bl	8000bf8 <__aeabi_d2uiz>
 8016d46:	2801      	cmp	r0, #1
 8016d48:	bf38      	it	cc
 8016d4a:	2001      	movcc	r0, #1
 8016d4c:	f7e9 fc02 	bl	8000554 <__aeabi_ui2d>
 8016d50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016d52:	4606      	mov	r6, r0
 8016d54:	460f      	mov	r7, r1
 8016d56:	b9fb      	cbnz	r3, 8016d98 <_strtod_l+0xb80>
 8016d58:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016d5c:	9014      	str	r0, [sp, #80]	@ 0x50
 8016d5e:	9315      	str	r3, [sp, #84]	@ 0x54
 8016d60:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8016d64:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016d68:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016d6a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8016d6e:	1b5b      	subs	r3, r3, r5
 8016d70:	9311      	str	r3, [sp, #68]	@ 0x44
 8016d72:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8016d76:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8016d7a:	f7ff f8f1 	bl	8015f60 <__ulp>
 8016d7e:	4650      	mov	r0, sl
 8016d80:	ec53 2b10 	vmov	r2, r3, d0
 8016d84:	4659      	mov	r1, fp
 8016d86:	f7e9 fc5f 	bl	8000648 <__aeabi_dmul>
 8016d8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8016d8e:	f7e9 faa5 	bl	80002dc <__adddf3>
 8016d92:	4682      	mov	sl, r0
 8016d94:	468b      	mov	fp, r1
 8016d96:	e770      	b.n	8016c7a <_strtod_l+0xa62>
 8016d98:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8016d9c:	e7e0      	b.n	8016d60 <_strtod_l+0xb48>
 8016d9e:	a30e      	add	r3, pc, #56	@ (adr r3, 8016dd8 <_strtod_l+0xbc0>)
 8016da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016da4:	f7e9 fec2 	bl	8000b2c <__aeabi_dcmplt>
 8016da8:	e798      	b.n	8016cdc <_strtod_l+0xac4>
 8016daa:	2300      	movs	r3, #0
 8016dac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016dae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8016db0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016db2:	6013      	str	r3, [r2, #0]
 8016db4:	f7ff ba6d 	b.w	8016292 <_strtod_l+0x7a>
 8016db8:	2a65      	cmp	r2, #101	@ 0x65
 8016dba:	f43f ab66 	beq.w	801648a <_strtod_l+0x272>
 8016dbe:	2a45      	cmp	r2, #69	@ 0x45
 8016dc0:	f43f ab63 	beq.w	801648a <_strtod_l+0x272>
 8016dc4:	2301      	movs	r3, #1
 8016dc6:	f7ff bb9e 	b.w	8016506 <_strtod_l+0x2ee>
 8016dca:	bf00      	nop
 8016dcc:	f3af 8000 	nop.w
 8016dd0:	ffc00000 	.word	0xffc00000
 8016dd4:	41dfffff 	.word	0x41dfffff
 8016dd8:	94a03595 	.word	0x94a03595
 8016ddc:	3fcfffff 	.word	0x3fcfffff

08016de0 <_strtod_r>:
 8016de0:	4b01      	ldr	r3, [pc, #4]	@ (8016de8 <_strtod_r+0x8>)
 8016de2:	f7ff ba19 	b.w	8016218 <_strtod_l>
 8016de6:	bf00      	nop
 8016de8:	20000224 	.word	0x20000224

08016dec <_strtol_l.constprop.0>:
 8016dec:	2b24      	cmp	r3, #36	@ 0x24
 8016dee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016df2:	4686      	mov	lr, r0
 8016df4:	4690      	mov	r8, r2
 8016df6:	d801      	bhi.n	8016dfc <_strtol_l.constprop.0+0x10>
 8016df8:	2b01      	cmp	r3, #1
 8016dfa:	d106      	bne.n	8016e0a <_strtol_l.constprop.0+0x1e>
 8016dfc:	f7fd fdba 	bl	8014974 <__errno>
 8016e00:	2316      	movs	r3, #22
 8016e02:	6003      	str	r3, [r0, #0]
 8016e04:	2000      	movs	r0, #0
 8016e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e0a:	4834      	ldr	r0, [pc, #208]	@ (8016edc <_strtol_l.constprop.0+0xf0>)
 8016e0c:	460d      	mov	r5, r1
 8016e0e:	462a      	mov	r2, r5
 8016e10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016e14:	5d06      	ldrb	r6, [r0, r4]
 8016e16:	f016 0608 	ands.w	r6, r6, #8
 8016e1a:	d1f8      	bne.n	8016e0e <_strtol_l.constprop.0+0x22>
 8016e1c:	2c2d      	cmp	r4, #45	@ 0x2d
 8016e1e:	d12d      	bne.n	8016e7c <_strtol_l.constprop.0+0x90>
 8016e20:	782c      	ldrb	r4, [r5, #0]
 8016e22:	2601      	movs	r6, #1
 8016e24:	1c95      	adds	r5, r2, #2
 8016e26:	f033 0210 	bics.w	r2, r3, #16
 8016e2a:	d109      	bne.n	8016e40 <_strtol_l.constprop.0+0x54>
 8016e2c:	2c30      	cmp	r4, #48	@ 0x30
 8016e2e:	d12a      	bne.n	8016e86 <_strtol_l.constprop.0+0x9a>
 8016e30:	782a      	ldrb	r2, [r5, #0]
 8016e32:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016e36:	2a58      	cmp	r2, #88	@ 0x58
 8016e38:	d125      	bne.n	8016e86 <_strtol_l.constprop.0+0x9a>
 8016e3a:	786c      	ldrb	r4, [r5, #1]
 8016e3c:	2310      	movs	r3, #16
 8016e3e:	3502      	adds	r5, #2
 8016e40:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016e44:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016e48:	2200      	movs	r2, #0
 8016e4a:	fbbc f9f3 	udiv	r9, ip, r3
 8016e4e:	4610      	mov	r0, r2
 8016e50:	fb03 ca19 	mls	sl, r3, r9, ip
 8016e54:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016e58:	2f09      	cmp	r7, #9
 8016e5a:	d81b      	bhi.n	8016e94 <_strtol_l.constprop.0+0xa8>
 8016e5c:	463c      	mov	r4, r7
 8016e5e:	42a3      	cmp	r3, r4
 8016e60:	dd27      	ble.n	8016eb2 <_strtol_l.constprop.0+0xc6>
 8016e62:	1c57      	adds	r7, r2, #1
 8016e64:	d007      	beq.n	8016e76 <_strtol_l.constprop.0+0x8a>
 8016e66:	4581      	cmp	r9, r0
 8016e68:	d320      	bcc.n	8016eac <_strtol_l.constprop.0+0xc0>
 8016e6a:	d101      	bne.n	8016e70 <_strtol_l.constprop.0+0x84>
 8016e6c:	45a2      	cmp	sl, r4
 8016e6e:	db1d      	blt.n	8016eac <_strtol_l.constprop.0+0xc0>
 8016e70:	fb00 4003 	mla	r0, r0, r3, r4
 8016e74:	2201      	movs	r2, #1
 8016e76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016e7a:	e7eb      	b.n	8016e54 <_strtol_l.constprop.0+0x68>
 8016e7c:	2c2b      	cmp	r4, #43	@ 0x2b
 8016e7e:	bf04      	itt	eq
 8016e80:	782c      	ldrbeq	r4, [r5, #0]
 8016e82:	1c95      	addeq	r5, r2, #2
 8016e84:	e7cf      	b.n	8016e26 <_strtol_l.constprop.0+0x3a>
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d1da      	bne.n	8016e40 <_strtol_l.constprop.0+0x54>
 8016e8a:	2c30      	cmp	r4, #48	@ 0x30
 8016e8c:	bf0c      	ite	eq
 8016e8e:	2308      	moveq	r3, #8
 8016e90:	230a      	movne	r3, #10
 8016e92:	e7d5      	b.n	8016e40 <_strtol_l.constprop.0+0x54>
 8016e94:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016e98:	2f19      	cmp	r7, #25
 8016e9a:	d801      	bhi.n	8016ea0 <_strtol_l.constprop.0+0xb4>
 8016e9c:	3c37      	subs	r4, #55	@ 0x37
 8016e9e:	e7de      	b.n	8016e5e <_strtol_l.constprop.0+0x72>
 8016ea0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016ea4:	2f19      	cmp	r7, #25
 8016ea6:	d804      	bhi.n	8016eb2 <_strtol_l.constprop.0+0xc6>
 8016ea8:	3c57      	subs	r4, #87	@ 0x57
 8016eaa:	e7d8      	b.n	8016e5e <_strtol_l.constprop.0+0x72>
 8016eac:	f04f 32ff 	mov.w	r2, #4294967295
 8016eb0:	e7e1      	b.n	8016e76 <_strtol_l.constprop.0+0x8a>
 8016eb2:	1c53      	adds	r3, r2, #1
 8016eb4:	d108      	bne.n	8016ec8 <_strtol_l.constprop.0+0xdc>
 8016eb6:	2322      	movs	r3, #34	@ 0x22
 8016eb8:	f8ce 3000 	str.w	r3, [lr]
 8016ebc:	4660      	mov	r0, ip
 8016ebe:	f1b8 0f00 	cmp.w	r8, #0
 8016ec2:	d0a0      	beq.n	8016e06 <_strtol_l.constprop.0+0x1a>
 8016ec4:	1e69      	subs	r1, r5, #1
 8016ec6:	e006      	b.n	8016ed6 <_strtol_l.constprop.0+0xea>
 8016ec8:	b106      	cbz	r6, 8016ecc <_strtol_l.constprop.0+0xe0>
 8016eca:	4240      	negs	r0, r0
 8016ecc:	f1b8 0f00 	cmp.w	r8, #0
 8016ed0:	d099      	beq.n	8016e06 <_strtol_l.constprop.0+0x1a>
 8016ed2:	2a00      	cmp	r2, #0
 8016ed4:	d1f6      	bne.n	8016ec4 <_strtol_l.constprop.0+0xd8>
 8016ed6:	f8c8 1000 	str.w	r1, [r8]
 8016eda:	e794      	b.n	8016e06 <_strtol_l.constprop.0+0x1a>
 8016edc:	08026281 	.word	0x08026281

08016ee0 <_strtol_r>:
 8016ee0:	f7ff bf84 	b.w	8016dec <_strtol_l.constprop.0>

08016ee4 <__ssputs_r>:
 8016ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016ee8:	688e      	ldr	r6, [r1, #8]
 8016eea:	461f      	mov	r7, r3
 8016eec:	42be      	cmp	r6, r7
 8016eee:	680b      	ldr	r3, [r1, #0]
 8016ef0:	4682      	mov	sl, r0
 8016ef2:	460c      	mov	r4, r1
 8016ef4:	4690      	mov	r8, r2
 8016ef6:	d82d      	bhi.n	8016f54 <__ssputs_r+0x70>
 8016ef8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016efc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016f00:	d026      	beq.n	8016f50 <__ssputs_r+0x6c>
 8016f02:	6965      	ldr	r5, [r4, #20]
 8016f04:	6909      	ldr	r1, [r1, #16]
 8016f06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016f0a:	eba3 0901 	sub.w	r9, r3, r1
 8016f0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016f12:	1c7b      	adds	r3, r7, #1
 8016f14:	444b      	add	r3, r9
 8016f16:	106d      	asrs	r5, r5, #1
 8016f18:	429d      	cmp	r5, r3
 8016f1a:	bf38      	it	cc
 8016f1c:	461d      	movcc	r5, r3
 8016f1e:	0553      	lsls	r3, r2, #21
 8016f20:	d527      	bpl.n	8016f72 <__ssputs_r+0x8e>
 8016f22:	4629      	mov	r1, r5
 8016f24:	f7fe fc1c 	bl	8015760 <_malloc_r>
 8016f28:	4606      	mov	r6, r0
 8016f2a:	b360      	cbz	r0, 8016f86 <__ssputs_r+0xa2>
 8016f2c:	6921      	ldr	r1, [r4, #16]
 8016f2e:	464a      	mov	r2, r9
 8016f30:	f000 fbee 	bl	8017710 <memcpy>
 8016f34:	89a3      	ldrh	r3, [r4, #12]
 8016f36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016f3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016f3e:	81a3      	strh	r3, [r4, #12]
 8016f40:	6126      	str	r6, [r4, #16]
 8016f42:	6165      	str	r5, [r4, #20]
 8016f44:	444e      	add	r6, r9
 8016f46:	eba5 0509 	sub.w	r5, r5, r9
 8016f4a:	6026      	str	r6, [r4, #0]
 8016f4c:	60a5      	str	r5, [r4, #8]
 8016f4e:	463e      	mov	r6, r7
 8016f50:	42be      	cmp	r6, r7
 8016f52:	d900      	bls.n	8016f56 <__ssputs_r+0x72>
 8016f54:	463e      	mov	r6, r7
 8016f56:	6820      	ldr	r0, [r4, #0]
 8016f58:	4632      	mov	r2, r6
 8016f5a:	4641      	mov	r1, r8
 8016f5c:	f000 fb9c 	bl	8017698 <memmove>
 8016f60:	68a3      	ldr	r3, [r4, #8]
 8016f62:	1b9b      	subs	r3, r3, r6
 8016f64:	60a3      	str	r3, [r4, #8]
 8016f66:	6823      	ldr	r3, [r4, #0]
 8016f68:	4433      	add	r3, r6
 8016f6a:	6023      	str	r3, [r4, #0]
 8016f6c:	2000      	movs	r0, #0
 8016f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f72:	462a      	mov	r2, r5
 8016f74:	f000 ff61 	bl	8017e3a <_realloc_r>
 8016f78:	4606      	mov	r6, r0
 8016f7a:	2800      	cmp	r0, #0
 8016f7c:	d1e0      	bne.n	8016f40 <__ssputs_r+0x5c>
 8016f7e:	6921      	ldr	r1, [r4, #16]
 8016f80:	4650      	mov	r0, sl
 8016f82:	f7fe fb79 	bl	8015678 <_free_r>
 8016f86:	230c      	movs	r3, #12
 8016f88:	f8ca 3000 	str.w	r3, [sl]
 8016f8c:	89a3      	ldrh	r3, [r4, #12]
 8016f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016f92:	81a3      	strh	r3, [r4, #12]
 8016f94:	f04f 30ff 	mov.w	r0, #4294967295
 8016f98:	e7e9      	b.n	8016f6e <__ssputs_r+0x8a>
	...

08016f9c <_svfiprintf_r>:
 8016f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fa0:	4698      	mov	r8, r3
 8016fa2:	898b      	ldrh	r3, [r1, #12]
 8016fa4:	061b      	lsls	r3, r3, #24
 8016fa6:	b09d      	sub	sp, #116	@ 0x74
 8016fa8:	4607      	mov	r7, r0
 8016faa:	460d      	mov	r5, r1
 8016fac:	4614      	mov	r4, r2
 8016fae:	d510      	bpl.n	8016fd2 <_svfiprintf_r+0x36>
 8016fb0:	690b      	ldr	r3, [r1, #16]
 8016fb2:	b973      	cbnz	r3, 8016fd2 <_svfiprintf_r+0x36>
 8016fb4:	2140      	movs	r1, #64	@ 0x40
 8016fb6:	f7fe fbd3 	bl	8015760 <_malloc_r>
 8016fba:	6028      	str	r0, [r5, #0]
 8016fbc:	6128      	str	r0, [r5, #16]
 8016fbe:	b930      	cbnz	r0, 8016fce <_svfiprintf_r+0x32>
 8016fc0:	230c      	movs	r3, #12
 8016fc2:	603b      	str	r3, [r7, #0]
 8016fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8016fc8:	b01d      	add	sp, #116	@ 0x74
 8016fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016fce:	2340      	movs	r3, #64	@ 0x40
 8016fd0:	616b      	str	r3, [r5, #20]
 8016fd2:	2300      	movs	r3, #0
 8016fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8016fd6:	2320      	movs	r3, #32
 8016fd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016fdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8016fe0:	2330      	movs	r3, #48	@ 0x30
 8016fe2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017180 <_svfiprintf_r+0x1e4>
 8016fe6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016fea:	f04f 0901 	mov.w	r9, #1
 8016fee:	4623      	mov	r3, r4
 8016ff0:	469a      	mov	sl, r3
 8016ff2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016ff6:	b10a      	cbz	r2, 8016ffc <_svfiprintf_r+0x60>
 8016ff8:	2a25      	cmp	r2, #37	@ 0x25
 8016ffa:	d1f9      	bne.n	8016ff0 <_svfiprintf_r+0x54>
 8016ffc:	ebba 0b04 	subs.w	fp, sl, r4
 8017000:	d00b      	beq.n	801701a <_svfiprintf_r+0x7e>
 8017002:	465b      	mov	r3, fp
 8017004:	4622      	mov	r2, r4
 8017006:	4629      	mov	r1, r5
 8017008:	4638      	mov	r0, r7
 801700a:	f7ff ff6b 	bl	8016ee4 <__ssputs_r>
 801700e:	3001      	adds	r0, #1
 8017010:	f000 80a7 	beq.w	8017162 <_svfiprintf_r+0x1c6>
 8017014:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017016:	445a      	add	r2, fp
 8017018:	9209      	str	r2, [sp, #36]	@ 0x24
 801701a:	f89a 3000 	ldrb.w	r3, [sl]
 801701e:	2b00      	cmp	r3, #0
 8017020:	f000 809f 	beq.w	8017162 <_svfiprintf_r+0x1c6>
 8017024:	2300      	movs	r3, #0
 8017026:	f04f 32ff 	mov.w	r2, #4294967295
 801702a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801702e:	f10a 0a01 	add.w	sl, sl, #1
 8017032:	9304      	str	r3, [sp, #16]
 8017034:	9307      	str	r3, [sp, #28]
 8017036:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801703a:	931a      	str	r3, [sp, #104]	@ 0x68
 801703c:	4654      	mov	r4, sl
 801703e:	2205      	movs	r2, #5
 8017040:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017044:	484e      	ldr	r0, [pc, #312]	@ (8017180 <_svfiprintf_r+0x1e4>)
 8017046:	f7e9 f8eb 	bl	8000220 <memchr>
 801704a:	9a04      	ldr	r2, [sp, #16]
 801704c:	b9d8      	cbnz	r0, 8017086 <_svfiprintf_r+0xea>
 801704e:	06d0      	lsls	r0, r2, #27
 8017050:	bf44      	itt	mi
 8017052:	2320      	movmi	r3, #32
 8017054:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017058:	0711      	lsls	r1, r2, #28
 801705a:	bf44      	itt	mi
 801705c:	232b      	movmi	r3, #43	@ 0x2b
 801705e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017062:	f89a 3000 	ldrb.w	r3, [sl]
 8017066:	2b2a      	cmp	r3, #42	@ 0x2a
 8017068:	d015      	beq.n	8017096 <_svfiprintf_r+0xfa>
 801706a:	9a07      	ldr	r2, [sp, #28]
 801706c:	4654      	mov	r4, sl
 801706e:	2000      	movs	r0, #0
 8017070:	f04f 0c0a 	mov.w	ip, #10
 8017074:	4621      	mov	r1, r4
 8017076:	f811 3b01 	ldrb.w	r3, [r1], #1
 801707a:	3b30      	subs	r3, #48	@ 0x30
 801707c:	2b09      	cmp	r3, #9
 801707e:	d94b      	bls.n	8017118 <_svfiprintf_r+0x17c>
 8017080:	b1b0      	cbz	r0, 80170b0 <_svfiprintf_r+0x114>
 8017082:	9207      	str	r2, [sp, #28]
 8017084:	e014      	b.n	80170b0 <_svfiprintf_r+0x114>
 8017086:	eba0 0308 	sub.w	r3, r0, r8
 801708a:	fa09 f303 	lsl.w	r3, r9, r3
 801708e:	4313      	orrs	r3, r2
 8017090:	9304      	str	r3, [sp, #16]
 8017092:	46a2      	mov	sl, r4
 8017094:	e7d2      	b.n	801703c <_svfiprintf_r+0xa0>
 8017096:	9b03      	ldr	r3, [sp, #12]
 8017098:	1d19      	adds	r1, r3, #4
 801709a:	681b      	ldr	r3, [r3, #0]
 801709c:	9103      	str	r1, [sp, #12]
 801709e:	2b00      	cmp	r3, #0
 80170a0:	bfbb      	ittet	lt
 80170a2:	425b      	neglt	r3, r3
 80170a4:	f042 0202 	orrlt.w	r2, r2, #2
 80170a8:	9307      	strge	r3, [sp, #28]
 80170aa:	9307      	strlt	r3, [sp, #28]
 80170ac:	bfb8      	it	lt
 80170ae:	9204      	strlt	r2, [sp, #16]
 80170b0:	7823      	ldrb	r3, [r4, #0]
 80170b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80170b4:	d10a      	bne.n	80170cc <_svfiprintf_r+0x130>
 80170b6:	7863      	ldrb	r3, [r4, #1]
 80170b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80170ba:	d132      	bne.n	8017122 <_svfiprintf_r+0x186>
 80170bc:	9b03      	ldr	r3, [sp, #12]
 80170be:	1d1a      	adds	r2, r3, #4
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	9203      	str	r2, [sp, #12]
 80170c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80170c8:	3402      	adds	r4, #2
 80170ca:	9305      	str	r3, [sp, #20]
 80170cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017190 <_svfiprintf_r+0x1f4>
 80170d0:	7821      	ldrb	r1, [r4, #0]
 80170d2:	2203      	movs	r2, #3
 80170d4:	4650      	mov	r0, sl
 80170d6:	f7e9 f8a3 	bl	8000220 <memchr>
 80170da:	b138      	cbz	r0, 80170ec <_svfiprintf_r+0x150>
 80170dc:	9b04      	ldr	r3, [sp, #16]
 80170de:	eba0 000a 	sub.w	r0, r0, sl
 80170e2:	2240      	movs	r2, #64	@ 0x40
 80170e4:	4082      	lsls	r2, r0
 80170e6:	4313      	orrs	r3, r2
 80170e8:	3401      	adds	r4, #1
 80170ea:	9304      	str	r3, [sp, #16]
 80170ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80170f0:	4824      	ldr	r0, [pc, #144]	@ (8017184 <_svfiprintf_r+0x1e8>)
 80170f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80170f6:	2206      	movs	r2, #6
 80170f8:	f7e9 f892 	bl	8000220 <memchr>
 80170fc:	2800      	cmp	r0, #0
 80170fe:	d036      	beq.n	801716e <_svfiprintf_r+0x1d2>
 8017100:	4b21      	ldr	r3, [pc, #132]	@ (8017188 <_svfiprintf_r+0x1ec>)
 8017102:	bb1b      	cbnz	r3, 801714c <_svfiprintf_r+0x1b0>
 8017104:	9b03      	ldr	r3, [sp, #12]
 8017106:	3307      	adds	r3, #7
 8017108:	f023 0307 	bic.w	r3, r3, #7
 801710c:	3308      	adds	r3, #8
 801710e:	9303      	str	r3, [sp, #12]
 8017110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017112:	4433      	add	r3, r6
 8017114:	9309      	str	r3, [sp, #36]	@ 0x24
 8017116:	e76a      	b.n	8016fee <_svfiprintf_r+0x52>
 8017118:	fb0c 3202 	mla	r2, ip, r2, r3
 801711c:	460c      	mov	r4, r1
 801711e:	2001      	movs	r0, #1
 8017120:	e7a8      	b.n	8017074 <_svfiprintf_r+0xd8>
 8017122:	2300      	movs	r3, #0
 8017124:	3401      	adds	r4, #1
 8017126:	9305      	str	r3, [sp, #20]
 8017128:	4619      	mov	r1, r3
 801712a:	f04f 0c0a 	mov.w	ip, #10
 801712e:	4620      	mov	r0, r4
 8017130:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017134:	3a30      	subs	r2, #48	@ 0x30
 8017136:	2a09      	cmp	r2, #9
 8017138:	d903      	bls.n	8017142 <_svfiprintf_r+0x1a6>
 801713a:	2b00      	cmp	r3, #0
 801713c:	d0c6      	beq.n	80170cc <_svfiprintf_r+0x130>
 801713e:	9105      	str	r1, [sp, #20]
 8017140:	e7c4      	b.n	80170cc <_svfiprintf_r+0x130>
 8017142:	fb0c 2101 	mla	r1, ip, r1, r2
 8017146:	4604      	mov	r4, r0
 8017148:	2301      	movs	r3, #1
 801714a:	e7f0      	b.n	801712e <_svfiprintf_r+0x192>
 801714c:	ab03      	add	r3, sp, #12
 801714e:	9300      	str	r3, [sp, #0]
 8017150:	462a      	mov	r2, r5
 8017152:	4b0e      	ldr	r3, [pc, #56]	@ (801718c <_svfiprintf_r+0x1f0>)
 8017154:	a904      	add	r1, sp, #16
 8017156:	4638      	mov	r0, r7
 8017158:	f7fc fcb6 	bl	8013ac8 <_printf_float>
 801715c:	1c42      	adds	r2, r0, #1
 801715e:	4606      	mov	r6, r0
 8017160:	d1d6      	bne.n	8017110 <_svfiprintf_r+0x174>
 8017162:	89ab      	ldrh	r3, [r5, #12]
 8017164:	065b      	lsls	r3, r3, #25
 8017166:	f53f af2d 	bmi.w	8016fc4 <_svfiprintf_r+0x28>
 801716a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801716c:	e72c      	b.n	8016fc8 <_svfiprintf_r+0x2c>
 801716e:	ab03      	add	r3, sp, #12
 8017170:	9300      	str	r3, [sp, #0]
 8017172:	462a      	mov	r2, r5
 8017174:	4b05      	ldr	r3, [pc, #20]	@ (801718c <_svfiprintf_r+0x1f0>)
 8017176:	a904      	add	r1, sp, #16
 8017178:	4638      	mov	r0, r7
 801717a:	f7fc ff3d 	bl	8013ff8 <_printf_i>
 801717e:	e7ed      	b.n	801715c <_svfiprintf_r+0x1c0>
 8017180:	08026381 	.word	0x08026381
 8017184:	0802638b 	.word	0x0802638b
 8017188:	08013ac9 	.word	0x08013ac9
 801718c:	08016ee5 	.word	0x08016ee5
 8017190:	08026387 	.word	0x08026387

08017194 <__sfputc_r>:
 8017194:	6893      	ldr	r3, [r2, #8]
 8017196:	3b01      	subs	r3, #1
 8017198:	2b00      	cmp	r3, #0
 801719a:	b410      	push	{r4}
 801719c:	6093      	str	r3, [r2, #8]
 801719e:	da08      	bge.n	80171b2 <__sfputc_r+0x1e>
 80171a0:	6994      	ldr	r4, [r2, #24]
 80171a2:	42a3      	cmp	r3, r4
 80171a4:	db01      	blt.n	80171aa <__sfputc_r+0x16>
 80171a6:	290a      	cmp	r1, #10
 80171a8:	d103      	bne.n	80171b2 <__sfputc_r+0x1e>
 80171aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80171ae:	f000 b9df 	b.w	8017570 <__swbuf_r>
 80171b2:	6813      	ldr	r3, [r2, #0]
 80171b4:	1c58      	adds	r0, r3, #1
 80171b6:	6010      	str	r0, [r2, #0]
 80171b8:	7019      	strb	r1, [r3, #0]
 80171ba:	4608      	mov	r0, r1
 80171bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80171c0:	4770      	bx	lr

080171c2 <__sfputs_r>:
 80171c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80171c4:	4606      	mov	r6, r0
 80171c6:	460f      	mov	r7, r1
 80171c8:	4614      	mov	r4, r2
 80171ca:	18d5      	adds	r5, r2, r3
 80171cc:	42ac      	cmp	r4, r5
 80171ce:	d101      	bne.n	80171d4 <__sfputs_r+0x12>
 80171d0:	2000      	movs	r0, #0
 80171d2:	e007      	b.n	80171e4 <__sfputs_r+0x22>
 80171d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80171d8:	463a      	mov	r2, r7
 80171da:	4630      	mov	r0, r6
 80171dc:	f7ff ffda 	bl	8017194 <__sfputc_r>
 80171e0:	1c43      	adds	r3, r0, #1
 80171e2:	d1f3      	bne.n	80171cc <__sfputs_r+0xa>
 80171e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080171e8 <_vfiprintf_r>:
 80171e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171ec:	460d      	mov	r5, r1
 80171ee:	b09d      	sub	sp, #116	@ 0x74
 80171f0:	4614      	mov	r4, r2
 80171f2:	4698      	mov	r8, r3
 80171f4:	4606      	mov	r6, r0
 80171f6:	b118      	cbz	r0, 8017200 <_vfiprintf_r+0x18>
 80171f8:	6a03      	ldr	r3, [r0, #32]
 80171fa:	b90b      	cbnz	r3, 8017200 <_vfiprintf_r+0x18>
 80171fc:	f7fd fabc 	bl	8014778 <__sinit>
 8017200:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017202:	07d9      	lsls	r1, r3, #31
 8017204:	d405      	bmi.n	8017212 <_vfiprintf_r+0x2a>
 8017206:	89ab      	ldrh	r3, [r5, #12]
 8017208:	059a      	lsls	r2, r3, #22
 801720a:	d402      	bmi.n	8017212 <_vfiprintf_r+0x2a>
 801720c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801720e:	f7fd fbdc 	bl	80149ca <__retarget_lock_acquire_recursive>
 8017212:	89ab      	ldrh	r3, [r5, #12]
 8017214:	071b      	lsls	r3, r3, #28
 8017216:	d501      	bpl.n	801721c <_vfiprintf_r+0x34>
 8017218:	692b      	ldr	r3, [r5, #16]
 801721a:	b99b      	cbnz	r3, 8017244 <_vfiprintf_r+0x5c>
 801721c:	4629      	mov	r1, r5
 801721e:	4630      	mov	r0, r6
 8017220:	f000 f9e4 	bl	80175ec <__swsetup_r>
 8017224:	b170      	cbz	r0, 8017244 <_vfiprintf_r+0x5c>
 8017226:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017228:	07dc      	lsls	r4, r3, #31
 801722a:	d504      	bpl.n	8017236 <_vfiprintf_r+0x4e>
 801722c:	f04f 30ff 	mov.w	r0, #4294967295
 8017230:	b01d      	add	sp, #116	@ 0x74
 8017232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017236:	89ab      	ldrh	r3, [r5, #12]
 8017238:	0598      	lsls	r0, r3, #22
 801723a:	d4f7      	bmi.n	801722c <_vfiprintf_r+0x44>
 801723c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801723e:	f7fd fbc5 	bl	80149cc <__retarget_lock_release_recursive>
 8017242:	e7f3      	b.n	801722c <_vfiprintf_r+0x44>
 8017244:	2300      	movs	r3, #0
 8017246:	9309      	str	r3, [sp, #36]	@ 0x24
 8017248:	2320      	movs	r3, #32
 801724a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801724e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017252:	2330      	movs	r3, #48	@ 0x30
 8017254:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017404 <_vfiprintf_r+0x21c>
 8017258:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801725c:	f04f 0901 	mov.w	r9, #1
 8017260:	4623      	mov	r3, r4
 8017262:	469a      	mov	sl, r3
 8017264:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017268:	b10a      	cbz	r2, 801726e <_vfiprintf_r+0x86>
 801726a:	2a25      	cmp	r2, #37	@ 0x25
 801726c:	d1f9      	bne.n	8017262 <_vfiprintf_r+0x7a>
 801726e:	ebba 0b04 	subs.w	fp, sl, r4
 8017272:	d00b      	beq.n	801728c <_vfiprintf_r+0xa4>
 8017274:	465b      	mov	r3, fp
 8017276:	4622      	mov	r2, r4
 8017278:	4629      	mov	r1, r5
 801727a:	4630      	mov	r0, r6
 801727c:	f7ff ffa1 	bl	80171c2 <__sfputs_r>
 8017280:	3001      	adds	r0, #1
 8017282:	f000 80a7 	beq.w	80173d4 <_vfiprintf_r+0x1ec>
 8017286:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017288:	445a      	add	r2, fp
 801728a:	9209      	str	r2, [sp, #36]	@ 0x24
 801728c:	f89a 3000 	ldrb.w	r3, [sl]
 8017290:	2b00      	cmp	r3, #0
 8017292:	f000 809f 	beq.w	80173d4 <_vfiprintf_r+0x1ec>
 8017296:	2300      	movs	r3, #0
 8017298:	f04f 32ff 	mov.w	r2, #4294967295
 801729c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80172a0:	f10a 0a01 	add.w	sl, sl, #1
 80172a4:	9304      	str	r3, [sp, #16]
 80172a6:	9307      	str	r3, [sp, #28]
 80172a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80172ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80172ae:	4654      	mov	r4, sl
 80172b0:	2205      	movs	r2, #5
 80172b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80172b6:	4853      	ldr	r0, [pc, #332]	@ (8017404 <_vfiprintf_r+0x21c>)
 80172b8:	f7e8 ffb2 	bl	8000220 <memchr>
 80172bc:	9a04      	ldr	r2, [sp, #16]
 80172be:	b9d8      	cbnz	r0, 80172f8 <_vfiprintf_r+0x110>
 80172c0:	06d1      	lsls	r1, r2, #27
 80172c2:	bf44      	itt	mi
 80172c4:	2320      	movmi	r3, #32
 80172c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80172ca:	0713      	lsls	r3, r2, #28
 80172cc:	bf44      	itt	mi
 80172ce:	232b      	movmi	r3, #43	@ 0x2b
 80172d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80172d4:	f89a 3000 	ldrb.w	r3, [sl]
 80172d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80172da:	d015      	beq.n	8017308 <_vfiprintf_r+0x120>
 80172dc:	9a07      	ldr	r2, [sp, #28]
 80172de:	4654      	mov	r4, sl
 80172e0:	2000      	movs	r0, #0
 80172e2:	f04f 0c0a 	mov.w	ip, #10
 80172e6:	4621      	mov	r1, r4
 80172e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80172ec:	3b30      	subs	r3, #48	@ 0x30
 80172ee:	2b09      	cmp	r3, #9
 80172f0:	d94b      	bls.n	801738a <_vfiprintf_r+0x1a2>
 80172f2:	b1b0      	cbz	r0, 8017322 <_vfiprintf_r+0x13a>
 80172f4:	9207      	str	r2, [sp, #28]
 80172f6:	e014      	b.n	8017322 <_vfiprintf_r+0x13a>
 80172f8:	eba0 0308 	sub.w	r3, r0, r8
 80172fc:	fa09 f303 	lsl.w	r3, r9, r3
 8017300:	4313      	orrs	r3, r2
 8017302:	9304      	str	r3, [sp, #16]
 8017304:	46a2      	mov	sl, r4
 8017306:	e7d2      	b.n	80172ae <_vfiprintf_r+0xc6>
 8017308:	9b03      	ldr	r3, [sp, #12]
 801730a:	1d19      	adds	r1, r3, #4
 801730c:	681b      	ldr	r3, [r3, #0]
 801730e:	9103      	str	r1, [sp, #12]
 8017310:	2b00      	cmp	r3, #0
 8017312:	bfbb      	ittet	lt
 8017314:	425b      	neglt	r3, r3
 8017316:	f042 0202 	orrlt.w	r2, r2, #2
 801731a:	9307      	strge	r3, [sp, #28]
 801731c:	9307      	strlt	r3, [sp, #28]
 801731e:	bfb8      	it	lt
 8017320:	9204      	strlt	r2, [sp, #16]
 8017322:	7823      	ldrb	r3, [r4, #0]
 8017324:	2b2e      	cmp	r3, #46	@ 0x2e
 8017326:	d10a      	bne.n	801733e <_vfiprintf_r+0x156>
 8017328:	7863      	ldrb	r3, [r4, #1]
 801732a:	2b2a      	cmp	r3, #42	@ 0x2a
 801732c:	d132      	bne.n	8017394 <_vfiprintf_r+0x1ac>
 801732e:	9b03      	ldr	r3, [sp, #12]
 8017330:	1d1a      	adds	r2, r3, #4
 8017332:	681b      	ldr	r3, [r3, #0]
 8017334:	9203      	str	r2, [sp, #12]
 8017336:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801733a:	3402      	adds	r4, #2
 801733c:	9305      	str	r3, [sp, #20]
 801733e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017414 <_vfiprintf_r+0x22c>
 8017342:	7821      	ldrb	r1, [r4, #0]
 8017344:	2203      	movs	r2, #3
 8017346:	4650      	mov	r0, sl
 8017348:	f7e8 ff6a 	bl	8000220 <memchr>
 801734c:	b138      	cbz	r0, 801735e <_vfiprintf_r+0x176>
 801734e:	9b04      	ldr	r3, [sp, #16]
 8017350:	eba0 000a 	sub.w	r0, r0, sl
 8017354:	2240      	movs	r2, #64	@ 0x40
 8017356:	4082      	lsls	r2, r0
 8017358:	4313      	orrs	r3, r2
 801735a:	3401      	adds	r4, #1
 801735c:	9304      	str	r3, [sp, #16]
 801735e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017362:	4829      	ldr	r0, [pc, #164]	@ (8017408 <_vfiprintf_r+0x220>)
 8017364:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017368:	2206      	movs	r2, #6
 801736a:	f7e8 ff59 	bl	8000220 <memchr>
 801736e:	2800      	cmp	r0, #0
 8017370:	d03f      	beq.n	80173f2 <_vfiprintf_r+0x20a>
 8017372:	4b26      	ldr	r3, [pc, #152]	@ (801740c <_vfiprintf_r+0x224>)
 8017374:	bb1b      	cbnz	r3, 80173be <_vfiprintf_r+0x1d6>
 8017376:	9b03      	ldr	r3, [sp, #12]
 8017378:	3307      	adds	r3, #7
 801737a:	f023 0307 	bic.w	r3, r3, #7
 801737e:	3308      	adds	r3, #8
 8017380:	9303      	str	r3, [sp, #12]
 8017382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017384:	443b      	add	r3, r7
 8017386:	9309      	str	r3, [sp, #36]	@ 0x24
 8017388:	e76a      	b.n	8017260 <_vfiprintf_r+0x78>
 801738a:	fb0c 3202 	mla	r2, ip, r2, r3
 801738e:	460c      	mov	r4, r1
 8017390:	2001      	movs	r0, #1
 8017392:	e7a8      	b.n	80172e6 <_vfiprintf_r+0xfe>
 8017394:	2300      	movs	r3, #0
 8017396:	3401      	adds	r4, #1
 8017398:	9305      	str	r3, [sp, #20]
 801739a:	4619      	mov	r1, r3
 801739c:	f04f 0c0a 	mov.w	ip, #10
 80173a0:	4620      	mov	r0, r4
 80173a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80173a6:	3a30      	subs	r2, #48	@ 0x30
 80173a8:	2a09      	cmp	r2, #9
 80173aa:	d903      	bls.n	80173b4 <_vfiprintf_r+0x1cc>
 80173ac:	2b00      	cmp	r3, #0
 80173ae:	d0c6      	beq.n	801733e <_vfiprintf_r+0x156>
 80173b0:	9105      	str	r1, [sp, #20]
 80173b2:	e7c4      	b.n	801733e <_vfiprintf_r+0x156>
 80173b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80173b8:	4604      	mov	r4, r0
 80173ba:	2301      	movs	r3, #1
 80173bc:	e7f0      	b.n	80173a0 <_vfiprintf_r+0x1b8>
 80173be:	ab03      	add	r3, sp, #12
 80173c0:	9300      	str	r3, [sp, #0]
 80173c2:	462a      	mov	r2, r5
 80173c4:	4b12      	ldr	r3, [pc, #72]	@ (8017410 <_vfiprintf_r+0x228>)
 80173c6:	a904      	add	r1, sp, #16
 80173c8:	4630      	mov	r0, r6
 80173ca:	f7fc fb7d 	bl	8013ac8 <_printf_float>
 80173ce:	4607      	mov	r7, r0
 80173d0:	1c78      	adds	r0, r7, #1
 80173d2:	d1d6      	bne.n	8017382 <_vfiprintf_r+0x19a>
 80173d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80173d6:	07d9      	lsls	r1, r3, #31
 80173d8:	d405      	bmi.n	80173e6 <_vfiprintf_r+0x1fe>
 80173da:	89ab      	ldrh	r3, [r5, #12]
 80173dc:	059a      	lsls	r2, r3, #22
 80173de:	d402      	bmi.n	80173e6 <_vfiprintf_r+0x1fe>
 80173e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80173e2:	f7fd faf3 	bl	80149cc <__retarget_lock_release_recursive>
 80173e6:	89ab      	ldrh	r3, [r5, #12]
 80173e8:	065b      	lsls	r3, r3, #25
 80173ea:	f53f af1f 	bmi.w	801722c <_vfiprintf_r+0x44>
 80173ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80173f0:	e71e      	b.n	8017230 <_vfiprintf_r+0x48>
 80173f2:	ab03      	add	r3, sp, #12
 80173f4:	9300      	str	r3, [sp, #0]
 80173f6:	462a      	mov	r2, r5
 80173f8:	4b05      	ldr	r3, [pc, #20]	@ (8017410 <_vfiprintf_r+0x228>)
 80173fa:	a904      	add	r1, sp, #16
 80173fc:	4630      	mov	r0, r6
 80173fe:	f7fc fdfb 	bl	8013ff8 <_printf_i>
 8017402:	e7e4      	b.n	80173ce <_vfiprintf_r+0x1e6>
 8017404:	08026381 	.word	0x08026381
 8017408:	0802638b 	.word	0x0802638b
 801740c:	08013ac9 	.word	0x08013ac9
 8017410:	080171c3 	.word	0x080171c3
 8017414:	08026387 	.word	0x08026387

08017418 <__sflush_r>:
 8017418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801741c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017420:	0716      	lsls	r6, r2, #28
 8017422:	4605      	mov	r5, r0
 8017424:	460c      	mov	r4, r1
 8017426:	d454      	bmi.n	80174d2 <__sflush_r+0xba>
 8017428:	684b      	ldr	r3, [r1, #4]
 801742a:	2b00      	cmp	r3, #0
 801742c:	dc02      	bgt.n	8017434 <__sflush_r+0x1c>
 801742e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017430:	2b00      	cmp	r3, #0
 8017432:	dd48      	ble.n	80174c6 <__sflush_r+0xae>
 8017434:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017436:	2e00      	cmp	r6, #0
 8017438:	d045      	beq.n	80174c6 <__sflush_r+0xae>
 801743a:	2300      	movs	r3, #0
 801743c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017440:	682f      	ldr	r7, [r5, #0]
 8017442:	6a21      	ldr	r1, [r4, #32]
 8017444:	602b      	str	r3, [r5, #0]
 8017446:	d030      	beq.n	80174aa <__sflush_r+0x92>
 8017448:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801744a:	89a3      	ldrh	r3, [r4, #12]
 801744c:	0759      	lsls	r1, r3, #29
 801744e:	d505      	bpl.n	801745c <__sflush_r+0x44>
 8017450:	6863      	ldr	r3, [r4, #4]
 8017452:	1ad2      	subs	r2, r2, r3
 8017454:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017456:	b10b      	cbz	r3, 801745c <__sflush_r+0x44>
 8017458:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801745a:	1ad2      	subs	r2, r2, r3
 801745c:	2300      	movs	r3, #0
 801745e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017460:	6a21      	ldr	r1, [r4, #32]
 8017462:	4628      	mov	r0, r5
 8017464:	47b0      	blx	r6
 8017466:	1c43      	adds	r3, r0, #1
 8017468:	89a3      	ldrh	r3, [r4, #12]
 801746a:	d106      	bne.n	801747a <__sflush_r+0x62>
 801746c:	6829      	ldr	r1, [r5, #0]
 801746e:	291d      	cmp	r1, #29
 8017470:	d82b      	bhi.n	80174ca <__sflush_r+0xb2>
 8017472:	4a2a      	ldr	r2, [pc, #168]	@ (801751c <__sflush_r+0x104>)
 8017474:	410a      	asrs	r2, r1
 8017476:	07d6      	lsls	r6, r2, #31
 8017478:	d427      	bmi.n	80174ca <__sflush_r+0xb2>
 801747a:	2200      	movs	r2, #0
 801747c:	6062      	str	r2, [r4, #4]
 801747e:	04d9      	lsls	r1, r3, #19
 8017480:	6922      	ldr	r2, [r4, #16]
 8017482:	6022      	str	r2, [r4, #0]
 8017484:	d504      	bpl.n	8017490 <__sflush_r+0x78>
 8017486:	1c42      	adds	r2, r0, #1
 8017488:	d101      	bne.n	801748e <__sflush_r+0x76>
 801748a:	682b      	ldr	r3, [r5, #0]
 801748c:	b903      	cbnz	r3, 8017490 <__sflush_r+0x78>
 801748e:	6560      	str	r0, [r4, #84]	@ 0x54
 8017490:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017492:	602f      	str	r7, [r5, #0]
 8017494:	b1b9      	cbz	r1, 80174c6 <__sflush_r+0xae>
 8017496:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801749a:	4299      	cmp	r1, r3
 801749c:	d002      	beq.n	80174a4 <__sflush_r+0x8c>
 801749e:	4628      	mov	r0, r5
 80174a0:	f7fe f8ea 	bl	8015678 <_free_r>
 80174a4:	2300      	movs	r3, #0
 80174a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80174a8:	e00d      	b.n	80174c6 <__sflush_r+0xae>
 80174aa:	2301      	movs	r3, #1
 80174ac:	4628      	mov	r0, r5
 80174ae:	47b0      	blx	r6
 80174b0:	4602      	mov	r2, r0
 80174b2:	1c50      	adds	r0, r2, #1
 80174b4:	d1c9      	bne.n	801744a <__sflush_r+0x32>
 80174b6:	682b      	ldr	r3, [r5, #0]
 80174b8:	2b00      	cmp	r3, #0
 80174ba:	d0c6      	beq.n	801744a <__sflush_r+0x32>
 80174bc:	2b1d      	cmp	r3, #29
 80174be:	d001      	beq.n	80174c4 <__sflush_r+0xac>
 80174c0:	2b16      	cmp	r3, #22
 80174c2:	d11e      	bne.n	8017502 <__sflush_r+0xea>
 80174c4:	602f      	str	r7, [r5, #0]
 80174c6:	2000      	movs	r0, #0
 80174c8:	e022      	b.n	8017510 <__sflush_r+0xf8>
 80174ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80174ce:	b21b      	sxth	r3, r3
 80174d0:	e01b      	b.n	801750a <__sflush_r+0xf2>
 80174d2:	690f      	ldr	r7, [r1, #16]
 80174d4:	2f00      	cmp	r7, #0
 80174d6:	d0f6      	beq.n	80174c6 <__sflush_r+0xae>
 80174d8:	0793      	lsls	r3, r2, #30
 80174da:	680e      	ldr	r6, [r1, #0]
 80174dc:	bf08      	it	eq
 80174de:	694b      	ldreq	r3, [r1, #20]
 80174e0:	600f      	str	r7, [r1, #0]
 80174e2:	bf18      	it	ne
 80174e4:	2300      	movne	r3, #0
 80174e6:	eba6 0807 	sub.w	r8, r6, r7
 80174ea:	608b      	str	r3, [r1, #8]
 80174ec:	f1b8 0f00 	cmp.w	r8, #0
 80174f0:	dde9      	ble.n	80174c6 <__sflush_r+0xae>
 80174f2:	6a21      	ldr	r1, [r4, #32]
 80174f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80174f6:	4643      	mov	r3, r8
 80174f8:	463a      	mov	r2, r7
 80174fa:	4628      	mov	r0, r5
 80174fc:	47b0      	blx	r6
 80174fe:	2800      	cmp	r0, #0
 8017500:	dc08      	bgt.n	8017514 <__sflush_r+0xfc>
 8017502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801750a:	81a3      	strh	r3, [r4, #12]
 801750c:	f04f 30ff 	mov.w	r0, #4294967295
 8017510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017514:	4407      	add	r7, r0
 8017516:	eba8 0800 	sub.w	r8, r8, r0
 801751a:	e7e7      	b.n	80174ec <__sflush_r+0xd4>
 801751c:	dfbffffe 	.word	0xdfbffffe

08017520 <_fflush_r>:
 8017520:	b538      	push	{r3, r4, r5, lr}
 8017522:	690b      	ldr	r3, [r1, #16]
 8017524:	4605      	mov	r5, r0
 8017526:	460c      	mov	r4, r1
 8017528:	b913      	cbnz	r3, 8017530 <_fflush_r+0x10>
 801752a:	2500      	movs	r5, #0
 801752c:	4628      	mov	r0, r5
 801752e:	bd38      	pop	{r3, r4, r5, pc}
 8017530:	b118      	cbz	r0, 801753a <_fflush_r+0x1a>
 8017532:	6a03      	ldr	r3, [r0, #32]
 8017534:	b90b      	cbnz	r3, 801753a <_fflush_r+0x1a>
 8017536:	f7fd f91f 	bl	8014778 <__sinit>
 801753a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801753e:	2b00      	cmp	r3, #0
 8017540:	d0f3      	beq.n	801752a <_fflush_r+0xa>
 8017542:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017544:	07d0      	lsls	r0, r2, #31
 8017546:	d404      	bmi.n	8017552 <_fflush_r+0x32>
 8017548:	0599      	lsls	r1, r3, #22
 801754a:	d402      	bmi.n	8017552 <_fflush_r+0x32>
 801754c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801754e:	f7fd fa3c 	bl	80149ca <__retarget_lock_acquire_recursive>
 8017552:	4628      	mov	r0, r5
 8017554:	4621      	mov	r1, r4
 8017556:	f7ff ff5f 	bl	8017418 <__sflush_r>
 801755a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801755c:	07da      	lsls	r2, r3, #31
 801755e:	4605      	mov	r5, r0
 8017560:	d4e4      	bmi.n	801752c <_fflush_r+0xc>
 8017562:	89a3      	ldrh	r3, [r4, #12]
 8017564:	059b      	lsls	r3, r3, #22
 8017566:	d4e1      	bmi.n	801752c <_fflush_r+0xc>
 8017568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801756a:	f7fd fa2f 	bl	80149cc <__retarget_lock_release_recursive>
 801756e:	e7dd      	b.n	801752c <_fflush_r+0xc>

08017570 <__swbuf_r>:
 8017570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017572:	460e      	mov	r6, r1
 8017574:	4614      	mov	r4, r2
 8017576:	4605      	mov	r5, r0
 8017578:	b118      	cbz	r0, 8017582 <__swbuf_r+0x12>
 801757a:	6a03      	ldr	r3, [r0, #32]
 801757c:	b90b      	cbnz	r3, 8017582 <__swbuf_r+0x12>
 801757e:	f7fd f8fb 	bl	8014778 <__sinit>
 8017582:	69a3      	ldr	r3, [r4, #24]
 8017584:	60a3      	str	r3, [r4, #8]
 8017586:	89a3      	ldrh	r3, [r4, #12]
 8017588:	071a      	lsls	r2, r3, #28
 801758a:	d501      	bpl.n	8017590 <__swbuf_r+0x20>
 801758c:	6923      	ldr	r3, [r4, #16]
 801758e:	b943      	cbnz	r3, 80175a2 <__swbuf_r+0x32>
 8017590:	4621      	mov	r1, r4
 8017592:	4628      	mov	r0, r5
 8017594:	f000 f82a 	bl	80175ec <__swsetup_r>
 8017598:	b118      	cbz	r0, 80175a2 <__swbuf_r+0x32>
 801759a:	f04f 37ff 	mov.w	r7, #4294967295
 801759e:	4638      	mov	r0, r7
 80175a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80175a2:	6823      	ldr	r3, [r4, #0]
 80175a4:	6922      	ldr	r2, [r4, #16]
 80175a6:	1a98      	subs	r0, r3, r2
 80175a8:	6963      	ldr	r3, [r4, #20]
 80175aa:	b2f6      	uxtb	r6, r6
 80175ac:	4283      	cmp	r3, r0
 80175ae:	4637      	mov	r7, r6
 80175b0:	dc05      	bgt.n	80175be <__swbuf_r+0x4e>
 80175b2:	4621      	mov	r1, r4
 80175b4:	4628      	mov	r0, r5
 80175b6:	f7ff ffb3 	bl	8017520 <_fflush_r>
 80175ba:	2800      	cmp	r0, #0
 80175bc:	d1ed      	bne.n	801759a <__swbuf_r+0x2a>
 80175be:	68a3      	ldr	r3, [r4, #8]
 80175c0:	3b01      	subs	r3, #1
 80175c2:	60a3      	str	r3, [r4, #8]
 80175c4:	6823      	ldr	r3, [r4, #0]
 80175c6:	1c5a      	adds	r2, r3, #1
 80175c8:	6022      	str	r2, [r4, #0]
 80175ca:	701e      	strb	r6, [r3, #0]
 80175cc:	6962      	ldr	r2, [r4, #20]
 80175ce:	1c43      	adds	r3, r0, #1
 80175d0:	429a      	cmp	r2, r3
 80175d2:	d004      	beq.n	80175de <__swbuf_r+0x6e>
 80175d4:	89a3      	ldrh	r3, [r4, #12]
 80175d6:	07db      	lsls	r3, r3, #31
 80175d8:	d5e1      	bpl.n	801759e <__swbuf_r+0x2e>
 80175da:	2e0a      	cmp	r6, #10
 80175dc:	d1df      	bne.n	801759e <__swbuf_r+0x2e>
 80175de:	4621      	mov	r1, r4
 80175e0:	4628      	mov	r0, r5
 80175e2:	f7ff ff9d 	bl	8017520 <_fflush_r>
 80175e6:	2800      	cmp	r0, #0
 80175e8:	d0d9      	beq.n	801759e <__swbuf_r+0x2e>
 80175ea:	e7d6      	b.n	801759a <__swbuf_r+0x2a>

080175ec <__swsetup_r>:
 80175ec:	b538      	push	{r3, r4, r5, lr}
 80175ee:	4b29      	ldr	r3, [pc, #164]	@ (8017694 <__swsetup_r+0xa8>)
 80175f0:	4605      	mov	r5, r0
 80175f2:	6818      	ldr	r0, [r3, #0]
 80175f4:	460c      	mov	r4, r1
 80175f6:	b118      	cbz	r0, 8017600 <__swsetup_r+0x14>
 80175f8:	6a03      	ldr	r3, [r0, #32]
 80175fa:	b90b      	cbnz	r3, 8017600 <__swsetup_r+0x14>
 80175fc:	f7fd f8bc 	bl	8014778 <__sinit>
 8017600:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017604:	0719      	lsls	r1, r3, #28
 8017606:	d422      	bmi.n	801764e <__swsetup_r+0x62>
 8017608:	06da      	lsls	r2, r3, #27
 801760a:	d407      	bmi.n	801761c <__swsetup_r+0x30>
 801760c:	2209      	movs	r2, #9
 801760e:	602a      	str	r2, [r5, #0]
 8017610:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017614:	81a3      	strh	r3, [r4, #12]
 8017616:	f04f 30ff 	mov.w	r0, #4294967295
 801761a:	e033      	b.n	8017684 <__swsetup_r+0x98>
 801761c:	0758      	lsls	r0, r3, #29
 801761e:	d512      	bpl.n	8017646 <__swsetup_r+0x5a>
 8017620:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017622:	b141      	cbz	r1, 8017636 <__swsetup_r+0x4a>
 8017624:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017628:	4299      	cmp	r1, r3
 801762a:	d002      	beq.n	8017632 <__swsetup_r+0x46>
 801762c:	4628      	mov	r0, r5
 801762e:	f7fe f823 	bl	8015678 <_free_r>
 8017632:	2300      	movs	r3, #0
 8017634:	6363      	str	r3, [r4, #52]	@ 0x34
 8017636:	89a3      	ldrh	r3, [r4, #12]
 8017638:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801763c:	81a3      	strh	r3, [r4, #12]
 801763e:	2300      	movs	r3, #0
 8017640:	6063      	str	r3, [r4, #4]
 8017642:	6923      	ldr	r3, [r4, #16]
 8017644:	6023      	str	r3, [r4, #0]
 8017646:	89a3      	ldrh	r3, [r4, #12]
 8017648:	f043 0308 	orr.w	r3, r3, #8
 801764c:	81a3      	strh	r3, [r4, #12]
 801764e:	6923      	ldr	r3, [r4, #16]
 8017650:	b94b      	cbnz	r3, 8017666 <__swsetup_r+0x7a>
 8017652:	89a3      	ldrh	r3, [r4, #12]
 8017654:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017658:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801765c:	d003      	beq.n	8017666 <__swsetup_r+0x7a>
 801765e:	4621      	mov	r1, r4
 8017660:	4628      	mov	r0, r5
 8017662:	f000 fc5d 	bl	8017f20 <__smakebuf_r>
 8017666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801766a:	f013 0201 	ands.w	r2, r3, #1
 801766e:	d00a      	beq.n	8017686 <__swsetup_r+0x9a>
 8017670:	2200      	movs	r2, #0
 8017672:	60a2      	str	r2, [r4, #8]
 8017674:	6962      	ldr	r2, [r4, #20]
 8017676:	4252      	negs	r2, r2
 8017678:	61a2      	str	r2, [r4, #24]
 801767a:	6922      	ldr	r2, [r4, #16]
 801767c:	b942      	cbnz	r2, 8017690 <__swsetup_r+0xa4>
 801767e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017682:	d1c5      	bne.n	8017610 <__swsetup_r+0x24>
 8017684:	bd38      	pop	{r3, r4, r5, pc}
 8017686:	0799      	lsls	r1, r3, #30
 8017688:	bf58      	it	pl
 801768a:	6962      	ldrpl	r2, [r4, #20]
 801768c:	60a2      	str	r2, [r4, #8]
 801768e:	e7f4      	b.n	801767a <__swsetup_r+0x8e>
 8017690:	2000      	movs	r0, #0
 8017692:	e7f7      	b.n	8017684 <__swsetup_r+0x98>
 8017694:	200001d4 	.word	0x200001d4

08017698 <memmove>:
 8017698:	4288      	cmp	r0, r1
 801769a:	b510      	push	{r4, lr}
 801769c:	eb01 0402 	add.w	r4, r1, r2
 80176a0:	d902      	bls.n	80176a8 <memmove+0x10>
 80176a2:	4284      	cmp	r4, r0
 80176a4:	4623      	mov	r3, r4
 80176a6:	d807      	bhi.n	80176b8 <memmove+0x20>
 80176a8:	1e43      	subs	r3, r0, #1
 80176aa:	42a1      	cmp	r1, r4
 80176ac:	d008      	beq.n	80176c0 <memmove+0x28>
 80176ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80176b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80176b6:	e7f8      	b.n	80176aa <memmove+0x12>
 80176b8:	4402      	add	r2, r0
 80176ba:	4601      	mov	r1, r0
 80176bc:	428a      	cmp	r2, r1
 80176be:	d100      	bne.n	80176c2 <memmove+0x2a>
 80176c0:	bd10      	pop	{r4, pc}
 80176c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80176c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80176ca:	e7f7      	b.n	80176bc <memmove+0x24>

080176cc <strncmp>:
 80176cc:	b510      	push	{r4, lr}
 80176ce:	b16a      	cbz	r2, 80176ec <strncmp+0x20>
 80176d0:	3901      	subs	r1, #1
 80176d2:	1884      	adds	r4, r0, r2
 80176d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80176d8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80176dc:	429a      	cmp	r2, r3
 80176de:	d103      	bne.n	80176e8 <strncmp+0x1c>
 80176e0:	42a0      	cmp	r0, r4
 80176e2:	d001      	beq.n	80176e8 <strncmp+0x1c>
 80176e4:	2a00      	cmp	r2, #0
 80176e6:	d1f5      	bne.n	80176d4 <strncmp+0x8>
 80176e8:	1ad0      	subs	r0, r2, r3
 80176ea:	bd10      	pop	{r4, pc}
 80176ec:	4610      	mov	r0, r2
 80176ee:	e7fc      	b.n	80176ea <strncmp+0x1e>

080176f0 <_sbrk_r>:
 80176f0:	b538      	push	{r3, r4, r5, lr}
 80176f2:	4d06      	ldr	r5, [pc, #24]	@ (801770c <_sbrk_r+0x1c>)
 80176f4:	2300      	movs	r3, #0
 80176f6:	4604      	mov	r4, r0
 80176f8:	4608      	mov	r0, r1
 80176fa:	602b      	str	r3, [r5, #0]
 80176fc:	f7ec fe3c 	bl	8004378 <_sbrk>
 8017700:	1c43      	adds	r3, r0, #1
 8017702:	d102      	bne.n	801770a <_sbrk_r+0x1a>
 8017704:	682b      	ldr	r3, [r5, #0]
 8017706:	b103      	cbz	r3, 801770a <_sbrk_r+0x1a>
 8017708:	6023      	str	r3, [r4, #0]
 801770a:	bd38      	pop	{r3, r4, r5, pc}
 801770c:	20004fcc 	.word	0x20004fcc

08017710 <memcpy>:
 8017710:	440a      	add	r2, r1
 8017712:	4291      	cmp	r1, r2
 8017714:	f100 33ff 	add.w	r3, r0, #4294967295
 8017718:	d100      	bne.n	801771c <memcpy+0xc>
 801771a:	4770      	bx	lr
 801771c:	b510      	push	{r4, lr}
 801771e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017722:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017726:	4291      	cmp	r1, r2
 8017728:	d1f9      	bne.n	801771e <memcpy+0xe>
 801772a:	bd10      	pop	{r4, pc}
 801772c:	0000      	movs	r0, r0
	...

08017730 <nan>:
 8017730:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017738 <nan+0x8>
 8017734:	4770      	bx	lr
 8017736:	bf00      	nop
 8017738:	00000000 	.word	0x00000000
 801773c:	7ff80000 	.word	0x7ff80000

08017740 <__assert_func>:
 8017740:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017742:	4614      	mov	r4, r2
 8017744:	461a      	mov	r2, r3
 8017746:	4b09      	ldr	r3, [pc, #36]	@ (801776c <__assert_func+0x2c>)
 8017748:	681b      	ldr	r3, [r3, #0]
 801774a:	4605      	mov	r5, r0
 801774c:	68d8      	ldr	r0, [r3, #12]
 801774e:	b954      	cbnz	r4, 8017766 <__assert_func+0x26>
 8017750:	4b07      	ldr	r3, [pc, #28]	@ (8017770 <__assert_func+0x30>)
 8017752:	461c      	mov	r4, r3
 8017754:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017758:	9100      	str	r1, [sp, #0]
 801775a:	462b      	mov	r3, r5
 801775c:	4905      	ldr	r1, [pc, #20]	@ (8017774 <__assert_func+0x34>)
 801775e:	f000 fba7 	bl	8017eb0 <fiprintf>
 8017762:	f000 fc3b 	bl	8017fdc <abort>
 8017766:	4b04      	ldr	r3, [pc, #16]	@ (8017778 <__assert_func+0x38>)
 8017768:	e7f4      	b.n	8017754 <__assert_func+0x14>
 801776a:	bf00      	nop
 801776c:	200001d4 	.word	0x200001d4
 8017770:	080263d5 	.word	0x080263d5
 8017774:	080263a7 	.word	0x080263a7
 8017778:	0802639a 	.word	0x0802639a

0801777c <_calloc_r>:
 801777c:	b570      	push	{r4, r5, r6, lr}
 801777e:	fba1 5402 	umull	r5, r4, r1, r2
 8017782:	b93c      	cbnz	r4, 8017794 <_calloc_r+0x18>
 8017784:	4629      	mov	r1, r5
 8017786:	f7fd ffeb 	bl	8015760 <_malloc_r>
 801778a:	4606      	mov	r6, r0
 801778c:	b928      	cbnz	r0, 801779a <_calloc_r+0x1e>
 801778e:	2600      	movs	r6, #0
 8017790:	4630      	mov	r0, r6
 8017792:	bd70      	pop	{r4, r5, r6, pc}
 8017794:	220c      	movs	r2, #12
 8017796:	6002      	str	r2, [r0, #0]
 8017798:	e7f9      	b.n	801778e <_calloc_r+0x12>
 801779a:	462a      	mov	r2, r5
 801779c:	4621      	mov	r1, r4
 801779e:	f7fd f896 	bl	80148ce <memset>
 80177a2:	e7f5      	b.n	8017790 <_calloc_r+0x14>

080177a4 <rshift>:
 80177a4:	6903      	ldr	r3, [r0, #16]
 80177a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80177aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80177ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80177b2:	f100 0414 	add.w	r4, r0, #20
 80177b6:	dd45      	ble.n	8017844 <rshift+0xa0>
 80177b8:	f011 011f 	ands.w	r1, r1, #31
 80177bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80177c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80177c4:	d10c      	bne.n	80177e0 <rshift+0x3c>
 80177c6:	f100 0710 	add.w	r7, r0, #16
 80177ca:	4629      	mov	r1, r5
 80177cc:	42b1      	cmp	r1, r6
 80177ce:	d334      	bcc.n	801783a <rshift+0x96>
 80177d0:	1a9b      	subs	r3, r3, r2
 80177d2:	009b      	lsls	r3, r3, #2
 80177d4:	1eea      	subs	r2, r5, #3
 80177d6:	4296      	cmp	r6, r2
 80177d8:	bf38      	it	cc
 80177da:	2300      	movcc	r3, #0
 80177dc:	4423      	add	r3, r4
 80177de:	e015      	b.n	801780c <rshift+0x68>
 80177e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80177e4:	f1c1 0820 	rsb	r8, r1, #32
 80177e8:	40cf      	lsrs	r7, r1
 80177ea:	f105 0e04 	add.w	lr, r5, #4
 80177ee:	46a1      	mov	r9, r4
 80177f0:	4576      	cmp	r6, lr
 80177f2:	46f4      	mov	ip, lr
 80177f4:	d815      	bhi.n	8017822 <rshift+0x7e>
 80177f6:	1a9a      	subs	r2, r3, r2
 80177f8:	0092      	lsls	r2, r2, #2
 80177fa:	3a04      	subs	r2, #4
 80177fc:	3501      	adds	r5, #1
 80177fe:	42ae      	cmp	r6, r5
 8017800:	bf38      	it	cc
 8017802:	2200      	movcc	r2, #0
 8017804:	18a3      	adds	r3, r4, r2
 8017806:	50a7      	str	r7, [r4, r2]
 8017808:	b107      	cbz	r7, 801780c <rshift+0x68>
 801780a:	3304      	adds	r3, #4
 801780c:	1b1a      	subs	r2, r3, r4
 801780e:	42a3      	cmp	r3, r4
 8017810:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017814:	bf08      	it	eq
 8017816:	2300      	moveq	r3, #0
 8017818:	6102      	str	r2, [r0, #16]
 801781a:	bf08      	it	eq
 801781c:	6143      	streq	r3, [r0, #20]
 801781e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017822:	f8dc c000 	ldr.w	ip, [ip]
 8017826:	fa0c fc08 	lsl.w	ip, ip, r8
 801782a:	ea4c 0707 	orr.w	r7, ip, r7
 801782e:	f849 7b04 	str.w	r7, [r9], #4
 8017832:	f85e 7b04 	ldr.w	r7, [lr], #4
 8017836:	40cf      	lsrs	r7, r1
 8017838:	e7da      	b.n	80177f0 <rshift+0x4c>
 801783a:	f851 cb04 	ldr.w	ip, [r1], #4
 801783e:	f847 cf04 	str.w	ip, [r7, #4]!
 8017842:	e7c3      	b.n	80177cc <rshift+0x28>
 8017844:	4623      	mov	r3, r4
 8017846:	e7e1      	b.n	801780c <rshift+0x68>

08017848 <__hexdig_fun>:
 8017848:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801784c:	2b09      	cmp	r3, #9
 801784e:	d802      	bhi.n	8017856 <__hexdig_fun+0xe>
 8017850:	3820      	subs	r0, #32
 8017852:	b2c0      	uxtb	r0, r0
 8017854:	4770      	bx	lr
 8017856:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801785a:	2b05      	cmp	r3, #5
 801785c:	d801      	bhi.n	8017862 <__hexdig_fun+0x1a>
 801785e:	3847      	subs	r0, #71	@ 0x47
 8017860:	e7f7      	b.n	8017852 <__hexdig_fun+0xa>
 8017862:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8017866:	2b05      	cmp	r3, #5
 8017868:	d801      	bhi.n	801786e <__hexdig_fun+0x26>
 801786a:	3827      	subs	r0, #39	@ 0x27
 801786c:	e7f1      	b.n	8017852 <__hexdig_fun+0xa>
 801786e:	2000      	movs	r0, #0
 8017870:	4770      	bx	lr
	...

08017874 <__gethex>:
 8017874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017878:	b085      	sub	sp, #20
 801787a:	468a      	mov	sl, r1
 801787c:	9302      	str	r3, [sp, #8]
 801787e:	680b      	ldr	r3, [r1, #0]
 8017880:	9001      	str	r0, [sp, #4]
 8017882:	4690      	mov	r8, r2
 8017884:	1c9c      	adds	r4, r3, #2
 8017886:	46a1      	mov	r9, r4
 8017888:	f814 0b01 	ldrb.w	r0, [r4], #1
 801788c:	2830      	cmp	r0, #48	@ 0x30
 801788e:	d0fa      	beq.n	8017886 <__gethex+0x12>
 8017890:	eba9 0303 	sub.w	r3, r9, r3
 8017894:	f1a3 0b02 	sub.w	fp, r3, #2
 8017898:	f7ff ffd6 	bl	8017848 <__hexdig_fun>
 801789c:	4605      	mov	r5, r0
 801789e:	2800      	cmp	r0, #0
 80178a0:	d168      	bne.n	8017974 <__gethex+0x100>
 80178a2:	49a0      	ldr	r1, [pc, #640]	@ (8017b24 <__gethex+0x2b0>)
 80178a4:	2201      	movs	r2, #1
 80178a6:	4648      	mov	r0, r9
 80178a8:	f7ff ff10 	bl	80176cc <strncmp>
 80178ac:	4607      	mov	r7, r0
 80178ae:	2800      	cmp	r0, #0
 80178b0:	d167      	bne.n	8017982 <__gethex+0x10e>
 80178b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80178b6:	4626      	mov	r6, r4
 80178b8:	f7ff ffc6 	bl	8017848 <__hexdig_fun>
 80178bc:	2800      	cmp	r0, #0
 80178be:	d062      	beq.n	8017986 <__gethex+0x112>
 80178c0:	4623      	mov	r3, r4
 80178c2:	7818      	ldrb	r0, [r3, #0]
 80178c4:	2830      	cmp	r0, #48	@ 0x30
 80178c6:	4699      	mov	r9, r3
 80178c8:	f103 0301 	add.w	r3, r3, #1
 80178cc:	d0f9      	beq.n	80178c2 <__gethex+0x4e>
 80178ce:	f7ff ffbb 	bl	8017848 <__hexdig_fun>
 80178d2:	fab0 f580 	clz	r5, r0
 80178d6:	096d      	lsrs	r5, r5, #5
 80178d8:	f04f 0b01 	mov.w	fp, #1
 80178dc:	464a      	mov	r2, r9
 80178de:	4616      	mov	r6, r2
 80178e0:	3201      	adds	r2, #1
 80178e2:	7830      	ldrb	r0, [r6, #0]
 80178e4:	f7ff ffb0 	bl	8017848 <__hexdig_fun>
 80178e8:	2800      	cmp	r0, #0
 80178ea:	d1f8      	bne.n	80178de <__gethex+0x6a>
 80178ec:	498d      	ldr	r1, [pc, #564]	@ (8017b24 <__gethex+0x2b0>)
 80178ee:	2201      	movs	r2, #1
 80178f0:	4630      	mov	r0, r6
 80178f2:	f7ff feeb 	bl	80176cc <strncmp>
 80178f6:	2800      	cmp	r0, #0
 80178f8:	d13f      	bne.n	801797a <__gethex+0x106>
 80178fa:	b944      	cbnz	r4, 801790e <__gethex+0x9a>
 80178fc:	1c74      	adds	r4, r6, #1
 80178fe:	4622      	mov	r2, r4
 8017900:	4616      	mov	r6, r2
 8017902:	3201      	adds	r2, #1
 8017904:	7830      	ldrb	r0, [r6, #0]
 8017906:	f7ff ff9f 	bl	8017848 <__hexdig_fun>
 801790a:	2800      	cmp	r0, #0
 801790c:	d1f8      	bne.n	8017900 <__gethex+0x8c>
 801790e:	1ba4      	subs	r4, r4, r6
 8017910:	00a7      	lsls	r7, r4, #2
 8017912:	7833      	ldrb	r3, [r6, #0]
 8017914:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8017918:	2b50      	cmp	r3, #80	@ 0x50
 801791a:	d13e      	bne.n	801799a <__gethex+0x126>
 801791c:	7873      	ldrb	r3, [r6, #1]
 801791e:	2b2b      	cmp	r3, #43	@ 0x2b
 8017920:	d033      	beq.n	801798a <__gethex+0x116>
 8017922:	2b2d      	cmp	r3, #45	@ 0x2d
 8017924:	d034      	beq.n	8017990 <__gethex+0x11c>
 8017926:	1c71      	adds	r1, r6, #1
 8017928:	2400      	movs	r4, #0
 801792a:	7808      	ldrb	r0, [r1, #0]
 801792c:	f7ff ff8c 	bl	8017848 <__hexdig_fun>
 8017930:	1e43      	subs	r3, r0, #1
 8017932:	b2db      	uxtb	r3, r3
 8017934:	2b18      	cmp	r3, #24
 8017936:	d830      	bhi.n	801799a <__gethex+0x126>
 8017938:	f1a0 0210 	sub.w	r2, r0, #16
 801793c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017940:	f7ff ff82 	bl	8017848 <__hexdig_fun>
 8017944:	f100 3cff 	add.w	ip, r0, #4294967295
 8017948:	fa5f fc8c 	uxtb.w	ip, ip
 801794c:	f1bc 0f18 	cmp.w	ip, #24
 8017950:	f04f 030a 	mov.w	r3, #10
 8017954:	d91e      	bls.n	8017994 <__gethex+0x120>
 8017956:	b104      	cbz	r4, 801795a <__gethex+0xe6>
 8017958:	4252      	negs	r2, r2
 801795a:	4417      	add	r7, r2
 801795c:	f8ca 1000 	str.w	r1, [sl]
 8017960:	b1ed      	cbz	r5, 801799e <__gethex+0x12a>
 8017962:	f1bb 0f00 	cmp.w	fp, #0
 8017966:	bf0c      	ite	eq
 8017968:	2506      	moveq	r5, #6
 801796a:	2500      	movne	r5, #0
 801796c:	4628      	mov	r0, r5
 801796e:	b005      	add	sp, #20
 8017970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017974:	2500      	movs	r5, #0
 8017976:	462c      	mov	r4, r5
 8017978:	e7b0      	b.n	80178dc <__gethex+0x68>
 801797a:	2c00      	cmp	r4, #0
 801797c:	d1c7      	bne.n	801790e <__gethex+0x9a>
 801797e:	4627      	mov	r7, r4
 8017980:	e7c7      	b.n	8017912 <__gethex+0x9e>
 8017982:	464e      	mov	r6, r9
 8017984:	462f      	mov	r7, r5
 8017986:	2501      	movs	r5, #1
 8017988:	e7c3      	b.n	8017912 <__gethex+0x9e>
 801798a:	2400      	movs	r4, #0
 801798c:	1cb1      	adds	r1, r6, #2
 801798e:	e7cc      	b.n	801792a <__gethex+0xb6>
 8017990:	2401      	movs	r4, #1
 8017992:	e7fb      	b.n	801798c <__gethex+0x118>
 8017994:	fb03 0002 	mla	r0, r3, r2, r0
 8017998:	e7ce      	b.n	8017938 <__gethex+0xc4>
 801799a:	4631      	mov	r1, r6
 801799c:	e7de      	b.n	801795c <__gethex+0xe8>
 801799e:	eba6 0309 	sub.w	r3, r6, r9
 80179a2:	3b01      	subs	r3, #1
 80179a4:	4629      	mov	r1, r5
 80179a6:	2b07      	cmp	r3, #7
 80179a8:	dc0a      	bgt.n	80179c0 <__gethex+0x14c>
 80179aa:	9801      	ldr	r0, [sp, #4]
 80179ac:	f7fd ff64 	bl	8015878 <_Balloc>
 80179b0:	4604      	mov	r4, r0
 80179b2:	b940      	cbnz	r0, 80179c6 <__gethex+0x152>
 80179b4:	4b5c      	ldr	r3, [pc, #368]	@ (8017b28 <__gethex+0x2b4>)
 80179b6:	4602      	mov	r2, r0
 80179b8:	21e4      	movs	r1, #228	@ 0xe4
 80179ba:	485c      	ldr	r0, [pc, #368]	@ (8017b2c <__gethex+0x2b8>)
 80179bc:	f7ff fec0 	bl	8017740 <__assert_func>
 80179c0:	3101      	adds	r1, #1
 80179c2:	105b      	asrs	r3, r3, #1
 80179c4:	e7ef      	b.n	80179a6 <__gethex+0x132>
 80179c6:	f100 0a14 	add.w	sl, r0, #20
 80179ca:	2300      	movs	r3, #0
 80179cc:	4655      	mov	r5, sl
 80179ce:	469b      	mov	fp, r3
 80179d0:	45b1      	cmp	r9, r6
 80179d2:	d337      	bcc.n	8017a44 <__gethex+0x1d0>
 80179d4:	f845 bb04 	str.w	fp, [r5], #4
 80179d8:	eba5 050a 	sub.w	r5, r5, sl
 80179dc:	10ad      	asrs	r5, r5, #2
 80179de:	6125      	str	r5, [r4, #16]
 80179e0:	4658      	mov	r0, fp
 80179e2:	f7fe f83b 	bl	8015a5c <__hi0bits>
 80179e6:	016d      	lsls	r5, r5, #5
 80179e8:	f8d8 6000 	ldr.w	r6, [r8]
 80179ec:	1a2d      	subs	r5, r5, r0
 80179ee:	42b5      	cmp	r5, r6
 80179f0:	dd54      	ble.n	8017a9c <__gethex+0x228>
 80179f2:	1bad      	subs	r5, r5, r6
 80179f4:	4629      	mov	r1, r5
 80179f6:	4620      	mov	r0, r4
 80179f8:	f7fe fbcf 	bl	801619a <__any_on>
 80179fc:	4681      	mov	r9, r0
 80179fe:	b178      	cbz	r0, 8017a20 <__gethex+0x1ac>
 8017a00:	1e6b      	subs	r3, r5, #1
 8017a02:	1159      	asrs	r1, r3, #5
 8017a04:	f003 021f 	and.w	r2, r3, #31
 8017a08:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8017a0c:	f04f 0901 	mov.w	r9, #1
 8017a10:	fa09 f202 	lsl.w	r2, r9, r2
 8017a14:	420a      	tst	r2, r1
 8017a16:	d003      	beq.n	8017a20 <__gethex+0x1ac>
 8017a18:	454b      	cmp	r3, r9
 8017a1a:	dc36      	bgt.n	8017a8a <__gethex+0x216>
 8017a1c:	f04f 0902 	mov.w	r9, #2
 8017a20:	4629      	mov	r1, r5
 8017a22:	4620      	mov	r0, r4
 8017a24:	f7ff febe 	bl	80177a4 <rshift>
 8017a28:	442f      	add	r7, r5
 8017a2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017a2e:	42bb      	cmp	r3, r7
 8017a30:	da42      	bge.n	8017ab8 <__gethex+0x244>
 8017a32:	9801      	ldr	r0, [sp, #4]
 8017a34:	4621      	mov	r1, r4
 8017a36:	f7fd ff5f 	bl	80158f8 <_Bfree>
 8017a3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017a3c:	2300      	movs	r3, #0
 8017a3e:	6013      	str	r3, [r2, #0]
 8017a40:	25a3      	movs	r5, #163	@ 0xa3
 8017a42:	e793      	b.n	801796c <__gethex+0xf8>
 8017a44:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8017a48:	2a2e      	cmp	r2, #46	@ 0x2e
 8017a4a:	d012      	beq.n	8017a72 <__gethex+0x1fe>
 8017a4c:	2b20      	cmp	r3, #32
 8017a4e:	d104      	bne.n	8017a5a <__gethex+0x1e6>
 8017a50:	f845 bb04 	str.w	fp, [r5], #4
 8017a54:	f04f 0b00 	mov.w	fp, #0
 8017a58:	465b      	mov	r3, fp
 8017a5a:	7830      	ldrb	r0, [r6, #0]
 8017a5c:	9303      	str	r3, [sp, #12]
 8017a5e:	f7ff fef3 	bl	8017848 <__hexdig_fun>
 8017a62:	9b03      	ldr	r3, [sp, #12]
 8017a64:	f000 000f 	and.w	r0, r0, #15
 8017a68:	4098      	lsls	r0, r3
 8017a6a:	ea4b 0b00 	orr.w	fp, fp, r0
 8017a6e:	3304      	adds	r3, #4
 8017a70:	e7ae      	b.n	80179d0 <__gethex+0x15c>
 8017a72:	45b1      	cmp	r9, r6
 8017a74:	d8ea      	bhi.n	8017a4c <__gethex+0x1d8>
 8017a76:	492b      	ldr	r1, [pc, #172]	@ (8017b24 <__gethex+0x2b0>)
 8017a78:	9303      	str	r3, [sp, #12]
 8017a7a:	2201      	movs	r2, #1
 8017a7c:	4630      	mov	r0, r6
 8017a7e:	f7ff fe25 	bl	80176cc <strncmp>
 8017a82:	9b03      	ldr	r3, [sp, #12]
 8017a84:	2800      	cmp	r0, #0
 8017a86:	d1e1      	bne.n	8017a4c <__gethex+0x1d8>
 8017a88:	e7a2      	b.n	80179d0 <__gethex+0x15c>
 8017a8a:	1ea9      	subs	r1, r5, #2
 8017a8c:	4620      	mov	r0, r4
 8017a8e:	f7fe fb84 	bl	801619a <__any_on>
 8017a92:	2800      	cmp	r0, #0
 8017a94:	d0c2      	beq.n	8017a1c <__gethex+0x1a8>
 8017a96:	f04f 0903 	mov.w	r9, #3
 8017a9a:	e7c1      	b.n	8017a20 <__gethex+0x1ac>
 8017a9c:	da09      	bge.n	8017ab2 <__gethex+0x23e>
 8017a9e:	1b75      	subs	r5, r6, r5
 8017aa0:	4621      	mov	r1, r4
 8017aa2:	9801      	ldr	r0, [sp, #4]
 8017aa4:	462a      	mov	r2, r5
 8017aa6:	f7fe f93f 	bl	8015d28 <__lshift>
 8017aaa:	1b7f      	subs	r7, r7, r5
 8017aac:	4604      	mov	r4, r0
 8017aae:	f100 0a14 	add.w	sl, r0, #20
 8017ab2:	f04f 0900 	mov.w	r9, #0
 8017ab6:	e7b8      	b.n	8017a2a <__gethex+0x1b6>
 8017ab8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8017abc:	42bd      	cmp	r5, r7
 8017abe:	dd6f      	ble.n	8017ba0 <__gethex+0x32c>
 8017ac0:	1bed      	subs	r5, r5, r7
 8017ac2:	42ae      	cmp	r6, r5
 8017ac4:	dc34      	bgt.n	8017b30 <__gethex+0x2bc>
 8017ac6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017aca:	2b02      	cmp	r3, #2
 8017acc:	d022      	beq.n	8017b14 <__gethex+0x2a0>
 8017ace:	2b03      	cmp	r3, #3
 8017ad0:	d024      	beq.n	8017b1c <__gethex+0x2a8>
 8017ad2:	2b01      	cmp	r3, #1
 8017ad4:	d115      	bne.n	8017b02 <__gethex+0x28e>
 8017ad6:	42ae      	cmp	r6, r5
 8017ad8:	d113      	bne.n	8017b02 <__gethex+0x28e>
 8017ada:	2e01      	cmp	r6, #1
 8017adc:	d10b      	bne.n	8017af6 <__gethex+0x282>
 8017ade:	9a02      	ldr	r2, [sp, #8]
 8017ae0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017ae4:	6013      	str	r3, [r2, #0]
 8017ae6:	2301      	movs	r3, #1
 8017ae8:	6123      	str	r3, [r4, #16]
 8017aea:	f8ca 3000 	str.w	r3, [sl]
 8017aee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017af0:	2562      	movs	r5, #98	@ 0x62
 8017af2:	601c      	str	r4, [r3, #0]
 8017af4:	e73a      	b.n	801796c <__gethex+0xf8>
 8017af6:	1e71      	subs	r1, r6, #1
 8017af8:	4620      	mov	r0, r4
 8017afa:	f7fe fb4e 	bl	801619a <__any_on>
 8017afe:	2800      	cmp	r0, #0
 8017b00:	d1ed      	bne.n	8017ade <__gethex+0x26a>
 8017b02:	9801      	ldr	r0, [sp, #4]
 8017b04:	4621      	mov	r1, r4
 8017b06:	f7fd fef7 	bl	80158f8 <_Bfree>
 8017b0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017b0c:	2300      	movs	r3, #0
 8017b0e:	6013      	str	r3, [r2, #0]
 8017b10:	2550      	movs	r5, #80	@ 0x50
 8017b12:	e72b      	b.n	801796c <__gethex+0xf8>
 8017b14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017b16:	2b00      	cmp	r3, #0
 8017b18:	d1f3      	bne.n	8017b02 <__gethex+0x28e>
 8017b1a:	e7e0      	b.n	8017ade <__gethex+0x26a>
 8017b1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017b1e:	2b00      	cmp	r3, #0
 8017b20:	d1dd      	bne.n	8017ade <__gethex+0x26a>
 8017b22:	e7ee      	b.n	8017b02 <__gethex+0x28e>
 8017b24:	08026228 	.word	0x08026228
 8017b28:	080260c1 	.word	0x080260c1
 8017b2c:	080263d6 	.word	0x080263d6
 8017b30:	1e6f      	subs	r7, r5, #1
 8017b32:	f1b9 0f00 	cmp.w	r9, #0
 8017b36:	d130      	bne.n	8017b9a <__gethex+0x326>
 8017b38:	b127      	cbz	r7, 8017b44 <__gethex+0x2d0>
 8017b3a:	4639      	mov	r1, r7
 8017b3c:	4620      	mov	r0, r4
 8017b3e:	f7fe fb2c 	bl	801619a <__any_on>
 8017b42:	4681      	mov	r9, r0
 8017b44:	117a      	asrs	r2, r7, #5
 8017b46:	2301      	movs	r3, #1
 8017b48:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017b4c:	f007 071f 	and.w	r7, r7, #31
 8017b50:	40bb      	lsls	r3, r7
 8017b52:	4213      	tst	r3, r2
 8017b54:	4629      	mov	r1, r5
 8017b56:	4620      	mov	r0, r4
 8017b58:	bf18      	it	ne
 8017b5a:	f049 0902 	orrne.w	r9, r9, #2
 8017b5e:	f7ff fe21 	bl	80177a4 <rshift>
 8017b62:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8017b66:	1b76      	subs	r6, r6, r5
 8017b68:	2502      	movs	r5, #2
 8017b6a:	f1b9 0f00 	cmp.w	r9, #0
 8017b6e:	d047      	beq.n	8017c00 <__gethex+0x38c>
 8017b70:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017b74:	2b02      	cmp	r3, #2
 8017b76:	d015      	beq.n	8017ba4 <__gethex+0x330>
 8017b78:	2b03      	cmp	r3, #3
 8017b7a:	d017      	beq.n	8017bac <__gethex+0x338>
 8017b7c:	2b01      	cmp	r3, #1
 8017b7e:	d109      	bne.n	8017b94 <__gethex+0x320>
 8017b80:	f019 0f02 	tst.w	r9, #2
 8017b84:	d006      	beq.n	8017b94 <__gethex+0x320>
 8017b86:	f8da 3000 	ldr.w	r3, [sl]
 8017b8a:	ea49 0903 	orr.w	r9, r9, r3
 8017b8e:	f019 0f01 	tst.w	r9, #1
 8017b92:	d10e      	bne.n	8017bb2 <__gethex+0x33e>
 8017b94:	f045 0510 	orr.w	r5, r5, #16
 8017b98:	e032      	b.n	8017c00 <__gethex+0x38c>
 8017b9a:	f04f 0901 	mov.w	r9, #1
 8017b9e:	e7d1      	b.n	8017b44 <__gethex+0x2d0>
 8017ba0:	2501      	movs	r5, #1
 8017ba2:	e7e2      	b.n	8017b6a <__gethex+0x2f6>
 8017ba4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017ba6:	f1c3 0301 	rsb	r3, r3, #1
 8017baa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017bac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	d0f0      	beq.n	8017b94 <__gethex+0x320>
 8017bb2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8017bb6:	f104 0314 	add.w	r3, r4, #20
 8017bba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8017bbe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8017bc2:	f04f 0c00 	mov.w	ip, #0
 8017bc6:	4618      	mov	r0, r3
 8017bc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8017bcc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017bd0:	d01b      	beq.n	8017c0a <__gethex+0x396>
 8017bd2:	3201      	adds	r2, #1
 8017bd4:	6002      	str	r2, [r0, #0]
 8017bd6:	2d02      	cmp	r5, #2
 8017bd8:	f104 0314 	add.w	r3, r4, #20
 8017bdc:	d13c      	bne.n	8017c58 <__gethex+0x3e4>
 8017bde:	f8d8 2000 	ldr.w	r2, [r8]
 8017be2:	3a01      	subs	r2, #1
 8017be4:	42b2      	cmp	r2, r6
 8017be6:	d109      	bne.n	8017bfc <__gethex+0x388>
 8017be8:	1171      	asrs	r1, r6, #5
 8017bea:	2201      	movs	r2, #1
 8017bec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017bf0:	f006 061f 	and.w	r6, r6, #31
 8017bf4:	fa02 f606 	lsl.w	r6, r2, r6
 8017bf8:	421e      	tst	r6, r3
 8017bfa:	d13a      	bne.n	8017c72 <__gethex+0x3fe>
 8017bfc:	f045 0520 	orr.w	r5, r5, #32
 8017c00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017c02:	601c      	str	r4, [r3, #0]
 8017c04:	9b02      	ldr	r3, [sp, #8]
 8017c06:	601f      	str	r7, [r3, #0]
 8017c08:	e6b0      	b.n	801796c <__gethex+0xf8>
 8017c0a:	4299      	cmp	r1, r3
 8017c0c:	f843 cc04 	str.w	ip, [r3, #-4]
 8017c10:	d8d9      	bhi.n	8017bc6 <__gethex+0x352>
 8017c12:	68a3      	ldr	r3, [r4, #8]
 8017c14:	459b      	cmp	fp, r3
 8017c16:	db17      	blt.n	8017c48 <__gethex+0x3d4>
 8017c18:	6861      	ldr	r1, [r4, #4]
 8017c1a:	9801      	ldr	r0, [sp, #4]
 8017c1c:	3101      	adds	r1, #1
 8017c1e:	f7fd fe2b 	bl	8015878 <_Balloc>
 8017c22:	4681      	mov	r9, r0
 8017c24:	b918      	cbnz	r0, 8017c2e <__gethex+0x3ba>
 8017c26:	4b1a      	ldr	r3, [pc, #104]	@ (8017c90 <__gethex+0x41c>)
 8017c28:	4602      	mov	r2, r0
 8017c2a:	2184      	movs	r1, #132	@ 0x84
 8017c2c:	e6c5      	b.n	80179ba <__gethex+0x146>
 8017c2e:	6922      	ldr	r2, [r4, #16]
 8017c30:	3202      	adds	r2, #2
 8017c32:	f104 010c 	add.w	r1, r4, #12
 8017c36:	0092      	lsls	r2, r2, #2
 8017c38:	300c      	adds	r0, #12
 8017c3a:	f7ff fd69 	bl	8017710 <memcpy>
 8017c3e:	4621      	mov	r1, r4
 8017c40:	9801      	ldr	r0, [sp, #4]
 8017c42:	f7fd fe59 	bl	80158f8 <_Bfree>
 8017c46:	464c      	mov	r4, r9
 8017c48:	6923      	ldr	r3, [r4, #16]
 8017c4a:	1c5a      	adds	r2, r3, #1
 8017c4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017c50:	6122      	str	r2, [r4, #16]
 8017c52:	2201      	movs	r2, #1
 8017c54:	615a      	str	r2, [r3, #20]
 8017c56:	e7be      	b.n	8017bd6 <__gethex+0x362>
 8017c58:	6922      	ldr	r2, [r4, #16]
 8017c5a:	455a      	cmp	r2, fp
 8017c5c:	dd0b      	ble.n	8017c76 <__gethex+0x402>
 8017c5e:	2101      	movs	r1, #1
 8017c60:	4620      	mov	r0, r4
 8017c62:	f7ff fd9f 	bl	80177a4 <rshift>
 8017c66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017c6a:	3701      	adds	r7, #1
 8017c6c:	42bb      	cmp	r3, r7
 8017c6e:	f6ff aee0 	blt.w	8017a32 <__gethex+0x1be>
 8017c72:	2501      	movs	r5, #1
 8017c74:	e7c2      	b.n	8017bfc <__gethex+0x388>
 8017c76:	f016 061f 	ands.w	r6, r6, #31
 8017c7a:	d0fa      	beq.n	8017c72 <__gethex+0x3fe>
 8017c7c:	4453      	add	r3, sl
 8017c7e:	f1c6 0620 	rsb	r6, r6, #32
 8017c82:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8017c86:	f7fd fee9 	bl	8015a5c <__hi0bits>
 8017c8a:	42b0      	cmp	r0, r6
 8017c8c:	dbe7      	blt.n	8017c5e <__gethex+0x3ea>
 8017c8e:	e7f0      	b.n	8017c72 <__gethex+0x3fe>
 8017c90:	080260c1 	.word	0x080260c1

08017c94 <L_shift>:
 8017c94:	f1c2 0208 	rsb	r2, r2, #8
 8017c98:	0092      	lsls	r2, r2, #2
 8017c9a:	b570      	push	{r4, r5, r6, lr}
 8017c9c:	f1c2 0620 	rsb	r6, r2, #32
 8017ca0:	6843      	ldr	r3, [r0, #4]
 8017ca2:	6804      	ldr	r4, [r0, #0]
 8017ca4:	fa03 f506 	lsl.w	r5, r3, r6
 8017ca8:	432c      	orrs	r4, r5
 8017caa:	40d3      	lsrs	r3, r2
 8017cac:	6004      	str	r4, [r0, #0]
 8017cae:	f840 3f04 	str.w	r3, [r0, #4]!
 8017cb2:	4288      	cmp	r0, r1
 8017cb4:	d3f4      	bcc.n	8017ca0 <L_shift+0xc>
 8017cb6:	bd70      	pop	{r4, r5, r6, pc}

08017cb8 <__match>:
 8017cb8:	b530      	push	{r4, r5, lr}
 8017cba:	6803      	ldr	r3, [r0, #0]
 8017cbc:	3301      	adds	r3, #1
 8017cbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017cc2:	b914      	cbnz	r4, 8017cca <__match+0x12>
 8017cc4:	6003      	str	r3, [r0, #0]
 8017cc6:	2001      	movs	r0, #1
 8017cc8:	bd30      	pop	{r4, r5, pc}
 8017cca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017cce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8017cd2:	2d19      	cmp	r5, #25
 8017cd4:	bf98      	it	ls
 8017cd6:	3220      	addls	r2, #32
 8017cd8:	42a2      	cmp	r2, r4
 8017cda:	d0f0      	beq.n	8017cbe <__match+0x6>
 8017cdc:	2000      	movs	r0, #0
 8017cde:	e7f3      	b.n	8017cc8 <__match+0x10>

08017ce0 <__hexnan>:
 8017ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ce4:	680b      	ldr	r3, [r1, #0]
 8017ce6:	6801      	ldr	r1, [r0, #0]
 8017ce8:	115e      	asrs	r6, r3, #5
 8017cea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017cee:	f013 031f 	ands.w	r3, r3, #31
 8017cf2:	b087      	sub	sp, #28
 8017cf4:	bf18      	it	ne
 8017cf6:	3604      	addne	r6, #4
 8017cf8:	2500      	movs	r5, #0
 8017cfa:	1f37      	subs	r7, r6, #4
 8017cfc:	4682      	mov	sl, r0
 8017cfe:	4690      	mov	r8, r2
 8017d00:	9301      	str	r3, [sp, #4]
 8017d02:	f846 5c04 	str.w	r5, [r6, #-4]
 8017d06:	46b9      	mov	r9, r7
 8017d08:	463c      	mov	r4, r7
 8017d0a:	9502      	str	r5, [sp, #8]
 8017d0c:	46ab      	mov	fp, r5
 8017d0e:	784a      	ldrb	r2, [r1, #1]
 8017d10:	1c4b      	adds	r3, r1, #1
 8017d12:	9303      	str	r3, [sp, #12]
 8017d14:	b342      	cbz	r2, 8017d68 <__hexnan+0x88>
 8017d16:	4610      	mov	r0, r2
 8017d18:	9105      	str	r1, [sp, #20]
 8017d1a:	9204      	str	r2, [sp, #16]
 8017d1c:	f7ff fd94 	bl	8017848 <__hexdig_fun>
 8017d20:	2800      	cmp	r0, #0
 8017d22:	d151      	bne.n	8017dc8 <__hexnan+0xe8>
 8017d24:	9a04      	ldr	r2, [sp, #16]
 8017d26:	9905      	ldr	r1, [sp, #20]
 8017d28:	2a20      	cmp	r2, #32
 8017d2a:	d818      	bhi.n	8017d5e <__hexnan+0x7e>
 8017d2c:	9b02      	ldr	r3, [sp, #8]
 8017d2e:	459b      	cmp	fp, r3
 8017d30:	dd13      	ble.n	8017d5a <__hexnan+0x7a>
 8017d32:	454c      	cmp	r4, r9
 8017d34:	d206      	bcs.n	8017d44 <__hexnan+0x64>
 8017d36:	2d07      	cmp	r5, #7
 8017d38:	dc04      	bgt.n	8017d44 <__hexnan+0x64>
 8017d3a:	462a      	mov	r2, r5
 8017d3c:	4649      	mov	r1, r9
 8017d3e:	4620      	mov	r0, r4
 8017d40:	f7ff ffa8 	bl	8017c94 <L_shift>
 8017d44:	4544      	cmp	r4, r8
 8017d46:	d952      	bls.n	8017dee <__hexnan+0x10e>
 8017d48:	2300      	movs	r3, #0
 8017d4a:	f1a4 0904 	sub.w	r9, r4, #4
 8017d4e:	f844 3c04 	str.w	r3, [r4, #-4]
 8017d52:	f8cd b008 	str.w	fp, [sp, #8]
 8017d56:	464c      	mov	r4, r9
 8017d58:	461d      	mov	r5, r3
 8017d5a:	9903      	ldr	r1, [sp, #12]
 8017d5c:	e7d7      	b.n	8017d0e <__hexnan+0x2e>
 8017d5e:	2a29      	cmp	r2, #41	@ 0x29
 8017d60:	d157      	bne.n	8017e12 <__hexnan+0x132>
 8017d62:	3102      	adds	r1, #2
 8017d64:	f8ca 1000 	str.w	r1, [sl]
 8017d68:	f1bb 0f00 	cmp.w	fp, #0
 8017d6c:	d051      	beq.n	8017e12 <__hexnan+0x132>
 8017d6e:	454c      	cmp	r4, r9
 8017d70:	d206      	bcs.n	8017d80 <__hexnan+0xa0>
 8017d72:	2d07      	cmp	r5, #7
 8017d74:	dc04      	bgt.n	8017d80 <__hexnan+0xa0>
 8017d76:	462a      	mov	r2, r5
 8017d78:	4649      	mov	r1, r9
 8017d7a:	4620      	mov	r0, r4
 8017d7c:	f7ff ff8a 	bl	8017c94 <L_shift>
 8017d80:	4544      	cmp	r4, r8
 8017d82:	d936      	bls.n	8017df2 <__hexnan+0x112>
 8017d84:	f1a8 0204 	sub.w	r2, r8, #4
 8017d88:	4623      	mov	r3, r4
 8017d8a:	f853 1b04 	ldr.w	r1, [r3], #4
 8017d8e:	f842 1f04 	str.w	r1, [r2, #4]!
 8017d92:	429f      	cmp	r7, r3
 8017d94:	d2f9      	bcs.n	8017d8a <__hexnan+0xaa>
 8017d96:	1b3b      	subs	r3, r7, r4
 8017d98:	f023 0303 	bic.w	r3, r3, #3
 8017d9c:	3304      	adds	r3, #4
 8017d9e:	3401      	adds	r4, #1
 8017da0:	3e03      	subs	r6, #3
 8017da2:	42b4      	cmp	r4, r6
 8017da4:	bf88      	it	hi
 8017da6:	2304      	movhi	r3, #4
 8017da8:	4443      	add	r3, r8
 8017daa:	2200      	movs	r2, #0
 8017dac:	f843 2b04 	str.w	r2, [r3], #4
 8017db0:	429f      	cmp	r7, r3
 8017db2:	d2fb      	bcs.n	8017dac <__hexnan+0xcc>
 8017db4:	683b      	ldr	r3, [r7, #0]
 8017db6:	b91b      	cbnz	r3, 8017dc0 <__hexnan+0xe0>
 8017db8:	4547      	cmp	r7, r8
 8017dba:	d128      	bne.n	8017e0e <__hexnan+0x12e>
 8017dbc:	2301      	movs	r3, #1
 8017dbe:	603b      	str	r3, [r7, #0]
 8017dc0:	2005      	movs	r0, #5
 8017dc2:	b007      	add	sp, #28
 8017dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017dc8:	3501      	adds	r5, #1
 8017dca:	2d08      	cmp	r5, #8
 8017dcc:	f10b 0b01 	add.w	fp, fp, #1
 8017dd0:	dd06      	ble.n	8017de0 <__hexnan+0x100>
 8017dd2:	4544      	cmp	r4, r8
 8017dd4:	d9c1      	bls.n	8017d5a <__hexnan+0x7a>
 8017dd6:	2300      	movs	r3, #0
 8017dd8:	f844 3c04 	str.w	r3, [r4, #-4]
 8017ddc:	2501      	movs	r5, #1
 8017dde:	3c04      	subs	r4, #4
 8017de0:	6822      	ldr	r2, [r4, #0]
 8017de2:	f000 000f 	and.w	r0, r0, #15
 8017de6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017dea:	6020      	str	r0, [r4, #0]
 8017dec:	e7b5      	b.n	8017d5a <__hexnan+0x7a>
 8017dee:	2508      	movs	r5, #8
 8017df0:	e7b3      	b.n	8017d5a <__hexnan+0x7a>
 8017df2:	9b01      	ldr	r3, [sp, #4]
 8017df4:	2b00      	cmp	r3, #0
 8017df6:	d0dd      	beq.n	8017db4 <__hexnan+0xd4>
 8017df8:	f1c3 0320 	rsb	r3, r3, #32
 8017dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8017e00:	40da      	lsrs	r2, r3
 8017e02:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017e06:	4013      	ands	r3, r2
 8017e08:	f846 3c04 	str.w	r3, [r6, #-4]
 8017e0c:	e7d2      	b.n	8017db4 <__hexnan+0xd4>
 8017e0e:	3f04      	subs	r7, #4
 8017e10:	e7d0      	b.n	8017db4 <__hexnan+0xd4>
 8017e12:	2004      	movs	r0, #4
 8017e14:	e7d5      	b.n	8017dc2 <__hexnan+0xe2>

08017e16 <__ascii_mbtowc>:
 8017e16:	b082      	sub	sp, #8
 8017e18:	b901      	cbnz	r1, 8017e1c <__ascii_mbtowc+0x6>
 8017e1a:	a901      	add	r1, sp, #4
 8017e1c:	b142      	cbz	r2, 8017e30 <__ascii_mbtowc+0x1a>
 8017e1e:	b14b      	cbz	r3, 8017e34 <__ascii_mbtowc+0x1e>
 8017e20:	7813      	ldrb	r3, [r2, #0]
 8017e22:	600b      	str	r3, [r1, #0]
 8017e24:	7812      	ldrb	r2, [r2, #0]
 8017e26:	1e10      	subs	r0, r2, #0
 8017e28:	bf18      	it	ne
 8017e2a:	2001      	movne	r0, #1
 8017e2c:	b002      	add	sp, #8
 8017e2e:	4770      	bx	lr
 8017e30:	4610      	mov	r0, r2
 8017e32:	e7fb      	b.n	8017e2c <__ascii_mbtowc+0x16>
 8017e34:	f06f 0001 	mvn.w	r0, #1
 8017e38:	e7f8      	b.n	8017e2c <__ascii_mbtowc+0x16>

08017e3a <_realloc_r>:
 8017e3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e3e:	4680      	mov	r8, r0
 8017e40:	4615      	mov	r5, r2
 8017e42:	460c      	mov	r4, r1
 8017e44:	b921      	cbnz	r1, 8017e50 <_realloc_r+0x16>
 8017e46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017e4a:	4611      	mov	r1, r2
 8017e4c:	f7fd bc88 	b.w	8015760 <_malloc_r>
 8017e50:	b92a      	cbnz	r2, 8017e5e <_realloc_r+0x24>
 8017e52:	f7fd fc11 	bl	8015678 <_free_r>
 8017e56:	2400      	movs	r4, #0
 8017e58:	4620      	mov	r0, r4
 8017e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e5e:	f000 f8c4 	bl	8017fea <_malloc_usable_size_r>
 8017e62:	4285      	cmp	r5, r0
 8017e64:	4606      	mov	r6, r0
 8017e66:	d802      	bhi.n	8017e6e <_realloc_r+0x34>
 8017e68:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8017e6c:	d8f4      	bhi.n	8017e58 <_realloc_r+0x1e>
 8017e6e:	4629      	mov	r1, r5
 8017e70:	4640      	mov	r0, r8
 8017e72:	f7fd fc75 	bl	8015760 <_malloc_r>
 8017e76:	4607      	mov	r7, r0
 8017e78:	2800      	cmp	r0, #0
 8017e7a:	d0ec      	beq.n	8017e56 <_realloc_r+0x1c>
 8017e7c:	42b5      	cmp	r5, r6
 8017e7e:	462a      	mov	r2, r5
 8017e80:	4621      	mov	r1, r4
 8017e82:	bf28      	it	cs
 8017e84:	4632      	movcs	r2, r6
 8017e86:	f7ff fc43 	bl	8017710 <memcpy>
 8017e8a:	4621      	mov	r1, r4
 8017e8c:	4640      	mov	r0, r8
 8017e8e:	f7fd fbf3 	bl	8015678 <_free_r>
 8017e92:	463c      	mov	r4, r7
 8017e94:	e7e0      	b.n	8017e58 <_realloc_r+0x1e>

08017e96 <__ascii_wctomb>:
 8017e96:	4603      	mov	r3, r0
 8017e98:	4608      	mov	r0, r1
 8017e9a:	b141      	cbz	r1, 8017eae <__ascii_wctomb+0x18>
 8017e9c:	2aff      	cmp	r2, #255	@ 0xff
 8017e9e:	d904      	bls.n	8017eaa <__ascii_wctomb+0x14>
 8017ea0:	228a      	movs	r2, #138	@ 0x8a
 8017ea2:	601a      	str	r2, [r3, #0]
 8017ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8017ea8:	4770      	bx	lr
 8017eaa:	700a      	strb	r2, [r1, #0]
 8017eac:	2001      	movs	r0, #1
 8017eae:	4770      	bx	lr

08017eb0 <fiprintf>:
 8017eb0:	b40e      	push	{r1, r2, r3}
 8017eb2:	b503      	push	{r0, r1, lr}
 8017eb4:	4601      	mov	r1, r0
 8017eb6:	ab03      	add	r3, sp, #12
 8017eb8:	4805      	ldr	r0, [pc, #20]	@ (8017ed0 <fiprintf+0x20>)
 8017eba:	f853 2b04 	ldr.w	r2, [r3], #4
 8017ebe:	6800      	ldr	r0, [r0, #0]
 8017ec0:	9301      	str	r3, [sp, #4]
 8017ec2:	f7ff f991 	bl	80171e8 <_vfiprintf_r>
 8017ec6:	b002      	add	sp, #8
 8017ec8:	f85d eb04 	ldr.w	lr, [sp], #4
 8017ecc:	b003      	add	sp, #12
 8017ece:	4770      	bx	lr
 8017ed0:	200001d4 	.word	0x200001d4

08017ed4 <__swhatbuf_r>:
 8017ed4:	b570      	push	{r4, r5, r6, lr}
 8017ed6:	460c      	mov	r4, r1
 8017ed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017edc:	2900      	cmp	r1, #0
 8017ede:	b096      	sub	sp, #88	@ 0x58
 8017ee0:	4615      	mov	r5, r2
 8017ee2:	461e      	mov	r6, r3
 8017ee4:	da0d      	bge.n	8017f02 <__swhatbuf_r+0x2e>
 8017ee6:	89a3      	ldrh	r3, [r4, #12]
 8017ee8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017eec:	f04f 0100 	mov.w	r1, #0
 8017ef0:	bf14      	ite	ne
 8017ef2:	2340      	movne	r3, #64	@ 0x40
 8017ef4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017ef8:	2000      	movs	r0, #0
 8017efa:	6031      	str	r1, [r6, #0]
 8017efc:	602b      	str	r3, [r5, #0]
 8017efe:	b016      	add	sp, #88	@ 0x58
 8017f00:	bd70      	pop	{r4, r5, r6, pc}
 8017f02:	466a      	mov	r2, sp
 8017f04:	f000 f848 	bl	8017f98 <_fstat_r>
 8017f08:	2800      	cmp	r0, #0
 8017f0a:	dbec      	blt.n	8017ee6 <__swhatbuf_r+0x12>
 8017f0c:	9901      	ldr	r1, [sp, #4]
 8017f0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017f12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017f16:	4259      	negs	r1, r3
 8017f18:	4159      	adcs	r1, r3
 8017f1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017f1e:	e7eb      	b.n	8017ef8 <__swhatbuf_r+0x24>

08017f20 <__smakebuf_r>:
 8017f20:	898b      	ldrh	r3, [r1, #12]
 8017f22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017f24:	079d      	lsls	r5, r3, #30
 8017f26:	4606      	mov	r6, r0
 8017f28:	460c      	mov	r4, r1
 8017f2a:	d507      	bpl.n	8017f3c <__smakebuf_r+0x1c>
 8017f2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017f30:	6023      	str	r3, [r4, #0]
 8017f32:	6123      	str	r3, [r4, #16]
 8017f34:	2301      	movs	r3, #1
 8017f36:	6163      	str	r3, [r4, #20]
 8017f38:	b003      	add	sp, #12
 8017f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017f3c:	ab01      	add	r3, sp, #4
 8017f3e:	466a      	mov	r2, sp
 8017f40:	f7ff ffc8 	bl	8017ed4 <__swhatbuf_r>
 8017f44:	9f00      	ldr	r7, [sp, #0]
 8017f46:	4605      	mov	r5, r0
 8017f48:	4639      	mov	r1, r7
 8017f4a:	4630      	mov	r0, r6
 8017f4c:	f7fd fc08 	bl	8015760 <_malloc_r>
 8017f50:	b948      	cbnz	r0, 8017f66 <__smakebuf_r+0x46>
 8017f52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017f56:	059a      	lsls	r2, r3, #22
 8017f58:	d4ee      	bmi.n	8017f38 <__smakebuf_r+0x18>
 8017f5a:	f023 0303 	bic.w	r3, r3, #3
 8017f5e:	f043 0302 	orr.w	r3, r3, #2
 8017f62:	81a3      	strh	r3, [r4, #12]
 8017f64:	e7e2      	b.n	8017f2c <__smakebuf_r+0xc>
 8017f66:	89a3      	ldrh	r3, [r4, #12]
 8017f68:	6020      	str	r0, [r4, #0]
 8017f6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017f6e:	81a3      	strh	r3, [r4, #12]
 8017f70:	9b01      	ldr	r3, [sp, #4]
 8017f72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017f76:	b15b      	cbz	r3, 8017f90 <__smakebuf_r+0x70>
 8017f78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017f7c:	4630      	mov	r0, r6
 8017f7e:	f000 f81d 	bl	8017fbc <_isatty_r>
 8017f82:	b128      	cbz	r0, 8017f90 <__smakebuf_r+0x70>
 8017f84:	89a3      	ldrh	r3, [r4, #12]
 8017f86:	f023 0303 	bic.w	r3, r3, #3
 8017f8a:	f043 0301 	orr.w	r3, r3, #1
 8017f8e:	81a3      	strh	r3, [r4, #12]
 8017f90:	89a3      	ldrh	r3, [r4, #12]
 8017f92:	431d      	orrs	r5, r3
 8017f94:	81a5      	strh	r5, [r4, #12]
 8017f96:	e7cf      	b.n	8017f38 <__smakebuf_r+0x18>

08017f98 <_fstat_r>:
 8017f98:	b538      	push	{r3, r4, r5, lr}
 8017f9a:	4d07      	ldr	r5, [pc, #28]	@ (8017fb8 <_fstat_r+0x20>)
 8017f9c:	2300      	movs	r3, #0
 8017f9e:	4604      	mov	r4, r0
 8017fa0:	4608      	mov	r0, r1
 8017fa2:	4611      	mov	r1, r2
 8017fa4:	602b      	str	r3, [r5, #0]
 8017fa6:	f7ec f9bf 	bl	8004328 <_fstat>
 8017faa:	1c43      	adds	r3, r0, #1
 8017fac:	d102      	bne.n	8017fb4 <_fstat_r+0x1c>
 8017fae:	682b      	ldr	r3, [r5, #0]
 8017fb0:	b103      	cbz	r3, 8017fb4 <_fstat_r+0x1c>
 8017fb2:	6023      	str	r3, [r4, #0]
 8017fb4:	bd38      	pop	{r3, r4, r5, pc}
 8017fb6:	bf00      	nop
 8017fb8:	20004fcc 	.word	0x20004fcc

08017fbc <_isatty_r>:
 8017fbc:	b538      	push	{r3, r4, r5, lr}
 8017fbe:	4d06      	ldr	r5, [pc, #24]	@ (8017fd8 <_isatty_r+0x1c>)
 8017fc0:	2300      	movs	r3, #0
 8017fc2:	4604      	mov	r4, r0
 8017fc4:	4608      	mov	r0, r1
 8017fc6:	602b      	str	r3, [r5, #0]
 8017fc8:	f7ec f9be 	bl	8004348 <_isatty>
 8017fcc:	1c43      	adds	r3, r0, #1
 8017fce:	d102      	bne.n	8017fd6 <_isatty_r+0x1a>
 8017fd0:	682b      	ldr	r3, [r5, #0]
 8017fd2:	b103      	cbz	r3, 8017fd6 <_isatty_r+0x1a>
 8017fd4:	6023      	str	r3, [r4, #0]
 8017fd6:	bd38      	pop	{r3, r4, r5, pc}
 8017fd8:	20004fcc 	.word	0x20004fcc

08017fdc <abort>:
 8017fdc:	b508      	push	{r3, lr}
 8017fde:	2006      	movs	r0, #6
 8017fe0:	f000 f834 	bl	801804c <raise>
 8017fe4:	2001      	movs	r0, #1
 8017fe6:	f7ec f94f 	bl	8004288 <_exit>

08017fea <_malloc_usable_size_r>:
 8017fea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017fee:	1f18      	subs	r0, r3, #4
 8017ff0:	2b00      	cmp	r3, #0
 8017ff2:	bfbc      	itt	lt
 8017ff4:	580b      	ldrlt	r3, [r1, r0]
 8017ff6:	18c0      	addlt	r0, r0, r3
 8017ff8:	4770      	bx	lr

08017ffa <_raise_r>:
 8017ffa:	291f      	cmp	r1, #31
 8017ffc:	b538      	push	{r3, r4, r5, lr}
 8017ffe:	4605      	mov	r5, r0
 8018000:	460c      	mov	r4, r1
 8018002:	d904      	bls.n	801800e <_raise_r+0x14>
 8018004:	2316      	movs	r3, #22
 8018006:	6003      	str	r3, [r0, #0]
 8018008:	f04f 30ff 	mov.w	r0, #4294967295
 801800c:	bd38      	pop	{r3, r4, r5, pc}
 801800e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8018010:	b112      	cbz	r2, 8018018 <_raise_r+0x1e>
 8018012:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018016:	b94b      	cbnz	r3, 801802c <_raise_r+0x32>
 8018018:	4628      	mov	r0, r5
 801801a:	f000 f831 	bl	8018080 <_getpid_r>
 801801e:	4622      	mov	r2, r4
 8018020:	4601      	mov	r1, r0
 8018022:	4628      	mov	r0, r5
 8018024:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018028:	f000 b818 	b.w	801805c <_kill_r>
 801802c:	2b01      	cmp	r3, #1
 801802e:	d00a      	beq.n	8018046 <_raise_r+0x4c>
 8018030:	1c59      	adds	r1, r3, #1
 8018032:	d103      	bne.n	801803c <_raise_r+0x42>
 8018034:	2316      	movs	r3, #22
 8018036:	6003      	str	r3, [r0, #0]
 8018038:	2001      	movs	r0, #1
 801803a:	e7e7      	b.n	801800c <_raise_r+0x12>
 801803c:	2100      	movs	r1, #0
 801803e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018042:	4620      	mov	r0, r4
 8018044:	4798      	blx	r3
 8018046:	2000      	movs	r0, #0
 8018048:	e7e0      	b.n	801800c <_raise_r+0x12>
	...

0801804c <raise>:
 801804c:	4b02      	ldr	r3, [pc, #8]	@ (8018058 <raise+0xc>)
 801804e:	4601      	mov	r1, r0
 8018050:	6818      	ldr	r0, [r3, #0]
 8018052:	f7ff bfd2 	b.w	8017ffa <_raise_r>
 8018056:	bf00      	nop
 8018058:	200001d4 	.word	0x200001d4

0801805c <_kill_r>:
 801805c:	b538      	push	{r3, r4, r5, lr}
 801805e:	4d07      	ldr	r5, [pc, #28]	@ (801807c <_kill_r+0x20>)
 8018060:	2300      	movs	r3, #0
 8018062:	4604      	mov	r4, r0
 8018064:	4608      	mov	r0, r1
 8018066:	4611      	mov	r1, r2
 8018068:	602b      	str	r3, [r5, #0]
 801806a:	f7ec f8fd 	bl	8004268 <_kill>
 801806e:	1c43      	adds	r3, r0, #1
 8018070:	d102      	bne.n	8018078 <_kill_r+0x1c>
 8018072:	682b      	ldr	r3, [r5, #0]
 8018074:	b103      	cbz	r3, 8018078 <_kill_r+0x1c>
 8018076:	6023      	str	r3, [r4, #0]
 8018078:	bd38      	pop	{r3, r4, r5, pc}
 801807a:	bf00      	nop
 801807c:	20004fcc 	.word	0x20004fcc

08018080 <_getpid_r>:
 8018080:	f7ec b8ea 	b.w	8004258 <_getpid>

08018084 <_init>:
 8018084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018086:	bf00      	nop
 8018088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801808a:	bc08      	pop	{r3}
 801808c:	469e      	mov	lr, r3
 801808e:	4770      	bx	lr

08018090 <_fini>:
 8018090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018092:	bf00      	nop
 8018094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018096:	bc08      	pop	{r3}
 8018098:	469e      	mov	lr, r3
 801809a:	4770      	bx	lr
